Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Dec 11 17:36:44 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 21071 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.759   -10009.077                   4311                46105        0.022        0.000                      0                46089        3.000        0.000                       0                 21560  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_100mhz                                                                                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0                                                                        {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1                                                                      {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             -6.198    -5889.472                   3153                41817        0.096        0.000                      0                41817        3.750        0.000                       0                 19812  
  clk_out2_clk_wiz_0                                                                              0.400        0.000                      0                 3142        0.132        0.000                      0                 3142        7.192        0.000                       0                  1261  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.052        0.000                      0                  928        0.078        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           -6.197    -5887.000                   3153                41817        0.096        0.000                      0                41817        3.750        0.000                       0                 19812  
  clk_out2_clk_wiz_0_1                                                                            0.401        0.000                      0                 3142        0.132        0.000                      0                 3142        7.192        0.000                       0                  1261  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               -8.759    -1918.767                    614                  614        0.146        0.000                      0                  614  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.716        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               -6.198    -5889.472                   3153                41817        0.022        0.000                      0                41817  
clk_out2_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               -8.758    -1917.945                    614                  614        0.148        0.000                      0                  614  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                               -5.116    -2200.839                    544                  544        0.163        0.000                      0                  544  
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               -5.116    -2200.839                    544                  544        0.163        0.000                      0                  544  
clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                0.400        0.000                      0                 3142        0.053        0.000                      0                 3142  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.761        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.761        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             -6.198    -5889.472                   3153                41817        0.022        0.000                      0                41817  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             -8.759    -1918.767                    614                  614        0.146        0.000                      0                  614  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0_1                                                                             31.716        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                             -8.758    -1917.945                    614                  614        0.148        0.000                      0                  614  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             -5.115    -2200.110                    544                  544        0.164        0.000                      0                  544  
clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              0.400        0.000                      0                 3142        0.053        0.000                      0                 3142  
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                             -5.115    -2200.110                    544                  544        0.164        0.000                      0                  544  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                7.220        0.000                      0                   91        0.369        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                7.220        0.000                      0                   91        0.295        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              7.220        0.000                      0                   91        0.295        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                              7.221        0.000                      0                   91        0.369        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.954        0.000                      0                  100        0.160        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         3153  Failing Endpoints,  Worst Slack       -6.198ns,  Total Violation    -5889.472ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.198ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.048ns  (logic 10.784ns (67.197%)  route 5.264ns (32.803%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.087    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.310 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.310    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X55Y173        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.647     8.627    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y173        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.497     9.124    
                         clock uncertainty           -0.074     9.050    
    SLICE_X55Y173        FDRE (Setup_fdre_C_D)        0.062     9.112    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                         -15.310    
  -------------------------------------------------------------------
                         slack                                 -6.198    

Slack (VIOLATED) :        -6.194ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.045ns  (logic 10.781ns (67.190%)  route 5.264ns (32.810%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.307 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.307    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.307    
  -------------------------------------------------------------------
                         slack                                 -6.194    

Slack (VIOLATED) :        -6.173ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.024ns  (logic 10.760ns (67.147%)  route 5.264ns (32.853%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_4
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.286    
  -------------------------------------------------------------------
                         slack                                 -6.173    

Slack (VIOLATED) :        -6.099ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.950ns  (logic 10.686ns (66.995%)  route 5.264ns (33.005%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.212 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.212    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_5
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                 -6.099    

Slack (VIOLATED) :        -6.083ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.934ns  (logic 10.670ns (66.962%)  route 5.264ns (33.038%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.196 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.196    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_7
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 -6.083    

Slack (VIOLATED) :        -6.078ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.931ns  (logic 10.667ns (66.956%)  route 5.264ns (33.044%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.193 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.193    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_6
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                 -6.078    

Slack (VIOLATED) :        -6.057ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.910ns  (logic 10.646ns (66.912%)  route 5.264ns (33.088%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_4
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                 -6.057    

Slack (VIOLATED) :        -5.983ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.836ns  (logic 10.572ns (66.757%)  route 5.264ns (33.243%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.098 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.098    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_5
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                 -5.983    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.820ns  (logic 10.556ns (66.724%)  route 5.264ns (33.276%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.082 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.082    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_7
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.963ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.817ns  (logic 10.553ns (66.717%)  route 5.264ns (33.283%))
  Logic Levels:           27  (CARRY4=20 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.079 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.079    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_6
    SLICE_X55Y170        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.651     8.631    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y170        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/C
                         clock pessimism              0.497     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X55Y170        FDRE (Setup_fdre_C_D)        0.062     9.116    FM_stage_1/FM_BP_sec_4/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -15.079    
  -------------------------------------------------------------------
                         slack                                 -5.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/x_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.995%)  route 0.333ns (67.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.569    -0.595    FM_stage_1/FM_BP_sec_2/clk_out1
    SLICE_X12Y146        FDRE                                         r  FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/Q
                         net (fo=8, routed)           0.333    -0.098    FM_stage_1/FM_BP_sec_3/D[21]
    SLICE_X30Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/x_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.923    -0.750    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X30Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/x_reg[1][21]/C
                         clock pessimism              0.504    -0.246    
    SLICE_X30Y150        FDRE (Hold_fdre_C_D)         0.052    -0.194    FM_stage_1/FM_BP_sec_3/x_reg[1][21]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X45Y79         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.153    -0.311    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/first_q[10]
    SLICE_X42Y80         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X42Y80         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X42Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.407    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 AM_BP_sec_3/x_sum_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/x_sum_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.411ns (71.536%)  route 0.164ns (28.464%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.592    -0.572    AM_BP_sec_3/clk_out1
    SLICE_X74Y148        FDRE                                         r  AM_BP_sec_3/x_sum_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  AM_BP_sec_3/x_sum_reg[43]/Q
                         net (fo=3, routed)           0.163    -0.245    AM_BP_sec_3/x_sum_reg[43]
    SLICE_X74Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.200 r  AM_BP_sec_3/x_sum[40]_i_2__5/O
                         net (fo=1, routed)           0.000    -0.200    AM_BP_sec_3/x_sum[40]_i_2__5_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.091 r  AM_BP_sec_3/x_sum_reg[40]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    -0.091    AM_BP_sec_3/x_sum_reg[40]_i_1__5_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.051 r  AM_BP_sec_3/x_sum_reg[44]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.051    AM_BP_sec_3/x_sum_reg[44]_i_1__5_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.002 r  AM_BP_sec_3/x_sum_reg[48]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     0.002    AM_BP_sec_3/x_sum_reg[48]_i_1__5_n_7
    SLICE_X74Y150        FDRE                                         r  AM_BP_sec_3/x_sum_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.941    -0.732    AM_BP_sec_3/clk_out1
    SLICE_X74Y150        FDRE                                         r  AM_BP_sec_3/x_sum_reg[48]/C
                         clock pessimism              0.504    -0.228    
    SLICE_X74Y150        FDRE (Hold_fdre_C_D)         0.134    -0.094    AM_BP_sec_3/x_sum_reg[48]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    FM_stage_1/clk_out1
    SLICE_X53Y147        FDRE                                         r  FM_stage_1/FM_derivative_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  FM_stage_1/FM_derivative_reg[29]/Q
                         net (fo=2, routed)           0.163    -0.302    FM_stage_1/FM_derivative_reg_n_0_[29]
    SLICE_X51Y146        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.189 r  FM_stage_1/FM_derivative_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.189    FM_stage_1/FM_derivative_out_reg[27]_i_1_n_0
    SLICE_X51Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.135 r  FM_stage_1/FM_derivative_out_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    FM_stage_1/p_0_in[28]
    SLICE_X51Y147        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.830    -0.843    FM_stage_1/clk_out1
    SLICE_X51Y147        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[28]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X51Y147        FDRE (Hold_fdre_C_D)         0.105    -0.234    FM_stage_1/FM_derivative_out_reg[28]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y143        FDRE                                         r  FM_stage_1/FM_derivative_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[13]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[13]
    SLICE_X51Y142        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[11]_i_1_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[12]
    SLICE_X51Y143        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y143        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[12]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X51Y143        FDRE (Hold_fdre_C_D)         0.105    -0.235    FM_stage_1/FM_derivative_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y144        FDRE                                         r  FM_stage_1/FM_derivative_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[17]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[17]
    SLICE_X51Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[15]_i_1_n_0
    SLICE_X51Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[16]
    SLICE_X51Y144        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y144        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[16]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X51Y144        FDRE (Hold_fdre_C_D)         0.105    -0.235    FM_stage_1/FM_derivative_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y145        FDRE                                         r  FM_stage_1/FM_derivative_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[21]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[21]
    SLICE_X51Y144        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[19]_i_1_n_0
    SLICE_X51Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[20]
    SLICE_X51Y145        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y145        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[20]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X51Y145        FDRE (Hold_fdre_C_D)         0.105    -0.235    FM_stage_1/FM_derivative_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y146        FDRE                                         r  FM_stage_1/FM_derivative_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[25]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[25]
    SLICE_X51Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[23]_i_1_n_0
    SLICE_X51Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[24]
    SLICE_X51Y146        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y146        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[24]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X51Y146        FDRE (Hold_fdre_C_D)         0.105    -0.235    FM_stage_1/FM_derivative_out_reg[24]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.557    -0.607    FM_stage_1/clk_out1
    SLICE_X53Y141        FDRE                                         r  FM_stage_1/FM_derivative_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  FM_stage_1/FM_derivative_reg[5]/Q
                         net (fo=2, routed)           0.163    -0.304    FM_stage_1/FM_derivative_reg_n_0_[5]
    SLICE_X51Y140        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.191 r  FM_stage_1/FM_derivative_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.191    FM_stage_1/FM_derivative_out_reg[3]_i_1_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.137 r  FM_stage_1/FM_derivative_out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    FM_stage_1/p_0_in[4]
    SLICE_X51Y141        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    FM_stage_1/clk_out1
    SLICE_X51Y141        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[4]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X51Y141        FDRE (Hold_fdre_C_D)         0.105    -0.236    FM_stage_1/FM_derivative_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.557    -0.607    FM_stage_1/clk_out1
    SLICE_X53Y142        FDRE                                         r  FM_stage_1/FM_derivative_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  FM_stage_1/FM_derivative_reg[9]/Q
                         net (fo=2, routed)           0.163    -0.304    FM_stage_1/FM_derivative_reg_n_0_[9]
    SLICE_X51Y141        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.191 r  FM_stage_1/FM_derivative_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.191    FM_stage_1/FM_derivative_out_reg[7]_i_1_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.137 r  FM_stage_1/FM_derivative_out_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    FM_stage_1/p_0_in[8]
    SLICE_X51Y142        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    FM_stage_1/clk_out1
    SLICE_X51Y142        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[8]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.105    -0.236    FM_stage_1/FM_derivative_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8      ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8      ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9      ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9      ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.939ns  (logic 7.085ns (47.425%)  route 7.855ns (52.575%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.319    13.206 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.505    13.711    xvga1/rgb[1]_i_2_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.331    14.042 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.042    xvga1_n_106
    SLICE_X34Y91         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    13.882    clk_65mhz
    SLICE_X34Y91         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.559    14.442    
                         clock uncertainty           -0.079    14.362    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.079    14.441    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.840ns  (logic 6.885ns (46.396%)  route 7.955ns (53.604%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.605    13.818    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.942 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    13.942    xvga1_n_99
    SLICE_X35Y89         FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X35Y89         FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.031    14.392    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.838ns  (logic 6.885ns (46.400%)  route 7.953ns (53.600%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.604    13.817    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.124    13.941 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    13.941    xvga1_n_96
    SLICE_X35Y90         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X35Y90         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.031    14.392    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.831ns  (logic 6.885ns (46.424%)  route 7.946ns (53.576%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.596    13.809    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.933 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    13.933    xvga1_n_98
    SLICE_X35Y88         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.031    14.391    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.832ns  (logic 6.885ns (46.421%)  route 7.947ns (53.579%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.620    13.032    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT2 (Prop_lut2_I0_O)        0.326    13.358 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.452    13.810    xvga1/rgb[0]_i_2_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.124    13.934 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    13.934    xvga1_n_107
    SLICE_X34Y91         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    13.882    clk_65mhz
    SLICE_X34Y91         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.559    14.442    
                         clock uncertainty           -0.079    14.362    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.077    14.439    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.791ns  (logic 6.761ns (45.709%)  route 8.030ns (54.291%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          1.156    13.568    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y88         LUT6 (Prop_lut6_I5_O)        0.326    13.894 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    13.894    xvga1_n_103
    SLICE_X34Y88         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X34Y88         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.081    14.441    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.731ns  (logic 6.885ns (46.739%)  route 7.846ns (53.261%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.496    13.709    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.833 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    13.833    xvga1_n_101
    SLICE_X35Y88         FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.029    14.389    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.728ns  (logic 6.885ns (46.748%)  route 7.843ns (53.252%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.493    13.706    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  xvga1/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    13.830    xvga1_n_100
    SLICE_X35Y88         FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.031    14.391    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 6.885ns (46.704%)  route 7.857ns (53.296%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.507    13.720    xvga1/rgb[11]_i_3_n_0
    SLICE_X34Y88         LUT5 (Prop_lut5_I4_O)        0.124    13.844 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.844    xvga1_n_104
    SLICE_X34Y88         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X34Y88         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.077    14.437    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 6.885ns (46.794%)  route 7.828ns (53.206%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    13.692    xvga1/rgb[11]_i_3_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I4_O)        0.124    13.816 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    13.816    xvga1_n_102
    SLICE_X34Y90         FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X34Y90         FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.079    14.440    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_buffer/past_signal13_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal14_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.560    -0.604    my_buffer/clk_out2
    SLICE_X51Y101        FDRE                                         r  my_buffer/past_signal13_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_buffer/past_signal13_reg[8]/Q
                         net (fo=3, routed)           0.079    -0.384    my_buffer/past_signal13_reg[8]_0
    SLICE_X50Y101        LUT5 (Prop_lut5_I0_O)        0.045    -0.339 r  my_buffer/past_signal14[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    my_buffer/past_signal14[8]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  my_buffer/past_signal14_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.830    -0.843    my_buffer/clk_out2
    SLICE_X50Y101        FDRE                                         r  my_buffer/past_signal14_reg[8]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.120    -0.471    my_buffer/past_signal14_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.570    -0.594    xvga1/clk_out2
    SLICE_X29Y89         FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.067    -0.386    hsync
    SLICE_X29Y89         FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.840    -0.833    clk_65mhz
    SLICE_X29Y89         FDRE                                         r  hs_reg/C
                         clock pessimism              0.239    -0.594    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.075    -0.519    hs_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fft_histogram/bin7_section4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin7_section5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.553%)  route 0.127ns (47.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.575    -0.589    fft_histogram/clk_out2
    SLICE_X11Y93         FDRE                                         r  fft_histogram/bin7_section4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fft_histogram/bin7_section4_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.321    fft_histogram/bin7_section4_reg[6]_0[0]
    SLICE_X9Y94          FDRE                                         r  fft_histogram/bin7_section5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.846    -0.827    fft_histogram/clk_out2
    SLICE_X9Y94          FDRE                                         r  fft_histogram/bin7_section5_reg[5]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.075    -0.477    fft_histogram/bin7_section5_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fft_histogram/bin2_section2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin2_section3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    fft_histogram/clk_out2
    SLICE_X33Y93         FDRE                                         r  fft_histogram/bin2_section2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  fft_histogram/bin2_section2_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.342    fft_histogram/data1__0[11]
    SLICE_X31Y93         FDRE                                         r  fft_histogram/bin2_section3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.842    -0.831    fft_histogram/clk_out2
    SLICE_X31Y93         FDRE                                         r  fft_histogram/bin2_section3_reg[4]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.070    -0.507    fft_histogram/bin2_section3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.959%)  route 0.114ns (38.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    my_buffer/clk_out2
    SLICE_X55Y100        FDRE                                         r  my_buffer/past_signal11_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  my_buffer/past_signal11_reg[1]/Q
                         net (fo=3, routed)           0.114    -0.350    my_buffer/past_signal11_reg[1]_0
    SLICE_X54Y100        LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  my_buffer/past_signal12[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    my_buffer/past_signal12[1]_i_1_n_0
    SLICE_X54Y100        FDRE                                         r  my_buffer/past_signal12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.828    -0.844    my_buffer/clk_out2
    SLICE_X54Y100        FDRE                                         r  my_buffer/past_signal12_reg[1]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.121    -0.471    my_buffer/past_signal12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fft_histogram/bin7_section3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin7_section4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.575    -0.589    fft_histogram/clk_out2
    SLICE_X11Y94         FDRE                                         r  fft_histogram/bin7_section3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fft_histogram/bin7_section3_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.321    fft_histogram/bin7_section3_reg[6]_0[2]
    SLICE_X8Y94          FDRE                                         r  fft_histogram/bin7_section4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.846    -0.827    fft_histogram/clk_out2
    SLICE_X8Y94          FDRE                                         r  fft_histogram/bin7_section4_reg[6]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.063    -0.489    fft_histogram/bin7_section4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/state_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.451%)  route 0.117ns (38.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.576    -0.588    my_height/clk_out2
    SLICE_X15Y99         FDRE                                         r  my_height/state_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  my_height/state_signal_reg[1]/Q
                         net (fo=14, routed)          0.117    -0.331    my_height/state_signal_reg_n_0_[1]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  my_height/state_signal[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    my_height/state_signal[2]_i_1_n_0
    SLICE_X14Y99         FDRE                                         r  my_height/state_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.847    -0.826    my_height/clk_out2
    SLICE_X14Y99         FDRE                                         r  my_height/state_signal_reg[2]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.121    -0.454    my_height/state_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line381/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.245%)  route 0.342ns (64.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    encoder5_dt_debounce/clk_out2
    SLICE_X57Y104        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.342    -0.122    nolabel_line381/encoder5_dt_db
    SLICE_X44Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.077 r  nolabel_line381/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.077    nolabel_line381/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X44Y107        FDRE                                         r  nolabel_line381/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.831    -0.842    nolabel_line381/clk_out2
    SLICE_X44Y107        FDRE                                         r  nolabel_line381/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.091    -0.247    nolabel_line381/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fft_histogram/bin5_section2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin5_section3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.390%)  route 0.109ns (43.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    fft_histogram/clk_out2
    SLICE_X33Y93         FDRE                                         r  fft_histogram/bin5_section2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  fft_histogram/bin5_section2_reg[4]/Q
                         net (fo=2, routed)           0.109    -0.343    fft_histogram/data4[2]
    SLICE_X30Y93         FDRE                                         r  fft_histogram/bin5_section3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.842    -0.831    fft_histogram/clk_out2
    SLICE_X30Y93         FDRE                                         r  fft_histogram/bin5_section3_reg[4]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X30Y93         FDRE (Hold_fdre_C_D)         0.063    -0.514    fft_histogram/bin5_section3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fft_histogram/bin1_section4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin1_section5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.570    -0.594    fft_histogram/clk_out2
    SLICE_X33Y91         FDRE                                         r  fft_histogram/bin1_section4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  fft_histogram/bin1_section4_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.334    fft_histogram/bin1_section4_reg[6]_0[0]
    SLICE_X33Y90         FDRE                                         r  fft_histogram/bin1_section5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.841    -0.832    fft_histogram/clk_out2
    SLICE_X33Y90         FDRE                                         r  fft_histogram/bin1_section5_reg[2]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.070    -0.508    fft_histogram/bin1_section5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X34Y91     rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y90     rgb_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y90     rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X34Y91     rgb_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y96     my_buffer/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y96     my_buffer/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y96     my_buffer/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y96     my_buffer/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y96     my_buffer/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y96     my_buffer/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y96     my_buffer/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y97     my_buffer/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y96     my_buffer/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y96     my_buffer/counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X29Y80     fft_histogram/current_freq_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y80     fft_histogram/current_freq_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y81     fft_histogram/current_freq_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X29Y81     fft_histogram/current_freq_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y81     fft_histogram/current_freq_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y81     fft_histogram/current_freq_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X29Y80     fft_histogram/current_freq_reg[8]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X29Y80     fft_histogram/current_freq_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y75     fft_histogram/current_position_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X38Y75     fft_histogram/current_position_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.623ns (23.456%)  route 5.296ns (76.544%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.621     3.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.419     4.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.288     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     6.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.831     7.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.300     9.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.877    10.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.502    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.378    36.640    
                         clock uncertainty           -0.035    36.604    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)        0.029    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                 26.052    

Slack (MET) :             26.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.623ns (25.686%)  route 4.696ns (74.314%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.621     3.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.419     4.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.288     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     6.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.831     7.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.803     8.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y72         LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.773     9.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X35Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.378    36.642    
                         clock uncertainty           -0.035    36.606    
    SLICE_X35Y71         FDRE (Setup_fdre_C_D)        0.032    36.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.638    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                 26.658    

Slack (MET) :             26.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 1.623ns (25.698%)  route 4.693ns (74.302%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.621     3.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.419     4.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.288     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     6.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.831     7.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.803     8.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y72         LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.770     9.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.977    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X35Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.378    36.642    
                         clock uncertainty           -0.035    36.606    
    SLICE_X35Y71         FDRE (Setup_fdre_C_D)        0.031    36.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.637    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                 26.660    

Slack (MET) :             26.840ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.623ns (26.458%)  route 4.511ns (73.542%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.621     3.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.419     4.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.288     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     6.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.831     7.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.803     8.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.588     9.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.505    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.378    36.643    
                         clock uncertainty           -0.035    36.607    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.029    36.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.636    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                 26.840    

Slack (MET) :             26.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.623ns (26.354%)  route 4.535ns (73.646%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.621     3.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.419     4.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.288     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     6.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.831     7.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.803     8.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y72         LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.613     9.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.124     9.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X34Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.502    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.378    36.640    
                         clock uncertainty           -0.035    36.604    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)        0.081    36.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.685    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                 26.865    

Slack (MET) :             26.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.623ns (26.872%)  route 4.417ns (73.128%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.621     3.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.419     4.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.288     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     6.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.831     7.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.803     8.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y72         LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.494     9.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X35Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.378    36.642    
                         clock uncertainty           -0.035    36.606    
    SLICE_X35Y71         FDRE (Setup_fdre_C_D)        0.029    36.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.635    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                 26.934    

Slack (MET) :             26.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 1.623ns (26.886%)  route 4.414ns (73.114%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.621     3.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.419     4.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.288     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     6.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.831     7.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.803     8.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y72         LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.491     9.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X35Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.378    36.642    
                         clock uncertainty           -0.035    36.606    
    SLICE_X35Y71         FDRE (Setup_fdre_C_D)        0.031    36.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.637    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                 26.939    

Slack (MET) :             27.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.623ns (27.628%)  route 4.251ns (72.372%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.621     3.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.419     4.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.288     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     6.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.831     7.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.803     8.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y72         LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.329     9.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.124     9.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X34Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.502    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.378    36.640    
                         clock uncertainty           -0.035    36.604    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)        0.077    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.681    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 27.145    

Slack (MET) :             27.274ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.623ns (28.375%)  route 4.097ns (71.625%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.621     3.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.419     4.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.288     6.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     6.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.831     7.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.156 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.803     8.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y72         LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.174     9.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I2_O)        0.124     9.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.502    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.400    36.662    
                         clock uncertainty           -0.035    36.626    
    SLICE_X36Y72         FDRE (Setup_fdre_C_D)        0.029    36.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 27.274    

Slack (MET) :             27.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 1.090ns (20.011%)  route 4.357ns (79.989%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X48Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.419     4.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.885     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.299     5.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.013     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.984     7.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.797     8.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.678     9.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X50Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.502    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X50Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.361    36.623    
                         clock uncertainty           -0.035    36.587    
    SLICE_X50Y65         FDPE (Setup_fdpe_C_D)       -0.028    36.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.559    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                 27.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.226ns (51.833%)  route 0.210ns (48.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.128     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.210     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[1]
    SLICE_X51Y56         LUT2 (Prop_lut2_I0_O)        0.098     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[0]
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.129     1.624    
    SLICE_X51Y56         FDCE (Hold_fdce_C_D)         0.092     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.226ns (51.833%)  route 0.210ns (48.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.128     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.210     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[1]
    SLICE_X51Y56         LUT2 (Prop_lut2_I1_O)        0.098     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[1]
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.129     1.624    
    SLICE_X51Y56         FDCE (Hold_fdce_C_D)         0.092     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.565%)  route 0.113ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X44Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDCE (Prop_fdce_C_Q)         0.141     1.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.113     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X42Y56         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y56         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.378     1.378    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.226ns (47.653%)  route 0.248ns (52.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.128     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.248     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[2]
    SLICE_X52Y55         LUT2 (Prop_lut2_I1_O)        0.098     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4
    SLICE_X52Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X52Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X52Y55         FDCE (Hold_fdce_C_D)         0.092     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.227ns (47.904%)  route 0.247ns (52.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.128     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.247     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_6_out[0]
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.099     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__2/i__n_0
    SLICE_X52Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X52Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X52Y55         FDCE (Hold_fdce_C_D)         0.091     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.394     1.356    
    SLICE_X47Y64         FDCE (Hold_fdce_C_D)         0.075     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X51Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.392     1.355    
    SLICE_X51Y65         FDPE (Hold_fdpe_C_D)         0.075     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.141     1.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.394     1.359    
    SLICE_X51Y56         FDCE (Hold_fdce_C_D)         0.075     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X39Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     1.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X39Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X39Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.394     1.358    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.075     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDCE (Prop_fdce_C_Q)         0.141     1.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X52Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X52Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.394     1.358    
    SLICE_X52Y55         FDCE (Hold_fdce_C_D)         0.076     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X44Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X44Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X44Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         3153  Failing Endpoints,  Worst Slack       -6.197ns,  Total Violation    -5887.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.197ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.048ns  (logic 10.784ns (67.197%)  route 5.264ns (32.803%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.087    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.310 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.310    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X55Y173        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.647     8.627    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y173        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.497     9.124    
                         clock uncertainty           -0.073     9.051    
    SLICE_X55Y173        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.310    
  -------------------------------------------------------------------
                         slack                                 -6.197    

Slack (VIOLATED) :        -6.193ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.045ns  (logic 10.781ns (67.190%)  route 5.264ns (32.810%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.307 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.307    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.073     9.052    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.114    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                         -15.307    
  -------------------------------------------------------------------
                         slack                                 -6.193    

Slack (VIOLATED) :        -6.172ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.024ns  (logic 10.760ns (67.147%)  route 5.264ns (32.853%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_4
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.073     9.052    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.114    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                         -15.286    
  -------------------------------------------------------------------
                         slack                                 -6.172    

Slack (VIOLATED) :        -6.098ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.950ns  (logic 10.686ns (66.995%)  route 5.264ns (33.005%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.212 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.212    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_5
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.073     9.052    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.114    FM_stage_1/FM_BP_sec_4/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                 -6.098    

Slack (VIOLATED) :        -6.082ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.934ns  (logic 10.670ns (66.962%)  route 5.264ns (33.038%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.196 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.196    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_7
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.073     9.052    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.114    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 -6.082    

Slack (VIOLATED) :        -6.077ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.931ns  (logic 10.667ns (66.956%)  route 5.264ns (33.044%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.193 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.193    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_6
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.073     9.054    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.116    FM_stage_1/FM_BP_sec_4/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                 -6.077    

Slack (VIOLATED) :        -6.056ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.910ns  (logic 10.646ns (66.912%)  route 5.264ns (33.088%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_4
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.073     9.054    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.116    FM_stage_1/FM_BP_sec_4/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                 -6.056    

Slack (VIOLATED) :        -5.982ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.836ns  (logic 10.572ns (66.757%)  route 5.264ns (33.243%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.098 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.098    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_5
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.073     9.054    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.116    FM_stage_1/FM_BP_sec_4/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                 -5.982    

Slack (VIOLATED) :        -5.966ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.820ns  (logic 10.556ns (66.724%)  route 5.264ns (33.276%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.082 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.082    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_7
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.073     9.054    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.116    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 -5.966    

Slack (VIOLATED) :        -5.962ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.817ns  (logic 10.553ns (66.717%)  route 5.264ns (33.283%))
  Logic Levels:           27  (CARRY4=20 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.079 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.079    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_6
    SLICE_X55Y170        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.651     8.631    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y170        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/C
                         clock pessimism              0.497     9.128    
                         clock uncertainty           -0.073     9.055    
    SLICE_X55Y170        FDRE (Setup_fdre_C_D)        0.062     9.117    FM_stage_1/FM_BP_sec_4/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                         -15.079    
  -------------------------------------------------------------------
                         slack                                 -5.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/x_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.995%)  route 0.333ns (67.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.569    -0.595    FM_stage_1/FM_BP_sec_2/clk_out1
    SLICE_X12Y146        FDRE                                         r  FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/Q
                         net (fo=8, routed)           0.333    -0.098    FM_stage_1/FM_BP_sec_3/D[21]
    SLICE_X30Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/x_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.923    -0.750    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X30Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/x_reg[1][21]/C
                         clock pessimism              0.504    -0.246    
    SLICE_X30Y150        FDRE (Hold_fdre_C_D)         0.052    -0.194    FM_stage_1/FM_BP_sec_3/x_reg[1][21]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X45Y79         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.153    -0.311    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/first_q[10]
    SLICE_X42Y80         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X42Y80         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X42Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.407    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 AM_BP_sec_3/x_sum_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/x_sum_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.411ns (71.536%)  route 0.164ns (28.464%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.592    -0.572    AM_BP_sec_3/clk_out1
    SLICE_X74Y148        FDRE                                         r  AM_BP_sec_3/x_sum_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  AM_BP_sec_3/x_sum_reg[43]/Q
                         net (fo=3, routed)           0.163    -0.245    AM_BP_sec_3/x_sum_reg[43]
    SLICE_X74Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.200 r  AM_BP_sec_3/x_sum[40]_i_2__5/O
                         net (fo=1, routed)           0.000    -0.200    AM_BP_sec_3/x_sum[40]_i_2__5_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.091 r  AM_BP_sec_3/x_sum_reg[40]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    -0.091    AM_BP_sec_3/x_sum_reg[40]_i_1__5_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.051 r  AM_BP_sec_3/x_sum_reg[44]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.051    AM_BP_sec_3/x_sum_reg[44]_i_1__5_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.002 r  AM_BP_sec_3/x_sum_reg[48]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     0.002    AM_BP_sec_3/x_sum_reg[48]_i_1__5_n_7
    SLICE_X74Y150        FDRE                                         r  AM_BP_sec_3/x_sum_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.941    -0.732    AM_BP_sec_3/clk_out1
    SLICE_X74Y150        FDRE                                         r  AM_BP_sec_3/x_sum_reg[48]/C
                         clock pessimism              0.504    -0.228    
    SLICE_X74Y150        FDRE (Hold_fdre_C_D)         0.134    -0.094    AM_BP_sec_3/x_sum_reg[48]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    FM_stage_1/clk_out1
    SLICE_X53Y147        FDRE                                         r  FM_stage_1/FM_derivative_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  FM_stage_1/FM_derivative_reg[29]/Q
                         net (fo=2, routed)           0.163    -0.302    FM_stage_1/FM_derivative_reg_n_0_[29]
    SLICE_X51Y146        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.189 r  FM_stage_1/FM_derivative_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.189    FM_stage_1/FM_derivative_out_reg[27]_i_1_n_0
    SLICE_X51Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.135 r  FM_stage_1/FM_derivative_out_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    FM_stage_1/p_0_in[28]
    SLICE_X51Y147        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.830    -0.843    FM_stage_1/clk_out1
    SLICE_X51Y147        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[28]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X51Y147        FDRE (Hold_fdre_C_D)         0.105    -0.234    FM_stage_1/FM_derivative_out_reg[28]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y143        FDRE                                         r  FM_stage_1/FM_derivative_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[13]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[13]
    SLICE_X51Y142        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[11]_i_1_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[12]
    SLICE_X51Y143        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y143        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[12]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X51Y143        FDRE (Hold_fdre_C_D)         0.105    -0.235    FM_stage_1/FM_derivative_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y144        FDRE                                         r  FM_stage_1/FM_derivative_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[17]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[17]
    SLICE_X51Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[15]_i_1_n_0
    SLICE_X51Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[16]
    SLICE_X51Y144        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y144        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[16]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X51Y144        FDRE (Hold_fdre_C_D)         0.105    -0.235    FM_stage_1/FM_derivative_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y145        FDRE                                         r  FM_stage_1/FM_derivative_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[21]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[21]
    SLICE_X51Y144        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[19]_i_1_n_0
    SLICE_X51Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[20]
    SLICE_X51Y145        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y145        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[20]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X51Y145        FDRE (Hold_fdre_C_D)         0.105    -0.235    FM_stage_1/FM_derivative_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y146        FDRE                                         r  FM_stage_1/FM_derivative_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[25]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[25]
    SLICE_X51Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[23]_i_1_n_0
    SLICE_X51Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[24]
    SLICE_X51Y146        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y146        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[24]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X51Y146        FDRE (Hold_fdre_C_D)         0.105    -0.235    FM_stage_1/FM_derivative_out_reg[24]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.557    -0.607    FM_stage_1/clk_out1
    SLICE_X53Y141        FDRE                                         r  FM_stage_1/FM_derivative_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  FM_stage_1/FM_derivative_reg[5]/Q
                         net (fo=2, routed)           0.163    -0.304    FM_stage_1/FM_derivative_reg_n_0_[5]
    SLICE_X51Y140        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.191 r  FM_stage_1/FM_derivative_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.191    FM_stage_1/FM_derivative_out_reg[3]_i_1_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.137 r  FM_stage_1/FM_derivative_out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    FM_stage_1/p_0_in[4]
    SLICE_X51Y141        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    FM_stage_1/clk_out1
    SLICE_X51Y141        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[4]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X51Y141        FDRE (Hold_fdre_C_D)         0.105    -0.236    FM_stage_1/FM_derivative_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.557    -0.607    FM_stage_1/clk_out1
    SLICE_X53Y142        FDRE                                         r  FM_stage_1/FM_derivative_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  FM_stage_1/FM_derivative_reg[9]/Q
                         net (fo=2, routed)           0.163    -0.304    FM_stage_1/FM_derivative_reg_n_0_[9]
    SLICE_X51Y141        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.191 r  FM_stage_1/FM_derivative_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.191    FM_stage_1/FM_derivative_out_reg[7]_i_1_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.137 r  FM_stage_1/FM_derivative_out_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    FM_stage_1/p_0_in[8]
    SLICE_X51Y142        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    FM_stage_1/clk_out1
    SLICE_X51Y142        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[8]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.105    -0.236    FM_stage_1/FM_derivative_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8      ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8      ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9      ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9      ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.939ns  (logic 7.085ns (47.425%)  route 7.855ns (52.575%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.319    13.206 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.505    13.711    xvga1/rgb[1]_i_2_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.331    14.042 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.042    xvga1_n_106
    SLICE_X34Y91         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    13.882    clk_65mhz
    SLICE_X34Y91         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.559    14.442    
                         clock uncertainty           -0.078    14.364    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.079    14.443    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.840ns  (logic 6.885ns (46.396%)  route 7.955ns (53.604%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.605    13.818    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.942 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    13.942    xvga1_n_99
    SLICE_X35Y89         FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X35Y89         FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.078    14.363    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.031    14.394    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.838ns  (logic 6.885ns (46.400%)  route 7.953ns (53.600%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.604    13.817    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.124    13.941 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    13.941    xvga1_n_96
    SLICE_X35Y90         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X35Y90         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.078    14.363    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.031    14.394    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.831ns  (logic 6.885ns (46.424%)  route 7.946ns (53.576%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.596    13.809    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.933 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    13.933    xvga1_n_98
    SLICE_X35Y88         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.078    14.362    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.031    14.393    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.832ns  (logic 6.885ns (46.421%)  route 7.947ns (53.579%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.620    13.032    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT2 (Prop_lut2_I0_O)        0.326    13.358 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.452    13.810    xvga1/rgb[0]_i_2_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.124    13.934 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    13.934    xvga1_n_107
    SLICE_X34Y91         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    13.882    clk_65mhz
    SLICE_X34Y91         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.559    14.442    
                         clock uncertainty           -0.078    14.364    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.077    14.441    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.791ns  (logic 6.761ns (45.709%)  route 8.030ns (54.291%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          1.156    13.568    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y88         LUT6 (Prop_lut6_I5_O)        0.326    13.894 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    13.894    xvga1_n_103
    SLICE_X34Y88         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X34Y88         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.078    14.362    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.081    14.443    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.731ns  (logic 6.885ns (46.739%)  route 7.846ns (53.261%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.496    13.709    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.833 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    13.833    xvga1_n_101
    SLICE_X35Y88         FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.078    14.362    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.029    14.391    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.728ns  (logic 6.885ns (46.748%)  route 7.843ns (53.252%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.493    13.706    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  xvga1/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    13.830    xvga1_n_100
    SLICE_X35Y88         FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.078    14.362    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.031    14.393    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 6.885ns (46.704%)  route 7.857ns (53.296%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.507    13.720    xvga1/rgb[11]_i_3_n_0
    SLICE_X34Y88         LUT5 (Prop_lut5_I4_O)        0.124    13.844 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.844    xvga1_n_104
    SLICE_X34Y88         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X34Y88         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.078    14.362    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.077    14.439    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 6.885ns (46.794%)  route 7.828ns (53.206%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    13.692    xvga1/rgb[11]_i_3_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I4_O)        0.124    13.816 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    13.816    xvga1_n_102
    SLICE_X34Y90         FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X34Y90         FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.078    14.363    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.079    14.442    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  0.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_buffer/past_signal13_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal14_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.560    -0.604    my_buffer/clk_out2
    SLICE_X51Y101        FDRE                                         r  my_buffer/past_signal13_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_buffer/past_signal13_reg[8]/Q
                         net (fo=3, routed)           0.079    -0.384    my_buffer/past_signal13_reg[8]_0
    SLICE_X50Y101        LUT5 (Prop_lut5_I0_O)        0.045    -0.339 r  my_buffer/past_signal14[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    my_buffer/past_signal14[8]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  my_buffer/past_signal14_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.830    -0.843    my_buffer/clk_out2
    SLICE_X50Y101        FDRE                                         r  my_buffer/past_signal14_reg[8]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.120    -0.471    my_buffer/past_signal14_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.570    -0.594    xvga1/clk_out2
    SLICE_X29Y89         FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.067    -0.386    hsync
    SLICE_X29Y89         FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.840    -0.833    clk_65mhz
    SLICE_X29Y89         FDRE                                         r  hs_reg/C
                         clock pessimism              0.239    -0.594    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.075    -0.519    hs_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fft_histogram/bin7_section4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin7_section5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.553%)  route 0.127ns (47.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.575    -0.589    fft_histogram/clk_out2
    SLICE_X11Y93         FDRE                                         r  fft_histogram/bin7_section4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fft_histogram/bin7_section4_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.321    fft_histogram/bin7_section4_reg[6]_0[0]
    SLICE_X9Y94          FDRE                                         r  fft_histogram/bin7_section5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.846    -0.827    fft_histogram/clk_out2
    SLICE_X9Y94          FDRE                                         r  fft_histogram/bin7_section5_reg[5]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.075    -0.477    fft_histogram/bin7_section5_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fft_histogram/bin2_section2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin2_section3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    fft_histogram/clk_out2
    SLICE_X33Y93         FDRE                                         r  fft_histogram/bin2_section2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  fft_histogram/bin2_section2_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.342    fft_histogram/data1__0[11]
    SLICE_X31Y93         FDRE                                         r  fft_histogram/bin2_section3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.842    -0.831    fft_histogram/clk_out2
    SLICE_X31Y93         FDRE                                         r  fft_histogram/bin2_section3_reg[4]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.070    -0.507    fft_histogram/bin2_section3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.959%)  route 0.114ns (38.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    my_buffer/clk_out2
    SLICE_X55Y100        FDRE                                         r  my_buffer/past_signal11_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  my_buffer/past_signal11_reg[1]/Q
                         net (fo=3, routed)           0.114    -0.350    my_buffer/past_signal11_reg[1]_0
    SLICE_X54Y100        LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  my_buffer/past_signal12[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    my_buffer/past_signal12[1]_i_1_n_0
    SLICE_X54Y100        FDRE                                         r  my_buffer/past_signal12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.828    -0.844    my_buffer/clk_out2
    SLICE_X54Y100        FDRE                                         r  my_buffer/past_signal12_reg[1]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.121    -0.471    my_buffer/past_signal12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fft_histogram/bin7_section3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin7_section4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.575    -0.589    fft_histogram/clk_out2
    SLICE_X11Y94         FDRE                                         r  fft_histogram/bin7_section3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fft_histogram/bin7_section3_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.321    fft_histogram/bin7_section3_reg[6]_0[2]
    SLICE_X8Y94          FDRE                                         r  fft_histogram/bin7_section4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.846    -0.827    fft_histogram/clk_out2
    SLICE_X8Y94          FDRE                                         r  fft_histogram/bin7_section4_reg[6]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.063    -0.489    fft_histogram/bin7_section4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/state_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.451%)  route 0.117ns (38.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.576    -0.588    my_height/clk_out2
    SLICE_X15Y99         FDRE                                         r  my_height/state_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  my_height/state_signal_reg[1]/Q
                         net (fo=14, routed)          0.117    -0.331    my_height/state_signal_reg_n_0_[1]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  my_height/state_signal[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    my_height/state_signal[2]_i_1_n_0
    SLICE_X14Y99         FDRE                                         r  my_height/state_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.847    -0.826    my_height/clk_out2
    SLICE_X14Y99         FDRE                                         r  my_height/state_signal_reg[2]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.121    -0.454    my_height/state_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line381/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.245%)  route 0.342ns (64.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    encoder5_dt_debounce/clk_out2
    SLICE_X57Y104        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.342    -0.122    nolabel_line381/encoder5_dt_db
    SLICE_X44Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.077 r  nolabel_line381/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.077    nolabel_line381/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X44Y107        FDRE                                         r  nolabel_line381/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.831    -0.842    nolabel_line381/clk_out2
    SLICE_X44Y107        FDRE                                         r  nolabel_line381/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.091    -0.247    nolabel_line381/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fft_histogram/bin5_section2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin5_section3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.390%)  route 0.109ns (43.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    fft_histogram/clk_out2
    SLICE_X33Y93         FDRE                                         r  fft_histogram/bin5_section2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  fft_histogram/bin5_section2_reg[4]/Q
                         net (fo=2, routed)           0.109    -0.343    fft_histogram/data4[2]
    SLICE_X30Y93         FDRE                                         r  fft_histogram/bin5_section3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.842    -0.831    fft_histogram/clk_out2
    SLICE_X30Y93         FDRE                                         r  fft_histogram/bin5_section3_reg[4]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X30Y93         FDRE (Hold_fdre_C_D)         0.063    -0.514    fft_histogram/bin5_section3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fft_histogram/bin1_section4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin1_section5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.570    -0.594    fft_histogram/clk_out2
    SLICE_X33Y91         FDRE                                         r  fft_histogram/bin1_section4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  fft_histogram/bin1_section4_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.334    fft_histogram/bin1_section4_reg[6]_0[0]
    SLICE_X33Y90         FDRE                                         r  fft_histogram/bin1_section5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.841    -0.832    fft_histogram/clk_out2
    SLICE_X33Y90         FDRE                                         r  fft_histogram/bin1_section5_reg[2]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.070    -0.508    fft_histogram/bin1_section5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X34Y91     rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y90     rgb_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y90     rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X34Y91     rgb_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y96     my_buffer/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y96     my_buffer/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y96     my_buffer/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y96     my_buffer/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y96     my_buffer/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y96     my_buffer/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y96     my_buffer/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y97     my_buffer/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y96     my_buffer/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y96     my_buffer/counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X29Y80     fft_histogram/current_freq_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y80     fft_histogram/current_freq_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y81     fft_histogram/current_freq_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X29Y81     fft_histogram/current_freq_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y81     fft_histogram/current_freq_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y81     fft_histogram/current_freq_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X29Y80     fft_histogram/current_freq_reg[8]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X29Y80     fft_histogram/current_freq_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y75     fft_histogram/current_position_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X38Y75     fft_histogram/current_position_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          614  Failing Endpoints,  Worst Slack       -8.759ns,  Total Violation    -1918.767ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.759ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.234ns  (logic 7.552ns (81.787%)  route 1.682ns (18.213%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.569 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.569    LO/phase_reg[28]_i_1_n_6
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.199   168.701    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.569    
  -------------------------------------------------------------------
                         slack                                 -8.759    

Slack (VIOLATED) :        -8.751ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.226ns  (logic 7.544ns (81.771%)  route 1.682ns (18.229%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.561 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.561    LO/phase_reg[28]_i_1_n_4
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.199   168.701    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.561    
  -------------------------------------------------------------------
                         slack                                 -8.751    

Slack (VIOLATED) :        -8.675ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.150ns  (logic 7.468ns (81.620%)  route 1.682ns (18.380%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.485 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.485    LO/phase_reg[28]_i_1_n_5
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.199   168.701    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.485    
  -------------------------------------------------------------------
                         slack                                 -8.675    

Slack (VIOLATED) :        -8.655ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.130ns  (logic 7.448ns (81.579%)  route 1.682ns (18.421%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.465 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.465    LO/phase_reg[28]_i_1_n_7
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.199   168.701    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.465    
  -------------------------------------------------------------------
                         slack                                 -8.655    

Slack (VIOLATED) :        -8.643ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.117ns  (logic 7.435ns (81.553%)  route 1.682ns (18.447%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.452 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.452    LO/phase_reg[24]_i_1_n_6
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.452    
  -------------------------------------------------------------------
                         slack                                 -8.643    

Slack (VIOLATED) :        -8.635ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.109ns  (logic 7.427ns (81.537%)  route 1.682ns (18.463%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.444 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.444    LO/phase_reg[24]_i_1_n_4
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.444    
  -------------------------------------------------------------------
                         slack                                 -8.635    

Slack (VIOLATED) :        -8.559ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.033ns  (logic 7.351ns (81.382%)  route 1.682ns (18.619%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.368 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.368    LO/phase_reg[24]_i_1_n_5
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.368    
  -------------------------------------------------------------------
                         slack                                 -8.559    

Slack (VIOLATED) :        -8.539ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.013ns  (logic 7.331ns (81.340%)  route 1.682ns (18.660%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.348 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.348    LO/phase_reg[24]_i_1_n_7
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.348    
  -------------------------------------------------------------------
                         slack                                 -8.539    

Slack (VIOLATED) :        -8.526ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.000ns  (logic 7.318ns (81.313%)  route 1.682ns (18.687%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.335 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.335    LO/phase_reg[20]_i_1_n_6
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y95         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.335    
  -------------------------------------------------------------------
                         slack                                 -8.526    

Slack (VIOLATED) :        -8.518ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.992ns  (logic 7.310ns (81.297%)  route 1.682ns (18.703%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.327 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.327    LO/phase_reg[20]_i_1_n_4
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y95         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.327    
  -------------------------------------------------------------------
                         slack                                 -8.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.135%)  route 0.637ns (81.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    xvga1/clk_out2
    SLICE_X33Y94         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.637     0.184    vsync_synchronize/vsync
    SLICE_X30Y87         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.838    -0.835    vsync_synchronize/clk_out1
    SLICE_X30Y87         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.199    -0.079    
    SLICE_X30Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.038    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.363ns (44.387%)  route 0.455ns (55.613%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X44Y108        FDRE                                         r  nolabel_line381/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line381/volume_out_reg[2]/Q
                         net (fo=23, routed)          0.235    -0.227    condition_AM_for_DAC/sw_audio[2]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.044    -0.183 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=3, routed)           0.220     0.037    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X44Y106        LUT5 (Prop_lut5_I0_O)        0.107     0.144 r  condition_AM_for_DAC/audio_out[7]_i_4/O
                         net (fo=1, routed)           0.000     0.144    condition_AM_for_DAC/audio_out[7]_i_4_n_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I0_O)      0.071     0.215 r  condition_AM_for_DAC/audio_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.215    condition_AM_for_DAC/audio_out_reg[7]_i_2_n_0
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    condition_AM_for_DAC/clk
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.105     0.020    condition_AM_for_DAC/audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.691%)  route 0.634ns (77.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.634     0.170    FM_stage_1/modulation_select_sw
    SLICE_X47Y147        LUT3 (Prop_lut3_I2_O)        0.045     0.215 r  FM_stage_1/past_val[7][31]_i_1/O
                         net (fo=9, routed)           0.000     0.215    AM_peak_detect/D[31]
    SLICE_X47Y147        FDRE                                         r  AM_peak_detect/past_val_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    AM_peak_detect/clk_out1
    SLICE_X47Y147        FDRE                                         r  AM_peak_detect/past_val_reg[0][31]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X47Y147        FDRE (Hold_fdre_C_D)         0.092     0.007    AM_peak_detect/past_val_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.292ns (34.992%)  route 0.542ns (65.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X44Y108        FDRE                                         r  nolabel_line381/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line381/volume_out_reg[2]/Q
                         net (fo=23, routed)          0.235    -0.227    condition_AM_for_DAC/sw_audio[2]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.044    -0.183 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=3, routed)           0.307     0.124    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I5_O)        0.107     0.231 r  condition_AM_for_DAC/audio_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.231    condition_AM_for_DAC/audio_out[5]_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    condition_AM_for_DAC/clk
    SLICE_X45Y104        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X45Y104        FDRE (Hold_fdre_C_D)         0.092     0.007    condition_AM_for_DAC/audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.808%)  route 0.629ns (77.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.451    -0.013    FM_stage_1/modulation_select_sw
    SLICE_X45Y144        LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  FM_stage_1/past_val[7][21]_i_1/O
                         net (fo=9, routed)           0.178     0.210    AM_peak_detect/D[21]
    SLICE_X44Y144        FDRE                                         r  AM_peak_detect/past_val_reg[7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    AM_peak_detect/clk_out1
    SLICE_X44Y144        FDRE                                         r  AM_peak_detect/past_val_reg[7][21]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.070    -0.015    AM_peak_detect/past_val_reg[7][21]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.203%)  route 0.652ns (77.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.652     0.188    FM_stage_1/modulation_select_sw
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.045     0.233 r  FM_stage_1/past_val[7][18]_i_1/O
                         net (fo=9, routed)           0.000     0.233    AM_peak_detect/D[18]
    SLICE_X45Y143        FDRE                                         r  AM_peak_detect/past_val_reg[7][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    AM_peak_detect/clk_out1
    SLICE_X45Y143        FDRE                                         r  AM_peak_detect/past_val_reg[7][18]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X45Y143        FDRE (Hold_fdre_C_D)         0.092     0.007    AM_peak_detect/past_val_reg[7][18]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.251ns (27.563%)  route 0.660ns (72.437%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.555    -0.609    xvga1/clk_out2
    SLICE_X43Y75         FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=78, routed)          0.208    -0.260    xvga1/hcount_out[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.000    -0.215    xvga1/bram2_i_9_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.150 r  xvga1/bram2_i_3/O[1]
                         net (fo=1, routed)           0.451     0.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.866    -0.807    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.199    -0.051    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.121     0.070    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.249ns (32.917%)  route 0.507ns (67.083%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X42Y107        FDRE                                         r  nolabel_line381/volume_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  nolabel_line381/volume_out_reg[0]/Q
                         net (fo=14, routed)          0.274    -0.165    condition_AM_for_DAC/sw_audio[0]
    SLICE_X44Y106        MUXF7 (Prop_muxf7_S_O)       0.085    -0.080 r  condition_AM_for_DAC/audio_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.233     0.153    condition_AM_for_DAC/audio_out_reg[0]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.833    -0.840    condition_AM_for_DAC/clk
    SLICE_X45Y100        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.199    -0.084    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.003    -0.081    condition_AM_for_DAC/audio_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.252ns (27.510%)  route 0.664ns (72.490%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.555    -0.609    xvga1/clk_out2
    SLICE_X43Y75         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=54, routed)          0.218    -0.250    xvga1/hcount_out[8]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/bram2_i_8_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.139 r  xvga1/bram2_i_3/O[2]
                         net (fo=1, routed)           0.446     0.307    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.866    -0.807    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.199    -0.051    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.120     0.069    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.445%)  route 0.643ns (77.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.453    -0.011    FM_stage_1/modulation_select_sw
    SLICE_X47Y140        LUT3 (Prop_lut3_I2_O)        0.045     0.034 r  FM_stage_1/past_val[7][7]_i_1/O
                         net (fo=9, routed)           0.190     0.224    AM_peak_detect/D[7]
    SLICE_X47Y139        FDRE                                         r  AM_peak_detect/past_val_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    AM_peak_detect/clk_out1
    SLICE_X47Y139        FDRE                                         r  AM_peak_detect/past_val_reg[7][7]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.199    -0.088    
    SLICE_X47Y139        FDRE (Hold_fdre_C_D)         0.070    -0.018    AM_peak_detect/past_val_reg[7][7]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.716ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.066ns  (logic 0.419ns (39.315%)  route 0.647ns (60.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.647     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y57         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 31.716    

Slack (MET) :             31.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.584%)  route 0.589ns (58.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y64         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 31.772    

Slack (MET) :             31.872ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.142%)  route 0.489ns (53.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.489     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y57         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 31.872    

Slack (MET) :             31.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.906ns  (logic 0.419ns (46.242%)  route 0.487ns (53.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X48Y64         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.487     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y64         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                 31.874    

Slack (MET) :             31.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.730%)  route 0.611ns (57.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.611     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y64         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 31.888    

Slack (MET) :             31.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.796%)  route 0.585ns (56.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y64         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 31.916    

Slack (MET) :             31.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.275%)  route 0.574ns (55.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.574     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y57         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 31.923    

Slack (MET) :             32.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.933ns  (logic 0.456ns (48.853%)  route 0.477ns (51.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.477     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y57         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                 32.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         3153  Failing Endpoints,  Worst Slack       -6.198ns,  Total Violation    -5889.472ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.198ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.048ns  (logic 10.784ns (67.197%)  route 5.264ns (32.803%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.087    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.310 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.310    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X55Y173        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.647     8.627    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y173        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.497     9.124    
                         clock uncertainty           -0.074     9.050    
    SLICE_X55Y173        FDRE (Setup_fdre_C_D)        0.062     9.112    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                         -15.310    
  -------------------------------------------------------------------
                         slack                                 -6.198    

Slack (VIOLATED) :        -6.194ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.045ns  (logic 10.781ns (67.190%)  route 5.264ns (32.810%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.307 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.307    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.307    
  -------------------------------------------------------------------
                         slack                                 -6.194    

Slack (VIOLATED) :        -6.173ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.024ns  (logic 10.760ns (67.147%)  route 5.264ns (32.853%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_4
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.286    
  -------------------------------------------------------------------
                         slack                                 -6.173    

Slack (VIOLATED) :        -6.099ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.950ns  (logic 10.686ns (66.995%)  route 5.264ns (33.005%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.212 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.212    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_5
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                 -6.099    

Slack (VIOLATED) :        -6.083ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.934ns  (logic 10.670ns (66.962%)  route 5.264ns (33.038%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.196 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.196    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_7
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 -6.083    

Slack (VIOLATED) :        -6.078ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.931ns  (logic 10.667ns (66.956%)  route 5.264ns (33.044%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.193 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.193    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_6
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                 -6.078    

Slack (VIOLATED) :        -6.057ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.910ns  (logic 10.646ns (66.912%)  route 5.264ns (33.088%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_4
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                 -6.057    

Slack (VIOLATED) :        -5.983ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.836ns  (logic 10.572ns (66.757%)  route 5.264ns (33.243%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.098 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.098    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_5
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                 -5.983    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.820ns  (logic 10.556ns (66.724%)  route 5.264ns (33.276%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.082 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.082    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_7
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.963ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.817ns  (logic 10.553ns (66.717%)  route 5.264ns (33.283%))
  Logic Levels:           27  (CARRY4=20 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.079 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.079    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_6
    SLICE_X55Y170        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.651     8.631    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y170        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/C
                         clock pessimism              0.497     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X55Y170        FDRE (Setup_fdre_C_D)        0.062     9.116    FM_stage_1/FM_BP_sec_4/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -15.079    
  -------------------------------------------------------------------
                         slack                                 -5.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/x_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.995%)  route 0.333ns (67.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.569    -0.595    FM_stage_1/FM_BP_sec_2/clk_out1
    SLICE_X12Y146        FDRE                                         r  FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/Q
                         net (fo=8, routed)           0.333    -0.098    FM_stage_1/FM_BP_sec_3/D[21]
    SLICE_X30Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/x_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.923    -0.750    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X30Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/x_reg[1][21]/C
                         clock pessimism              0.504    -0.246    
                         clock uncertainty            0.074    -0.172    
    SLICE_X30Y150        FDRE (Hold_fdre_C_D)         0.052    -0.120    FM_stage_1/FM_BP_sec_3/x_reg[1][21]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X45Y79         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.153    -0.311    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/first_q[10]
    SLICE_X42Y80         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X42Y80         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X42Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.333    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 AM_BP_sec_3/x_sum_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/x_sum_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.411ns (71.536%)  route 0.164ns (28.464%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.592    -0.572    AM_BP_sec_3/clk_out1
    SLICE_X74Y148        FDRE                                         r  AM_BP_sec_3/x_sum_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  AM_BP_sec_3/x_sum_reg[43]/Q
                         net (fo=3, routed)           0.163    -0.245    AM_BP_sec_3/x_sum_reg[43]
    SLICE_X74Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.200 r  AM_BP_sec_3/x_sum[40]_i_2__5/O
                         net (fo=1, routed)           0.000    -0.200    AM_BP_sec_3/x_sum[40]_i_2__5_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.091 r  AM_BP_sec_3/x_sum_reg[40]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    -0.091    AM_BP_sec_3/x_sum_reg[40]_i_1__5_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.051 r  AM_BP_sec_3/x_sum_reg[44]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.051    AM_BP_sec_3/x_sum_reg[44]_i_1__5_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.002 r  AM_BP_sec_3/x_sum_reg[48]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     0.002    AM_BP_sec_3/x_sum_reg[48]_i_1__5_n_7
    SLICE_X74Y150        FDRE                                         r  AM_BP_sec_3/x_sum_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.941    -0.732    AM_BP_sec_3/clk_out1
    SLICE_X74Y150        FDRE                                         r  AM_BP_sec_3/x_sum_reg[48]/C
                         clock pessimism              0.504    -0.228    
                         clock uncertainty            0.074    -0.154    
    SLICE_X74Y150        FDRE (Hold_fdre_C_D)         0.134    -0.020    AM_BP_sec_3/x_sum_reg[48]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    FM_stage_1/clk_out1
    SLICE_X53Y147        FDRE                                         r  FM_stage_1/FM_derivative_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  FM_stage_1/FM_derivative_reg[29]/Q
                         net (fo=2, routed)           0.163    -0.302    FM_stage_1/FM_derivative_reg_n_0_[29]
    SLICE_X51Y146        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.189 r  FM_stage_1/FM_derivative_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.189    FM_stage_1/FM_derivative_out_reg[27]_i_1_n_0
    SLICE_X51Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.135 r  FM_stage_1/FM_derivative_out_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    FM_stage_1/p_0_in[28]
    SLICE_X51Y147        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.830    -0.843    FM_stage_1/clk_out1
    SLICE_X51Y147        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[28]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X51Y147        FDRE (Hold_fdre_C_D)         0.105    -0.160    FM_stage_1/FM_derivative_out_reg[28]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y143        FDRE                                         r  FM_stage_1/FM_derivative_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[13]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[13]
    SLICE_X51Y142        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[11]_i_1_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[12]
    SLICE_X51Y143        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y143        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[12]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X51Y143        FDRE (Hold_fdre_C_D)         0.105    -0.161    FM_stage_1/FM_derivative_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y144        FDRE                                         r  FM_stage_1/FM_derivative_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[17]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[17]
    SLICE_X51Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[15]_i_1_n_0
    SLICE_X51Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[16]
    SLICE_X51Y144        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y144        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[16]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X51Y144        FDRE (Hold_fdre_C_D)         0.105    -0.161    FM_stage_1/FM_derivative_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y145        FDRE                                         r  FM_stage_1/FM_derivative_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[21]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[21]
    SLICE_X51Y144        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[19]_i_1_n_0
    SLICE_X51Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[20]
    SLICE_X51Y145        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y145        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[20]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X51Y145        FDRE (Hold_fdre_C_D)         0.105    -0.161    FM_stage_1/FM_derivative_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y146        FDRE                                         r  FM_stage_1/FM_derivative_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[25]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[25]
    SLICE_X51Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[23]_i_1_n_0
    SLICE_X51Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[24]
    SLICE_X51Y146        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y146        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[24]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X51Y146        FDRE (Hold_fdre_C_D)         0.105    -0.161    FM_stage_1/FM_derivative_out_reg[24]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.557    -0.607    FM_stage_1/clk_out1
    SLICE_X53Y141        FDRE                                         r  FM_stage_1/FM_derivative_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  FM_stage_1/FM_derivative_reg[5]/Q
                         net (fo=2, routed)           0.163    -0.304    FM_stage_1/FM_derivative_reg_n_0_[5]
    SLICE_X51Y140        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.191 r  FM_stage_1/FM_derivative_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.191    FM_stage_1/FM_derivative_out_reg[3]_i_1_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.137 r  FM_stage_1/FM_derivative_out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    FM_stage_1/p_0_in[4]
    SLICE_X51Y141        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    FM_stage_1/clk_out1
    SLICE_X51Y141        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[4]/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.074    -0.267    
    SLICE_X51Y141        FDRE (Hold_fdre_C_D)         0.105    -0.162    FM_stage_1/FM_derivative_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.557    -0.607    FM_stage_1/clk_out1
    SLICE_X53Y142        FDRE                                         r  FM_stage_1/FM_derivative_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  FM_stage_1/FM_derivative_reg[9]/Q
                         net (fo=2, routed)           0.163    -0.304    FM_stage_1/FM_derivative_reg_n_0_[9]
    SLICE_X51Y141        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.191 r  FM_stage_1/FM_derivative_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.191    FM_stage_1/FM_derivative_out_reg[7]_i_1_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.137 r  FM_stage_1/FM_derivative_out_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    FM_stage_1/p_0_in[8]
    SLICE_X51Y142        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    FM_stage_1/clk_out1
    SLICE_X51Y142        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[8]/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.074    -0.267    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.105    -0.162    FM_stage_1/FM_derivative_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          614  Failing Endpoints,  Worst Slack       -8.758ns,  Total Violation    -1917.945ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.758ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.234ns  (logic 7.552ns (81.787%)  route 1.682ns (18.213%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.569 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.569    LO/phase_reg[28]_i_1_n_6
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.198   168.702    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.811    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.811    
                         arrival time                        -177.569    
  -------------------------------------------------------------------
                         slack                                 -8.758    

Slack (VIOLATED) :        -8.750ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.226ns  (logic 7.544ns (81.771%)  route 1.682ns (18.229%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.561 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.561    LO/phase_reg[28]_i_1_n_4
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.198   168.702    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.811    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.811    
                         arrival time                        -177.561    
  -------------------------------------------------------------------
                         slack                                 -8.750    

Slack (VIOLATED) :        -8.674ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.150ns  (logic 7.468ns (81.620%)  route 1.682ns (18.380%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.485 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.485    LO/phase_reg[28]_i_1_n_5
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.198   168.702    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.811    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.811    
                         arrival time                        -177.485    
  -------------------------------------------------------------------
                         slack                                 -8.674    

Slack (VIOLATED) :        -8.654ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.130ns  (logic 7.448ns (81.579%)  route 1.682ns (18.421%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.465 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.465    LO/phase_reg[28]_i_1_n_7
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.198   168.702    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.811    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.811    
                         arrival time                        -177.465    
  -------------------------------------------------------------------
                         slack                                 -8.654    

Slack (VIOLATED) :        -8.642ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.117ns  (logic 7.435ns (81.553%)  route 1.682ns (18.447%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.452 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.452    LO/phase_reg[24]_i_1_n_6
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.452    
  -------------------------------------------------------------------
                         slack                                 -8.642    

Slack (VIOLATED) :        -8.634ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.109ns  (logic 7.427ns (81.537%)  route 1.682ns (18.463%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.444 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.444    LO/phase_reg[24]_i_1_n_4
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.444    
  -------------------------------------------------------------------
                         slack                                 -8.634    

Slack (VIOLATED) :        -8.558ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.033ns  (logic 7.351ns (81.382%)  route 1.682ns (18.619%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.368 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.368    LO/phase_reg[24]_i_1_n_5
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.368    
  -------------------------------------------------------------------
                         slack                                 -8.558    

Slack (VIOLATED) :        -8.538ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.013ns  (logic 7.331ns (81.340%)  route 1.682ns (18.660%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.348 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.348    LO/phase_reg[24]_i_1_n_7
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.348    
  -------------------------------------------------------------------
                         slack                                 -8.538    

Slack (VIOLATED) :        -8.525ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.000ns  (logic 7.318ns (81.313%)  route 1.682ns (18.687%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.335 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.335    LO/phase_reg[20]_i_1_n_6
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y95         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.335    
  -------------------------------------------------------------------
                         slack                                 -8.525    

Slack (VIOLATED) :        -8.517ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.992ns  (logic 7.310ns (81.297%)  route 1.682ns (18.703%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.327 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.327    LO/phase_reg[20]_i_1_n_4
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y95         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.327    
  -------------------------------------------------------------------
                         slack                                 -8.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.135%)  route 0.637ns (81.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    xvga1/clk_out2
    SLICE_X33Y94         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.637     0.184    vsync_synchronize/vsync
    SLICE_X30Y87         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.838    -0.835    vsync_synchronize/clk_out1
    SLICE_X30Y87         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.198    -0.080    
    SLICE_X30Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.037    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.363ns (44.387%)  route 0.455ns (55.613%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X44Y108        FDRE                                         r  nolabel_line381/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line381/volume_out_reg[2]/Q
                         net (fo=23, routed)          0.235    -0.227    condition_AM_for_DAC/sw_audio[2]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.044    -0.183 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=3, routed)           0.220     0.037    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X44Y106        LUT5 (Prop_lut5_I0_O)        0.107     0.144 r  condition_AM_for_DAC/audio_out[7]_i_4/O
                         net (fo=1, routed)           0.000     0.144    condition_AM_for_DAC/audio_out[7]_i_4_n_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I0_O)      0.071     0.215 r  condition_AM_for_DAC/audio_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.215    condition_AM_for_DAC/audio_out_reg[7]_i_2_n_0
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    condition_AM_for_DAC/clk
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.105     0.018    condition_AM_for_DAC/audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.691%)  route 0.634ns (77.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.634     0.170    FM_stage_1/modulation_select_sw
    SLICE_X47Y147        LUT3 (Prop_lut3_I2_O)        0.045     0.215 r  FM_stage_1/past_val[7][31]_i_1/O
                         net (fo=9, routed)           0.000     0.215    AM_peak_detect/D[31]
    SLICE_X47Y147        FDRE                                         r  AM_peak_detect/past_val_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    AM_peak_detect/clk_out1
    SLICE_X47Y147        FDRE                                         r  AM_peak_detect/past_val_reg[0][31]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X47Y147        FDRE (Hold_fdre_C_D)         0.092     0.005    AM_peak_detect/past_val_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.292ns (34.992%)  route 0.542ns (65.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X44Y108        FDRE                                         r  nolabel_line381/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line381/volume_out_reg[2]/Q
                         net (fo=23, routed)          0.235    -0.227    condition_AM_for_DAC/sw_audio[2]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.044    -0.183 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=3, routed)           0.307     0.124    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I5_O)        0.107     0.231 r  condition_AM_for_DAC/audio_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.231    condition_AM_for_DAC/audio_out[5]_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    condition_AM_for_DAC/clk
    SLICE_X45Y104        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X45Y104        FDRE (Hold_fdre_C_D)         0.092     0.005    condition_AM_for_DAC/audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.808%)  route 0.629ns (77.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.451    -0.013    FM_stage_1/modulation_select_sw
    SLICE_X45Y144        LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  FM_stage_1/past_val[7][21]_i_1/O
                         net (fo=9, routed)           0.178     0.210    AM_peak_detect/D[21]
    SLICE_X44Y144        FDRE                                         r  AM_peak_detect/past_val_reg[7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    AM_peak_detect/clk_out1
    SLICE_X44Y144        FDRE                                         r  AM_peak_detect/past_val_reg[7][21]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.070    -0.017    AM_peak_detect/past_val_reg[7][21]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.203%)  route 0.652ns (77.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.652     0.188    FM_stage_1/modulation_select_sw
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.045     0.233 r  FM_stage_1/past_val[7][18]_i_1/O
                         net (fo=9, routed)           0.000     0.233    AM_peak_detect/D[18]
    SLICE_X45Y143        FDRE                                         r  AM_peak_detect/past_val_reg[7][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    AM_peak_detect/clk_out1
    SLICE_X45Y143        FDRE                                         r  AM_peak_detect/past_val_reg[7][18]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X45Y143        FDRE (Hold_fdre_C_D)         0.092     0.005    AM_peak_detect/past_val_reg[7][18]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.251ns (27.563%)  route 0.660ns (72.437%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.555    -0.609    xvga1/clk_out2
    SLICE_X43Y75         FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=78, routed)          0.208    -0.260    xvga1/hcount_out[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.000    -0.215    xvga1/bram2_i_9_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.150 r  xvga1/bram2_i_3/O[1]
                         net (fo=1, routed)           0.451     0.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.866    -0.807    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.198    -0.052    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.121     0.069    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.249ns (32.917%)  route 0.507ns (67.083%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X42Y107        FDRE                                         r  nolabel_line381/volume_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  nolabel_line381/volume_out_reg[0]/Q
                         net (fo=14, routed)          0.274    -0.165    condition_AM_for_DAC/sw_audio[0]
    SLICE_X44Y106        MUXF7 (Prop_muxf7_S_O)       0.085    -0.080 r  condition_AM_for_DAC/audio_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.233     0.153    condition_AM_for_DAC/audio_out_reg[0]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.833    -0.840    condition_AM_for_DAC/clk
    SLICE_X45Y100        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.198    -0.086    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.003    -0.083    condition_AM_for_DAC/audio_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.252ns (27.510%)  route 0.664ns (72.490%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.555    -0.609    xvga1/clk_out2
    SLICE_X43Y75         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=54, routed)          0.218    -0.250    xvga1/hcount_out[8]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/bram2_i_8_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.139 r  xvga1/bram2_i_3/O[2]
                         net (fo=1, routed)           0.446     0.307    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.866    -0.807    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.198    -0.052    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.120     0.068    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.445%)  route 0.643ns (77.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.453    -0.011    FM_stage_1/modulation_select_sw
    SLICE_X47Y140        LUT3 (Prop_lut3_I2_O)        0.045     0.034 r  FM_stage_1/past_val[7][7]_i_1/O
                         net (fo=9, routed)           0.190     0.224    AM_peak_detect/D[7]
    SLICE_X47Y139        FDRE                                         r  AM_peak_detect/past_val_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    AM_peak_detect/clk_out1
    SLICE_X47Y139        FDRE                                         r  AM_peak_detect/past_val_reg[7][7]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.198    -0.090    
    SLICE_X47Y139        FDRE (Hold_fdre_C_D)         0.070    -0.020    AM_peak_detect/past_val_reg[7][7]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          544  Failing Endpoints,  Worst Slack       -5.116ns,  Total Violation    -2200.839ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.116ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.199    29.463    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.258    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         29.258    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.116    

Slack (VIOLATED) :        -5.116ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.199    29.463    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.258    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         29.258    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.116    

Slack (VIOLATED) :        -5.116ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.199    29.463    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.258    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.258    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.116    

Slack (VIOLATED) :        -5.073ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.248ns  (logic 2.105ns (40.108%)  route 3.143ns (59.892%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.535    34.328    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X44Y95         FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.199    29.460    
    SLICE_X44Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.255    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                         -34.328    
  -------------------------------------------------------------------
                         slack                                 -5.073    

Slack (VIOLATED) :        -5.068ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.149%)  route 3.138ns (59.851%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.530    34.323    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.199    29.460    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.255    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.068    

Slack (VIOLATED) :        -5.068ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.149%)  route 3.138ns (59.851%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.530    34.323    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.199    29.460    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.255    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.068    

Slack (VIOLATED) :        -5.064ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.147%)  route 3.138ns (59.853%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 29.268 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.390    34.323    my_buffer/counter
    SLICE_X39Y97         FDRE                                         r  my_buffer/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.519    29.268    my_buffer/clk_out2
    SLICE_X39Y97         FDRE                                         r  my_buffer/counter_reg[10]/C
                         clock pessimism              0.395    29.663    
                         clock uncertainty           -0.199    29.464    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.259    my_buffer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.064    

Slack (VIOLATED) :        -5.064ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.180%)  route 3.134ns (59.820%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.386    34.319    my_buffer/counter
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[4]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.199    29.460    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.255    my_buffer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.064    

Slack (VIOLATED) :        -5.064ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.180%)  route 3.134ns (59.820%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.386    34.319    my_buffer/counter
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[6]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.199    29.460    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.255    my_buffer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.064    

Slack (VIOLATED) :        -5.063ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.177%)  route 3.134ns (59.823%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.265 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.124    33.793 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.527    34.319    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    29.265    my_buffer/clk_out2
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[3]/C
                         clock pessimism              0.395    29.660    
                         clock uncertainty           -0.199    29.461    
    SLICE_X44Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/data_to_frame1_reg[3]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 fft_histogram/bin1_accumulator[3]_i_3_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_waterfall_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.247ns (31.575%)  route 0.535ns (68.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    fft_histogram/clkb
    SLICE_X60Y81         FDRE                                         r  fft_histogram/bin1_accumulator[3]_i_3_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  fft_histogram/bin1_accumulator[3]_i_3_psbram/Q
                         net (fo=13, routed)          0.535     0.078    xvga1/doutb[2]
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.099     0.177 r  xvga1/pixel_waterfall[9]_i_1/O
                         net (fo=1, routed)           0.000     0.177    fft_histogram/pixel_waterfall_reg[9]_0
    SLICE_X37Y89         FDRE                                         r  fft_histogram/pixel_waterfall_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    fft_histogram/clk_out2
    SLICE_X37Y89         FDRE                                         r  fft_histogram/pixel_waterfall_reg[9]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.092     0.014    fft_histogram/pixel_waterfall_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.848%)  route 0.628ns (77.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.628     0.168    my_trigger/sample_offset[4]
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.045     0.213 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.213    my_buffer/past_signal_reg[4]_1
    SLICE_X38Y100        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y100        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.121     0.039    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.653%)  route 0.635ns (77.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    condition_AM_for_DAC/clk
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  condition_AM_for_DAC/audio_out_reg[7]/Q
                         net (fo=11, routed)          0.635     0.174    my_trigger/audio_out[7]
    SLICE_X38Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.219 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.219    my_buffer/past_signal_reg[11]_1
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.121     0.039    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.404%)  route 0.614ns (74.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.569    -0.595    AD9220/clk_out1
    SLICE_X42Y99         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.614     0.182    AD9220/sample_offset[0]
    SLICE_X42Y97         LUT4 (Prop_lut4_I0_O)        0.045     0.227 r  AD9220/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.227    my_buffer/past_signal_reg[0]_1
    SLICE_X42Y97         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X42Y97         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120     0.042    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.349%)  route 0.611ns (76.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X40Y101        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.611     0.150    my_trigger/sample_offset[10]
    SLICE_X40Y103        LUT6 (Prop_lut6_I1_O)        0.045     0.195 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.195    my_buffer/past_signal_reg[10]_1
    SLICE_X40Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.834    -0.839    my_buffer/clk_out2
    SLICE_X40Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.199    -0.083    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.092     0.009    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.367%)  route 0.610ns (76.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X40Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.610     0.150    my_trigger/sample_offset[9]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.045     0.195 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.195    my_buffer/past_signal_reg[9]_1
    SLICE_X44Y102        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.833    -0.840    my_buffer/clk_out2
    SLICE_X44Y102        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.199    -0.084    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.092     0.008    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.485%)  route 0.641ns (77.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.641     0.181    my_trigger/sample_offset[8]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.226 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.226    my_buffer/past_signal_reg[8]_1
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.121     0.039    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.028%)  route 0.622ns (76.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.622     0.162    my_buffer/sample_offset[8]
    SLICE_X44Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.207 r  my_buffer/data_to_frame2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.207    my_buffer/data_to_frame20_in[8]
    SLICE_X44Y99         FDRE                                         r  my_buffer/data_to_frame2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X44Y99         FDRE                                         r  my_buffer/data_to_frame2_reg[8]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.092     0.014    my_buffer/data_to_frame2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.937%)  route 0.625ns (77.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    condition_AM_for_DAC/clk
    SLICE_X44Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  condition_AM_for_DAC/audio_out_reg[3]/Q
                         net (fo=11, routed)          0.625     0.165    my_buffer/audio_out[3]
    SLICE_X39Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.210 r  my_buffer/data_to_frame1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.210    my_buffer/data_to_frame10_in[7]
    SLICE_X39Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.841    -0.832    my_buffer/clk_out2
    SLICE_X39Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.092     0.016    my_buffer/data_to_frame1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.967%)  route 0.624ns (77.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[6]/Q
                         net (fo=9, routed)           0.624     0.164    my_buffer/sample_offset[6]
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.045     0.209 r  my_buffer/data_to_frame1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.209    my_buffer/data_to_frame10_in[6]
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[6]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X44Y98         FDRE (Hold_fdre_C_D)         0.092     0.014    my_buffer/data_to_frame1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :          544  Failing Endpoints,  Worst Slack       -5.116ns,  Total Violation    -2200.839ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.116ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.199    29.463    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.258    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         29.258    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.116    

Slack (VIOLATED) :        -5.116ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.199    29.463    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.258    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         29.258    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.116    

Slack (VIOLATED) :        -5.116ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.199    29.463    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.258    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.258    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.116    

Slack (VIOLATED) :        -5.073ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.248ns  (logic 2.105ns (40.108%)  route 3.143ns (59.892%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.535    34.328    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X44Y95         FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.199    29.460    
    SLICE_X44Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.255    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                         -34.328    
  -------------------------------------------------------------------
                         slack                                 -5.073    

Slack (VIOLATED) :        -5.068ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.149%)  route 3.138ns (59.851%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.530    34.323    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.199    29.460    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.255    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.068    

Slack (VIOLATED) :        -5.068ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.149%)  route 3.138ns (59.851%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.530    34.323    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.199    29.460    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.255    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.068    

Slack (VIOLATED) :        -5.064ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.147%)  route 3.138ns (59.853%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 29.268 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.390    34.323    my_buffer/counter
    SLICE_X39Y97         FDRE                                         r  my_buffer/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.519    29.268    my_buffer/clk_out2
    SLICE_X39Y97         FDRE                                         r  my_buffer/counter_reg[10]/C
                         clock pessimism              0.395    29.663    
                         clock uncertainty           -0.199    29.464    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.259    my_buffer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.064    

Slack (VIOLATED) :        -5.064ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.180%)  route 3.134ns (59.820%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.386    34.319    my_buffer/counter
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[4]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.199    29.460    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.255    my_buffer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.064    

Slack (VIOLATED) :        -5.064ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.180%)  route 3.134ns (59.820%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.386    34.319    my_buffer/counter
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[6]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.199    29.460    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.255    my_buffer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.064    

Slack (VIOLATED) :        -5.063ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.177%)  route 3.134ns (59.823%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.265 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.124    33.793 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.527    34.319    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    29.265    my_buffer/clk_out2
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[3]/C
                         clock pessimism              0.395    29.660    
                         clock uncertainty           -0.199    29.461    
    SLICE_X44Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/data_to_frame1_reg[3]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 fft_histogram/bin1_accumulator[3]_i_3_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_waterfall_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.247ns (31.575%)  route 0.535ns (68.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    fft_histogram/clkb
    SLICE_X60Y81         FDRE                                         r  fft_histogram/bin1_accumulator[3]_i_3_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  fft_histogram/bin1_accumulator[3]_i_3_psbram/Q
                         net (fo=13, routed)          0.535     0.078    xvga1/doutb[2]
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.099     0.177 r  xvga1/pixel_waterfall[9]_i_1/O
                         net (fo=1, routed)           0.000     0.177    fft_histogram/pixel_waterfall_reg[9]_0
    SLICE_X37Y89         FDRE                                         r  fft_histogram/pixel_waterfall_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    fft_histogram/clk_out2
    SLICE_X37Y89         FDRE                                         r  fft_histogram/pixel_waterfall_reg[9]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.092     0.014    fft_histogram/pixel_waterfall_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.848%)  route 0.628ns (77.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.628     0.168    my_trigger/sample_offset[4]
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.045     0.213 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.213    my_buffer/past_signal_reg[4]_1
    SLICE_X38Y100        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y100        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.121     0.039    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.653%)  route 0.635ns (77.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    condition_AM_for_DAC/clk
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  condition_AM_for_DAC/audio_out_reg[7]/Q
                         net (fo=11, routed)          0.635     0.174    my_trigger/audio_out[7]
    SLICE_X38Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.219 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.219    my_buffer/past_signal_reg[11]_1
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.121     0.039    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.404%)  route 0.614ns (74.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.569    -0.595    AD9220/clk_out1
    SLICE_X42Y99         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.614     0.182    AD9220/sample_offset[0]
    SLICE_X42Y97         LUT4 (Prop_lut4_I0_O)        0.045     0.227 r  AD9220/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.227    my_buffer/past_signal_reg[0]_1
    SLICE_X42Y97         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X42Y97         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120     0.042    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.349%)  route 0.611ns (76.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X40Y101        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.611     0.150    my_trigger/sample_offset[10]
    SLICE_X40Y103        LUT6 (Prop_lut6_I1_O)        0.045     0.195 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.195    my_buffer/past_signal_reg[10]_1
    SLICE_X40Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.834    -0.839    my_buffer/clk_out2
    SLICE_X40Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.199    -0.083    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.092     0.009    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.367%)  route 0.610ns (76.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X40Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.610     0.150    my_trigger/sample_offset[9]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.045     0.195 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.195    my_buffer/past_signal_reg[9]_1
    SLICE_X44Y102        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.833    -0.840    my_buffer/clk_out2
    SLICE_X44Y102        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.199    -0.084    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.092     0.008    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.485%)  route 0.641ns (77.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.641     0.181    my_trigger/sample_offset[8]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.226 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.226    my_buffer/past_signal_reg[8]_1
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.121     0.039    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.028%)  route 0.622ns (76.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.622     0.162    my_buffer/sample_offset[8]
    SLICE_X44Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.207 r  my_buffer/data_to_frame2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.207    my_buffer/data_to_frame20_in[8]
    SLICE_X44Y99         FDRE                                         r  my_buffer/data_to_frame2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X44Y99         FDRE                                         r  my_buffer/data_to_frame2_reg[8]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.092     0.014    my_buffer/data_to_frame2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.937%)  route 0.625ns (77.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    condition_AM_for_DAC/clk
    SLICE_X44Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  condition_AM_for_DAC/audio_out_reg[3]/Q
                         net (fo=11, routed)          0.625     0.165    my_buffer/audio_out[3]
    SLICE_X39Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.210 r  my_buffer/data_to_frame1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.210    my_buffer/data_to_frame10_in[7]
    SLICE_X39Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.841    -0.832    my_buffer/clk_out2
    SLICE_X39Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.092     0.016    my_buffer/data_to_frame1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.967%)  route 0.624ns (77.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[6]/Q
                         net (fo=9, routed)           0.624     0.164    my_buffer/sample_offset[6]
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.045     0.209 r  my_buffer/data_to_frame1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.209    my_buffer/data_to_frame10_in[6]
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[6]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X44Y98         FDRE (Hold_fdre_C_D)         0.092     0.014    my_buffer/data_to_frame1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.939ns  (logic 7.085ns (47.425%)  route 7.855ns (52.575%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.319    13.206 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.505    13.711    xvga1/rgb[1]_i_2_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.331    14.042 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.042    xvga1_n_106
    SLICE_X34Y91         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    13.882    clk_65mhz
    SLICE_X34Y91         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.559    14.442    
                         clock uncertainty           -0.079    14.362    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.079    14.441    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.840ns  (logic 6.885ns (46.396%)  route 7.955ns (53.604%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.605    13.818    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.942 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    13.942    xvga1_n_99
    SLICE_X35Y89         FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X35Y89         FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.031    14.392    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.838ns  (logic 6.885ns (46.400%)  route 7.953ns (53.600%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.604    13.817    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.124    13.941 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    13.941    xvga1_n_96
    SLICE_X35Y90         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X35Y90         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.031    14.392    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.831ns  (logic 6.885ns (46.424%)  route 7.946ns (53.576%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.596    13.809    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.933 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    13.933    xvga1_n_98
    SLICE_X35Y88         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.031    14.391    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.832ns  (logic 6.885ns (46.421%)  route 7.947ns (53.579%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.620    13.032    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT2 (Prop_lut2_I0_O)        0.326    13.358 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.452    13.810    xvga1/rgb[0]_i_2_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.124    13.934 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    13.934    xvga1_n_107
    SLICE_X34Y91         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    13.882    clk_65mhz
    SLICE_X34Y91         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.559    14.442    
                         clock uncertainty           -0.079    14.362    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.077    14.439    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.791ns  (logic 6.761ns (45.709%)  route 8.030ns (54.291%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          1.156    13.568    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y88         LUT6 (Prop_lut6_I5_O)        0.326    13.894 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    13.894    xvga1_n_103
    SLICE_X34Y88         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X34Y88         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.081    14.441    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.731ns  (logic 6.885ns (46.739%)  route 7.846ns (53.261%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.496    13.709    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.833 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    13.833    xvga1_n_101
    SLICE_X35Y88         FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.029    14.389    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.728ns  (logic 6.885ns (46.748%)  route 7.843ns (53.252%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.493    13.706    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  xvga1/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    13.830    xvga1_n_100
    SLICE_X35Y88         FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.031    14.391    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 6.885ns (46.704%)  route 7.857ns (53.296%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.507    13.720    xvga1/rgb[11]_i_3_n_0
    SLICE_X34Y88         LUT5 (Prop_lut5_I4_O)        0.124    13.844 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.844    xvga1_n_104
    SLICE_X34Y88         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X34Y88         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.077    14.437    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 6.885ns (46.794%)  route 7.828ns (53.206%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    13.692    xvga1/rgb[11]_i_3_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I4_O)        0.124    13.816 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    13.816    xvga1_n_102
    SLICE_X34Y90         FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X34Y90         FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.079    14.440    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 my_buffer/past_signal13_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal14_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.560    -0.604    my_buffer/clk_out2
    SLICE_X51Y101        FDRE                                         r  my_buffer/past_signal13_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_buffer/past_signal13_reg[8]/Q
                         net (fo=3, routed)           0.079    -0.384    my_buffer/past_signal13_reg[8]_0
    SLICE_X50Y101        LUT5 (Prop_lut5_I0_O)        0.045    -0.339 r  my_buffer/past_signal14[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    my_buffer/past_signal14[8]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  my_buffer/past_signal14_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.830    -0.843    my_buffer/clk_out2
    SLICE_X50Y101        FDRE                                         r  my_buffer/past_signal14_reg[8]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.079    -0.512    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.120    -0.392    my_buffer/past_signal14_reg[8]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.570    -0.594    xvga1/clk_out2
    SLICE_X29Y89         FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.067    -0.386    hsync
    SLICE_X29Y89         FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.840    -0.833    clk_65mhz
    SLICE_X29Y89         FDRE                                         r  hs_reg/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.079    -0.515    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.075    -0.440    hs_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fft_histogram/bin7_section4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin7_section5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.553%)  route 0.127ns (47.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.575    -0.589    fft_histogram/clk_out2
    SLICE_X11Y93         FDRE                                         r  fft_histogram/bin7_section4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fft_histogram/bin7_section4_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.321    fft_histogram/bin7_section4_reg[6]_0[0]
    SLICE_X9Y94          FDRE                                         r  fft_histogram/bin7_section5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.846    -0.827    fft_histogram/clk_out2
    SLICE_X9Y94          FDRE                                         r  fft_histogram/bin7_section5_reg[5]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.079    -0.473    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.075    -0.398    fft_histogram/bin7_section5_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 fft_histogram/bin2_section2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin2_section3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    fft_histogram/clk_out2
    SLICE_X33Y93         FDRE                                         r  fft_histogram/bin2_section2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  fft_histogram/bin2_section2_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.342    fft_histogram/data1__0[11]
    SLICE_X31Y93         FDRE                                         r  fft_histogram/bin2_section3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.842    -0.831    fft_histogram/clk_out2
    SLICE_X31Y93         FDRE                                         r  fft_histogram/bin2_section3_reg[4]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.079    -0.498    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.070    -0.428    fft_histogram/bin2_section3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.959%)  route 0.114ns (38.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    my_buffer/clk_out2
    SLICE_X55Y100        FDRE                                         r  my_buffer/past_signal11_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  my_buffer/past_signal11_reg[1]/Q
                         net (fo=3, routed)           0.114    -0.350    my_buffer/past_signal11_reg[1]_0
    SLICE_X54Y100        LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  my_buffer/past_signal12[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    my_buffer/past_signal12[1]_i_1_n_0
    SLICE_X54Y100        FDRE                                         r  my_buffer/past_signal12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.828    -0.844    my_buffer/clk_out2
    SLICE_X54Y100        FDRE                                         r  my_buffer/past_signal12_reg[1]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.079    -0.513    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.121    -0.392    my_buffer/past_signal12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fft_histogram/bin7_section3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin7_section4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.575    -0.589    fft_histogram/clk_out2
    SLICE_X11Y94         FDRE                                         r  fft_histogram/bin7_section3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fft_histogram/bin7_section3_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.321    fft_histogram/bin7_section3_reg[6]_0[2]
    SLICE_X8Y94          FDRE                                         r  fft_histogram/bin7_section4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.846    -0.827    fft_histogram/clk_out2
    SLICE_X8Y94          FDRE                                         r  fft_histogram/bin7_section4_reg[6]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.079    -0.473    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.063    -0.410    fft_histogram/bin7_section4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/state_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.451%)  route 0.117ns (38.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.576    -0.588    my_height/clk_out2
    SLICE_X15Y99         FDRE                                         r  my_height/state_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  my_height/state_signal_reg[1]/Q
                         net (fo=14, routed)          0.117    -0.331    my_height/state_signal_reg_n_0_[1]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  my_height/state_signal[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    my_height/state_signal[2]_i_1_n_0
    SLICE_X14Y99         FDRE                                         r  my_height/state_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.847    -0.826    my_height/clk_out2
    SLICE_X14Y99         FDRE                                         r  my_height/state_signal_reg[2]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.079    -0.496    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.121    -0.375    my_height/state_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line381/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.245%)  route 0.342ns (64.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    encoder5_dt_debounce/clk_out2
    SLICE_X57Y104        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.342    -0.122    nolabel_line381/encoder5_dt_db
    SLICE_X44Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.077 r  nolabel_line381/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.077    nolabel_line381/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X44Y107        FDRE                                         r  nolabel_line381/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.831    -0.842    nolabel_line381/clk_out2
    SLICE_X44Y107        FDRE                                         r  nolabel_line381/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.504    -0.338    
                         clock uncertainty            0.079    -0.259    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.091    -0.168    nolabel_line381/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fft_histogram/bin5_section2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin5_section3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.390%)  route 0.109ns (43.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    fft_histogram/clk_out2
    SLICE_X33Y93         FDRE                                         r  fft_histogram/bin5_section2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  fft_histogram/bin5_section2_reg[4]/Q
                         net (fo=2, routed)           0.109    -0.343    fft_histogram/data4[2]
    SLICE_X30Y93         FDRE                                         r  fft_histogram/bin5_section3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.842    -0.831    fft_histogram/clk_out2
    SLICE_X30Y93         FDRE                                         r  fft_histogram/bin5_section3_reg[4]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.079    -0.498    
    SLICE_X30Y93         FDRE (Hold_fdre_C_D)         0.063    -0.435    fft_histogram/bin5_section3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fft_histogram/bin1_section4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin1_section5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.570    -0.594    fft_histogram/clk_out2
    SLICE_X33Y91         FDRE                                         r  fft_histogram/bin1_section4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  fft_histogram/bin1_section4_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.334    fft_histogram/bin1_section4_reg[6]_0[0]
    SLICE_X33Y90         FDRE                                         r  fft_histogram/bin1_section5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.841    -0.832    fft_histogram/clk_out2
    SLICE_X33Y90         FDRE                                         r  fft_histogram/bin1_section5_reg[2]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.079    -0.499    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.070    -0.429    fft_histogram/bin1_section5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.761ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.975ns  (logic 0.478ns (49.004%)  route 0.497ns (50.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.497     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X52Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y55         FDCE (Setup_fdce_C_D)       -0.264     9.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.091ns  (logic 0.518ns (47.471%)  route 0.573ns (52.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.573     1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y55         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  8.816    

Slack (MET) :             8.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.159%)  route 0.626ns (57.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.626     1.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y56         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                  8.823    

Slack (MET) :             8.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.888ns  (logic 0.419ns (47.190%)  route 0.469ns (52.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.469     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y64         FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  8.845    

Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y64         FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.394%)  route 0.571ns (55.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.571     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y56         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.916ns  (logic 0.456ns (49.767%)  route 0.460ns (50.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.460     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X48Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y63         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  8.991    

Slack (MET) :             9.014ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.154%)  route 0.435ns (48.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.435     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X48Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y63         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  9.014    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.761ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.975ns  (logic 0.478ns (49.004%)  route 0.497ns (50.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.497     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X52Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y55         FDCE (Setup_fdce_C_D)       -0.264     9.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.091ns  (logic 0.518ns (47.471%)  route 0.573ns (52.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.573     1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y55         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  8.816    

Slack (MET) :             8.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.159%)  route 0.626ns (57.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.626     1.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y56         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                  8.823    

Slack (MET) :             8.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.888ns  (logic 0.419ns (47.190%)  route 0.469ns (52.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.469     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y64         FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  8.845    

Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y64         FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.394%)  route 0.571ns (55.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.571     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X51Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y56         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.916ns  (logic 0.456ns (49.767%)  route 0.460ns (50.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.460     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X48Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y63         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  8.991    

Slack (MET) :             9.014ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.154%)  route 0.435ns (48.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.435     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X48Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y63         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  9.014    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         3153  Failing Endpoints,  Worst Slack       -6.198ns,  Total Violation    -5889.472ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.198ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.048ns  (logic 10.784ns (67.197%)  route 5.264ns (32.803%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.087 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.087    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.310 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.310    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__2_n_7
    SLICE_X55Y173        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.647     8.627    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y173        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.497     9.124    
                         clock uncertainty           -0.074     9.050    
    SLICE_X55Y173        FDRE (Setup_fdre_C_D)        0.062     9.112    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                         -15.310    
  -------------------------------------------------------------------
                         slack                                 -6.198    

Slack (VIOLATED) :        -6.194ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.045ns  (logic 10.781ns (67.190%)  route 5.264ns (32.810%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.307 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.307    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_6
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.307    
  -------------------------------------------------------------------
                         slack                                 -6.194    

Slack (VIOLATED) :        -6.173ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.024ns  (logic 10.760ns (67.147%)  route 5.264ns (32.853%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.286 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.286    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_4
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.286    
  -------------------------------------------------------------------
                         slack                                 -6.173    

Slack (VIOLATED) :        -6.099ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.950ns  (logic 10.686ns (66.995%)  route 5.264ns (33.005%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.212 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.212    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_5
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[98]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                 -6.099    

Slack (VIOLATED) :        -6.083ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.934ns  (logic 10.670ns (66.962%)  route 5.264ns (33.038%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.973 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.973    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.196 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.196    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__2_n_7
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.648     8.628    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y172        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]/C
                         clock pessimism              0.497     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X55Y172        FDRE (Setup_fdre_C_D)        0.062     9.113    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 -6.083    

Slack (VIOLATED) :        -6.078ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.931ns  (logic 10.667ns (66.956%)  route 5.264ns (33.044%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.193 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.193    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_6
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[93]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                 -6.078    

Slack (VIOLATED) :        -6.057ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.910ns  (logic 10.646ns (66.912%)  route 5.264ns (33.088%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.172 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.172    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_4
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[95]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                 -6.057    

Slack (VIOLATED) :        -5.983ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.836ns  (logic 10.572ns (66.757%)  route 5.264ns (33.243%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.098 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.098    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_5
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[94]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                 -5.983    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.820ns  (logic 10.556ns (66.724%)  route 5.264ns (33.276%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.859    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.082 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.082    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__2_n_7
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.650     8.630    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y171        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]/C
                         clock pessimism              0.497     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)        0.062     9.115    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.963ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.817ns  (logic 10.553ns (66.717%)  route 5.264ns (33.283%))
  Logic Levels:           27  (CARRY4=20 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.801    -0.739    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X49Y153        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  FM_stage_1/FM_BP_sec_4/index_reg[1]/Q
                         net (fo=22, routed)          0.768     0.486    FM_stage_1/FM_BP_sec_4/index[1]
    SLICE_X52Y155        LUT4 (Prop_lut4_I3_O)        0.124     0.610 r  FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.980     1.590    FM_stage_1/FM_BP_sec_4/y_sum2__1_i_52__2_n_0
    SLICE_X52Y153        LUT6 (Prop_lut6_I2_O)        0.124     1.714 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2/O
                         net (fo=1, routed)           0.000     1.714    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_27__2_n_0
    SLICE_X52Y153        MUXF7 (Prop_muxf7_I1_O)      0.217     1.931 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2/O
                         net (fo=1, routed)           1.176     3.106    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__2_n_0
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.211     7.317 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.319    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.837 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.746    10.583    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X57Y152        LUT2 (Prop_lut2_I0_O)        0.124    10.707 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2/O
                         net (fo=1, routed)           0.000    10.707    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__2_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.257    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__2_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.479 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__2/O[0]
                         net (fo=2, routed)           0.593    12.072    FM_stage_1/FM_BP_sec_4/y_sum2__5[37]
    SLICE_X55Y153        LUT2 (Prop_lut2_I0_O)        0.299    12.371 r  FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2/O
                         net (fo=1, routed)           0.000    12.371    FM_stage_1/FM_BP_sec_4/y_sum[20]_i_5__2_n_0
    SLICE_X55Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.921 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.921    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_1__2_n_0
    SLICE_X55Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.035    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_1__2_n_0
    SLICE_X55Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_1__2_n_0
    SLICE_X55Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.263 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.263    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__2_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.377 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.377    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__2_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.491    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__2_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.605    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__2_n_0
    SLICE_X55Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.719    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__2_n_0
    SLICE_X55Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.833    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__2_n_0
    SLICE_X55Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.947    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__2_n_0
    SLICE_X55Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.061    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__2_n_0
    SLICE_X55Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.175    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__2_n_0
    SLICE_X55Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.289    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__2_n_0
    SLICE_X55Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.403    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__2_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.517    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__2_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.631    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__2_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    14.745    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__2_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.079 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.079    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__2_n_6
    SLICE_X55Y170        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.651     8.631    FM_stage_1/FM_BP_sec_4/clk_out1
    SLICE_X55Y170        FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[89]/C
                         clock pessimism              0.497     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X55Y170        FDRE (Setup_fdre_C_D)        0.062     9.116    FM_stage_1/FM_BP_sec_4/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -15.079    
  -------------------------------------------------------------------
                         slack                                 -5.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_3/x_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.995%)  route 0.333ns (67.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.569    -0.595    FM_stage_1/FM_BP_sec_2/clk_out1
    SLICE_X12Y146        FDRE                                         r  FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  FM_stage_1/FM_BP_sec_2/filt_out_reg[26]/Q
                         net (fo=8, routed)           0.333    -0.098    FM_stage_1/FM_BP_sec_3/D[21]
    SLICE_X30Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/x_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.923    -0.750    FM_stage_1/FM_BP_sec_3/clk_out1
    SLICE_X30Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_3/x_reg[1][21]/C
                         clock pessimism              0.504    -0.246    
                         clock uncertainty            0.074    -0.172    
    SLICE_X30Y150        FDRE (Hold_fdre_C_D)         0.052    -0.120    FM_stage_1/FM_BP_sec_3/x_reg[1][21]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X45Y79         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.153    -0.311    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/first_q[10]
    SLICE_X42Y80         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X42Y80         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X42Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.333    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl17
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 AM_BP_sec_3/x_sum_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/x_sum_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.411ns (71.536%)  route 0.164ns (28.464%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.592    -0.572    AM_BP_sec_3/clk_out1
    SLICE_X74Y148        FDRE                                         r  AM_BP_sec_3/x_sum_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  AM_BP_sec_3/x_sum_reg[43]/Q
                         net (fo=3, routed)           0.163    -0.245    AM_BP_sec_3/x_sum_reg[43]
    SLICE_X74Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.200 r  AM_BP_sec_3/x_sum[40]_i_2__5/O
                         net (fo=1, routed)           0.000    -0.200    AM_BP_sec_3/x_sum[40]_i_2__5_n_0
    SLICE_X74Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.091 r  AM_BP_sec_3/x_sum_reg[40]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    -0.091    AM_BP_sec_3/x_sum_reg[40]_i_1__5_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.051 r  AM_BP_sec_3/x_sum_reg[44]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.051    AM_BP_sec_3/x_sum_reg[44]_i_1__5_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.002 r  AM_BP_sec_3/x_sum_reg[48]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     0.002    AM_BP_sec_3/x_sum_reg[48]_i_1__5_n_7
    SLICE_X74Y150        FDRE                                         r  AM_BP_sec_3/x_sum_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.941    -0.732    AM_BP_sec_3/clk_out1
    SLICE_X74Y150        FDRE                                         r  AM_BP_sec_3/x_sum_reg[48]/C
                         clock pessimism              0.504    -0.228    
                         clock uncertainty            0.074    -0.154    
    SLICE_X74Y150        FDRE (Hold_fdre_C_D)         0.134    -0.020    AM_BP_sec_3/x_sum_reg[48]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    FM_stage_1/clk_out1
    SLICE_X53Y147        FDRE                                         r  FM_stage_1/FM_derivative_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  FM_stage_1/FM_derivative_reg[29]/Q
                         net (fo=2, routed)           0.163    -0.302    FM_stage_1/FM_derivative_reg_n_0_[29]
    SLICE_X51Y146        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.189 r  FM_stage_1/FM_derivative_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.189    FM_stage_1/FM_derivative_out_reg[27]_i_1_n_0
    SLICE_X51Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.135 r  FM_stage_1/FM_derivative_out_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    FM_stage_1/p_0_in[28]
    SLICE_X51Y147        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.830    -0.843    FM_stage_1/clk_out1
    SLICE_X51Y147        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[28]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X51Y147        FDRE (Hold_fdre_C_D)         0.105    -0.160    FM_stage_1/FM_derivative_out_reg[28]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y143        FDRE                                         r  FM_stage_1/FM_derivative_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[13]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[13]
    SLICE_X51Y142        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[11]_i_1_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[12]
    SLICE_X51Y143        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y143        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[12]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X51Y143        FDRE (Hold_fdre_C_D)         0.105    -0.161    FM_stage_1/FM_derivative_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y144        FDRE                                         r  FM_stage_1/FM_derivative_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[17]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[17]
    SLICE_X51Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[15]_i_1_n_0
    SLICE_X51Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[16]
    SLICE_X51Y144        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y144        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[16]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X51Y144        FDRE (Hold_fdre_C_D)         0.105    -0.161    FM_stage_1/FM_derivative_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y145        FDRE                                         r  FM_stage_1/FM_derivative_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[21]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[21]
    SLICE_X51Y144        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[19]_i_1_n_0
    SLICE_X51Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[20]
    SLICE_X51Y145        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y145        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[20]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X51Y145        FDRE (Hold_fdre_C_D)         0.105    -0.161    FM_stage_1/FM_derivative_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.558    -0.606    FM_stage_1/clk_out1
    SLICE_X53Y146        FDRE                                         r  FM_stage_1/FM_derivative_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  FM_stage_1/FM_derivative_reg[25]/Q
                         net (fo=2, routed)           0.163    -0.303    FM_stage_1/FM_derivative_reg_n_0_[25]
    SLICE_X51Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.190 r  FM_stage_1/FM_derivative_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    FM_stage_1/FM_derivative_out_reg[23]_i_1_n_0
    SLICE_X51Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  FM_stage_1/FM_derivative_out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    FM_stage_1/p_0_in[24]
    SLICE_X51Y146        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    FM_stage_1/clk_out1
    SLICE_X51Y146        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[24]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X51Y146        FDRE (Hold_fdre_C_D)         0.105    -0.161    FM_stage_1/FM_derivative_out_reg[24]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.557    -0.607    FM_stage_1/clk_out1
    SLICE_X53Y141        FDRE                                         r  FM_stage_1/FM_derivative_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  FM_stage_1/FM_derivative_reg[5]/Q
                         net (fo=2, routed)           0.163    -0.304    FM_stage_1/FM_derivative_reg_n_0_[5]
    SLICE_X51Y140        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.191 r  FM_stage_1/FM_derivative_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.191    FM_stage_1/FM_derivative_out_reg[3]_i_1_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.137 r  FM_stage_1/FM_derivative_out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    FM_stage_1/p_0_in[4]
    SLICE_X51Y141        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    FM_stage_1/clk_out1
    SLICE_X51Y141        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[4]/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.074    -0.267    
    SLICE_X51Y141        FDRE (Hold_fdre_C_D)         0.105    -0.162    FM_stage_1/FM_derivative_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_derivative_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_derivative_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.308ns (65.455%)  route 0.163ns (34.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.557    -0.607    FM_stage_1/clk_out1
    SLICE_X53Y142        FDRE                                         r  FM_stage_1/FM_derivative_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  FM_stage_1/FM_derivative_reg[9]/Q
                         net (fo=2, routed)           0.163    -0.304    FM_stage_1/FM_derivative_reg_n_0_[9]
    SLICE_X51Y141        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.191 r  FM_stage_1/FM_derivative_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.191    FM_stage_1/FM_derivative_out_reg[7]_i_1_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.137 r  FM_stage_1/FM_derivative_out_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    FM_stage_1/p_0_in[8]
    SLICE_X51Y142        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.828    -0.845    FM_stage_1/clk_out1
    SLICE_X51Y142        FDRE                                         r  FM_stage_1/FM_derivative_out_reg[8]/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.074    -0.267    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.105    -0.162    FM_stage_1/FM_derivative_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          614  Failing Endpoints,  Worst Slack       -8.759ns,  Total Violation    -1918.767ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.759ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.234ns  (logic 7.552ns (81.787%)  route 1.682ns (18.213%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.569 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.569    LO/phase_reg[28]_i_1_n_6
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.199   168.701    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.569    
  -------------------------------------------------------------------
                         slack                                 -8.759    

Slack (VIOLATED) :        -8.751ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.226ns  (logic 7.544ns (81.771%)  route 1.682ns (18.229%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.561 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.561    LO/phase_reg[28]_i_1_n_4
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.199   168.701    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.561    
  -------------------------------------------------------------------
                         slack                                 -8.751    

Slack (VIOLATED) :        -8.675ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.150ns  (logic 7.468ns (81.620%)  route 1.682ns (18.380%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.485 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.485    LO/phase_reg[28]_i_1_n_5
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.199   168.701    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.485    
  -------------------------------------------------------------------
                         slack                                 -8.675    

Slack (VIOLATED) :        -8.655ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.130ns  (logic 7.448ns (81.579%)  route 1.682ns (18.421%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.465 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.465    LO/phase_reg[28]_i_1_n_7
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.199   168.701    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.465    
  -------------------------------------------------------------------
                         slack                                 -8.655    

Slack (VIOLATED) :        -8.643ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.117ns  (logic 7.435ns (81.553%)  route 1.682ns (18.447%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.452 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.452    LO/phase_reg[24]_i_1_n_6
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.452    
  -------------------------------------------------------------------
                         slack                                 -8.643    

Slack (VIOLATED) :        -8.635ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.109ns  (logic 7.427ns (81.537%)  route 1.682ns (18.463%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.444 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.444    LO/phase_reg[24]_i_1_n_4
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.444    
  -------------------------------------------------------------------
                         slack                                 -8.635    

Slack (VIOLATED) :        -8.559ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.033ns  (logic 7.351ns (81.382%)  route 1.682ns (18.619%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.368 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.368    LO/phase_reg[24]_i_1_n_5
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.368    
  -------------------------------------------------------------------
                         slack                                 -8.559    

Slack (VIOLATED) :        -8.539ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.013ns  (logic 7.331ns (81.340%)  route 1.682ns (18.660%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.348 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.348    LO/phase_reg[24]_i_1_n_7
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.348    
  -------------------------------------------------------------------
                         slack                                 -8.539    

Slack (VIOLATED) :        -8.526ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.000ns  (logic 7.318ns (81.313%)  route 1.682ns (18.687%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.335 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.335    LO/phase_reg[20]_i_1_n_6
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y95         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.335    
  -------------------------------------------------------------------
                         slack                                 -8.526    

Slack (VIOLATED) :        -8.518ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.992ns  (logic 7.310ns (81.297%)  route 1.682ns (18.703%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.327 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.327    LO/phase_reg[20]_i_1_n_4
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.199   168.700    
    SLICE_X12Y95         FDRE (Setup_fdre_C_D)        0.109   168.809    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.809    
                         arrival time                        -177.327    
  -------------------------------------------------------------------
                         slack                                 -8.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.135%)  route 0.637ns (81.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    xvga1/clk_out2
    SLICE_X33Y94         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.637     0.184    vsync_synchronize/vsync
    SLICE_X30Y87         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.838    -0.835    vsync_synchronize/clk_out1
    SLICE_X30Y87         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.199    -0.079    
    SLICE_X30Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.038    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.363ns (44.387%)  route 0.455ns (55.613%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X44Y108        FDRE                                         r  nolabel_line381/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line381/volume_out_reg[2]/Q
                         net (fo=23, routed)          0.235    -0.227    condition_AM_for_DAC/sw_audio[2]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.044    -0.183 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=3, routed)           0.220     0.037    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X44Y106        LUT5 (Prop_lut5_I0_O)        0.107     0.144 r  condition_AM_for_DAC/audio_out[7]_i_4/O
                         net (fo=1, routed)           0.000     0.144    condition_AM_for_DAC/audio_out[7]_i_4_n_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I0_O)      0.071     0.215 r  condition_AM_for_DAC/audio_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.215    condition_AM_for_DAC/audio_out_reg[7]_i_2_n_0
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    condition_AM_for_DAC/clk
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.105     0.020    condition_AM_for_DAC/audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.691%)  route 0.634ns (77.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.634     0.170    FM_stage_1/modulation_select_sw
    SLICE_X47Y147        LUT3 (Prop_lut3_I2_O)        0.045     0.215 r  FM_stage_1/past_val[7][31]_i_1/O
                         net (fo=9, routed)           0.000     0.215    AM_peak_detect/D[31]
    SLICE_X47Y147        FDRE                                         r  AM_peak_detect/past_val_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    AM_peak_detect/clk_out1
    SLICE_X47Y147        FDRE                                         r  AM_peak_detect/past_val_reg[0][31]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X47Y147        FDRE (Hold_fdre_C_D)         0.092     0.007    AM_peak_detect/past_val_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.292ns (34.992%)  route 0.542ns (65.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X44Y108        FDRE                                         r  nolabel_line381/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line381/volume_out_reg[2]/Q
                         net (fo=23, routed)          0.235    -0.227    condition_AM_for_DAC/sw_audio[2]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.044    -0.183 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=3, routed)           0.307     0.124    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I5_O)        0.107     0.231 r  condition_AM_for_DAC/audio_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.231    condition_AM_for_DAC/audio_out[5]_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    condition_AM_for_DAC/clk
    SLICE_X45Y104        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X45Y104        FDRE (Hold_fdre_C_D)         0.092     0.007    condition_AM_for_DAC/audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.808%)  route 0.629ns (77.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.451    -0.013    FM_stage_1/modulation_select_sw
    SLICE_X45Y144        LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  FM_stage_1/past_val[7][21]_i_1/O
                         net (fo=9, routed)           0.178     0.210    AM_peak_detect/D[21]
    SLICE_X44Y144        FDRE                                         r  AM_peak_detect/past_val_reg[7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    AM_peak_detect/clk_out1
    SLICE_X44Y144        FDRE                                         r  AM_peak_detect/past_val_reg[7][21]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.070    -0.015    AM_peak_detect/past_val_reg[7][21]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.203%)  route 0.652ns (77.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.652     0.188    FM_stage_1/modulation_select_sw
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.045     0.233 r  FM_stage_1/past_val[7][18]_i_1/O
                         net (fo=9, routed)           0.000     0.233    AM_peak_detect/D[18]
    SLICE_X45Y143        FDRE                                         r  AM_peak_detect/past_val_reg[7][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    AM_peak_detect/clk_out1
    SLICE_X45Y143        FDRE                                         r  AM_peak_detect/past_val_reg[7][18]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.199    -0.085    
    SLICE_X45Y143        FDRE (Hold_fdre_C_D)         0.092     0.007    AM_peak_detect/past_val_reg[7][18]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.251ns (27.563%)  route 0.660ns (72.437%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.555    -0.609    xvga1/clk_out2
    SLICE_X43Y75         FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=78, routed)          0.208    -0.260    xvga1/hcount_out[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.000    -0.215    xvga1/bram2_i_9_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.150 r  xvga1/bram2_i_3/O[1]
                         net (fo=1, routed)           0.451     0.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.866    -0.807    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.199    -0.051    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.121     0.070    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.249ns (32.917%)  route 0.507ns (67.083%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X42Y107        FDRE                                         r  nolabel_line381/volume_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  nolabel_line381/volume_out_reg[0]/Q
                         net (fo=14, routed)          0.274    -0.165    condition_AM_for_DAC/sw_audio[0]
    SLICE_X44Y106        MUXF7 (Prop_muxf7_S_O)       0.085    -0.080 r  condition_AM_for_DAC/audio_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.233     0.153    condition_AM_for_DAC/audio_out_reg[0]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.833    -0.840    condition_AM_for_DAC/clk
    SLICE_X45Y100        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.199    -0.084    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.003    -0.081    condition_AM_for_DAC/audio_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.252ns (27.510%)  route 0.664ns (72.490%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.555    -0.609    xvga1/clk_out2
    SLICE_X43Y75         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=54, routed)          0.218    -0.250    xvga1/hcount_out[8]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/bram2_i_8_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.139 r  xvga1/bram2_i_3/O[2]
                         net (fo=1, routed)           0.446     0.307    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.866    -0.807    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.199    -0.051    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.120     0.069    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.445%)  route 0.643ns (77.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.453    -0.011    FM_stage_1/modulation_select_sw
    SLICE_X47Y140        LUT3 (Prop_lut3_I2_O)        0.045     0.034 r  FM_stage_1/past_val[7][7]_i_1/O
                         net (fo=9, routed)           0.190     0.224    AM_peak_detect/D[7]
    SLICE_X47Y139        FDRE                                         r  AM_peak_detect/past_val_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    AM_peak_detect/clk_out1
    SLICE_X47Y139        FDRE                                         r  AM_peak_detect/past_val_reg[7][7]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.199    -0.088    
    SLICE_X47Y139        FDRE (Hold_fdre_C_D)         0.070    -0.018    AM_peak_detect/past_val_reg[7][7]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.716ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.066ns  (logic 0.419ns (39.315%)  route 0.647ns (60.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.647     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y57         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 31.716    

Slack (MET) :             31.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.584%)  route 0.589ns (58.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y64         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 31.772    

Slack (MET) :             31.872ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.142%)  route 0.489ns (53.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.489     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y57         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 31.872    

Slack (MET) :             31.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.906ns  (logic 0.419ns (46.242%)  route 0.487ns (53.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X48Y64         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.487     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y64         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                 31.874    

Slack (MET) :             31.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.730%)  route 0.611ns (57.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.611     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y64         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 31.888    

Slack (MET) :             31.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.796%)  route 0.585ns (56.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y64         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 31.916    

Slack (MET) :             31.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.275%)  route 0.574ns (55.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.574     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y57         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 31.923    

Slack (MET) :             32.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.933ns  (logic 0.456ns (48.853%)  route 0.477ns (51.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.477     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X50Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y57         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                 32.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          614  Failing Endpoints,  Worst Slack       -8.758ns,  Total Violation    -1917.945ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.758ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.234ns  (logic 7.552ns (81.787%)  route 1.682ns (18.213%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.569 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.569    LO/phase_reg[28]_i_1_n_6
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.198   168.702    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.811    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.811    
                         arrival time                        -177.569    
  -------------------------------------------------------------------
                         slack                                 -8.758    

Slack (VIOLATED) :        -8.750ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.226ns  (logic 7.544ns (81.771%)  route 1.682ns (18.229%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.561 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.561    LO/phase_reg[28]_i_1_n_4
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.198   168.702    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.811    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.811    
                         arrival time                        -177.561    
  -------------------------------------------------------------------
                         slack                                 -8.750    

Slack (VIOLATED) :        -8.674ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.150ns  (logic 7.468ns (81.620%)  route 1.682ns (18.380%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.485 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.485    LO/phase_reg[28]_i_1_n_5
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.198   168.702    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.811    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.811    
                         arrival time                        -177.485    
  -------------------------------------------------------------------
                         slack                                 -8.674    

Slack (VIOLATED) :        -8.654ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.130ns  (logic 7.448ns (81.579%)  route 1.682ns (18.421%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 168.505 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.246 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.246    LO/phase_reg[24]_i_1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.465 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.465    LO/phase_reg[28]_i_1_n_7
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.525   168.505    LO/clk_out1
    SLICE_X12Y97         FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.900    
                         clock uncertainty           -0.198   168.702    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.109   168.811    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.811    
                         arrival time                        -177.465    
  -------------------------------------------------------------------
                         slack                                 -8.654    

Slack (VIOLATED) :        -8.642ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.117ns  (logic 7.435ns (81.553%)  route 1.682ns (18.447%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.452 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.452    LO/phase_reg[24]_i_1_n_6
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.452    
  -------------------------------------------------------------------
                         slack                                 -8.642    

Slack (VIOLATED) :        -8.634ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.109ns  (logic 7.427ns (81.537%)  route 1.682ns (18.463%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.444 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.444    LO/phase_reg[24]_i_1_n_4
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.444    
  -------------------------------------------------------------------
                         slack                                 -8.634    

Slack (VIOLATED) :        -8.558ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.033ns  (logic 7.351ns (81.382%)  route 1.682ns (18.619%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.368 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.368    LO/phase_reg[24]_i_1_n_5
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.368    
  -------------------------------------------------------------------
                         slack                                 -8.558    

Slack (VIOLATED) :        -8.538ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.013ns  (logic 7.331ns (81.340%)  route 1.682ns (18.660%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.129 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.129    LO/phase_reg[20]_i_1_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.348 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.348    LO/phase_reg[24]_i_1_n_7
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y96         FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.348    
  -------------------------------------------------------------------
                         slack                                 -8.538    

Slack (VIOLATED) :        -8.525ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.000ns  (logic 7.318ns (81.313%)  route 1.682ns (18.687%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.335 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.335    LO/phase_reg[20]_i_1_n_6
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y95         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.335    
  -------------------------------------------------------------------
                         slack                                 -8.525    

Slack (VIOLATED) :        -8.517ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.992ns  (logic 7.310ns (81.297%)  route 1.682ns (18.703%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 168.504 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 168.335 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.644   168.335    adjust_frequency/clk_out2
    SLICE_X8Y90          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518   168.853 r  adjust_frequency/center_frequency_out_reg[0]/Q
                         net (fo=11, routed)          0.432   169.285    LO/Q[0]
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   169.941 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   169.941    LO/phase_inc0_i_5_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.055 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.055    LO/phase_inc0_i_4_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.169 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.169    LO/phase_inc0_i_3_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.283 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.283    LO/phase_inc0_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.617 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.537   171.153    LO/A[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.173 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.714   175.887    LO/phase_inc0_n_100
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.124   176.011 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   176.011    LO/phase[0]_i_4_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.544 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.544    LO/phase_reg[0]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.661 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.661    LO/phase_reg[4]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.778 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.778    LO/phase_reg[8]_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.895 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.895    LO/phase_reg[12]_i_1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.012 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.012    LO/phase_reg[16]_i_1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.327 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.327    LO/phase_reg[20]_i_1_n_4
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.524   168.504    LO/clk_out1
    SLICE_X12Y95         FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.899    
                         clock uncertainty           -0.198   168.701    
    SLICE_X12Y95         FDRE (Setup_fdre_C_D)        0.109   168.810    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.810    
                         arrival time                        -177.327    
  -------------------------------------------------------------------
                         slack                                 -8.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.135%)  route 0.637ns (81.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    xvga1/clk_out2
    SLICE_X33Y94         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.637     0.184    vsync_synchronize/vsync
    SLICE_X30Y87         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.838    -0.835    vsync_synchronize/clk_out1
    SLICE_X30Y87         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.198    -0.080    
    SLICE_X30Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.037    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.363ns (44.387%)  route 0.455ns (55.613%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X44Y108        FDRE                                         r  nolabel_line381/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line381/volume_out_reg[2]/Q
                         net (fo=23, routed)          0.235    -0.227    condition_AM_for_DAC/sw_audio[2]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.044    -0.183 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=3, routed)           0.220     0.037    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X44Y106        LUT5 (Prop_lut5_I0_O)        0.107     0.144 r  condition_AM_for_DAC/audio_out[7]_i_4/O
                         net (fo=1, routed)           0.000     0.144    condition_AM_for_DAC/audio_out[7]_i_4_n_0
    SLICE_X44Y106        MUXF7 (Prop_muxf7_I0_O)      0.071     0.215 r  condition_AM_for_DAC/audio_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.215    condition_AM_for_DAC/audio_out_reg[7]_i_2_n_0
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    condition_AM_for_DAC/clk
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.105     0.018    condition_AM_for_DAC/audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.691%)  route 0.634ns (77.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.634     0.170    FM_stage_1/modulation_select_sw
    SLICE_X47Y147        LUT3 (Prop_lut3_I2_O)        0.045     0.215 r  FM_stage_1/past_val[7][31]_i_1/O
                         net (fo=9, routed)           0.000     0.215    AM_peak_detect/D[31]
    SLICE_X47Y147        FDRE                                         r  AM_peak_detect/past_val_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    AM_peak_detect/clk_out1
    SLICE_X47Y147        FDRE                                         r  AM_peak_detect/past_val_reg[0][31]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X47Y147        FDRE (Hold_fdre_C_D)         0.092     0.005    AM_peak_detect/past_val_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.292ns (34.992%)  route 0.542ns (65.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X44Y108        FDRE                                         r  nolabel_line381/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line381/volume_out_reg[2]/Q
                         net (fo=23, routed)          0.235    -0.227    condition_AM_for_DAC/sw_audio[2]
    SLICE_X44Y108        LUT3 (Prop_lut3_I1_O)        0.044    -0.183 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=3, routed)           0.307     0.124    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I5_O)        0.107     0.231 r  condition_AM_for_DAC/audio_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.231    condition_AM_for_DAC/audio_out[5]_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    condition_AM_for_DAC/clk
    SLICE_X45Y104        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X45Y104        FDRE (Hold_fdre_C_D)         0.092     0.005    condition_AM_for_DAC/audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.808%)  route 0.629ns (77.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.451    -0.013    FM_stage_1/modulation_select_sw
    SLICE_X45Y144        LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  FM_stage_1/past_val[7][21]_i_1/O
                         net (fo=9, routed)           0.178     0.210    AM_peak_detect/D[21]
    SLICE_X44Y144        FDRE                                         r  AM_peak_detect/past_val_reg[7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    AM_peak_detect/clk_out1
    SLICE_X44Y144        FDRE                                         r  AM_peak_detect/past_val_reg[7][21]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.070    -0.017    AM_peak_detect/past_val_reg[7][21]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.203%)  route 0.652ns (77.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.652     0.188    FM_stage_1/modulation_select_sw
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.045     0.233 r  FM_stage_1/past_val[7][18]_i_1/O
                         net (fo=9, routed)           0.000     0.233    AM_peak_detect/D[18]
    SLICE_X45Y143        FDRE                                         r  AM_peak_detect/past_val_reg[7][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.841    AM_peak_detect/clk_out1
    SLICE_X45Y143        FDRE                                         r  AM_peak_detect/past_val_reg[7][18]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.198    -0.087    
    SLICE_X45Y143        FDRE (Hold_fdre_C_D)         0.092     0.005    AM_peak_detect/past_val_reg[7][18]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.251ns (27.563%)  route 0.660ns (72.437%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.555    -0.609    xvga1/clk_out2
    SLICE_X43Y75         FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=78, routed)          0.208    -0.260    xvga1/hcount_out[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.000    -0.215    xvga1/bram2_i_9_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.150 r  xvga1/bram2_i_3/O[1]
                         net (fo=1, routed)           0.451     0.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.866    -0.807    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.198    -0.052    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.121     0.069    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line381/volume_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.249ns (32.917%)  route 0.507ns (67.083%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.561    -0.603    nolabel_line381/clk_out2
    SLICE_X42Y107        FDRE                                         r  nolabel_line381/volume_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  nolabel_line381/volume_out_reg[0]/Q
                         net (fo=14, routed)          0.274    -0.165    condition_AM_for_DAC/sw_audio[0]
    SLICE_X44Y106        MUXF7 (Prop_muxf7_S_O)       0.085    -0.080 r  condition_AM_for_DAC/audio_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.233     0.153    condition_AM_for_DAC/audio_out_reg[0]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.833    -0.840    condition_AM_for_DAC/clk
    SLICE_X45Y100        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.198    -0.086    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.003    -0.083    condition_AM_for_DAC/audio_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.252ns (27.510%)  route 0.664ns (72.490%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.555    -0.609    xvga1/clk_out2
    SLICE_X43Y75         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=54, routed)          0.218    -0.250    xvga1/hcount_out[8]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/bram2_i_8_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.139 r  xvga1/bram2_i_3/O[2]
                         net (fo=1, routed)           0.446     0.307    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.866    -0.807    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.198    -0.052    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.120     0.068    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.445%)  route 0.643ns (77.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    clk_65mhz
    SLICE_X47Y140        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  modulation_select_sw_reg/Q
                         net (fo=150, routed)         0.453    -0.011    FM_stage_1/modulation_select_sw
    SLICE_X47Y140        LUT3 (Prop_lut3_I2_O)        0.045     0.034 r  FM_stage_1/past_val[7][7]_i_1/O
                         net (fo=9, routed)           0.190     0.224    AM_peak_detect/D[7]
    SLICE_X47Y139        FDRE                                         r  AM_peak_detect/past_val_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.829    -0.844    AM_peak_detect/clk_out1
    SLICE_X47Y139        FDRE                                         r  AM_peak_detect/past_val_reg[7][7]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.198    -0.090    
    SLICE_X47Y139        FDRE (Hold_fdre_C_D)         0.070    -0.020    AM_peak_detect/past_val_reg[7][7]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          544  Failing Endpoints,  Worst Slack       -5.115ns,  Total Violation    -2200.110ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.115ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.198    29.464    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.259    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.115    

Slack (VIOLATED) :        -5.115ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.198    29.464    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.259    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.115    

Slack (VIOLATED) :        -5.115ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.198    29.464    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.259    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.115    

Slack (VIOLATED) :        -5.072ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.248ns  (logic 2.105ns (40.108%)  route 3.143ns (59.892%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.535    34.328    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X44Y95         FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.198    29.461    
    SLICE_X44Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.328    
  -------------------------------------------------------------------
                         slack                                 -5.072    

Slack (VIOLATED) :        -5.067ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.149%)  route 3.138ns (59.851%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.530    34.323    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.198    29.461    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.067    

Slack (VIOLATED) :        -5.067ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.149%)  route 3.138ns (59.851%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.530    34.323    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.198    29.461    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.067    

Slack (VIOLATED) :        -5.063ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.147%)  route 3.138ns (59.853%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 29.268 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.390    34.323    my_buffer/counter
    SLICE_X39Y97         FDRE                                         r  my_buffer/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.519    29.268    my_buffer/clk_out2
    SLICE_X39Y97         FDRE                                         r  my_buffer/counter_reg[10]/C
                         clock pessimism              0.395    29.663    
                         clock uncertainty           -0.198    29.465    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.260    my_buffer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         29.260    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.063    

Slack (VIOLATED) :        -5.063ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.180%)  route 3.134ns (59.820%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.386    34.319    my_buffer/counter
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[4]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.198    29.461    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.063    

Slack (VIOLATED) :        -5.063ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.180%)  route 3.134ns (59.820%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.386    34.319    my_buffer/counter
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[6]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.198    29.461    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.063    

Slack (VIOLATED) :        -5.062ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.177%)  route 3.134ns (59.823%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.265 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.124    33.793 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.527    34.319    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    29.265    my_buffer/clk_out2
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[3]/C
                         clock pessimism              0.395    29.660    
                         clock uncertainty           -0.198    29.462    
    SLICE_X44Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.257    my_buffer/data_to_frame1_reg[3]
  -------------------------------------------------------------------
                         required time                         29.257    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fft_histogram/bin1_accumulator[3]_i_3_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_waterfall_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.247ns (31.575%)  route 0.535ns (68.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    fft_histogram/clkb
    SLICE_X60Y81         FDRE                                         r  fft_histogram/bin1_accumulator[3]_i_3_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  fft_histogram/bin1_accumulator[3]_i_3_psbram/Q
                         net (fo=13, routed)          0.535     0.078    xvga1/doutb[2]
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.099     0.177 r  xvga1/pixel_waterfall[9]_i_1/O
                         net (fo=1, routed)           0.000     0.177    fft_histogram/pixel_waterfall_reg[9]_0
    SLICE_X37Y89         FDRE                                         r  fft_histogram/pixel_waterfall_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    fft_histogram/clk_out2
    SLICE_X37Y89         FDRE                                         r  fft_histogram/pixel_waterfall_reg[9]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.079    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.092     0.013    fft_histogram/pixel_waterfall_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.848%)  route 0.628ns (77.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.628     0.168    my_trigger/sample_offset[4]
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.045     0.213 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.213    my_buffer/past_signal_reg[4]_1
    SLICE_X38Y100        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y100        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.121     0.037    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.653%)  route 0.635ns (77.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    condition_AM_for_DAC/clk
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  condition_AM_for_DAC/audio_out_reg[7]/Q
                         net (fo=11, routed)          0.635     0.174    my_trigger/audio_out[7]
    SLICE_X38Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.219 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.219    my_buffer/past_signal_reg[11]_1
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.121     0.037    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.404%)  route 0.614ns (74.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.569    -0.595    AD9220/clk_out1
    SLICE_X42Y99         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.614     0.182    AD9220/sample_offset[0]
    SLICE_X42Y97         LUT4 (Prop_lut4_I0_O)        0.045     0.227 r  AD9220/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.227    my_buffer/past_signal_reg[0]_1
    SLICE_X42Y97         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X42Y97         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.079    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120     0.041    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.349%)  route 0.611ns (76.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X40Y101        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.611     0.150    my_trigger/sample_offset[10]
    SLICE_X40Y103        LUT6 (Prop_lut6_I1_O)        0.045     0.195 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.195    my_buffer/past_signal_reg[10]_1
    SLICE_X40Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.834    -0.839    my_buffer/clk_out2
    SLICE_X40Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.198    -0.085    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.092     0.007    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.367%)  route 0.610ns (76.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X40Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.610     0.150    my_trigger/sample_offset[9]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.045     0.195 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.195    my_buffer/past_signal_reg[9]_1
    SLICE_X44Y102        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.833    -0.840    my_buffer/clk_out2
    SLICE_X44Y102        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.198    -0.086    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.092     0.006    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.485%)  route 0.641ns (77.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.641     0.181    my_trigger/sample_offset[8]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.226 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.226    my_buffer/past_signal_reg[8]_1
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.121     0.037    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.028%)  route 0.622ns (76.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.622     0.162    my_buffer/sample_offset[8]
    SLICE_X44Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.207 r  my_buffer/data_to_frame2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.207    my_buffer/data_to_frame20_in[8]
    SLICE_X44Y99         FDRE                                         r  my_buffer/data_to_frame2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X44Y99         FDRE                                         r  my_buffer/data_to_frame2_reg[8]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.079    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.092     0.013    my_buffer/data_to_frame2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.937%)  route 0.625ns (77.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    condition_AM_for_DAC/clk
    SLICE_X44Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  condition_AM_for_DAC/audio_out_reg[3]/Q
                         net (fo=11, routed)          0.625     0.165    my_buffer/audio_out[3]
    SLICE_X39Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.210 r  my_buffer/data_to_frame1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.210    my_buffer/data_to_frame10_in[7]
    SLICE_X39Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.841    -0.832    my_buffer/clk_out2
    SLICE_X39Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.077    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.092     0.015    my_buffer/data_to_frame1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.967%)  route 0.624ns (77.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[6]/Q
                         net (fo=9, routed)           0.624     0.164    my_buffer/sample_offset[6]
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.045     0.209 r  my_buffer/data_to_frame1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.209    my_buffer/data_to_frame10_in[6]
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[6]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.079    
    SLICE_X44Y98         FDRE (Hold_fdre_C_D)         0.092     0.013    my_buffer/data_to_frame1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.939ns  (logic 7.085ns (47.425%)  route 7.855ns (52.575%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.319    13.206 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.505    13.711    xvga1/rgb[1]_i_2_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.331    14.042 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.042    xvga1_n_106
    SLICE_X34Y91         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    13.882    clk_65mhz
    SLICE_X34Y91         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.559    14.442    
                         clock uncertainty           -0.079    14.362    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.079    14.441    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.840ns  (logic 6.885ns (46.396%)  route 7.955ns (53.604%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.605    13.818    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.942 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    13.942    xvga1_n_99
    SLICE_X35Y89         FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X35Y89         FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.031    14.392    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.838ns  (logic 6.885ns (46.400%)  route 7.953ns (53.600%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.604    13.817    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.124    13.941 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    13.941    xvga1_n_96
    SLICE_X35Y90         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X35Y90         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.031    14.392    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.831ns  (logic 6.885ns (46.424%)  route 7.946ns (53.576%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.596    13.809    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.933 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    13.933    xvga1_n_98
    SLICE_X35Y88         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.031    14.391    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.832ns  (logic 6.885ns (46.421%)  route 7.947ns (53.579%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 13.882 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.620    13.032    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT2 (Prop_lut2_I0_O)        0.326    13.358 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.452    13.810    xvga1/rgb[0]_i_2_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.124    13.934 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    13.934    xvga1_n_107
    SLICE_X34Y91         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    13.882    clk_65mhz
    SLICE_X34Y91         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.559    14.442    
                         clock uncertainty           -0.079    14.362    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.077    14.439    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.791ns  (logic 6.761ns (45.709%)  route 8.030ns (54.291%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          1.156    13.568    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y88         LUT6 (Prop_lut6_I5_O)        0.326    13.894 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    13.894    xvga1_n_103
    SLICE_X34Y88         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X34Y88         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.081    14.441    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.731ns  (logic 6.885ns (46.739%)  route 7.846ns (53.261%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.496    13.709    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.833 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    13.833    xvga1_n_101
    SLICE_X35Y88         FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.029    14.389    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.728ns  (logic 6.885ns (46.748%)  route 7.843ns (53.252%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.493    13.706    xvga1/rgb[11]_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  xvga1/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    13.830    xvga1_n_100
    SLICE_X35Y88         FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X35Y88         FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.031    14.391    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 6.885ns (46.704%)  route 7.857ns (53.296%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.507    13.720    xvga1/rgb[11]_i_3_n_0
    SLICE_X34Y88         LUT5 (Prop_lut5_I4_O)        0.124    13.844 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.844    xvga1_n_104
    SLICE_X34Y88         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    13.880    clk_65mhz
    SLICE_X34Y88         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.559    14.440    
                         clock uncertainty           -0.079    14.360    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.077    14.437    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 6.885ns (46.794%)  route 7.828ns (53.206%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.642    -0.898    my_trigger/clk_out2
    SLICE_X31Y99         FDRE                                         r  my_trigger/height_out_audio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  my_trigger/height_out_audio_reg[7]/Q
                         net (fo=45, routed)          1.671     1.192    my_trigger/height_out_audio_reg[7]_0
    SLICE_X40Y105        LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  my_trigger/scaled_trigger_height1_i_5/O
                         net (fo=25, routed)          1.261     2.752    plot/scaled_trigger_height1_1[7]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.593 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.130     7.723    plot/scaled_trigger_height1_n_94
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.847 r  plot/rgb[11]_i_36/O
                         net (fo=1, routed)           0.519     8.366    plot/rgb[11]_i_36_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.961 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.961    plot/rgb_reg[11]_i_25_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.078 r  plot/rgb_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.079    plot/rgb_reg[11]_i_24_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.298 r  plot/rgb_reg[11]_i_23/O[0]
                         net (fo=1, routed)           0.804    10.102    plot/pixel_out_triggerline3[9]
    SLICE_X14Y98         LUT4 (Prop_lut4_I1_O)        0.295    10.397 r  plot/rgb[11]_i_16/O
                         net (fo=1, routed)           0.000    10.397    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.773 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.489    12.262    xvga1/plot/pixel_out_triggerline2
    SLICE_X33Y91         LUT2 (Prop_lut2_I1_O)        0.150    12.412 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.475    12.887    xvga1/plot/pixel_out_triggerline0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.213 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    13.692    xvga1/rgb[11]_i_3_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I4_O)        0.124    13.816 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    13.816    xvga1_n_102
    SLICE_X34Y90         FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.517    13.881    clk_65mhz
    SLICE_X34Y90         FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.079    14.440    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 my_buffer/past_signal13_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal14_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.560    -0.604    my_buffer/clk_out2
    SLICE_X51Y101        FDRE                                         r  my_buffer/past_signal13_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_buffer/past_signal13_reg[8]/Q
                         net (fo=3, routed)           0.079    -0.384    my_buffer/past_signal13_reg[8]_0
    SLICE_X50Y101        LUT5 (Prop_lut5_I0_O)        0.045    -0.339 r  my_buffer/past_signal14[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    my_buffer/past_signal14[8]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  my_buffer/past_signal14_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.830    -0.843    my_buffer/clk_out2
    SLICE_X50Y101        FDRE                                         r  my_buffer/past_signal14_reg[8]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.079    -0.512    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.120    -0.392    my_buffer/past_signal14_reg[8]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.570    -0.594    xvga1/clk_out2
    SLICE_X29Y89         FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.067    -0.386    hsync
    SLICE_X29Y89         FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.840    -0.833    clk_65mhz
    SLICE_X29Y89         FDRE                                         r  hs_reg/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.079    -0.515    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.075    -0.440    hs_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fft_histogram/bin7_section4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin7_section5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.553%)  route 0.127ns (47.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.575    -0.589    fft_histogram/clk_out2
    SLICE_X11Y93         FDRE                                         r  fft_histogram/bin7_section4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fft_histogram/bin7_section4_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.321    fft_histogram/bin7_section4_reg[6]_0[0]
    SLICE_X9Y94          FDRE                                         r  fft_histogram/bin7_section5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.846    -0.827    fft_histogram/clk_out2
    SLICE_X9Y94          FDRE                                         r  fft_histogram/bin7_section5_reg[5]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.079    -0.473    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.075    -0.398    fft_histogram/bin7_section5_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 fft_histogram/bin2_section2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin2_section3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    fft_histogram/clk_out2
    SLICE_X33Y93         FDRE                                         r  fft_histogram/bin2_section2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  fft_histogram/bin2_section2_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.342    fft_histogram/data1__0[11]
    SLICE_X31Y93         FDRE                                         r  fft_histogram/bin2_section3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.842    -0.831    fft_histogram/clk_out2
    SLICE_X31Y93         FDRE                                         r  fft_histogram/bin2_section3_reg[4]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.079    -0.498    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.070    -0.428    fft_histogram/bin2_section3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.959%)  route 0.114ns (38.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    my_buffer/clk_out2
    SLICE_X55Y100        FDRE                                         r  my_buffer/past_signal11_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  my_buffer/past_signal11_reg[1]/Q
                         net (fo=3, routed)           0.114    -0.350    my_buffer/past_signal11_reg[1]_0
    SLICE_X54Y100        LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  my_buffer/past_signal12[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    my_buffer/past_signal12[1]_i_1_n_0
    SLICE_X54Y100        FDRE                                         r  my_buffer/past_signal12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.828    -0.844    my_buffer/clk_out2
    SLICE_X54Y100        FDRE                                         r  my_buffer/past_signal12_reg[1]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.079    -0.513    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.121    -0.392    my_buffer/past_signal12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fft_histogram/bin7_section3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin7_section4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.575    -0.589    fft_histogram/clk_out2
    SLICE_X11Y94         FDRE                                         r  fft_histogram/bin7_section3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fft_histogram/bin7_section3_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.321    fft_histogram/bin7_section3_reg[6]_0[2]
    SLICE_X8Y94          FDRE                                         r  fft_histogram/bin7_section4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.846    -0.827    fft_histogram/clk_out2
    SLICE_X8Y94          FDRE                                         r  fft_histogram/bin7_section4_reg[6]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.079    -0.473    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.063    -0.410    fft_histogram/bin7_section4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/state_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.451%)  route 0.117ns (38.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.576    -0.588    my_height/clk_out2
    SLICE_X15Y99         FDRE                                         r  my_height/state_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  my_height/state_signal_reg[1]/Q
                         net (fo=14, routed)          0.117    -0.331    my_height/state_signal_reg_n_0_[1]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  my_height/state_signal[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    my_height/state_signal[2]_i_1_n_0
    SLICE_X14Y99         FDRE                                         r  my_height/state_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.847    -0.826    my_height/clk_out2
    SLICE_X14Y99         FDRE                                         r  my_height/state_signal_reg[2]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.079    -0.496    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.121    -0.375    my_height/state_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 encoder5_dt_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            nolabel_line381/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.245%)  route 0.342ns (64.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.559    -0.605    encoder5_dt_debounce/clk_out2
    SLICE_X57Y104        FDRE                                         r  encoder5_dt_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  encoder5_dt_debounce/clean_out_reg/Q
                         net (fo=4, routed)           0.342    -0.122    nolabel_line381/encoder5_dt_db
    SLICE_X44Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.077 r  nolabel_line381/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.077    nolabel_line381/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X44Y107        FDRE                                         r  nolabel_line381/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.831    -0.842    nolabel_line381/clk_out2
    SLICE_X44Y107        FDRE                                         r  nolabel_line381/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.504    -0.338    
                         clock uncertainty            0.079    -0.259    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.091    -0.168    nolabel_line381/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fft_histogram/bin5_section2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin5_section3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.390%)  route 0.109ns (43.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.571    -0.593    fft_histogram/clk_out2
    SLICE_X33Y93         FDRE                                         r  fft_histogram/bin5_section2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  fft_histogram/bin5_section2_reg[4]/Q
                         net (fo=2, routed)           0.109    -0.343    fft_histogram/data4[2]
    SLICE_X30Y93         FDRE                                         r  fft_histogram/bin5_section3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.842    -0.831    fft_histogram/clk_out2
    SLICE_X30Y93         FDRE                                         r  fft_histogram/bin5_section3_reg[4]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.079    -0.498    
    SLICE_X30Y93         FDRE (Hold_fdre_C_D)         0.063    -0.435    fft_histogram/bin5_section3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fft_histogram/bin1_section4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/bin1_section5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.570    -0.594    fft_histogram/clk_out2
    SLICE_X33Y91         FDRE                                         r  fft_histogram/bin1_section4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  fft_histogram/bin1_section4_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.334    fft_histogram/bin1_section4_reg[6]_0[0]
    SLICE_X33Y90         FDRE                                         r  fft_histogram/bin1_section5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.841    -0.832    fft_histogram/clk_out2
    SLICE_X33Y90         FDRE                                         r  fft_histogram/bin1_section5_reg[2]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.079    -0.499    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.070    -0.429    fft_histogram/bin1_section5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          544  Failing Endpoints,  Worst Slack       -5.115ns,  Total Violation    -2200.110ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.115ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.198    29.464    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.259    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.115    

Slack (VIOLATED) :        -5.115ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.198    29.464    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.259    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.115    

Slack (VIOLATED) :        -5.115ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.105ns (39.759%)  route 3.189ns (60.241%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.267 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.766    33.916    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    34.040 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.334    34.374    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.518    29.267    my_buffer/clk_out2
    SLICE_X41Y96         FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.662    
                         clock uncertainty           -0.198    29.464    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.259    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.259    
                         arrival time                         -34.374    
  -------------------------------------------------------------------
                         slack                                 -5.115    

Slack (VIOLATED) :        -5.072ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.248ns  (logic 2.105ns (40.108%)  route 3.143ns (59.892%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.535    34.328    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X44Y95         FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.198    29.461    
    SLICE_X44Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.328    
  -------------------------------------------------------------------
                         slack                                 -5.072    

Slack (VIOLATED) :        -5.067ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.149%)  route 3.138ns (59.851%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.530    34.323    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.198    29.461    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.067    

Slack (VIOLATED) :        -5.067ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.149%)  route 3.138ns (59.851%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    33.793 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.530    34.323    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y95         FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.198    29.461    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.067    

Slack (VIOLATED) :        -5.063ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.243ns  (logic 2.105ns (40.147%)  route 3.138ns (59.853%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 29.268 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.390    34.323    my_buffer/counter
    SLICE_X39Y97         FDRE                                         r  my_buffer/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.519    29.268    my_buffer/clk_out2
    SLICE_X39Y97         FDRE                                         r  my_buffer/counter_reg[10]/C
                         clock pessimism              0.395    29.663    
                         clock uncertainty           -0.198    29.465    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.205    29.260    my_buffer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         29.260    
                         arrival time                         -34.323    
  -------------------------------------------------------------------
                         slack                                 -5.063    

Slack (VIOLATED) :        -5.063ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.180%)  route 3.134ns (59.820%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.386    34.319    my_buffer/counter
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[4]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.198    29.461    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.063    

Slack (VIOLATED) :        -5.063ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.180%)  route 3.134ns (59.820%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.264 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.659    33.809    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    33.933 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.386    34.319    my_buffer/counter
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.515    29.264    my_buffer/clk_out2
    SLICE_X43Y96         FDRE                                         r  my_buffer/counter_reg[6]/C
                         clock pessimism              0.395    29.659    
                         clock uncertainty           -0.198    29.461    
    SLICE_X43Y96         FDRE (Setup_fdre_C_CE)      -0.205    29.256    my_buffer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         29.256    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.063    

Slack (VIOLATED) :        -5.062ns  (required time - arrival time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 2.105ns (40.177%)  route 3.134ns (59.823%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.265 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.620    29.080    condition_AM_for_DAC/clk
    SLICE_X42Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    29.598 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=11, routed)          0.734    30.332    AD9220/Q[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.124    30.456 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.456    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.006 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.006    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.245 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.438    31.682    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.302    31.984 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.448    32.433    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.124    32.557 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.469    33.026    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I4_O)        0.124    33.150 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.519    33.669    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.124    33.793 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.527    34.319    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        1.516    29.265    my_buffer/clk_out2
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[3]/C
                         clock pessimism              0.395    29.660    
                         clock uncertainty           -0.198    29.462    
    SLICE_X44Y98         FDRE (Setup_fdre_C_CE)      -0.205    29.257    my_buffer/data_to_frame1_reg[3]
  -------------------------------------------------------------------
                         required time                         29.257    
                         arrival time                         -34.319    
  -------------------------------------------------------------------
                         slack                                 -5.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fft_histogram/bin1_accumulator[3]_i_3_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_waterfall_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.247ns (31.575%)  route 0.535ns (68.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.559    -0.605    fft_histogram/clkb
    SLICE_X60Y81         FDRE                                         r  fft_histogram/bin1_accumulator[3]_i_3_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  fft_histogram/bin1_accumulator[3]_i_3_psbram/Q
                         net (fo=13, routed)          0.535     0.078    xvga1/doutb[2]
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.099     0.177 r  xvga1/pixel_waterfall[9]_i_1/O
                         net (fo=1, routed)           0.000     0.177    fft_histogram/pixel_waterfall_reg[9]_0
    SLICE_X37Y89         FDRE                                         r  fft_histogram/pixel_waterfall_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    fft_histogram/clk_out2
    SLICE_X37Y89         FDRE                                         r  fft_histogram/pixel_waterfall_reg[9]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.079    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.092     0.013    fft_histogram/pixel_waterfall_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.848%)  route 0.628ns (77.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.628     0.168    my_trigger/sample_offset[4]
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.045     0.213 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.213    my_buffer/past_signal_reg[4]_1
    SLICE_X38Y100        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y100        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.121     0.037    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.653%)  route 0.635ns (77.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    condition_AM_for_DAC/clk
    SLICE_X44Y106        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  condition_AM_for_DAC/audio_out_reg[7]/Q
                         net (fo=11, routed)          0.635     0.174    my_trigger/audio_out[7]
    SLICE_X38Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.219 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.219    my_buffer/past_signal_reg[11]_1
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.121     0.037    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.404%)  route 0.614ns (74.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.569    -0.595    AD9220/clk_out1
    SLICE_X42Y99         FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.614     0.182    AD9220/sample_offset[0]
    SLICE_X42Y97         LUT4 (Prop_lut4_I0_O)        0.045     0.227 r  AD9220/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.227    my_buffer/past_signal_reg[0]_1
    SLICE_X42Y97         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X42Y97         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.079    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120     0.041    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.349%)  route 0.611ns (76.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X40Y101        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.611     0.150    my_trigger/sample_offset[10]
    SLICE_X40Y103        LUT6 (Prop_lut6_I1_O)        0.045     0.195 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.195    my_buffer/past_signal_reg[10]_1
    SLICE_X40Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.834    -0.839    my_buffer/clk_out2
    SLICE_X40Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.198    -0.085    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.092     0.007    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.367%)  route 0.610ns (76.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X40Y101        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.610     0.150    my_trigger/sample_offset[9]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.045     0.195 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.195    my_buffer/past_signal_reg[9]_1
    SLICE_X44Y102        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.833    -0.840    my_buffer/clk_out2
    SLICE_X44Y102        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.198    -0.086    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.092     0.006    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.485%)  route 0.641ns (77.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.641     0.181    my_trigger/sample_offset[8]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.226 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.226    my_buffer/past_signal_reg[8]_1
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.835    -0.838    my_buffer/clk_out2
    SLICE_X38Y101        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.121     0.037    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.028%)  route 0.622ns (76.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=9, routed)           0.622     0.162    my_buffer/sample_offset[8]
    SLICE_X44Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.207 r  my_buffer/data_to_frame2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.207    my_buffer/data_to_frame20_in[8]
    SLICE_X44Y99         FDRE                                         r  my_buffer/data_to_frame2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X44Y99         FDRE                                         r  my_buffer/data_to_frame2_reg[8]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.079    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.092     0.013    my_buffer/data_to_frame2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.937%)  route 0.625ns (77.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    condition_AM_for_DAC/clk
    SLICE_X44Y101        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  condition_AM_for_DAC/audio_out_reg[3]/Q
                         net (fo=11, routed)          0.625     0.165    my_buffer/audio_out[3]
    SLICE_X39Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.210 r  my_buffer/data_to_frame1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.210    my_buffer/data_to_frame10_in[7]
    SLICE_X39Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.841    -0.832    my_buffer/clk_out2
    SLICE_X39Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[7]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.077    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.092     0.015    my_buffer/data_to_frame1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.967%)  route 0.624ns (77.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.563    -0.601    AD9220/clk_out1
    SLICE_X41Y100        FDRE                                         r  AD9220/sample_offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  AD9220/sample_offset_reg[6]/Q
                         net (fo=9, routed)           0.624     0.164    my_buffer/sample_offset[6]
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.045     0.209 r  my_buffer/data_to_frame1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.209    my_buffer/data_to_frame10_in[6]
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=1260, routed)        0.839    -0.834    my_buffer/clk_out2
    SLICE_X44Y98         FDRE                                         r  my_buffer/data_to_frame1_reg[6]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.079    
    SLICE_X44Y98         FDRE (Hold_fdre_C_D)         0.092     0.013    my_buffer/data_to_frame1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.074     8.904    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.074     8.904    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.074     8.904    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.456ns (22.322%)  route 1.587ns (77.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.587     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.504     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X51Y66         FDCE (Recov_fdce_C_CLR)     -0.405     8.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.456ns (22.322%)  route 1.587ns (77.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.587     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.504     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X51Y66         FDCE (Recov_fdce_C_CLR)     -0.405     8.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.456ns (24.280%)  route 1.422ns (75.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.422     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.505     8.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.559     9.044    
                         clock uncertainty           -0.074     8.970    
    SLICE_X49Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.400%)  route 1.271ns (73.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.271     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.503     8.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  7.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.128    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X47Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.830    -0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X47Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.254    -0.589    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.784%)  route 0.179ns (52.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.179    -0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X51Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.827    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X51Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X51Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.142%)  route 0.239ns (62.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.239    -0.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X46Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.142%)  route 0.239ns (62.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.239    -0.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X46Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.074     8.904    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.074     8.904    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.074     8.904    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.456ns (22.322%)  route 1.587ns (77.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.587     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.504     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X51Y66         FDCE (Recov_fdce_C_CLR)     -0.405     8.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.456ns (22.322%)  route 1.587ns (77.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.587     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.504     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X51Y66         FDCE (Recov_fdce_C_CLR)     -0.405     8.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.456ns (24.280%)  route 1.422ns (75.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.422     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.505     8.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.559     9.044    
                         clock uncertainty           -0.074     8.970    
    SLICE_X49Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.400%)  route 1.271ns (73.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.271     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.503     8.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  7.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.128    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X47Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.830    -0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X47Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.784%)  route 0.179ns (52.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.179    -0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X51Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.827    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X51Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.074    -0.497    
    SLICE_X51Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.142%)  route 0.239ns (62.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.239    -0.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X46Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.142%)  route 0.239ns (62.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.239    -0.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X46Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.074     8.904    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.074     8.904    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.074     8.904    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.456ns (22.322%)  route 1.587ns (77.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.587     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.504     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X51Y66         FDCE (Recov_fdce_C_CLR)     -0.405     8.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.456ns (22.322%)  route 1.587ns (77.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.587     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.504     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.074     8.969    
    SLICE_X51Y66         FDCE (Recov_fdce_C_CLR)     -0.405     8.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.456ns (24.280%)  route 1.422ns (75.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.422     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.505     8.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.559     9.044    
                         clock uncertainty           -0.074     8.970    
    SLICE_X49Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.400%)  route 1.271ns (73.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.271     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.503     8.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  7.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.128    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X47Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.830    -0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X47Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X47Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.784%)  route 0.179ns (52.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.179    -0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X51Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.827    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X51Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.074    -0.497    
    SLICE_X51Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.142%)  route 0.239ns (62.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.239    -0.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X46Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.142%)  route 0.239ns (62.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.239    -0.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X46Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.073     8.974    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.073     8.974    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.511%)  route 1.534ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X50Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.680     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.508     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.559     9.047    
                         clock uncertainty           -0.073     8.974    
    SLICE_X49Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.073     8.905    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.073     8.905    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.717%)  route 1.477ns (67.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.625    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.299     0.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.628     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X51Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.511     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.487     8.978    
                         clock uncertainty           -0.073     8.905    
    SLICE_X51Y55         FDPE (Recov_fdpe_C_PRE)     -0.359     8.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.456ns (22.322%)  route 1.587ns (77.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.587     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.504     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.073     8.970    
    SLICE_X51Y66         FDCE (Recov_fdce_C_CLR)     -0.405     8.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.456ns (22.322%)  route 1.587ns (77.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.587     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.504     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.559     9.043    
                         clock uncertainty           -0.073     8.970    
    SLICE_X51Y66         FDCE (Recov_fdce_C_CLR)     -0.405     8.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.456ns (24.280%)  route 1.422ns (75.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.422     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.505     8.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.559     9.044    
                         clock uncertainty           -0.073     8.971    
    SLICE_X49Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.400%)  route 1.271ns (73.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X39Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.271     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       1.503     8.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.559     9.042    
                         clock uncertainty           -0.073     8.969    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  7.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.128    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X47Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.830    -0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X47Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.254    -0.589    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.676%)  route 0.175ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175    -0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y65         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.784%)  route 0.179ns (52.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.179    -0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X51Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.827    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X51Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X51Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.142%)  route 0.239ns (62.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.239    -0.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X46Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.142%)  route 0.239ns (62.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.239    -0.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19811, routed)       0.832    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X46Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.890ns (24.961%)  route 2.676ns (75.039%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.820     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.575     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X39Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 28.954    

Slack (MET) :             28.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.890ns (24.961%)  route 2.676ns (75.039%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.820     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.575     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X39Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 28.954    

Slack (MET) :             28.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.890ns (24.961%)  route 2.676ns (75.039%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.820     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.575     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X39Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 28.954    

Slack (MET) :             28.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.890ns (24.961%)  route 2.676ns (75.039%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.820     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.575     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X39Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 28.954    

Slack (MET) :             28.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.890ns (25.210%)  route 2.640ns (74.790%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.820     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.540     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 28.989    

Slack (MET) :             28.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.890ns (25.210%)  route 2.640ns (74.790%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.820     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.540     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 28.989    

Slack (MET) :             28.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.890ns (25.210%)  route 2.640ns (74.790%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.820     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.540     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 28.989    

Slack (MET) :             28.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.890ns (25.210%)  route 2.640ns (74.790%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.820     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.540     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 28.989    

Slack (MET) :             28.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.890ns (25.210%)  route 2.640ns (74.790%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.820     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.540     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 28.989    

Slack (MET) :             28.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.890ns (25.210%)  route 2.640ns (74.790%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 36.264 - 33.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.624     3.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.820     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.836     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.540     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.361    36.625    
                         clock uncertainty           -0.035    36.589    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 28.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.216     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X50Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.129     1.617    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.216     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X50Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.129     1.617    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.216     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X50Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.129     1.617    
    SLICE_X50Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.552%)  route 0.207ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.129     1.621    
    SLICE_X47Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.552%)  route 0.207ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.129     1.621    
    SLICE_X47Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.552%)  route 0.207ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.129     1.621    
    SLICE_X47Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.552%)  route 0.207ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.129     1.621    
    SLICE_X47Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.552%)  route 0.207ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.129     1.621    
    SLICE_X47Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.552%)  route 0.207ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.129     1.621    
    SLICE_X47Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.552%)  route 0.207ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.129     1.621    
    SLICE_X47Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    





