

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out'
================================================================
* Date:           Sat Oct 15 12:59:01 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.165 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s_fu_86  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s  |      258|      258|   1.290 us|   1.290 us|  258|  258|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3_fu_93          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3          |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2_fu_101         |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2          |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_989_1_VITIS_LOOP_990_2  |        ?|        ?|         ?|          -|          -|    16|        no|
        | + VITIS_LOOP_924_1                  |        ?|        ?|        20|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       44|      526|    -|
|Memory               |        8|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      142|    -|
|Register             |        -|     -|       29|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     0|       73|      713|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s_fu_86  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s  |        0|   0|  28|  373|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2_fu_101         |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2          |        0|   0|   8|   71|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3_fu_93          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3          |        0|   0|   8|   82|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                          |                                                     |        0|   0|  44|  526|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                      Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary_wrapper322_local_C_V  |        8|  0|   0|    0|    16|  256|     1|         4096|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                 |        8|  0|   0|    0|    16|  256|     1|         4096|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_126_p2             |         +|   0|  0|  12|           5|           1|
    |c4_V_1_fu_149_p2                 |         +|   0|  0|  12|           5|           1|
    |icmp_ln1049_fu_140_p2            |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln1069_fu_120_p2            |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  45|          21|          14|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  37|          7|    1|          7|
    |c4_V_reg_76                                    |   9|          2|    5|         10|
    |fifo_C_drain_C_drain_IO_L1_out_0_142108_din    |   9|          2|  256|        512|
    |fifo_C_drain_C_drain_IO_L1_out_0_142108_write  |  14|          3|    1|          3|
    |fifo_C_drain_C_drain_IO_L1_out_0_152109_read   |   9|          2|    1|          2|
    |fifo_C_drain_PE_14_01852_read                  |   9|          2|    1|          2|
    |indvar_flatten7_fu_62                          |   9|          2|    5|         10|
    |local_C_V_address0                             |  14|          3|    4|         12|
    |local_C_V_ce0                                  |  14|          3|    1|          3|
    |local_C_V_ce1                                  |   9|          2|    1|          2|
    |local_C_V_we1                                  |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 142|         30|  277|        565|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln1069_reg_171                                                          |  5|   0|    5|          0|
    |ap_CS_fsm                                                                   |  6|   0|    6|          0|
    |c4_V_reg_76                                                                 |  5|   0|    5|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s_fu_86_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2_fu_101_ap_start_reg         |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3_fu_93_ap_start_reg          |  1|   0|    1|          0|
    |icmp_ln1049_reg_179                                                         |  1|   0|    1|          0|
    |idy_cast_reg_162                                                            |  4|   0|    5|          1|
    |indvar_flatten7_fu_62                                                       |  5|   0|    5|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 29|   0|   30|          1|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|idy                                              |   in|    4|     ap_none|                                      idy|        scalar|
|fifo_C_drain_C_drain_IO_L1_out_0_152109_dout     |   in|  256|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_152109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_152109_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_152109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_152109_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_152109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_142108_din      |  out|  256|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_142108|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_142108_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_142108|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_142108_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_142108|       pointer|
|fifo_C_drain_PE_14_01852_dout                    |   in|   16|     ap_fifo|                 fifo_C_drain_PE_14_01852|       pointer|
|fifo_C_drain_PE_14_01852_empty_n                 |   in|    1|     ap_fifo|                 fifo_C_drain_PE_14_01852|       pointer|
|fifo_C_drain_PE_14_01852_read                    |  out|    1|     ap_fifo|                 fifo_C_drain_PE_14_01852|       pointer|
+-------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

