// Generated by CIRCT unknown git version
module S9(	// file.cleaned.mlir:2:3
  input  [4:0] S,	// file.cleaned.mlir:2:20
  output       Y	// file.cleaned.mlir:2:33
);

  wire SYNTHESIZED_WIRE_3;	// file.cleaned.mlir:12:10
  wire SYNTHESIZED_WIRE_2;	// file.cleaned.mlir:10:10
  wire SYNTHESIZED_WIRE_1;	// file.cleaned.mlir:8:10
  assign SYNTHESIZED_WIRE_1 = ~(S[4]);	// file.cleaned.mlir:7:10, :8:10
  assign SYNTHESIZED_WIRE_2 = ~(S[2]);	// file.cleaned.mlir:9:10, :10:10
  assign SYNTHESIZED_WIRE_3 = ~(S[1]);	// file.cleaned.mlir:11:10, :12:10
  assign Y = S[3] & SYNTHESIZED_WIRE_1 & SYNTHESIZED_WIRE_2 & SYNTHESIZED_WIRE_3 & S[0];	// file.cleaned.mlir:4:10, :5:10, :6:10, :8:10, :10:10, :12:10, :13:5
endmodule

