#ifndef __HI_BBP_CTU_H__
#define __HI_BBP_CTU_H__ 
#define HI_BBP_CTU_C0_PRIMARY_MODE_IND_RX_OFFSET (0x0)
#define HI_BBP_CTU_C0_SECOND_MODE_IND_OFFSET (0x4)
#define HI_BBP_CTU_C0_PRIMARY_MODE_IND_TX_OFFSET (0x8)
#define HI_BBP_CTU_AFC0_VALUE_INTER_RAT_OFFSET (0xC)
#define HI_BBP_CTU_C0_SECOND_AFC_MODE_OFFSET (0x10)
#define HI_BBP_CTU_C1_PRIMARY_MODE_IND_RX_OFFSET (0x20)
#define HI_BBP_CTU_C1_SECOND_MODE_IND_OFFSET (0x24)
#define HI_BBP_CTU_C1_PRIMARY_MODE_IND_TX_OFFSET (0x28)
#define HI_BBP_CTU_AFC1_VALUE_INTER_RAT_OFFSET (0x2C)
#define HI_BBP_CTU_C1_SECOND_AFC_MODE_OFFSET (0x30)
#define HI_BBP_CTU_C2_PRIMARY_MODE_IND_RX_OFFSET (0x40)
#define HI_BBP_CTU_C2_SECOND_MODE_IND_OFFSET (0x44)
#define HI_BBP_CTU_C2_PRIMARY_MODE_IND_TX_OFFSET (0x48)
#define HI_BBP_CTU_AFC2_VALUE_INTER_RAT_OFFSET (0x4C)
#define HI_BBP_CTU_C2_SECOND_AFC_MODE_OFFSET (0x50)
#define HI_BBP_CTU_C3_PRIMARY_MODE_IND_RX_OFFSET (0x60)
#define HI_BBP_CTU_C3_SECOND_MODE_IND_OFFSET (0x64)
#define HI_BBP_CTU_C3_PRIMARY_MODE_IND_TX_OFFSET (0x68)
#define HI_BBP_CTU_AFC3_VALUE_INTER_RAT_OFFSET (0x6C)
#define HI_BBP_CTU_C3_SECOND_AFC_MODE_OFFSET (0x70)
#define HI_BBP_CTU_LTE_CH0_ABBIF_FMT_OFFSET (0x100)
#define HI_BBP_CTU_LTE_CH1_ABBIF_FMT_OFFSET (0x104)
#define HI_BBP_CTU_LTE_CH2_ABBIF_FMT_OFFSET (0x108)
#define HI_BBP_CTU_LTE_CH3_ABBIF_FMT_OFFSET (0x10C)
#define HI_BBP_CTU_W_ABBIF_FMT_OFFSET (0x110)
#define HI_BBP_CTU_TDS_ABBIF_FMT_OFFSET (0x114)
#define HI_BBP_CTU_GM_ABBIF_FMT_OFFSET (0x118)
#define HI_BBP_CTU_GS_ABBIF_FMT_OFFSET (0x11C)
#define HI_BBP_CTU_C_ABBIF_FMT_OFFSET (0x120)
#define HI_BBP_CTU_RFIC_CK_CFG_OFFSET (0x124)
#define HI_BBP_CTU_APT_CH_SEL0_OFFSET (0x130)
#define HI_BBP_CTU_APT_CH_SEL1_OFFSET (0x134)
#define HI_BBP_CTU_APT_CH_SEL2_OFFSET (0x138)
#define HI_BBP_CTU_APT_CH_SEL3_OFFSET (0x13C)
#define HI_BBP_CTU_AFC_CH_SEL0_OFFSET (0x140)
#define HI_BBP_CTU_AFC_CH_SEL1_OFFSET (0x144)
#define HI_BBP_CTU_AFC_CH_SEL2_OFFSET (0x148)
#define HI_BBP_CTU_AFC_CH_SEL3_OFFSET (0x14C)
#define HI_BBP_CTU_PMU_CH_SEL0_OFFSET (0x150)
#define HI_BBP_CTU_PMU_CH_SEL1_OFFSET (0x154)
#define HI_BBP_CTU_PMU_CH_SEL2_OFFSET (0x158)
#define HI_BBP_CTU_PMU_CH_SEL3_OFFSET (0x15C)
#define HI_BBP_CTU_CH0_RX_EN_FORCE_LOW_CNT_OFFSET (0x160)
#define HI_BBP_CTU_CH1_RX_EN_FORCE_LOW_CNT_OFFSET (0x164)
#define HI_BBP_CTU_CH2_RX_EN_FORCE_LOW_CNT_OFFSET (0x168)
#define HI_BBP_CTU_CH3_RX_EN_FORCE_LOW_CNT_OFFSET (0x16C)
#define HI_BBP_CTU_L_TCVR_ON_CH0_OFFSET (0x180)
#define HI_BBP_CTU_L_TCVR_ON_CH1_OFFSET (0x184)
#define HI_BBP_CTU_L_TCVR_ON_CH2_OFFSET (0x188)
#define HI_BBP_CTU_L_TCVR_ON_CH3_OFFSET (0x18C)
#define HI_BBP_CTU_T_TCVR_ON_OFFSET (0x190)
#define HI_BBP_CTU_W_TCVR_ON_OFFSET (0x194)
#define HI_BBP_CTU_GM_TCVR_ON_OFFSET (0x198)
#define HI_BBP_CTU_GS_TCVR_ON_OFFSET (0x19C)
#define HI_BBP_CTU_C_TCVR_ON_OFFSET (0x1A0)
#define HI_BBP_CTU_CH0_TCVR_ON_RX_SEL_OFFSET (0x1A4)
#define HI_BBP_CTU_CH1_TCVR_ON_RX_SEL_OFFSET (0x1A8)
#define HI_BBP_CTU_CH2_TCVR_ON_RX_SEL_OFFSET (0x1AC)
#define HI_BBP_CTU_CH3_TCVR_ON_RX_SEL_OFFSET (0x1B0)
#define HI_BBP_CTU_CH0_TCVR_ON_TX_SEL_OFFSET (0x1B4)
#define HI_BBP_CTU_CH1_TCVR_ON_TX_SEL_OFFSET (0x1B8)
#define HI_BBP_CTU_CH2_TCVR_ON_TX_SEL_OFFSET (0x1BC)
#define HI_BBP_CTU_CH3_TCVR_ON_TX_SEL_OFFSET (0x1C0)
#define HI_BBP_CTU_CH0_TCVR_ON_OUT_CFG_OFFSET (0x1C4)
#define HI_BBP_CTU_CH1_TCVR_ON_OUT_CFG_OFFSET (0x1C8)
#define HI_BBP_CTU_CH2_TCVR_ON_OUT_CFG_OFFSET (0x1CC)
#define HI_BBP_CTU_CH3_TCVR_ON_OUT_CFG_OFFSET (0x1D0)
#define HI_BBP_CTU_CPU_CFG_SC_EN_OFFSET (0x1E0)
#define HI_BBP_CTU_CPU_INT1_CFG_SC_EN_OFFSET (0x1E4)
#define HI_BBP_CTU_CPU_INT2_CFG_SC_EN_OFFSET (0x1E8)
#define HI_BBP_CTU_CPU_PRO_SOFT_CFG_SC_IND_OFFSET (0x1EC)
#define HI_BBP_CTU_CPU_SEC_SOFT_CFG_SC_IND_OFFSET (0x1F0)
#define HI_BBP_CTU_CPU_SC_CH_SEL_OFFSET (0x1F4)
#define HI_BBP_CTU_GU_SDR_EN_OFFSET (0x1F8)
#define HI_BBP_CTU_TIMING_GET_MODE_OFFSET (0x200)
#define HI_BBP_CTU_TIMING_GET_IND_OFFSET (0x204)
#define HI_BBP_CTU_TIMING_CLEAR_OFFSET (0x208)
#define HI_BBP_CTU_DELAY_CNT_OFFSET (0x20C)
#define HI_BBP_CTU_INT_WAIT_CNT_OFFSET (0x210)
#define HI_BBP_CTU_W_MUX_FRAME_NUM_OFFSET (0x214)
#define HI_BBP_CTU_TIMING_VALID_OFFSET (0x218)
#define HI_BBP_CTU_W_TIMING_DSP_OFFSET (0x21C)
#define HI_BBP_CTU_W_MUX_FRAME_NUM_BBP_OFFSET (0x220)
#define HI_BBP_CTU_GM_FN_DSP_OFFSET (0x224)
#define HI_BBP_CTU_GM_QB_DSP_OFFSET (0x228)
#define HI_BBP_CTU_GM_MUX_FRAME_NUM_OFFSET (0x22C)
#define HI_BBP_CTU_GS_FN_DSP_OFFSET (0x230)
#define HI_BBP_CTU_GS_QB_DSP_OFFSET (0x234)
#define HI_BBP_CTU_GS_MUX_FRAME_NUM_OFFSET (0x238)
#define HI_BBP_CTU_LTE_TIMING_DSP_OFFSET (0x23C)
#define HI_BBP_CTU_LTE_MUX_FRAME_NUM_OFFSET (0x240)
#define HI_BBP_CTU_TDS_TIMING1_DSP_OFFSET (0x244)
#define HI_BBP_CTU_TDS_TIMING2_DSP_OFFSET (0x248)
#define HI_BBP_CTU_TDS_MUX_FRAME_NUM_OFFSET (0x24C)
#define HI_BBP_CTU_C_TIMING_DSP_OFFSET (0x250)
#define HI_BBP_CTU_CTU_TIMING_DSP_OFFSET (0x254)
#define HI_BBP_CTU_CTU_BASECNT1_DSP_OFFSET (0x258)
#define HI_BBP_CTU_CTU_BASECNT2_DSP_OFFSET (0x25C)
#define HI_BBP_CTU_DSP_WAITTIME_OFFSET (0x260)
#define HI_BBP_CTU_COMM_32K_TIMING_RPT1_OFFSET (0x264)
#define HI_BBP_CTU_TIMING_CLR_DELAY_CNT_OFFSET (0x268)
#define HI_BBP_CTU_TIMING_CLEAR1_OFFSET (0x26C)
#define HI_BBP_CTU_TIMING_GET_IND1_OFFSET (0x270)
#define HI_BBP_CTU_TINMG_VALID1_OFFSET (0x274)
#define HI_BBP_CTU_TIMING_GET_W_SEL_OFFSET (0x278)
#define HI_BBP_CTU_TIMING_VALID_W_SEL_OFFSET (0x27C)
#define HI_BBP_CTU_TIMING_GET_W_SEL1_OFFSET (0x280)
#define HI_BBP_CTU_TIMING_VALID_W_SEL1_OFFSET (0x284)
#define HI_BBP_CTU_CTU_TIMING_ROBIN_CLR_IND_OFFSET (0x288)
#define HI_BBP_CTU_CTU_BASECNT_DSP_OFFSET (0x28C)
#define HI_BBP_CTU_DSP_CTU_TIMING_GET_IND_OFFSET (0x290)
#define HI_BBP_CTU_CTU_TIMING_VALID_DSP_OFFSET (0x294)
#define HI_BBP_CTU_DSP_CTU_TIMING_CLR_OFFSET (0x298)
#define HI_BBP_CTU_MEAS_FLAG_L_RD_OFFSET (0x29C)
#define HI_BBP_CTU_MEAS_FLAG_W_RD_OFFSET (0x2A0)
#define HI_BBP_CTU_MEAS_FLAG_T_RD_OFFSET (0x2A4)
#define HI_BBP_CTU_MEAS_FLAG_GM_RD_OFFSET (0x2A8)
#define HI_BBP_CTU_MEAS_FLAG_GS_RD_OFFSET (0x2AC)
#define HI_BBP_CTU_WAKE_FLAG_L_WR_OFFSET (0x2B0)
#define HI_BBP_CTU_WAKE_FLAG_W_WR_OFFSET (0x2B4)
#define HI_BBP_CTU_WAKE_FLAG_T_WR_OFFSET (0x2B8)
#define HI_BBP_CTU_WAKE_FLAG_GM_WR_OFFSET (0x2BC)
#define HI_BBP_CTU_WAKE_FLAG_GS_WR_OFFSET (0x2C0)
#define HI_BBP_CTU_S_W_CH_NUM_IND_OFFSET (0x300)
#define HI_BBP_CTU_W_INTERSYS_MEASURE_TYPE_OFFSET (0x304)
#define HI_BBP_CTU_W_MEASURE_REPORT_VALID_OFFSET (0x308)
#define HI_BBP_CTU_W_PREINT_OFFSET_TIME_OFFSET (0x30C)
#define HI_BBP_CTU_W_INTERSYS_MEASURE_TIME_OFFSET (0x310)
#define HI_BBP_CTU_INT_CLEAR_W_RCV_LTE_OFFSET (0x314)
#define HI_BBP_CTU_INT_CLEAR_W_RCV_TDS_OFFSET (0x318)
#define HI_BBP_CTU_INT_CLEAR_W_RCV_GM_OFFSET (0x31C)
#define HI_BBP_CTU_INT_CLEAR_W_RCV_GS_OFFSET (0x320)
#define HI_BBP_CTU_INT_CLEAR_W_RCV_W_OFFSET (0x324)
#define HI_BBP_CTU_INT_CLEAR_W_INT012_OFFSET (0x328)
#define HI_BBP_CTU_INT_MASK_W_RCV_LTE_OFFSET (0x32C)
#define HI_BBP_CTU_INT_MASK_W_RCV_TDS_OFFSET (0x330)
#define HI_BBP_CTU_INT_MASK_W_RCV_GM_OFFSET (0x334)
#define HI_BBP_CTU_INT_MASK_W_RCV_GS_OFFSET (0x338)
#define HI_BBP_CTU_INT_MASK_W_RCV_W_OFFSET (0x33C)
#define HI_BBP_CTU_INT_MASK_W_INT012_OFFSET (0x340)
#define HI_BBP_CTU_INT_TYPE_W_RCV_LTE_OFFSET (0x344)
#define HI_BBP_CTU_INT_TYPE_W_RCV_TDS_OFFSET (0x348)
#define HI_BBP_CTU_INT_TYPE_W_RCV_GM_OFFSET (0x34C)
#define HI_BBP_CTU_INT_TYPE_W_RCV_GS_OFFSET (0x350)
#define HI_BBP_CTU_INT_TYPE_W_RCV_W_OFFSET (0x354)
#define HI_BBP_CTU_INT_TYPE_W_INT012_OFFSET (0x358)
#define HI_BBP_CTU_W_SND_LTE_INT_13_OFFSET (0x35C)
#define HI_BBP_CTU_W_SND_TDS_INT_13_OFFSET (0x360)
#define HI_BBP_CTU_W_SND_GM_INT_13_OFFSET (0x364)
#define HI_BBP_CTU_W_SND_GS_INT_13_OFFSET (0x368)
#define HI_BBP_CTU_W_SND_W_INT_13_OFFSET (0x36C)
#define HI_BBP_CTU_S_LTE_CH_NUM_IND_OFFSET (0x380)
#define HI_BBP_CTU_LTE_INTERSYS_MEASURE_TYPE_OFFSET (0x384)
#define HI_BBP_CTU_LTE_MEASURE_REPORT_VALID_OFFSET (0x388)
#define HI_BBP_CTU_LTE_PREINT_OFFSET_TIME_OFFSET (0x38C)
#define HI_BBP_CTU_LTE_INTERSYS_MEASURE_TIME_OFFSET (0x390)
#define HI_BBP_CTU_INT_CLEAR_LTE_RCV_LTE_OFFSET (0x394)
#define HI_BBP_CTU_INT_CLEAR_LTE_RCV_TDS_OFFSET (0x398)
#define HI_BBP_CTU_INT_CLEAR_LTE_RCV_GM_OFFSET (0x39C)
#define HI_BBP_CTU_INT_CLEAR_LTE_RCV_GS_OFFSET (0x3A0)
#define HI_BBP_CTU_INT_CLEAR_LTE_RCV_W_OFFSET (0x3A4)
#define HI_BBP_CTU_INT_CLEAR_LTE_INT012_OFFSET (0x3A8)
#define HI_BBP_CTU_INT_MASK_LTE_RCV_LTE_OFFSET (0x3AC)
#define HI_BBP_CTU_INT_MASK_LTE_RCV_TDS_OFFSET (0x3B0)
#define HI_BBP_CTU_INT_MASK_LTE_RCV_GM_OFFSET (0x3B4)
#define HI_BBP_CTU_INT_MASK_LTE_RCV_GS_OFFSET (0x3B8)
#define HI_BBP_CTU_INT_MASK_LTE_RCV_W_OFFSET (0x3BC)
#define HI_BBP_CTU_INT_MASK_LTE_INT012_OFFSET (0x3C0)
#define HI_BBP_CTU_INT_TYPE_LTE_RCV_W_OFFSET (0x3C4)
#define HI_BBP_CTU_INT_TYPE_LTE_RCV_TDS_OFFSET (0x3C8)
#define HI_BBP_CTU_INT_TYPE_LTE_RCV_GM_OFFSET (0x3CC)
#define HI_BBP_CTU_INT_TYPE_LTE_RCV_GS_OFFSET (0x3D0)
#define HI_BBP_CTU_INT_TYPE_LTE_RCV_LTE_OFFSET (0x3D4)
#define HI_BBP_CTU_INT_TYPE_LTE_INT012_OFFSET (0x3D8)
#define HI_BBP_CTU_LTE_SND_LTE_INT_13_OFFSET (0x3DC)
#define HI_BBP_CTU_LTE_SND_TDS_INT_13_OFFSET (0x3E0)
#define HI_BBP_CTU_LTE_SND_GM_INT_13_OFFSET (0x3E4)
#define HI_BBP_CTU_LTE_SND_GS_INT_13_OFFSET (0x3E8)
#define HI_BBP_CTU_LTE_SND_W_INT_13_OFFSET (0x3EC)
#define HI_BBP_CTU_S_TDS_CH_NUM_IND_OFFSET (0x400)
#define HI_BBP_CTU_TDS_INTERSYS_MEASURE_TYPE_OFFSET (0x404)
#define HI_BBP_CTU_TDS_MEASURE_REPORT_VALID_OFFSET (0x408)
#define HI_BBP_CTU_TDS_PREINT_OFFSET_TIME_OFFSET (0x40C)
#define HI_BBP_CTU_TDS_INTERSYS_MEASURE_TIME_OFFSET (0x410)
#define HI_BBP_CTU_INT_CLEAR_TDS_RCV_LTE_OFFSET (0x414)
#define HI_BBP_CTU_INT_CLEAR_TDS_RCV_TDS_OFFSET (0x418)
#define HI_BBP_CTU_INT_CLEAR_TDS_RCV_GM_OFFSET (0x41C)
#define HI_BBP_CTU_INT_CLEAR_TDS_RCV_GS_OFFSET (0x420)
#define HI_BBP_CTU_INT_CLEAR_TDS_RCV_W_OFFSET (0x424)
#define HI_BBP_CTU_INT_CLEAR_TDS_INT012_OFFSET (0x428)
#define HI_BBP_CTU_INT_MASK_TDS_RCV_LTE_OFFSET (0x42C)
#define HI_BBP_CTU_INT_MASK_TDS_RCV_TDS_OFFSET (0x430)
#define HI_BBP_CTU_INT_MASK_TDS_RCV_GM_OFFSET (0x434)
#define HI_BBP_CTU_INT_MASK_TDS_RCV_GS_OFFSET (0x438)
#define HI_BBP_CTU_INT_MASK_TDS_RCV_W_OFFSET (0x43C)
#define HI_BBP_CTU_INT_MASK_TDS_INT012_OFFSET (0x440)
#define HI_BBP_CTU_INT_TYPE_TDS_RCV_LTE_OFFSET (0x444)
#define HI_BBP_CTU_INT_TYPE_TDS_RCV_W_OFFSET (0x448)
#define HI_BBP_CTU_INT_TYPE_TDS_RCV_GM_OFFSET (0x44C)
#define HI_BBP_CTU_INT_TYPE_TDS_RCV_GS_OFFSET (0x450)
#define HI_BBP_CTU_INT_TYPE_TDS_RCV_TDS_OFFSET (0x454)
#define HI_BBP_CTU_INT_TYPE_TDS_INT012_OFFSET (0x458)
#define HI_BBP_CTU_TDS_SND_LTE_INT_13_OFFSET (0x45C)
#define HI_BBP_CTU_TDS_SND_TDS_INT_13_OFFSET (0x460)
#define HI_BBP_CTU_TDS_SND_GM_INT_13_OFFSET (0x464)
#define HI_BBP_CTU_TDS_SND_GS_INT_13_OFFSET (0x468)
#define HI_BBP_CTU_TDS_SND_W_INT_13_OFFSET (0x46C)
#define HI_BBP_CTU_S_GM_CH_NUM_IND_OFFSET (0x480)
#define HI_BBP_CTU_GM_INTERSYS_MEASURE_TYPE_OFFSET (0x484)
#define HI_BBP_CTU_GM_MEASURE_REPORT_VALID_OFFSET (0x488)
#define HI_BBP_CTU_GM_PREINT_OFFSET_TIME_OFFSET (0x48C)
#define HI_BBP_CTU_GM_INTERSYS_MEASURE_TIME_OFFSET (0x490)
#define HI_BBP_CTU_INT_CLEAR_GM_RCV_LTE_OFFSET (0x494)
#define HI_BBP_CTU_INT_CLEAR_GM_RCV_TDS_OFFSET (0x498)
#define HI_BBP_CTU_INT_CLEAR_GM_RCV_GM_OFFSET (0x49C)
#define HI_BBP_CTU_INT_CLEAR_GM_RCV_GS_OFFSET (0x4A0)
#define HI_BBP_CTU_INT_CLEAR_GM_RCV_W_OFFSET (0x4A4)
#define HI_BBP_CTU_INT_CLEAR_GM_INT012_OFFSET (0x4A8)
#define HI_BBP_CTU_INT_MASK_GM_RCV_LTE_OFFSET (0x4AC)
#define HI_BBP_CTU_INT_MASK_GM_RCV_TDS_OFFSET (0x4B0)
#define HI_BBP_CTU_INT_MASK_GM_RCV_GM_OFFSET (0x4B4)
#define HI_BBP_CTU_INT_MASK_GM_RCV_GS_OFFSET (0x4B8)
#define HI_BBP_CTU_INT_MASK_GM_RCV_W_OFFSET (0x4BC)
#define HI_BBP_CTU_INT_MASK_GM_INT012_OFFSET (0x4C0)
#define HI_BBP_CTU_INT_TYPE_GM_RCV_LTE_OFFSET (0x4C4)
#define HI_BBP_CTU_INT_TYPE_GM_RCV_TDS_OFFSET (0x4C8)
#define HI_BBP_CTU_INT_TYPE_GM_RCV_W_OFFSET (0x4CC)
#define HI_BBP_CTU_INT_TYPE_GM_RCV_GS_OFFSET (0x4D0)
#define HI_BBP_CTU_INT_TYPE_GM_RCV_GM_OFFSET (0x4D4)
#define HI_BBP_CTU_INT_TYPE_GM_INT012_OFFSET (0x4D8)
#define HI_BBP_CTU_GM_SND_LTE_INT_13_OFFSET (0x4DC)
#define HI_BBP_CTU_GM_SND_TDS_INT_13_OFFSET (0x4E0)
#define HI_BBP_CTU_GM_SND_GM_INT_13_OFFSET (0x4E4)
#define HI_BBP_CTU_GM_SND_GS_INT_13_OFFSET (0x4E8)
#define HI_BBP_CTU_GM_SND_W_INT_13_OFFSET (0x4EC)
#define HI_BBP_CTU_S_GS_CH_NUM_IND_OFFSET (0x500)
#define HI_BBP_CTU_GS_INTERSYS_MEASURE_TYPE_OFFSET (0x504)
#define HI_BBP_CTU_GS_MEASURE_REPORT_VALID_OFFSET (0x508)
#define HI_BBP_CTU_GS_PREINT_OFFSET_TIME_OFFSET (0x50C)
#define HI_BBP_CTU_GS_INTERSYS_MEASURE_TIME_OFFSET (0x510)
#define HI_BBP_CTU_INT_CLEAR_GS_RCV_LTE_OFFSET (0x514)
#define HI_BBP_CTU_INT_CLEAR_GS_RCV_TDS_OFFSET (0x518)
#define HI_BBP_CTU_INT_CLEAR_GS_RCV_GM_OFFSET (0x51C)
#define HI_BBP_CTU_INT_CLEAR_GS_RCV_GS_OFFSET (0x520)
#define HI_BBP_CTU_INT_CLEAR_GS_RCV_W_OFFSET (0x524)
#define HI_BBP_CTU_INT_CLEAR_GS_INT012_OFFSET (0x528)
#define HI_BBP_CTU_INT_MASK_GS_RCV_LTE_OFFSET (0x52C)
#define HI_BBP_CTU_INT_MASK_GS_RCV_TDS_OFFSET (0x530)
#define HI_BBP_CTU_INT_MASK_GS_RCV_GM_OFFSET (0x534)
#define HI_BBP_CTU_INT_MASK_GS_RCV_GS_OFFSET (0x538)
#define HI_BBP_CTU_INT_MASK_GS_RCV_W_OFFSET (0x53C)
#define HI_BBP_CTU_INT_MASK_GS_INT012_OFFSET (0x540)
#define HI_BBP_CTU_INT_TYPE_GS_RCV_LTE_OFFSET (0x544)
#define HI_BBP_CTU_INT_TYPE_GS_RCV_TDS_OFFSET (0x548)
#define HI_BBP_CTU_INT_TYPE_GS_RCV_GM_OFFSET (0x54C)
#define HI_BBP_CTU_INT_TYPE_GS_RCV_GS_OFFSET (0x550)
#define HI_BBP_CTU_INT_TYPE_GS_RCV_W_OFFSET (0x554)
#define HI_BBP_CTU_INT_TYPE_GS_INT012_OFFSET (0x558)
#define HI_BBP_CTU_GS_SND_LTE_INT_13_OFFSET (0x55C)
#define HI_BBP_CTU_GS_SND_TDS_INT_13_OFFSET (0x560)
#define HI_BBP_CTU_GS_SND_GM_INT_13_OFFSET (0x564)
#define HI_BBP_CTU_GS_SND_GS_INT_13_OFFSET (0x568)
#define HI_BBP_CTU_GS_SND_W_INT_13_OFFSET (0x56C)
#define HI_BBP_CTU_S_C_CH_NUM_IND_OFFSET (0x580)
#define HI_BBP_CTU_C_INTERSYS_MEASURE_TYPE_OFFSET (0x584)
#define HI_BBP_CTU_C_MEASURE_REPORT_VALID_OFFSET (0x588)
#define HI_BBP_CTU_C_PREINT_OFFSET_TIME_OFFSET (0x58C)
#define HI_BBP_CTU_C_INTERSYS_MEASURE_TIME_OFFSET (0x590)
#define HI_BBP_CTU_INT_CLEAR_LTE_RCV_C_OFFSET (0x594)
#define HI_BBP_CTU_INT_MASK_LTE_RCV_C_OFFSET (0x598)
#define HI_BBP_CTU_INT_TYPE_LTE_RCV_C_OFFSET (0x59C)
#define HI_BBP_CTU_LTE_SND_C_INT_13_OFFSET (0x5A0)
#define HI_BBP_CTU_C_SND_C_INT_13_OFFSET (0x5A4)
#define HI_BBP_CTU_MEAS_FLAG_C_RD_OFFSET (0x5A8)
#define HI_BBP_CTU_WAKE_FLAG_C_WR_OFFSET (0x5AC)
#define HI_BBP_CTU_INT_CLEAR_C_RCV_LTE_OFFSET (0x5B0)
#define HI_BBP_CTU_INT_CLEAR_C_RCV_C_OFFSET (0x5B4)
#define HI_BBP_CTU_INT_CLEAR_C_INT012_OFFSET (0x5B8)
#define HI_BBP_CTU_INT_MASK_C_RCV_LTE_OFFSET (0x5BC)
#define HI_BBP_CTU_INT_MASK_C_RCV_C_OFFSET (0x5C0)
#define HI_BBP_CTU_INT_MASK_C_INT012_OFFSET (0x5C4)
#define HI_BBP_CTU_INT_TYPE_C_RCV_LTE_OFFSET (0x5C8)
#define HI_BBP_CTU_INT_TYPE_C_RCV_C_OFFSET (0x5CC)
#define HI_BBP_CTU_INT_TYPE_C_INT012_OFFSET (0x5D0)
#define HI_BBP_CTU_C_SND_LTE_INT_13_OFFSET (0x5D4)
#define HI_BBP_CTU_TDS_C_CTU_INT_SEL_OFFSET (0x5D8)
#define HI_BBP_CTU_REG0_FOR_USE_OFFSET (0x600)
#define HI_BBP_CTU_REG1_FOR_USE_OFFSET (0x604)
#define HI_BBP_CTU_REG2_FOR_USE_OFFSET (0x608)
#define HI_BBP_CTU_REG3_FOR_USE_OFFSET (0x60C)
#define HI_BBP_CTU_REG4_FOR_USE_OFFSET (0x610)
#define HI_BBP_CTU_REG5_FOR_USE_OFFSET (0x614)
#define HI_BBP_CTU_REG6_FOR_USE_OFFSET (0x618)
#define HI_BBP_CTU_REG7_FOR_USE_OFFSET (0x61C)
#define HI_BBP_CTU_REG8_FOR_USE_OFFSET (0x620)
#define HI_BBP_CTU_REG9_FOR_USE_OFFSET (0x624)
#define HI_BBP_CTU_REG10_FOR_USE_OFFSET (0x628)
#define HI_BBP_CTU_REG11_FOR_USE_OFFSET (0x62C)
#define HI_BBP_CTU_REG12_FOR_USE_OFFSET (0x630)
#define HI_BBP_CTU_REG13_FOR_USE_OFFSET (0x634)
#define HI_BBP_CTU_REG14_FOR_USE_OFFSET (0x638)
#define HI_BBP_CTU_REG15_FOR_USE_OFFSET (0x63C)
#define HI_BBP_CTU_REG16_FOR_USE_OFFSET (0x640)
#define HI_BBP_CTU_REG17_FOR_USE_OFFSET (0x644)
#define HI_BBP_CTU_REG18_FOR_USE_OFFSET (0x648)
#define HI_BBP_CTU_REG19_FOR_USE_OFFSET (0x64C)
#define HI_BBP_CTU_REG20_FOR_USE_OFFSET (0x650)
#define HI_BBP_CTU_REG21_FOR_USE_OFFSET (0x654)
#define HI_BBP_CTU_REG22_FOR_USE_OFFSET (0x658)
#define HI_BBP_CTU_REG23_FOR_USE_OFFSET (0x65C)
#define HI_BBP_CTU_REG24_FOR_USE_OFFSET (0x660)
#define HI_BBP_CTU_REG25_FOR_USE_OFFSET (0x664)
#define HI_BBP_CTU_REG26_FOR_USE_OFFSET (0x668)
#define HI_BBP_CTU_REG27_FOR_USE_OFFSET (0x66C)
#define HI_BBP_CTU_REG28_FOR_USE_OFFSET (0x670)
#define HI_BBP_CTU_REG29_FOR_USE_OFFSET (0x674)
#define HI_BBP_CTU_REG30_FOR_USE_OFFSET (0x678)
#define HI_BBP_CTU_REG31_FOR_USE_OFFSET (0x67C)
#define HI_BBP_CTU_REG32_FOR_USE_OFFSET (0x680)
#define HI_BBP_CTU_REG33_FOR_USE_OFFSET (0x684)
#define HI_BBP_CTU_REG34_FOR_USE_OFFSET (0x688)
#define HI_BBP_CTU_REG35_FOR_USE_OFFSET (0x68C)
#define HI_BBP_CTU_REG36_FOR_USE_OFFSET (0x690)
#define HI_BBP_CTU_REG37_FOR_USE_OFFSET (0x694)
#define HI_BBP_CTU_REG38_FOR_USE_OFFSET (0x698)
#define HI_BBP_CTU_REG39_FOR_USE_OFFSET (0x69C)
#define HI_BBP_CTU_REG40_FOR_USE_OFFSET (0x6A0)
#define HI_BBP_CTU_REG41_FOR_USE_OFFSET (0x6A4)
#define HI_BBP_CTU_REG42_FOR_USE_OFFSET (0x6A8)
#define HI_BBP_CTU_REG43_FOR_USE_OFFSET (0x6AC)
#define HI_BBP_CTU_REG44_FOR_USE_OFFSET (0x6B0)
#define HI_BBP_CTU_REG45_FOR_USE_OFFSET (0x6B4)
#define HI_BBP_CTU_REG46_FOR_USE_OFFSET (0x6B8)
#define HI_BBP_CTU_REG47_FOR_USE_OFFSET (0x6BC)
#define HI_BBP_CTU_DBG_CLK_GATE_EN_OFFSET (0x700)
#define HI_BBP_CTU_DBG_REG20_CPU_OFFSET (0x704)
#define HI_BBP_CTU_DBG_COMM_EN_OFFSET (0x708)
#define HI_BBP_CTU_DBG_EN_OFFSET (0x70C)
#define HI_BBP_CTU_DBG_ID_OFFSET (0x710)
#define HI_BBP_CTU_DBG_FLT_OFFSET (0x714)
#define HI_BBP_CTU_DBG_REQ_EN_OFFSET (0x718)
#define HI_BBP_CTU_DBG_REG0_CPU_OFFSET (0x71C)
#define HI_BBP_CTU_DBG_REG1_CPU_OFFSET (0x720)
#define HI_BBP_CTU_DBG_REG2_CPU_OFFSET (0x724)
#define HI_BBP_CTU_DBG_REG3_CPU_OFFSET (0x728)
#define HI_BBP_CTU_DBG_REG4_CPU_OFFSET (0x72C)
#define HI_BBP_CTU_DBG_REG5_CPU_OFFSET (0x730)
#define HI_BBP_CTU_DBG_REG6_CPU_OFFSET (0x734)
#define HI_BBP_CTU_DBG_REG7_CPU_OFFSET (0x738)
#define HI_BBP_CTU_DBG_REG8_CPU_OFFSET (0x73C)
#define HI_BBP_CTU_DBG_REG9_CPU_OFFSET (0x740)
#define HI_BBP_CTU_DBG_REG10_CPU_OFFSET (0x744)
#define HI_BBP_CTU_DBG_REG11_CPU_OFFSET (0x748)
#define HI_BBP_CTU_DBG_REG12_CPU_OFFSET (0x74C)
#define HI_BBP_CTU_DBG_REG13_CPU_OFFSET (0x750)
#define HI_BBP_CTU_DBG_REG14_CPU_OFFSET (0x754)
#define HI_BBP_CTU_DBG_REG15_CPU_OFFSET (0x758)
#define HI_BBP_CTU_DBG_REG16_CPU_OFFSET (0x75C)
#define HI_BBP_CTU_DBG_REG17_CPU_OFFSET (0x760)
#define HI_BBP_CTU_DBG_REG18_CPU_OFFSET (0x764)
#define HI_BBP_CTU_DBG_REG19_CPU_OFFSET (0x768)
#define HI_BBP_CTU_MIPI0_RD_DATA_LOW_SOFT_OFFSET (0x780)
#define HI_BBP_CTU_MIPI0_RD_DATA_HIGH_SOFT_OFFSET (0x784)
#define HI_BBP_CTU_RD_END_FLAG_MIPI0_SOFT_OFFSET (0x788)
#define HI_BBP_CTU_MIPI0_GRANT_DSP_OFFSET (0x78C)
#define HI_BBP_CTU_DSP_MIPI0_WDATA_LOW_OFFSET (0x790)
#define HI_BBP_CTU_DSP_MIPI0_WDATA_HIGH_OFFSET (0x794)
#define HI_BBP_CTU_DSP_MIPI0_EN_IMI_OFFSET (0x798)
#define HI_BBP_CTU_DSP_MIPI0_CFG_IND_IMI_OFFSET (0x79C)
#define HI_BBP_CTU_DSP_MIPI0_RD_CLR_OFFSET (0x7A0)
#define HI_BBP_CTU_CPU_MIPI0_FUNC_SEL_OFFSET (0x7A4)
#define HI_BBP_CTU_CPU_MIPI0_TEST_FUNC_OFFSET (0x7A8)
#define HI_BBP_CTU_CPU_MIPI0_SCLK_TEST_OFFSET (0x7AC)
#define HI_BBP_CTU_CPU_MIPI0_SDATA_TEST_OFFSET (0x7B0)
#define HI_BBP_CTU_CPU_MIPI0_CLR_IND_IMI_OFFSET (0x7B4)
#define HI_BBP_CTU_MIPI1_RD_DATA_LOW_SOFT_OFFSET (0x7C0)
#define HI_BBP_CTU_MIPI1_RD_DATA_HIGH_SOFT_OFFSET (0x7C4)
#define HI_BBP_CTU_RD_END_FLAG_MIPI1_SOFT_OFFSET (0x7C8)
#define HI_BBP_CTU_MIPI1_GRANT_DSP_OFFSET (0x7CC)
#define HI_BBP_CTU_DSP_MIPI1_WDATA_LOW_OFFSET (0x7D0)
#define HI_BBP_CTU_DSP_MIPI1_WDATA_HIGH_OFFSET (0x7D4)
#define HI_BBP_CTU_DSP_MIPI1_EN_IMI_OFFSET (0x7D8)
#define HI_BBP_CTU_DSP_MIPI1_CFG_IND_IMI_OFFSET (0x7DC)
#define HI_BBP_CTU_DSP_MIPI1_RD_CLR_OFFSET (0x7E0)
#define HI_BBP_CTU_CPU_MIPI1_FUNC_SEL_OFFSET (0x7E4)
#define HI_BBP_CTU_CPU_MIPI1_TEST_FUNC_OFFSET (0x7E8)
#define HI_BBP_CTU_CPU_MIPI1_SCLK_TEST_OFFSET (0x7EC)
#define HI_BBP_CTU_CPU_MIPI1_SDATA_TEST_OFFSET (0x7F0)
#define HI_BBP_CTU_CPU_MIPI1_CLR_IND_IMI_OFFSET (0x7F4)
#define HI_BBP_CTU_MIPI2_RD_DATA_LOW_SOFT_OFFSET (0x800)
#define HI_BBP_CTU_MIPI2_RD_DATA_HIGH_SOFT_OFFSET (0x804)
#define HI_BBP_CTU_RD_END_FLAG_MIPI2_SOFT_OFFSET (0x808)
#define HI_BBP_CTU_MIPI2_GRANT_DSP_OFFSET (0x80C)
#define HI_BBP_CTU_DSP_MIPI2_WDATA_LOW_OFFSET (0x810)
#define HI_BBP_CTU_DSP_MIPI2_WDATA_HIGH_OFFSET (0x814)
#define HI_BBP_CTU_DSP_MIPI2_EN_IMI_OFFSET (0x818)
#define HI_BBP_CTU_DSP_MIPI2_CFG_IND_IMI_OFFSET (0x81C)
#define HI_BBP_CTU_DSP_MIPI2_RD_CLR_OFFSET (0x820)
#define HI_BBP_CTU_CPU_MIPI2_FUNC_SEL_OFFSET (0x824)
#define HI_BBP_CTU_CPU_MIPI2_TEST_FUNC_OFFSET (0x828)
#define HI_BBP_CTU_CPU_MIPI2_SCLK_TEST_OFFSET (0x82C)
#define HI_BBP_CTU_CPU_MIPI2_SDATA_TEST_OFFSET (0x830)
#define HI_BBP_CTU_CPU_MIPI2_CLR_IND_IMI_OFFSET (0x834)
#define HI_BBP_CTU_MIPI3_RD_DATA_LOW_SOFT_OFFSET (0x840)
#define HI_BBP_CTU_MIPI3_RD_DATA_HIGH_SOFT_OFFSET (0x844)
#define HI_BBP_CTU_RD_END_FLAG_MIPI3_SOFT_OFFSET (0x848)
#define HI_BBP_CTU_MIPI3_GRANT_DSP_OFFSET (0x84C)
#define HI_BBP_CTU_DSP_MIPI3_WDATA_LOW_OFFSET (0x850)
#define HI_BBP_CTU_DSP_MIPI3_WDATA_HIGH_OFFSET (0x854)
#define HI_BBP_CTU_DSP_MIPI3_EN_IMI_OFFSET (0x858)
#define HI_BBP_CTU_DSP_MIPI3_CFG_IND_IMI_OFFSET (0x85C)
#define HI_BBP_CTU_DSP_MIPI3_RD_CLR_OFFSET (0x860)
#define HI_BBP_CTU_CPU_MIPI3_FUNC_SEL_OFFSET (0x864)
#define HI_BBP_CTU_CPU_MIPI3_TEST_FUNC_OFFSET (0x868)
#define HI_BBP_CTU_CPU_MIPI3_SCLK_TEST_OFFSET (0x86C)
#define HI_BBP_CTU_CPU_MIPI3_SDATA_TEST_OFFSET (0x870)
#define HI_BBP_CTU_CPU_MIPI3_CLR_IND_IMI_OFFSET (0x874)
#define HI_BBP_CTU_GM_MIPI_RD_OVERTIME_FLAG_DSP_OFFSET (0x900)
#define HI_BBP_CTU_GM_SSI_RD_OVERTIME_FLAG_DSP_OFFSET (0x904)
#define HI_BBP_CTU_GM_MIPI_RD_OVERTIME_CLR_OFFSET (0x908)
#define HI_BBP_CTU_GM_SSI_RD_OVERTIME_CLR_OFFSET (0x90C)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_1_OFFSET (0x910)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_2_OFFSET (0x914)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_3_OFFSET (0x918)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_4_OFFSET (0x91C)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_5_OFFSET (0x920)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_6_OFFSET (0x924)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_7_OFFSET (0x928)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_8_OFFSET (0x92C)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_9_OFFSET (0x930)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_10_OFFSET (0x934)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_11_OFFSET (0x938)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_12_OFFSET (0x93C)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_13_OFFSET (0x940)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_14_OFFSET (0x944)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_15_OFFSET (0x948)
#define HI_BBP_CTU_RD_RESULT_GM_RFIC_16_OFFSET (0x94C)
#define HI_BBP_CTU_RD_RESULT_FLAG_GM_RFIC_OFFSET (0x950)
#define HI_BBP_CTU_RD_RESULT_FLAG_GM_RFIC_CLR_OFFSET (0x954)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_1_OFFSET (0x958)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_2_OFFSET (0x95C)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_3_OFFSET (0x960)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_4_OFFSET (0x964)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_5_OFFSET (0x968)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_6_OFFSET (0x96C)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_7_OFFSET (0x970)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_8_OFFSET (0x974)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_9_OFFSET (0x978)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_10_OFFSET (0x97C)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_11_OFFSET (0x980)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_12_OFFSET (0x984)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_13_OFFSET (0x988)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_14_OFFSET (0x98C)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_15_OFFSET (0x990)
#define HI_BBP_CTU_RD_RESULT_GM_MIPI_16_OFFSET (0x994)
#define HI_BBP_CTU_RD_RESULT_FLAG_GM_MIPI_OFFSET (0x998)
#define HI_BBP_CTU_RD_RESULT_FLAG_GM_MIPI_CLR_OFFSET (0x99C)
#define HI_BBP_CTU_GS_MIPI_RD_OVERTIME_FLAG_DSP_OFFSET (0xA00)
#define HI_BBP_CTU_GS_SSI_RD_OVERTIME_FLAG_DSP_OFFSET (0xA04)
#define HI_BBP_CTU_GS_MIPI_RD_OVERTIME_CLR_OFFSET (0xA08)
#define HI_BBP_CTU_GS_SSI_RD_OVERTIME_CLR_OFFSET (0xA0C)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_1_OFFSET (0xA10)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_2_OFFSET (0xA14)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_3_OFFSET (0xA18)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_4_OFFSET (0xA1C)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_5_OFFSET (0xA20)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_6_OFFSET (0xA24)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_7_OFFSET (0xA28)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_8_OFFSET (0xA2C)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_9_OFFSET (0xA30)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_10_OFFSET (0xA34)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_11_OFFSET (0xA38)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_12_OFFSET (0xA3C)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_13_OFFSET (0xA40)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_14_OFFSET (0xA44)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_15_OFFSET (0xA48)
#define HI_BBP_CTU_RD_RESULT_GS_RFIC_16_OFFSET (0xA4C)
#define HI_BBP_CTU_RD_RESULT_FLAG_GS_RFIC_OFFSET (0xA50)
#define HI_BBP_CTU_RD_RESULT_FLAG_GS_RFIC_CLR_OFFSET (0xA54)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_1_OFFSET (0xA58)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_2_OFFSET (0xA5C)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_3_OFFSET (0xA60)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_4_OFFSET (0xA64)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_5_OFFSET (0xA68)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_6_OFFSET (0xA6C)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_7_OFFSET (0xA70)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_8_OFFSET (0xA74)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_9_OFFSET (0xA78)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_10_OFFSET (0xA7C)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_11_OFFSET (0xA80)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_12_OFFSET (0xA84)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_13_OFFSET (0xA88)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_14_OFFSET (0xA8C)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_15_OFFSET (0xA90)
#define HI_BBP_CTU_RD_RESULT_GS_MIPI_16_OFFSET (0xA94)
#define HI_BBP_CTU_RD_RESULT_FLAG_GS_MIPI_OFFSET (0xA98)
#define HI_BBP_CTU_RD_RESULT_FLAG_GS_MIPI_CLR_OFFSET (0xA9C)
#define HI_BBP_CTU_W_MIPI_RD_OVERTIME_FLAG_DSP_OFFSET (0xB00)
#define HI_BBP_CTU_W_SSI_RD_OVERTIME_FLAG_DSP_OFFSET (0xB04)
#define HI_BBP_CTU_W_MIPI_RD_OVERTIME_CLR_OFFSET (0xB08)
#define HI_BBP_CTU_W_SSI_RD_OVERTIME_CLR_OFFSET (0xB0C)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_1_OFFSET (0xB10)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_2_OFFSET (0xB14)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_3_OFFSET (0xB18)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_4_OFFSET (0xB1C)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_5_OFFSET (0xB20)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_6_OFFSET (0xB24)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_7_OFFSET (0xB28)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_8_OFFSET (0xB2C)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_9_OFFSET (0xB30)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_10_OFFSET (0xB34)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_11_OFFSET (0xB38)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_12_OFFSET (0xB3C)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_13_OFFSET (0xB40)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_14_OFFSET (0xB44)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_15_OFFSET (0xB48)
#define HI_BBP_CTU_RD_RESULT_W_RFIC_16_OFFSET (0xB4C)
#define HI_BBP_CTU_RD_RESULT_FLAG_W_RFIC_OFFSET (0xB50)
#define HI_BBP_CTU_RD_RESULT_FLAG_W_RFIC_CLR_OFFSET (0xB54)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_1_OFFSET (0xB58)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_2_OFFSET (0xB5C)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_3_OFFSET (0xB60)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_4_OFFSET (0xB64)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_5_OFFSET (0xB68)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_6_OFFSET (0xB6C)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_7_OFFSET (0xB70)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_8_OFFSET (0xB74)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_9_OFFSET (0xB78)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_10_OFFSET (0xB7C)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_11_OFFSET (0xB80)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_12_OFFSET (0xB84)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_13_OFFSET (0xB88)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_14_OFFSET (0xB8C)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_15_OFFSET (0xB90)
#define HI_BBP_CTU_RD_RESULT_W_MIPI_16_OFFSET (0xB94)
#define HI_BBP_CTU_RD_RESULT_FLAG_W_MIPI_OFFSET (0xB98)
#define HI_BBP_CTU_RD_RESULT_FLAG_W_MIPI_CLR_OFFSET (0xB9C)
#define HI_BBP_CTU_T_MIPI_RD_OVERTIME_FLAG_DSP_OFFSET (0xC00)
#define HI_BBP_CTU_T_SSI_RD_OVERTIME_FLAG_DSP_OFFSET (0xC04)
#define HI_BBP_CTU_T_MIPI_RD_OVERTIME_CLR_OFFSET (0xC08)
#define HI_BBP_CTU_T_SSI_RD_OVERTIME_CLR_OFFSET (0xC0C)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_1_OFFSET (0xC10)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_2_OFFSET (0xC14)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_3_OFFSET (0xC18)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_4_OFFSET (0xC1C)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_5_OFFSET (0xC20)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_6_OFFSET (0xC24)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_7_OFFSET (0xC28)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_8_OFFSET (0xC2C)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_9_OFFSET (0xC30)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_10_OFFSET (0xC34)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_11_OFFSET (0xC38)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_12_OFFSET (0xC3C)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_13_OFFSET (0xC40)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_14_OFFSET (0xC44)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_15_OFFSET (0xC48)
#define HI_BBP_CTU_RD_RESULT_T_RFIC_16_OFFSET (0xC4C)
#define HI_BBP_CTU_RD_RESULT_FLAG_T_RFIC_OFFSET (0xC50)
#define HI_BBP_CTU_RD_RESULT_FLAG_T_RFIC_CLR_OFFSET (0xC54)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_1_OFFSET (0xC58)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_2_OFFSET (0xC5C)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_3_OFFSET (0xC60)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_4_OFFSET (0xC64)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_5_OFFSET (0xC68)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_6_OFFSET (0xC6C)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_7_OFFSET (0xC70)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_8_OFFSET (0xC74)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_9_OFFSET (0xC78)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_10_OFFSET (0xC7C)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_11_OFFSET (0xC80)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_12_OFFSET (0xC84)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_13_OFFSET (0xC88)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_14_OFFSET (0xC8C)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_15_OFFSET (0xC90)
#define HI_BBP_CTU_RD_RESULT_T_MIPI_16_OFFSET (0xC94)
#define HI_BBP_CTU_RD_RESULT_FLAG_T_MIPI_OFFSET (0xC98)
#define HI_BBP_CTU_RD_RESULT_FLAG_T_MIPI_CLR_OFFSET (0xC9C)
#define HI_BBP_CTU_C_MIPI_RD_OVERTIME_FLAG_DSP_OFFSET (0xD00)
#define HI_BBP_CTU_C_SSI_RD_OVERTIME_FLAG_DSP_OFFSET (0xD04)
#define HI_BBP_CTU_C_MIPI_RD_OVERTIME_CLR_OFFSET (0xD08)
#define HI_BBP_CTU_C_SSI_RD_OVERTIME_CLR_OFFSET (0xD0C)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_1_OFFSET (0xD10)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_2_OFFSET (0xD14)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_3_OFFSET (0xD18)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_4_OFFSET (0xD1C)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_5_OFFSET (0xD20)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_6_OFFSET (0xD24)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_7_OFFSET (0xD28)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_8_OFFSET (0xD2C)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_9_OFFSET (0xD30)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_10_OFFSET (0xD34)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_11_OFFSET (0xD38)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_12_OFFSET (0xD3C)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_13_OFFSET (0xD40)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_14_OFFSET (0xD44)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_15_OFFSET (0xD48)
#define HI_BBP_CTU_RD_RESULT_C_RFIC_16_OFFSET (0xD4C)
#define HI_BBP_CTU_RD_RESULT_FLAG_C_RFIC_OFFSET (0xD50)
#define HI_BBP_CTU_RD_RESULT_FLAG_C_RFIC_CLR_OFFSET (0xD54)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_1_OFFSET (0xD58)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_2_OFFSET (0xD5C)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_3_OFFSET (0xD60)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_4_OFFSET (0xD64)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_5_OFFSET (0xD68)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_6_OFFSET (0xD6C)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_7_OFFSET (0xD70)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_8_OFFSET (0xD74)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_9_OFFSET (0xD78)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_10_OFFSET (0xD7C)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_11_OFFSET (0xD80)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_12_OFFSET (0xD84)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_13_OFFSET (0xD88)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_14_OFFSET (0xD8C)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_15_OFFSET (0xD90)
#define HI_BBP_CTU_RD_RESULT_C_MIPI_16_OFFSET (0xD94)
#define HI_BBP_CTU_RD_RESULT_FLAG_C_MIPI_OFFSET (0xD98)
#define HI_BBP_CTU_RD_RESULT_FLAG_C_MIPI_CLR_OFFSET (0xD9C)
#define HI_BBP_CTU_LTE_CH0_MIPI_RD_OVERTIME_FLAG_DSP_OFFSET (0xE00)
#define HI_BBP_CTU_LTE_CH0_SSI_RD_OVERTIME_FLAG_DSP_OFFSET (0xE04)
#define HI_BBP_CTU_LTE_CH0_MIPI_RD_OVERTIME_CLR_OFFSET (0xE08)
#define HI_BBP_CTU_LTE_CH0_SSI_RD_OVERTIME_CLR_OFFSET (0xE0C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_1_OFFSET (0xE10)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_2_OFFSET (0xE14)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_3_OFFSET (0xE18)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_4_OFFSET (0xE1C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_5_OFFSET (0xE20)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_6_OFFSET (0xE24)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_7_OFFSET (0xE28)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_8_OFFSET (0xE2C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_9_OFFSET (0xE30)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_10_OFFSET (0xE34)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_11_OFFSET (0xE38)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_12_OFFSET (0xE3C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_13_OFFSET (0xE40)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_14_OFFSET (0xE44)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_15_OFFSET (0xE48)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_RFIC_16_OFFSET (0xE4C)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH0_RFIC_OFFSET (0xE50)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH0_RFIC_CLR_OFFSET (0xE54)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_1_OFFSET (0xE58)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_2_OFFSET (0xE5C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_3_OFFSET (0xE60)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_4_OFFSET (0xE64)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_5_OFFSET (0xE68)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_6_OFFSET (0xE6C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_7_OFFSET (0xE70)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_8_OFFSET (0xE74)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_9_OFFSET (0xE78)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_10_OFFSET (0xE7C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_11_OFFSET (0xE80)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_12_OFFSET (0xE84)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_13_OFFSET (0xE88)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_14_OFFSET (0xE8C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_15_OFFSET (0xE90)
#define HI_BBP_CTU_RD_RESULT_LTE_CH0_MIPI_16_OFFSET (0xE94)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH0_MIPI_OFFSET (0xE98)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH0_MIPI_CLR_OFFSET (0xE9C)
#define HI_BBP_CTU_LTE_CH1_MIPI_RD_OVERTIME_FLAG_DSP_OFFSET (0xF00)
#define HI_BBP_CTU_LTE_CH1_SSI_RD_OVERTIME_FLAG_DSP_OFFSET (0xF04)
#define HI_BBP_CTU_LTE_CH1_MIPI_RD_OVERTIME_CLR_OFFSET (0xF08)
#define HI_BBP_CTU_LTE_CH1_SSI_RD_OVERTIME_CLR_OFFSET (0xF0C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_1_OFFSET (0xF10)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_2_OFFSET (0xF14)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_3_OFFSET (0xF18)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_4_OFFSET (0xF1C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_5_OFFSET (0xF20)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_6_OFFSET (0xF24)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_7_OFFSET (0xF28)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_8_OFFSET (0xF2C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_9_OFFSET (0xF30)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_10_OFFSET (0xF34)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_11_OFFSET (0xF38)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_12_OFFSET (0xF3C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_13_OFFSET (0xF40)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_14_OFFSET (0xF44)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_15_OFFSET (0xF48)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_RFIC_16_OFFSET (0xF4C)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH1_RFIC_OFFSET (0xF50)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH1_RFIC_CLR_OFFSET (0xF54)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_1_OFFSET (0xF58)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_2_OFFSET (0xF5C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_3_OFFSET (0xF60)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_4_OFFSET (0xF64)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_5_OFFSET (0xF68)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_6_OFFSET (0xF6C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_7_OFFSET (0xF70)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_8_OFFSET (0xF74)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_9_OFFSET (0xF78)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_10_OFFSET (0xF7C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_11_OFFSET (0xF80)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_12_OFFSET (0xF84)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_13_OFFSET (0xF88)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_14_OFFSET (0xF8C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_15_OFFSET (0xF90)
#define HI_BBP_CTU_RD_RESULT_LTE_CH1_MIPI_16_OFFSET (0xF94)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH1_MIPI_OFFSET (0xF98)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH1_MIPI_CLR_OFFSET (0xF9C)
#define HI_BBP_CTU_LTE_CH2_MIPI_RD_OVERTIME_FLAG_DSP_OFFSET (0x1000)
#define HI_BBP_CTU_LTE_CH2_SSI_RD_OVERTIME_FLAG_DSP_OFFSET (0x1004)
#define HI_BBP_CTU_LTE_CH2_MIPI_RD_OVERTIME_CLR_OFFSET (0x1008)
#define HI_BBP_CTU_LTE_CH2_SSI_RD_OVERTIME_CLR_OFFSET (0x100C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_1_OFFSET (0x1010)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_2_OFFSET (0x1014)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_3_OFFSET (0x1018)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_4_OFFSET (0x101C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_5_OFFSET (0x1020)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_6_OFFSET (0x1024)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_7_OFFSET (0x1028)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_8_OFFSET (0x102C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_9_OFFSET (0x1030)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_10_OFFSET (0x1034)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_11_OFFSET (0x1038)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_12_OFFSET (0x103C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_13_OFFSET (0x1040)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_14_OFFSET (0x1044)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_15_OFFSET (0x1048)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_RFIC_16_OFFSET (0x104C)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH2_RFIC_OFFSET (0x1050)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH2_RFIC_CLR_OFFSET (0x1054)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_1_OFFSET (0x1058)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_2_OFFSET (0x105C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_3_OFFSET (0x1060)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_4_OFFSET (0x1064)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_5_OFFSET (0x1068)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_6_OFFSET (0x106C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_7_OFFSET (0x1070)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_8_OFFSET (0x1074)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_9_OFFSET (0x1078)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_10_OFFSET (0x107C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_11_OFFSET (0x1080)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_12_OFFSET (0x1084)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_13_OFFSET (0x1088)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_14_OFFSET (0x108C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_15_OFFSET (0x1090)
#define HI_BBP_CTU_RD_RESULT_LTE_CH2_MIPI_16_OFFSET (0x1094)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH2_MIPI_OFFSET (0x1098)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH2_MIPI_CLR_OFFSET (0x109C)
#define HI_BBP_CTU_LTE_CH3_MIPI_RD_OVERTIME_FLAG_DSP_OFFSET (0x1100)
#define HI_BBP_CTU_LTE_CH3_SSI_RD_OVERTIME_FLAG_DSP_OFFSET (0x1104)
#define HI_BBP_CTU_LTE_CH3_MIPI_RD_OVERTIME_CLR_OFFSET (0x1108)
#define HI_BBP_CTU_LTE_CH3_SSI_RD_OVERTIME_CLR_OFFSET (0x110C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_1_OFFSET (0x1110)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_2_OFFSET (0x1114)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_3_OFFSET (0x1118)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_4_OFFSET (0x111C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_5_OFFSET (0x1120)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_6_OFFSET (0x1124)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_7_OFFSET (0x1128)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_8_OFFSET (0x112C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_9_OFFSET (0x1130)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_10_OFFSET (0x1134)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_11_OFFSET (0x1138)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_12_OFFSET (0x113C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_13_OFFSET (0x1140)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_14_OFFSET (0x1144)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_15_OFFSET (0x1148)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_RFIC_16_OFFSET (0x114C)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH3_RFIC_OFFSET (0x1150)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH3_RFIC_CLR_OFFSET (0x1154)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_1_OFFSET (0x1158)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_2_OFFSET (0x115C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_3_OFFSET (0x1160)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_4_OFFSET (0x1164)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_5_OFFSET (0x1168)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_6_OFFSET (0x116C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_7_OFFSET (0x1170)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_8_OFFSET (0x1174)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_9_OFFSET (0x1178)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_10_OFFSET (0x117C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_11_OFFSET (0x1180)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_12_OFFSET (0x1184)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_13_OFFSET (0x1188)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_14_OFFSET (0x118C)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_15_OFFSET (0x1190)
#define HI_BBP_CTU_RD_RESULT_LTE_CH3_MIPI_16_OFFSET (0x1194)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH3_MIPI_OFFSET (0x1198)
#define HI_BBP_CTU_RD_RESULT_FLAG_LTE_CH3_MIPI_CLR_OFFSET (0x119C)
#define HI_BBP_CTU_C0_AFC_PDM_SELECT_MASK_OFFSET (0x1200)
#define HI_BBP_CTU_C0_ANT_SWITCH_PA_SELECT_MASK_OFFSET (0x1204)
#define HI_BBP_CTU_C0_RFIC_SELECT_MASK_OFFSET (0x1208)
#define HI_BBP_CTU_C0_MIPI_SELECT_MASK_OFFSET (0x120C)
#define HI_BBP_CTU_C0_ABB_RX_SELECT_MASK_OFFSET (0x1210)
#define HI_BBP_CTU_ABB0_LINE_CONTROL_CMD_OFFSET (0x1214)
#define HI_BBP_CTU_CPU_MIPI0_FIFO_CLR_IMI_OFFSET (0x1218)
#define HI_BBP_CTU_CPU_SSI0_FIFO_CLR_IMI_OFFSET (0x121C)
#define HI_BBP_CTU_CPU_RX0_TX0_CKG_BYPASS_OFFSET (0x1220)
#define HI_BBP_CTU_C0_SECOND_MODE_IND_SEL_OFFSET (0x1224)
#define HI_BBP_CTU_C1_AFC_PDM_SELECT_MASK_OFFSET (0x1230)
#define HI_BBP_CTU_C1_ANT_SWITCH_PA_SELECT_MASK_OFFSET (0x1234)
#define HI_BBP_CTU_C1_RFIC_SELECT_MASK_OFFSET (0x1238)
#define HI_BBP_CTU_C1_MIPI_SELECT_MASK_OFFSET (0x123C)
#define HI_BBP_CTU_C1_ABB_RX_SELECT_MASK_OFFSET (0x1240)
#define HI_BBP_CTU_ABB1_LINE_CONTROL_CMD_OFFSET (0x1244)
#define HI_BBP_CTU_CPU_MIPI1_FIFO_CLR_IMI_OFFSET (0x1248)
#define HI_BBP_CTU_CPU_SSI1_FIFO_CLR_IMI_OFFSET (0x124C)
#define HI_BBP_CTU_CPU_RX1_TX1_CKG_BYPASS_OFFSET (0x1250)
#define HI_BBP_CTU_C1_SECOND_MODE_IND_SEL_OFFSET (0x1254)
#define HI_BBP_CTU_C2_AFC_PDM_SELECT_MASK_OFFSET (0x1260)
#define HI_BBP_CTU_C2_ANT_SWITCH_PA_SELECT_MASK_OFFSET (0x1264)
#define HI_BBP_CTU_C2_RFIC_SELECT_MASK_OFFSET (0x1268)
#define HI_BBP_CTU_C2_MIPI_SELECT_MASK_OFFSET (0x126C)
#define HI_BBP_CTU_C2_ABB_RX_SELECT_MASK_OFFSET (0x1270)
#define HI_BBP_CTU_ABB2_LINE_CONTROL_CMD_OFFSET (0x1274)
#define HI_BBP_CTU_CPU_MIPI2_FIFO_CLR_IMI_OFFSET (0x1278)
#define HI_BBP_CTU_CPU_SSI2_FIFO_CLR_IMI_OFFSET (0x127C)
#define HI_BBP_CTU_CPU_RX2_TX0_CKG_BYPASS_OFFSET (0x1280)
#define HI_BBP_CTU_C2_SECOND_MODE_IND_SEL_OFFSET (0x1284)
#define HI_BBP_CTU_C3_AFC_PDM_SELECT_MASK_OFFSET (0x1290)
#define HI_BBP_CTU_C3_ANT_SWITCH_PA_SELECT_MASK_OFFSET (0x1294)
#define HI_BBP_CTU_C3_RFIC_SELECT_MASK_OFFSET (0x1298)
#define HI_BBP_CTU_C3_MIPI_SELECT_MASK_OFFSET (0x129C)
#define HI_BBP_CTU_C3_ABB_RX_SELECT_MASK_OFFSET (0x12A0)
#define HI_BBP_CTU_ABB3_LINE_CONTROL_CMD_OFFSET (0x12A4)
#define HI_BBP_CTU_CPU_MIPI3_FIFO_CLR_IMI_OFFSET (0x12A8)
#define HI_BBP_CTU_CPU_SSI3_FIFO_CLR_IMI_OFFSET (0x12AC)
#define HI_BBP_CTU_CPU_RX3_TX3_CKG_BYPASS_OFFSET (0x12B0)
#define HI_BBP_CTU_C3_SECOND_MODE_IND_SEL_OFFSET (0x12B4)
#define HI_BBP_CTU_LTEBBP_INPUT_MASK_OFFSET (0x1300)
#define HI_BBP_CTU_WBBP_INPUT_MASK_OFFSET (0x1304)
#define HI_BBP_CTU_GMBBP_INPUT_MASK_OFFSET (0x1308)
#define HI_BBP_CTU_GSBBP_INPUT_MASK_OFFSET (0x130C)
#define HI_BBP_CTU_TDSBBP_INPUT_MASK_OFFSET (0x1310)
#define HI_BBP_CTU_CBBP_INPUT_MASK_OFFSET (0x1314)
#define HI_BBP_CTU_MIPI_ROBIN_CLR_IND_IMI_OFFSET (0x1318)
#define HI_BBP_CTU_SSI_ROBIN_CLR_IND_IMI_OFFSET (0x131C)
#define HI_BBP_CTU_W_INTRASYS_VALID_OFFSET (0x1320)
#define HI_BBP_CTU_GM_INTRASYS_VALID_OFFSET (0x1324)
#define HI_BBP_CTU_GS_INTRASYS_VALID_OFFSET (0x1328)
#define HI_BBP_CTU_LTE_INTRASYS_VALID_OFFSET (0x132C)
#define HI_BBP_CTU_TDS_INTRASYS_VALID_OFFSET (0x1330)
#define HI_BBP_CTU_C_INTRASYS_VALID_OFFSET (0x1334)
#define HI_BBP_CTU_BBC_REV0_OFFSET (0x1400)
#define HI_BBP_CTU_BBC_REV1_OFFSET (0x1404)
#define HI_BBP_CTU_BBC_REV2_OFFSET (0x1408)
#define HI_BBP_CTU_BBC_REV3_OFFSET (0x140C)
#define HI_BBP_CTU_BBC_REV4_OFFSET (0x1410)
#endif
