# run_test.py ä½¿ç”¨ã‚¬ã‚¤ãƒ‰

SystemVerilog ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ©ãƒ³ãƒŠãƒ¼ã®å®Œå…¨è§£èª¬

## ç›®æ¬¡

1. [æ¦‚è¦](#æ¦‚è¦)
2. [åŸºæœ¬çš„ãªä½¿ã„æ–¹](#åŸºæœ¬çš„ãªä½¿ã„æ–¹)
3. [ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£](#ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£)
4. [â­ NEW: simulators.py - ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼](#-new-simulatorspy---ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼)
5. [ä¸»è¦ãªã‚¯ãƒ©ã‚¹ã¨æ©Ÿèƒ½ï¼ˆrun_test.pyï¼‰](#ä¸»è¦ãªã‚¯ãƒ©ã‚¹ã¨æ©Ÿèƒ½runtest.py)
6. [ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆè¨­å®š](#ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆè¨­å®š)
7. [ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œ](#ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œ)
8. [ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³å¼•æ•°](#ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³å¼•æ•°)
9. [ãƒ†ã‚¹ãƒˆãƒ•ãƒ­ãƒ¼](#ãƒ†ã‚¹ãƒˆãƒ•ãƒ­ãƒ¼)
10. [ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°](#ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°)
11. [ã¾ã¨ã‚](#ã¾ã¨ã‚)
12. [å‚è€ƒæƒ…å ±](#å‚è€ƒæƒ…å ±)

---

## 1. æ¦‚è¦

`run_test.py` ã¯ã€SystemVerilog ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‚’**è¤‡æ•°ã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿**ï¼ˆVerilator ã¾ãŸã¯ Synopsys VCSï¼‰ã§ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ãƒ»å®Ÿè¡Œã—ã€GTKWave ã§æ³¢å½¢ã‚’è¡¨ç¤ºã™ã‚‹ãŸã‚ã® Python ã‚¹ã‚¯ãƒªãƒ—ãƒˆã§ã™ã€‚

### 1.1. ä¸»ãªç‰¹å¾´

- **â­ NEW: ãƒãƒ«ãƒã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å¯¾å¿œ**: Verilatorï¼ˆã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹ï¼‰ã¨ Synopsys VCSï¼ˆå•†ç”¨ï¼‰ã«å¯¾å¿œ
- **æŸ”è»Ÿãªã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿é¸æŠ**: ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³ã€YAML è¨­å®šã€ãƒ†ã‚¹ãƒˆã”ã¨ã®æŒ‡å®šãŒå¯èƒ½
- **YAML ãƒ™ãƒ¼ã‚¹è¨­å®š**: `tests/test_config.yaml` ã§è¤‡æ•°ã®ãƒ†ã‚¹ãƒˆã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿è¨­å®šã‚’ç®¡ç†
- **æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼**: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰ã®ãƒ­ã‚¸ãƒƒã‚¯ã‚’åˆ†é›¢ã—ã€æ‹¡å¼µãŒå®¹æ˜“
- **è‡ªå‹•åŒ–ã•ã‚ŒãŸãƒ•ãƒ­ãƒ¼**: ã‚³ãƒ³ãƒ‘ã‚¤ãƒ« â†’ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ â†’ æ³¢å½¢ç”Ÿæˆã‚’ä¸€æ‹¬å®Ÿè¡Œ
- **æŸ”è»Ÿãªã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆåˆ¶å¾¡**: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ™‚é–“ã¨å®Ÿè¡Œæ™‚é–“ã®ä¸¡æ–¹ã‚’è¨­å®šå¯èƒ½
- **ã‚µãƒ–ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªå¯¾å¿œ**: RTL ãƒ•ã‚¡ã‚¤ãƒ«ã¨ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‚’éšå±¤çš„ã«ç®¡ç†

### 1.2. å¯¾å¿œã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿

| ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ | ç¨®åˆ¥ | ç‰¹å¾´ |
|------------|------|------|
| **Verilator** | ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹ | é«˜é€Ÿã€ç„¡æ–™ã€ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆè¨­å®š |
| **Synopsys VCS** | å•†ç”¨ | æ¥­ç•Œæ¨™æº–ã€é«˜æ€§èƒ½ã€ãƒ©ã‚¤ã‚»ãƒ³ã‚¹å¿…è¦ |

**ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿é¸æŠã®å„ªå…ˆé †ä½**:
1. ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³: `--simulator verilator|vcs`
2. ãƒ†ã‚¹ãƒˆã”ã¨ã®è¨­å®š: YAML ã® `simulator: vcs`
3. ã‚°ãƒ­ãƒ¼ãƒãƒ«ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆ: YAML ã® `default_simulator: verilator`
4. ãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯: `verilator`

### 1.3. ä¾å­˜é–¢ä¿‚

```python
import os
import sys
import subprocess
import argparse
from pathlib import Path
import shutil

try:
    import yaml
except ImportError:
    print("Error: PyYAML is required. Install with: pip3 install pyyaml")
    sys.exit(1)

import re

# â­ NEW: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼
from simulators import SimulatorFactory
```

**å¿…é ˆãƒ©ã‚¤ãƒ–ãƒ©ãƒª**:
- **PyYAML**: YAML è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ã®è§£æ
- **simulators.py**: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼ï¼ˆæ–°è¦è¿½åŠ ï¼‰

PyYAML ãŒã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«ã•ã‚Œã¦ã„ãªã„å ´åˆã¯ã‚¨ãƒ©ãƒ¼ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ã‚’è¡¨ç¤ºã—ã¦çµ‚äº†ã—ã¾ã™ã€‚

---

## 2. åŸºæœ¬çš„ãªä½¿ã„æ–¹

### 2.1. å…¨ãƒ†ã‚¹ãƒˆã®ãƒªã‚¹ãƒˆè¡¨ç¤º

```bash
python3 scripts/run_test.py --list
```

å‡ºåŠ›ä¾‹ï¼š
```
Available tests:
------------------------------------------------------------
  âœ“ counter              - 8-bit counter test
  âœ“ demux_4bit           - 4-bit demultiplexer test
```

### 2.2. ç‰¹å®šã®ãƒ†ã‚¹ãƒˆã‚’å®Ÿè¡Œ

```bash
python3 scripts/run_test.py --test counter
```

### 2.3. ã™ã¹ã¦ã®æœ‰åŠ¹ãªãƒ†ã‚¹ãƒˆã‚’å®Ÿè¡Œ

```bash
python3 scripts/run_test.py --all
```

### 2.4. æ³¢å½¢ãƒ“ãƒ¥ãƒ¼ã‚¢ã‚’èµ·å‹•

```bash
python3 scripts/run_test.py --test counter --view
```

### 2.5. ã‚¯ãƒªãƒ¼ãƒ³ãƒ“ãƒ«ãƒ‰

```bash
python3 scripts/run_test.py --clean --test counter
```

### 2.6. â­ NEW: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŒ‡å®š

```bash
# Verilator ã‚’ä½¿ç”¨ï¼ˆãƒ‡ãƒ•ã‚©ãƒ«ãƒˆï¼‰
python3 scripts/run_test.py --test counter

# VCS ã‚’ä½¿ç”¨
python3 scripts/run_test.py --test counter --simulator vcs

# ã™ã¹ã¦ã®ãƒ†ã‚¹ãƒˆã‚’ VCS ã§å®Ÿè¡Œ
python3 scripts/run_test.py --all --simulator vcs
```

**å‡ºåŠ›ä¾‹**ï¼ˆã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿è¡¨ç¤ºï¼‰:
```
======================================================================
  Test: counter
  Description: 8-bit synchronous counter with overflow detection
  Simulator: vcs  â† ä½¿ç”¨ä¸­ã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ãŒè¡¨ç¤ºã•ã‚Œã‚‹
======================================================================
```

---

## 3. ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£

### 3.1. â­ NEW: ãƒãƒ«ãƒã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£

ã‚¹ã‚¯ãƒªãƒ—ãƒˆã¯**4 ã¤ã®ä¸»è¦ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆ**ã§æ§‹æˆã•ã‚Œã¦ã„ã¾ã™ï¼š

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  tests/test_config.yaml                                  â”‚
â”‚  - project.default_simulator: verilator/vcs              â”‚
â”‚  - simulators.verilator: {common_flags, ...}             â”‚
â”‚  - simulators.vcs: {common_flags, ...}                   â”‚
â”‚  - tests[].simulator: vcs (ãƒ†ã‚¹ãƒˆã”ã¨ã®ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
                        v
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  TestConfig ã‚¯ãƒ©ã‚¹                                        â”‚
â”‚  - YAML ã®èª­ã¿è¾¼ã¿ã¨è§£æ                                  â”‚
â”‚  - simulators ã‚»ã‚¯ã‚·ãƒ§ãƒ³ã®èª­ã¿è¾¼ã¿ (â­ NEW)              â”‚
â”‚  - æœ‰åŠ¹ãªãƒ†ã‚¹ãƒˆã®ãƒ•ã‚£ãƒ«ã‚¿ãƒªãƒ³ã‚°                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
                        v
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  TestRunner ã‚¯ãƒ©ã‚¹ (â­ å¤§å¹…å¤‰æ›´)                         â”‚
â”‚  - ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—ã®æ±ºå®š                               â”‚
â”‚    (CLI > test config > project default > fallback)      â”‚
â”‚  - SimulatorFactory ã®å‘¼ã³å‡ºã—                            â”‚
â”‚  - ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã¸ã®å‡¦ç†å§”è­²                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
                        v
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  SimulatorFactory (â­ NEW)                               â”‚
â”‚  - ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—ã«åŸºã¥ã„ã¦é©åˆ‡ãªã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã‚’ç”Ÿæˆ   â”‚
â”‚  - Factory ãƒ‘ã‚¿ãƒ¼ãƒ³ã«ã‚ˆã‚‹æŠ½è±¡åŒ–                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            v                       v
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ VerilatorSimulator  â”‚   â”‚ VCSSimulator        â”‚
â”‚ (â­ NEW)            â”‚   â”‚ (â­ NEW)            â”‚
â”‚ - compile()         â”‚   â”‚ - compile()         â”‚
â”‚ - run_simulation()  â”‚   â”‚ - run_simulation()  â”‚
â”‚ - clean()           â”‚   â”‚ - clean()           â”‚
â”‚ - get_work_dir()    â”‚   â”‚ - get_work_dir()    â”‚
â”‚ - executable:       â”‚   â”‚ - executable:       â”‚
â”‚   V{module}         â”‚   â”‚   simv              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**ä¸»ãªå¤‰æ›´ç‚¹**:
- âœ… `simulators.py` ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®è¿½åŠ ï¼ˆã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼ï¼‰
- âœ… `TestRunner` ã‹ã‚‰ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰ã®ãƒ­ã‚¸ãƒƒã‚¯ã‚’åˆ†é›¢
- âœ… Factory ãƒ‘ã‚¿ãƒ¼ãƒ³ã«ã‚ˆã‚‹æŸ”è»Ÿãªã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿é¸æŠ
- âœ… YAML è¨­å®šã« `simulators` ã‚»ã‚¯ã‚·ãƒ§ãƒ³ã‚’è¿½åŠ 

### 3.2. ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼

```
ãƒ¦ãƒ¼ã‚¶ãƒ¼ã‚³ãƒãƒ³ãƒ‰
    â”‚
    â”œâ”€ --simulator vcs (CLI ã‚ªãƒ—ã‚·ãƒ§ãƒ³)
    â”‚
    v
TestRunner.__init__()
    â”‚
    â”œâ”€ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—æ±ºå®š
    â”‚   Priority: CLI > test config > project default > fallback
    â”‚
    v
SimulatorFactory.create_simulator(type)
    â”‚
    â”œâ”€ type='verilator' â†’ VerilatorSimulator
    â”œâ”€ type='vcs'       â†’ VCSSimulator
    â”‚
    v
ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹
    â”‚
    â”œâ”€ compile(): verilator ... ã¾ãŸã¯ vcs ...
    â”œâ”€ run_simulation(): ./V{module} ã¾ãŸã¯ ./simv
    â””â”€ clean(): obj_dir/ ã¾ãŸã¯ vcs/ ã®å‰Šé™¤
```

### 3.3. å®Ÿè¡Œä¾‹ï¼šå®Œå…¨ãªãƒ†ã‚¹ãƒˆãƒ•ãƒ­ãƒ¼

å®Ÿéš›ã®ã‚³ãƒãƒ³ãƒ‰å®Ÿè¡Œæ™‚ã«ã€å„ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆãŒã©ã®ã‚ˆã†ã«é€£æºã™ã‚‹ã‹ã‚’ç¤ºã—ã¾ã™ã€‚

**å®Ÿè¡Œã‚³ãƒãƒ³ãƒ‰**: `python3 run_test.py --test counter --view`

```
1. main() é–‹å§‹
   â”œâ”€ å¼•æ•°è§£æ: test_name="counter", view=True, simulator=None
   â”œâ”€ YAML ãƒ­ãƒ¼ãƒ‰: tests/test_config.yaml
   â””â”€ "counter" ãƒ†ã‚¹ãƒˆã®è¨­å®šã‚’å–å¾—

2. TestRunner ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ç”Ÿæˆ
   â”œâ”€ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—æ±ºå®š:
   â”‚  â”œâ”€ CLI: None (æŒ‡å®šãªã—)
   â”‚  â”œâ”€ ãƒ†ã‚¹ãƒˆè¨­å®š: None ('counter' ã«ã¯ 'simulator' ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ãªã—)
   â”‚  â”œâ”€ ã‚°ãƒ­ãƒ¼ãƒãƒ«è¨­å®š: 'verilator'
   â”‚  â””â”€ â†’ 'verilator' ã‚’ä½¿ç”¨
   â”‚
   â”œâ”€ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿è¨­å®šå–å¾—:
   â”‚  â””â”€ simulators.verilator ã‹ã‚‰ {common_flags: [...], execution_timeout: "30s"}
   â”‚
   â”œâ”€ SimulatorFactory.create_simulator('verilator', ...) å‘¼ã³å‡ºã—
   â”‚  â”œâ”€ ãƒãƒƒãƒ”ãƒ³ã‚°æ¤œç´¢: 'verilator' â†’ VerilatorSimulator ã‚¯ãƒ©ã‚¹
   â”‚  â”œâ”€ ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–: VerilatorSimulator(project_root, ...)
   â”‚  â””â”€ return: VerilatorSimulator ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã‚’è¿”ã™
   â”‚
   â””â”€ self.simulator = VerilatorSimulator ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ï¼ˆä¿å­˜ï¼‰

3. TestRunner.run(view=True) å®Ÿè¡Œ
   â”‚
   â”œâ”€ [ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«]
   â”‚  â”œâ”€ å‡ºåŠ›: "ğŸ”¨ Compiling test 'counter' with Verilator..."
   â”‚  â”œâ”€ self.simulator.compile() å‘¼ã³å‡ºã—
   â”‚  â”‚  â””â”€ ã‚³ãƒãƒ³ãƒ‰ç”Ÿæˆ:
   â”‚  â”‚     verilator --binary --timing --trace -Wall \
   â”‚  â”‚       -Mdir sim/obj_dir --top-module counter_tb \
   â”‚  â”‚       -y rtl/ -GSIM_TIMEOUT=50000 \
   â”‚  â”‚       rtl/counter.sv tb/counter_tb.sv
   â”‚  â””â”€ æˆæœç‰©: sim/obj_dir/Vcounter_tb (å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«)
   â”‚
   â”œâ”€ [ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³]
   â”‚  â”œâ”€ å‡ºåŠ›: "ğŸš€ Running simulation for 'counter'..."
   â”‚  â”œâ”€ self.simulator.run_simulation() å‘¼ã³å‡ºã—
   â”‚  â”‚  â”œâ”€ å®Ÿè¡Œå¯èƒ½ãƒ•ã‚¡ã‚¤ãƒ«ãƒã‚§ãƒƒã‚¯: sim/obj_dir/Vcounter_tb âœ“
   â”‚  â”‚  â”œâ”€ waves ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªä½œæˆ: mkdir -p sim/waves
   â”‚  â”‚  â”œâ”€ å®Ÿè¡Œ: subprocess.run([sim/obj_dir/Vcounter_tb], timeout=30.0)
   â”‚  â”‚  â”œâ”€ ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒå‹•ä½œ:
   â”‚  â”‚  â”‚  â”œâ”€ ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿: SIM_TIMEOUT=50000
   â”‚  â”‚  â”‚  â”œâ”€ ã‚»ãƒ«ãƒ•ãƒã‚§ãƒƒã‚¯ãƒ­ã‚¸ãƒƒã‚¯å®Ÿè¡Œ
   â”‚  â”‚  â”‚  â”œâ”€ VCD å‡ºåŠ›: $dumpfile("sim/waves/counter.vcd")
   â”‚  â”‚  â”‚  â””â”€ çµ‚äº†: $finish
   â”‚  â”‚  â””â”€ å‡ºåŠ›ç¢ºèª: sim/waves/counter.vcd âœ“
   â”‚  â””â”€ çµæœ: Trueï¼ˆæˆåŠŸï¼‰
   â”‚
   â””â”€ [æ³¢å½¢è¡¨ç¤º]
      â”œâ”€ view=True ã‹ã¤ VCD å­˜åœ¨ âœ“
      â”œâ”€ GTKWave èµ·å‹•: subprocess.Popen(["gtkwave", "sim/waves/counter.vcd"])
      â””â”€ ãƒãƒƒã‚¯ã‚°ãƒ©ã‚¦ãƒ³ãƒ‰ã§å®Ÿè¡Œ

4. çµæœã‚µãƒãƒªãƒ¼å‡ºåŠ›
   â”œâ”€ === TEST SUMMARY ===
   â”œâ”€ counter           âœ“ PASSED
   â””â”€ Total: 1 | Passed: 1 | Failed: 0
```

**ã“ã®ãƒ•ãƒ­ãƒ¼ã‹ã‚‰ç†è§£ã§ãã‚‹ã“ã¨**:
- **ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿é¸æŠ**: 4æ®µéšã®å„ªå…ˆé †ä½ãƒ­ã‚¸ãƒƒã‚¯ã§æ±ºå®šï¼ˆCLI â†’ ãƒ†ã‚¹ãƒˆè¨­å®š â†’ ã‚°ãƒ­ãƒ¼ãƒãƒ«è¨­å®š â†’ ãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯ï¼‰
- **Factory ãƒ‘ã‚¿ãƒ¼ãƒ³**: `SimulatorFactory` ãŒé©åˆ‡ãªã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã‚’å‹•çš„ã«ç”Ÿæˆ
- **æŠ½è±¡åŒ–ã®åˆ©ç‚¹**: `TestRunner` ã¯ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰ã®è©³ç´°ã‚’çŸ¥ã‚‰ãšã€`BaseSimulator` ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã®ã¿ã«ä¾å­˜
- **ãƒ©ã‚¤ãƒ•ã‚µã‚¤ã‚¯ãƒ«**: æ§‹ç¯‰ï¼ˆFactoryç”Ÿæˆï¼‰ â†’ ã‚³ãƒ³ãƒ‘ã‚¤ãƒ« â†’ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ â†’ æ³¢å½¢è¡¨ç¤ºã®æµã‚Œ

å„ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆã®è©³ç´°ã«ã¤ã„ã¦ã¯ã€[4. simulators.py - ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼](#4--new-simulatorspy---ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼) ã‚’å‚ç…§ã—ã¦ãã ã•ã„ã€‚

---

## 4. â­ NEW: simulators.py - ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼

`scripts/simulators.py` ã¯ã€ç•°ãªã‚‹ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ï¼ˆVerilator, VCSï¼‰ã‚’çµ±ä¸€çš„ã«æ‰±ã†ãŸã‚ã®æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼ã§ã™ã€‚

### 4.1. BaseSimulator æŠ½è±¡åŸºåº•ã‚¯ãƒ©ã‚¹

ã™ã¹ã¦ã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ãŒå®Ÿè£…ã™ã¹ãã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã‚’å®šç¾©ã—ã¾ã™ã€‚

```python
from abc import ABC, abstractmethod
from pathlib import Path

class BaseSimulator(ABC):
    """ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã®æŠ½è±¡åŸºåº•ã‚¯ãƒ©ã‚¹"""

    def __init__(self, project_root, project_config, sim_config, test_config):
        """
        Args:
            project_root: ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆãƒ«ãƒ¼ãƒˆãƒ‘ã‚¹
            project_config: ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆè¨­å®šï¼ˆYAML ã® project ã‚»ã‚¯ã‚·ãƒ§ãƒ³ + simulatorsï¼‰
            sim_config: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰è¨­å®šï¼ˆYAML ã® simulators.verilator ãªã©ï¼‰
            test_config: ãƒ†ã‚¹ãƒˆè¨­å®šï¼ˆYAML ã® tests[] è¦ç´ ï¼‰
        """
        self.project_root = Path(project_root)
        self.project_config = project_config
        self.sim_config = sim_config
        self.test_config = test_config

        # å…±é€šãƒ‘ã‚¹
        self.rtl_dir = self.project_root / project_config.get('rtl_dir', 'rtl')
        self.tb_dir = self.project_root / project_config.get('tb_dir', 'tb')
        self.waves_dir = self.project_root / project_config.get('waves_dir', 'sim/waves')

        # ãƒ†ã‚¹ãƒˆå±æ€§
        self.test_name = test_config['name']
        self.top_module = test_config['top_module']
        self.testbench_file = test_config['testbench_file']
        self.rtl_files = test_config.get('rtl_files', [])
        self.vcd_file = self.waves_dir / f"{self.test_name}.vcd"

    @abstractmethod
    def get_work_dir(self) -> Path:
        """ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰ã®ä½œæ¥­ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªã‚’è¿”ã™"""
        pass

    @abstractmethod
    def get_executable_path(self) -> Path:
        """ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«æ¸ˆã¿å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ã®ãƒ‘ã‚¹ã‚’è¿”ã™"""
        pass

    @abstractmethod
    def compile(self) -> bool:
        """è¨­è¨ˆã‚’ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã™ã‚‹ (æˆåŠŸæ™‚ True)"""
        pass

    @abstractmethod
    def run_simulation(self) -> bool:
        """ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚’å®Ÿè¡Œã™ã‚‹ (æˆåŠŸæ™‚ True)"""
        pass

    @abstractmethod
    def clean(self):
        """ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰ã®æˆæœç‰©ã‚’ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ—"""
        pass
```

**å…±é€šæ©Ÿèƒ½**:
- `get_effective_timescale()`: ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‹ã‚‰ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’è‡ªå‹•æ¤œå‡º
- `validate_timescales()`: RTL ã¨ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«æ•´åˆæ€§æ¤œè¨¼

### 4.2. VerilatorSimulator ã‚¯ãƒ©ã‚¹

Verilator å›ºæœ‰ã®å®Ÿè£…ã§ã™ã€‚

```python
class VerilatorSimulator(BaseSimulator):
    """Verilator ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å®Ÿè£…"""

    def get_work_dir(self) -> Path:
        return self.project_root / self.project_config.get('obj_dir', 'sim/obj_dir')

    def get_executable_path(self) -> Path:
        # Verilator ã¯ "V{module}" ã¨ã„ã†å‘½åè¦å‰‡
        return self.get_work_dir() / f"V{self.top_module}"

    def compile(self) -> bool:
        """Verilator ã§ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«"""
        cmd = ["verilator"]

        # å…±é€šãƒ•ãƒ©ã‚° (YAML ã‹ã‚‰)
        cmd.extend(self.sim_config.get('common_flags', []))
        # ä¾‹: --binary, --timing, -Wall, --trace, -Wno-TIMESCALEMOD

        # ãƒ†ã‚¹ãƒˆå›ºæœ‰ãƒ•ãƒ©ã‚°
        cmd.extend(self.test_config.get('verilator_extra_flags', []))

        # å‡ºåŠ›ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª
        cmd.extend(["-Mdir", str(self.get_work_dir())])

        # ãƒˆãƒƒãƒ—ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«
        cmd.extend(["--top-module", self.top_module])

        # RTL æ¤œç´¢ãƒ‘ã‚¹
        cmd.extend(["-y", str(self.rtl_dir)])

        # ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿
        if 'sim_timeout' in self.test_config:
            timescale_unit, _ = self.get_effective_timescale()
            sim_timeout_value = parse_sim_timeout(
                self.test_config['sim_timeout'],
                timescale_unit
            )
            cmd.append(f"-GSIM_TIMEOUT={sim_timeout_value}")

        # RTL ãƒ•ã‚¡ã‚¤ãƒ«
        for rtl_file in self.rtl_files:
            cmd.append(str(self.rtl_dir / rtl_file))

        # ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ
        cmd.append(str(self.tb_dir / self.testbench_file))

        # å®Ÿè¡Œ
        result = subprocess.run(cmd, cwd=self.project_root, ...)
        return result.returncode == 0

    def run_simulation(self) -> bool:
        """Verilator å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ã‚’å®Ÿè¡Œ"""
        executable = self.get_executable_path()  # V{module}
        timeout = parse_timeout(self.sim_config.get('execution_timeout', '30s'))

        result = subprocess.run(
            [str(executable)],
            cwd=self.project_root,
            timeout=timeout,
            ...
        )
        return result.returncode == 0

    def clean(self):
        """obj_dir/ ã¨ VCD ãƒ•ã‚¡ã‚¤ãƒ«ã‚’å‰Šé™¤"""
        if self.get_work_dir().exists():
            shutil.rmtree(self.get_work_dir())
        if self.vcd_file.exists():
            self.vcd_file.unlink()
```

### 4.3. VCSSimulator ã‚¯ãƒ©ã‚¹

Synopsys VCS å›ºæœ‰ã®å®Ÿè£…ã§ã™ã€‚

```python
class VCSSimulator(BaseSimulator):
    """Synopsys VCS ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å®Ÿè£…"""

    def get_work_dir(self) -> Path:
        return self.project_root / self.project_config.get('vcs_dir', 'sim/vcs')

    def get_executable_path(self) -> Path:
        # VCS ã¯å¸¸ã« "simv" ã¨ã„ã†åå‰
        return self.get_work_dir() / "simv"

    def compile(self) -> bool:
        """VCS ã§ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«"""
        cmd = ["vcs"]

        # å…±é€šãƒ•ãƒ©ã‚° (YAML ã‹ã‚‰)
        cmd.extend(self.sim_config.get('common_flags', []))
        # ä¾‹: -sverilog, -timescale=1ns/1ps, -debug_access+all, +vcs+lic+wait, -full64

        # ãƒ†ã‚¹ãƒˆå›ºæœ‰ãƒ•ãƒ©ã‚°
        cmd.extend(self.test_config.get('vcs_extra_flags', []))

        # å‡ºåŠ›å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«
        cmd.extend(["-o", str(self.get_executable_path())])

        # ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿
        if 'sim_timeout' in self.test_config:
            timescale_unit, _ = self.get_effective_timescale()
            sim_timeout_value = parse_sim_timeout(
                self.test_config['sim_timeout'],
                timescale_unit
            )
            # VCS ã¯ +define+ ã§ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã‚’æ¸¡ã™
            cmd.append(f"+define+SIM_TIMEOUT={sim_timeout_value}")

        # RTL ãƒ•ã‚¡ã‚¤ãƒ«
        for rtl_file in self.rtl_files:
            cmd.append(str(self.rtl_dir / rtl_file))

        # ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ
        cmd.append(str(self.tb_dir / self.testbench_file))

        # å®Ÿè¡Œ
        result = subprocess.run(cmd, cwd=self.project_root, ...)
        return result.returncode == 0

    def run_simulation(self) -> bool:
        """VCS å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ« (simv) ã‚’å®Ÿè¡Œ"""
        executable = self.get_executable_path()  # simv
        timeout = parse_timeout(self.sim_config.get('execution_timeout', '30s'))

        result = subprocess.run(
            [str(executable)],
            cwd=self.project_root,
            timeout=timeout,
            ...
        )
        return result.returncode == 0

    def clean(self):
        """vcs/, csrc/, simv.daidir/, ucli.key, VCD ãƒ•ã‚¡ã‚¤ãƒ«ã‚’å‰Šé™¤"""
        if self.get_work_dir().exists():
            shutil.rmtree(self.get_work_dir())

        # VCS ã¯è¿½åŠ ã®æˆæœç‰©ã‚’ç”Ÿæˆ
        for artifact in ['csrc', 'simv.daidir', 'ucli.key']:
            path = self.project_root / artifact
            if path.exists():
                if path.is_dir():
                    shutil.rmtree(path)
                else:
                    path.unlink()

        if self.vcd_file.exists():
            self.vcd_file.unlink()
```

### 4.4. SimulatorFactory ã‚¯ãƒ©ã‚¹

Factory ãƒ‘ã‚¿ãƒ¼ãƒ³ã§é©åˆ‡ãªã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã‚’ç”Ÿæˆã—ã¾ã™ã€‚

```python
class SimulatorFactory:
    """ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã‚’ç”Ÿæˆã™ã‚‹ãƒ•ã‚¡ã‚¯ãƒˆãƒª"""

    @staticmethod
    def create_simulator(
        simulator_type: str,
        project_root,
        project_config,
        sim_config,
        test_config
    ) -> BaseSimulator:
        """
        Args:
            simulator_type: 'verilator' ã¾ãŸã¯ 'vcs'
            ...

        Returns:
            é©åˆ‡ãªã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹

        Raises:
            ValueError: æœªçŸ¥ã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—
        """
        simulators = {
            'verilator': VerilatorSimulator,
            'vcs': VCSSimulator
        }

        if simulator_type not in simulators:
            raise ValueError(
                f"Unknown simulator: {simulator_type}. "
                f"Available: {', '.join(simulators.keys())}"
            )

        return simulators[simulator_type](
            project_root, project_config, sim_config, test_config
        )
```

**ä½¿ç”¨ä¾‹**:
```python
# TestRunner.__init__() å†…ã§ä½¿ç”¨
simulator = SimulatorFactory.create_simulator(
    'vcs',  # ã¾ãŸã¯ 'verilator'
    project_root,
    project_config,
    sim_config,
    test_config
)

# ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã‚’ä½¿ç”¨
simulator.compile()
simulator.run_simulation()
simulator.clean()
```

#### 4.4.1. å½¹å‰²ã¨ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ç”Ÿæˆãƒ•ãƒ­ãƒ¼

**SimulatorFactory ã®ç›®çš„**

`SimulatorFactory` ã¯ã€ãƒ†ã‚¹ãƒˆãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ã®ä¸­æ ¸ã‚’æ‹…ã†ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆã§ã€**ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—ï¼ˆ`'verilator'` ã¾ãŸã¯ `'vcs'`ï¼‰ã«å¿œã˜ã¦é©åˆ‡ãªã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã‚’å‹•çš„ã«ç”Ÿæˆ**ã—ã¾ã™ã€‚ã“ã® Factory ãƒ‘ã‚¿ãƒ¼ãƒ³ã«ã‚ˆã‚Šã€ä»¥ä¸‹ã®åˆ©ç‚¹ãŒå¾—ã‚‰ã‚Œã¾ã™ï¼š

- **æŠ½è±¡åŒ–**: `TestRunner` ã¯ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰ã®å®Ÿè£…è©³ç´°ã‚’çŸ¥ã‚‹å¿…è¦ãŒãªãã€`BaseSimulator` ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã®ã¿ã«ä¾å­˜
- **æ‹¡å¼µæ€§**: æ–°ã—ã„ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ï¼ˆä¾‹ï¼šIcarus Verilogï¼‰ã‚’è¿½åŠ ã™ã‚‹å ´åˆã€`BaseSimulator` ã‚’ç¶™æ‰¿ã—ãŸæ–°ã‚¯ãƒ©ã‚¹ã¨ Factory ã®ãƒãƒƒãƒ”ãƒ³ã‚°æ›´æ–°ã®ã¿ã§å¯¾å¿œå¯èƒ½
- **ä¸€å…ƒç®¡ç†**: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã®ç”Ÿæˆãƒ­ã‚¸ãƒƒã‚¯ãŒä¸€ç®‡æ‰€ã«é›†ç´„ã•ã‚Œã€ä¿å®ˆæ€§ãŒå‘ä¸Š

**ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—ã®æ±ºå®šãƒ—ãƒ­ã‚»ã‚¹**

å®Ÿéš›ã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—ã¯ã€ä»¥ä¸‹ã®**4æ®µéšã®å„ªå…ˆé †ä½**ã§æ±ºå®šã•ã‚Œã¾ã™ï¼ˆ`TestRunner.__init__()` å†…ã§å®Ÿè£…ï¼‰ï¼š

1. **ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³å¼•æ•°** (æœ€å„ªå…ˆ)
   ```bash
   python3 run_test.py --test counter --simulator vcs
   # â†’ å¼·åˆ¶çš„ã« VCS ã‚’ä½¿ç”¨
   ```

2. **ãƒ†ã‚¹ãƒˆã”ã¨ã®è¨­å®š** (YAML ã® `simulator` ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰)
   ```yaml
   tests:
     - name: high_speed_serdes
       simulator: vcs  # ã“ã®ãƒ†ã‚¹ãƒˆã®ã¿ VCS ã‚’ä½¿ç”¨
   ```

3. **ã‚°ãƒ­ãƒ¼ãƒãƒ«ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆ** (YAML ã® `default_simulator`)
   ```yaml
   project:
     default_simulator: verilator  # å…¨ãƒ†ã‚¹ãƒˆã®ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆ
   ```

4. **ãƒãƒ¼ãƒ‰ã‚³ãƒ¼ãƒ‰ã•ã‚ŒãŸãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯**
   ```python
   simulator_type = simulator_type or 'verilator'  # æœ€çµ‚çš„ãªãƒ‡ãƒ•ã‚©ãƒ«ãƒˆ
   ```

**å®Ÿè£…ã‚³ãƒ¼ãƒ‰ï¼ˆTestRunner.__init__() ã‹ã‚‰ã®æŠœç²‹ï¼‰**:
```python
# run_test.py ã® TestRunner.__init__() å†…
if simulator_type is None:  # ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³ã§æŒ‡å®šã•ã‚Œã¦ã„ãªã„å ´åˆ
    # ãƒ†ã‚¹ãƒˆè¨­å®š â†’ ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆãƒ‡ãƒ•ã‚©ãƒ«ãƒˆ â†’ 'verilator' ã®é †ã§æ±ºå®š
    simulator_type = test_config.get('simulator') or \
                   project_config.get('default_simulator', 'verilator')
```

**ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ç”Ÿæˆã‹ã‚‰ä½¿ç”¨ã¾ã§ã®æµã‚Œ**

`SimulatorFactory.create_simulator()` ãŒå‘¼ã°ã‚Œã‚‹ã¨ã€ä»¥ä¸‹ã®ã‚¹ãƒ†ãƒƒãƒ—ãŒå®Ÿè¡Œã•ã‚Œã¾ã™ï¼š

1. **ãƒãƒƒãƒ”ãƒ³ã‚°ã«ã‚ˆã‚‹ã‚¯ãƒ©ã‚¹è§£æ±º**
   ```python
   simulators = {
       'verilator': VerilatorSimulator,  # æ–‡å­—åˆ— â†’ ã‚¯ãƒ©ã‚¹ã¸ã®ãƒãƒƒãƒ”ãƒ³ã‚°
       'vcs': VCSSimulator
   }
   ```

2. **ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—ã®æ¤œè¨¼**
   - æœªçŸ¥ã®ã‚¿ã‚¤ãƒ—ï¼ˆä¾‹ï¼š`'modelsim'`ï¼‰ã®å ´åˆã¯ `ValueError` ã‚’ç™ºç”Ÿ
   - åˆ©ç”¨å¯èƒ½ãªã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ãƒªã‚¹ãƒˆã‚’ã‚¨ãƒ©ãƒ¼ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ã«å«ã‚ã‚‹

3. **ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–ã¨return**
   ```python
   return simulators[simulator_type](
       project_root, project_config, sim_config, test_config
   )
   # â†’ VerilatorSimulator ã¾ãŸã¯ VCSSimulator ã®ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã‚’è¿”ã™
   # â†’ è¿”å´å‹ã¯ BaseSimulatorï¼ˆãƒãƒªãƒ¢ãƒ¼ãƒ•ã‚£ã‚ºãƒ ï¼‰
   ```

4. **TestRunner ã§ã®ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ä¿å­˜**
   ```python
   self.simulator = SimulatorFactory.create_simulator(...)
   # â†’ self.simulator ã¯ BaseSimulator å‹ã¨ã—ã¦æ‰±ã‚ã‚Œã‚‹
   ```

5. **ãƒ©ã‚¤ãƒ•ã‚µã‚¤ã‚¯ãƒ«å…¨ä½“**
   ```
   [æ§‹ç¯‰ãƒ•ã‚§ãƒ¼ã‚º] TestRunner.__init__()
     â†“
   SimulatorFactory.create_simulator() â†’ VerilatorSimulator ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹
     â†“
   [å®Ÿè¡Œãƒ•ã‚§ãƒ¼ã‚º] TestRunner.run()
     â†“
   â”œâ”€ self.simulator.compile()          # Verilator ã§ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«
   â”œâ”€ self.simulator.run_simulation()   # Verilator ã§å®Ÿè¡Œ
   â””â”€ GTKWave èµ·å‹•ï¼ˆã‚ªãƒ—ã‚·ãƒ§ãƒ³ï¼‰
     â†“
   [ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ—ãƒ•ã‚§ãƒ¼ã‚º] TestRunner.clean()
     â†“
   self.simulator.clean()               # sim/obj_dir/ ã¨ VCD ã‚’å‰Šé™¤
   ```

**SimulatorFactory ã®å‹•ä½œä¾‹**

`TestRunner` å†…ã§ã®å®Ÿéš›ã®ä½¿ç”¨æ–¹æ³•ï¼š

```python
# TestRunner.__init__() å†…ã§ã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ç”Ÿæˆ
class TestRunner:
    def __init__(self, project_root, project_config, test_config, simulator_type=None):
        # ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—æ±ºå®šï¼ˆ4æ®µéšã®å„ªå…ˆé †ä½ï¼‰
        if simulator_type is None:
            simulator_type = test_config.get('simulator') or \
                           project_config.get('default_simulator', 'verilator')

        # SimulatorFactory ã‚’ä½¿ç”¨ã—ã¦ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ç”Ÿæˆ
        self.simulator = SimulatorFactory.create_simulator(
            simulator_type,      # 'verilator' ã¾ãŸã¯ 'vcs'
            project_root,
            project_config,
            sim_config,
            test_config
        )
        # â†’ self.simulator ã¯ BaseSimulator å‹ã¨ã—ã¦æ‰±ã‚ã‚Œã‚‹
        #    å®Ÿéš›ã«ã¯ VerilatorSimulator ã¾ãŸã¯ VCSSimulator ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹
```

**ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ç”Ÿæˆã®å†…éƒ¨å‹•ä½œ**:

1. **Factory å‘¼ã³å‡ºã—**: `SimulatorFactory.create_simulator('verilator', ...)`
2. **ãƒãƒƒãƒ”ãƒ³ã‚°æ¤œç´¢**: è¾æ›¸ `simulators` ã‹ã‚‰ `'verilator'` â†’ `VerilatorSimulator` ã‚¯ãƒ©ã‚¹ã‚’å–å¾—
3. **ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–**: `VerilatorSimulator(project_root, project_config, sim_config, test_config)`
4. **è¿”å´**: `BaseSimulator` å‹ã¨ã—ã¦è¿”ã•ã‚Œã‚‹ï¼ˆãƒãƒªãƒ¢ãƒ¼ãƒ•ã‚£ã‚ºãƒ ï¼‰
5. **ä¿å­˜**: `TestRunner` ãŒ `self.simulator` ã«ä¿å­˜ã—ã€ä»¥é™ã®ãƒ¡ã‚½ãƒƒãƒ‰ã§ä½¿ç”¨

**ä½¿ç”¨æ™‚ã®æŠ½è±¡åŒ–ã®åˆ©ç‚¹**:

```python
# TestRunner.run() å†…
def run(self, view=False):
    # ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã®ç¨®é¡ã‚’æ„è­˜ã›ãšã«ä½¿ç”¨å¯èƒ½
    if not self.simulator.compile():     # VerilatorSimulator.compile() ã¾ãŸã¯ VCSSimulator.compile()
        return False

    if not self.simulator.run_simulation():  # åŒæ§˜ã«é©åˆ‡ãªãƒ¡ã‚½ãƒƒãƒ‰ãŒå‘¼ã°ã‚Œã‚‹
        return False

    # TestRunner ã¯ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰ã®ã‚³ãƒãƒ³ãƒ‰ã‚„ãƒ‘ã‚¹ã‚’çŸ¥ã‚‰ãªã„
    # ã™ã¹ã¦ BaseSimulator ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã‚’é€šã˜ã¦å®Ÿè¡Œ
```

ã“ã®ã‚ˆã†ã«ã€**SimulatorFactory ã¯å˜ã«ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã‚’ç”Ÿæˆã™ã‚‹ã ã‘ã§ãªãã€ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿é¸æŠãƒ­ã‚¸ãƒƒã‚¯ã¨ãƒ†ã‚¹ãƒˆãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯å…¨ä½“ã‚’çµã³ã¤ã‘ã‚‹ä¸­å¿ƒçš„ãªå½¹å‰²**ã‚’æœãŸã—ã¦ã„ã¾ã™ã€‚

å®Œå…¨ãªå®Ÿè¡Œãƒ•ãƒ­ãƒ¼ã«ã¤ã„ã¦ã¯ã€[3.3. å®Ÿè¡Œä¾‹ï¼šå®Œå…¨ãªãƒ†ã‚¹ãƒˆãƒ•ãƒ­ãƒ¼](#33-å®Ÿè¡Œä¾‹å®Œå…¨ãªãƒ†ã‚¹ãƒˆãƒ•ãƒ­ãƒ¼) ã‚’å‚ç…§ã—ã¦ãã ã•ã„ã€‚

### 4.5. Verilator vs VCS ã®é•ã„

| é …ç›® | Verilator | VCS |
|------|-----------|-----|
| **å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«å** | `V{top_module}` | `simv` |
| **ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã‚³ãƒãƒ³ãƒ‰** | `verilator` | `vcs` |
| **ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿æ¸¡ã—** | `-GSIM_TIMEOUT=50000` | `+define+SIM_TIMEOUT=50000` |
| **ä¸»è¦ãƒ•ãƒ©ã‚°** | `--binary`, `--timing`, `--trace` | `-sverilog`, `-debug_access+all`, `-full64` |
| **ä½œæ¥­ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª** | `sim/obj_dir/` | `sim/vcs/` |
| **è¿½åŠ æˆæœç‰©** | ãªã— | `csrc/`, `simv.daidir/`, `ucli.key` |
| **VCD ãƒ€ãƒ³ãƒ—** | `--trace` ãƒ•ãƒ©ã‚° | `-debug_access+all` ãƒ•ãƒ©ã‚° |

---

## 5. ä¸»è¦ãªã‚¯ãƒ©ã‚¹ã¨æ©Ÿèƒ½ï¼ˆrun_test.pyï¼‰

### 5.1. TestConfig ã‚¯ãƒ©ã‚¹

YAML è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ã‚’ç®¡ç†ã™ã‚‹ã‚¯ãƒ©ã‚¹ã§ã™ã€‚

```python
class TestConfig:
    """Manages test configuration from YAML file"""

    def __init__(self, config_file):
        self.config_file = Path(config_file)
        if not self.config_file.exists():
            raise FileNotFoundError(f"Config file not found: {config_file}")

        with open(self.config_file, 'r') as f:
            self.config = yaml.safe_load(f)

        self.project = self.config.get('project', {})
        self.verilator = self.config.get('verilator', {})
        self.tests = self.config.get('tests', [])
```

**ä¸»ãªãƒ¡ã‚½ãƒƒãƒ‰**:

- `get_enabled_tests()`: æœ‰åŠ¹ãªãƒ†ã‚¹ãƒˆã®ã¿ã‚’è¿”ã™
- `get_test(test_name)`: ç‰¹å®šã®ãƒ†ã‚¹ãƒˆã®è¨­å®šã‚’å–å¾—
- `list_tests()`: ã™ã¹ã¦ã®ãƒ†ã‚¹ãƒˆåã‚’è¿”ã™

### 4.2. pathlib.Path ã«ã‚ˆã‚‹ãƒ‘ã‚¹æ“ä½œ

ã“ã®ã‚¹ã‚¯ãƒªãƒ—ãƒˆã§ã¯ã€ãƒ‘ã‚¹æ“ä½œã« Python 3.4+ ã§å°å…¥ã•ã‚ŒãŸ `pathlib.Path` ã‚¯ãƒ©ã‚¹ã‚’ä½¿ç”¨ã—ã¦ã„ã¾ã™ã€‚

#### 4.2.1. `/` æ¼”ç®—å­ã«ã‚ˆã‚‹ãƒ‘ã‚¹çµåˆ

`pathlib.Path` ã¯ **`/` æ¼”ç®—å­ã§ãƒ‘ã‚¹ã‚’çµåˆã§ãã‚‹**ã¨ã„ã†ç‰¹å¾´ãŒã‚ã‚Šã¾ã™ã€‚ã“ã‚Œã¯ `__truediv__` ãƒ¡ã‚½ãƒƒãƒ‰ã®æ¼”ç®—å­ã‚ªãƒ¼ãƒãƒ¼ãƒ­ãƒ¼ãƒ‰ã«ã‚ˆã£ã¦å®Ÿç¾ã•ã‚Œã¦ã„ã¾ã™ã€‚

**å¾“æ¥ã®æ–¹æ³•ï¼ˆæ–‡å­—åˆ—é€£çµï¼‰ã¨ã®æ¯”è¼ƒ**:

```python
# âŒ æ–‡å­—åˆ—é€£çµï¼ˆéæ¨å¥¨ï¼‰
path = "/home/user" + "/" + "tests" + "/" + "config.yaml"  # å†—é•·ã€OSä¾å­˜ã®å•é¡Œ

# âŒ os.path.joinï¼ˆå¤ã„ã‚¹ã‚¿ã‚¤ãƒ«ï¼‰
import os
path = os.path.join("/home/user", "tests", "config.yaml")  # æ–‡å­—åˆ—ã‚’è¿”ã™

# âœ… pathlibï¼ˆç¾ä»£çš„ãƒ»æ¨å¥¨ï¼‰
from pathlib import Path
path = Path("/home/user") / "tests" / "config.yaml"  # Pathã‚ªãƒ–ã‚¸ã‚§ã‚¯ãƒˆã‚’è¿”ã™
```

#### 4.2.2. å®Ÿéš›ã®ã‚³ãƒ¼ãƒ‰ä¾‹

ã“ã®ã‚¹ã‚¯ãƒªãƒ—ãƒˆã§ã¯ã€ä»¥ä¸‹ã®ã‚ˆã†ã« `/` æ¼”ç®—å­ãŒä½¿ç”¨ã•ã‚Œã¦ã„ã¾ã™ï¼š

```python
# main() é–¢æ•°å†…ï¼ˆ407-411è¡Œç›®ï¼‰
project_root = Path(__file__).parent.parent  # Pathã‚ªãƒ–ã‚¸ã‚§ã‚¯ãƒˆ
args.config = "tests/test_config.yaml"        # æ–‡å­—åˆ—

# / æ¼”ç®—å­ã§ãƒ‘ã‚¹çµåˆ
config = TestConfig(project_root / args.config)
# çµæœ: Path("/home/.../sv_test1/tests/test_config.yaml")
```

å®Ÿè¡Œä¾‹ï¼š
```python
# ã‚¹ã‚¯ãƒªãƒ—ãƒˆãŒ /home/rs133057/src/github.com/himmel17/sv_test1/scripts/run_test.py ã«ã‚ã‚‹å ´åˆ

project_root = Path(__file__).parent.parent
# çµæœ: Path("/home/rs133057/src/github.com/himmel17/sv_test1")

config_path = project_root / "tests/test_config.yaml"
# çµæœ: Path("/home/rs133057/src/github.com/himmel17/sv_test1/tests/test_config.yaml")
```

#### 4.2.3. `/` æ¼”ç®—å­ã®ãƒ¡ãƒªãƒƒãƒˆ

1. **OSéä¾å­˜**: Windowsï¼ˆ`\`ï¼‰ã¨ Linux/macOSï¼ˆ`/`ï¼‰ã®é•ã„ã‚’è‡ªå‹•å‡¦ç†
   ```python
   # Windows ã§ã‚‚ Linux ã§ã‚‚åŒã˜ã‚³ãƒ¼ãƒ‰ã§å‹•ä½œ
   path = Path("C:/Users") / "docs" / "file.txt"  # Windows
   path = Path("/home") / "user" / "file.txt"     # Linux
   ```

2. **å¯èª­æ€§**: ç›´æ„Ÿçš„ã§ã‚ã‹ã‚Šã‚„ã™ã„ãƒ‘ã‚¹æ§‹ç¯‰
   ```python
   # ä¸€ç›®ã§ãƒ‘ã‚¹æ§‹é€ ãŒã‚ã‹ã‚‹
   rtl_dir = project_root / "rtl"
   counter_sv = rtl_dir / "counter.sv"
   ```

3. **å‹å®‰å…¨**: `Path` ã‚ªãƒ–ã‚¸ã‚§ã‚¯ãƒˆã¨ã—ã¦æ‰±ãˆã‚‹ãŸã‚ã€æ–‡å­—åˆ—é€£çµãƒŸã‚¹ã‚’é˜²ã’ã‚‹
   ```python
   path = Path("/home") / "user"
   print(type(path))  # <class 'pathlib.PosixPath'>

   # Path ã‚ªãƒ–ã‚¸ã‚§ã‚¯ãƒˆã®ä¾¿åˆ©ãªãƒ¡ã‚½ãƒƒãƒ‰ãŒä½¿ãˆã‚‹
   path.exists()      # ãƒ•ã‚¡ã‚¤ãƒ«å­˜åœ¨ç¢ºèª
   path.is_file()     # ãƒ•ã‚¡ã‚¤ãƒ«ã‹ã©ã†ã‹
   path.parent        # è¦ªãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª
   path.name          # ãƒ•ã‚¡ã‚¤ãƒ«å
   ```

4. **è±Šå¯Œãªãƒ¡ã‚½ãƒƒãƒ‰**: ãƒ‘ã‚¹æ“ä½œç”¨ã®ä¾¿åˆ©ãªãƒ¡ã‚½ãƒƒãƒ‰ãŒå¤šæ•°ç”¨æ„ã•ã‚Œã¦ã„ã‚‹
   ```python
   path = Path("/home/user/docs/file.txt")
   path.parent       # Path("/home/user/docs")
   path.name         # "file.txt"
   path.stem         # "file"
   path.suffix       # ".txt"
   path.parts        # ('/', 'home', 'user', 'docs', 'file.txt')
   ```

#### 4.2.4. å†…éƒ¨ã®ä»•çµ„ã¿

`Path` ã‚¯ãƒ©ã‚¹ã¯ä»¥ä¸‹ã®ã‚ˆã†ã« `__truediv__` ã‚’å®Ÿè£…ã—ã¦ã„ã¾ã™ï¼š

```python
class Path:
    def __truediv__(self, other):
        # otherï¼ˆæ–‡å­—åˆ—ã‚„Pathã‚ªãƒ–ã‚¸ã‚§ã‚¯ãƒˆï¼‰ã‚’çµåˆã—ã¦æ–°ã—ã„Pathã‚’è¿”ã™
        return self.__class__(self._raw_path, other)
```

ã“ã®ãŸã‚ã€`project_root / args.config` ã¯å®Ÿéš›ã«ã¯ `project_root.__truediv__(args.config)` ã¨ã„ã†ãƒ¡ã‚½ãƒƒãƒ‰å‘¼ã³å‡ºã—ã¨åŒã˜ã§ã™ã€‚

### 5.2. â­ å¤§å¹…å¤‰æ›´: TestRunner ã‚¯ãƒ©ã‚¹

å€‹ã€…ã®ãƒ†ã‚¹ãƒˆã‚’å®Ÿè¡Œã™ã‚‹ã‚¯ãƒ©ã‚¹ã§ã™ã€‚**ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼ã‚’ä½¿ç”¨ã™ã‚‹ã‚ˆã†ã«å¤§å¹…å¤‰æ›´**ã•ã‚Œã¾ã—ãŸã€‚

```python
class TestRunner:
    """Runs individual test cases using simulator abstraction"""

    def __init__(self, project_root, project_config, test_config, simulator_type=None):
        self.project_root = Path(project_root)
        self.project_config = project_config
        self.test_config = test_config

        # â­ NEW: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—ã®æ±ºå®š
        # å„ªå…ˆé †ä½: CLI override > test config > project default > 'verilator'
        if simulator_type is None:
            simulator_type = test_config.get('simulator') or \
                           project_config.get('default_simulator', 'verilator')

        self.simulator_type = simulator_type

        # â­ NEW: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰è¨­å®šã®å–å¾—
        simulators_config = project_config.get('simulators', {})
        if simulator_type in simulators_config:
            sim_config = simulators_config[simulator_type]
        else:
            # å¾Œæ–¹äº’æ›æ€§: simulators ã‚»ã‚¯ã‚·ãƒ§ãƒ³ãŒãªã„å ´åˆ
            if simulator_type == 'verilator' and 'verilator' in project_config:
                sim_config = project_config['verilator']
            else:
                sim_config = {}

        # â­ NEW: SimulatorFactory ã§ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ç”Ÿæˆ
        self.simulator = SimulatorFactory.create_simulator(
            simulator_type,
            project_root,
            project_config,
            sim_config,
            test_config
        )

        # ãƒ†ã‚¹ãƒˆå±æ€§ï¼ˆãƒ¬ãƒãƒ¼ãƒˆç”¨ï¼‰
        self.test_name = test_config['name']
        self.vcd_file = self.simulator.vcd_file
```

**ä¸»ãªå¤‰æ›´ç‚¹**:

| é …ç›® | æ—§å®Ÿè£… | æ–°å®Ÿè£… (â­) |
|------|--------|------------|
| **åˆæœŸåŒ–ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿** | `verilator_config` | `simulator_type=None` |
| **ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«** | `verilate()` ãƒ¡ã‚½ãƒƒãƒ‰ | `simulator.compile()` ã¸å§”è­² |
| **ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³** | `run_simulation()` ãƒ¡ã‚½ãƒƒãƒ‰ | `simulator.run_simulation()` ã¸å§”è­² |
| **ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ—** | `clean()` ãƒ¡ã‚½ãƒƒãƒ‰ | `simulator.clean()` ã¸å§”è­² |
| **ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«** | `get_effective_timescale()` | `simulator.get_effective_timescale()` ã¸ç§»å‹• |
| **æ¤œè¨¼** | `validate_timescales()` | `simulator.validate_timescales()` ã¸ç§»å‹• |

**æ®‹å­˜ãƒ¡ã‚½ãƒƒãƒ‰**:
- `clean()`: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã® `clean()` ã‚’å‘¼ã³å‡ºã™
- `view_waveform()`: GTKWave èµ·å‹•ï¼ˆã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿éä¾å­˜ï¼‰
- `run()`: å®Œå…¨ãªãƒ†ã‚¹ãƒˆãƒ•ãƒ­ãƒ¼ã‚’å®Ÿè¡Œï¼ˆã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ä½¿ç”¨ï¼‰

**å‰Šé™¤ã•ã‚ŒãŸãƒ¡ã‚½ãƒƒãƒ‰**:
- âŒ `verilate()`: `VerilatorSimulator.compile()` ã¸ç§»å‹•
- âŒ `run_simulation()`: `BaseSimulator.run_simulation()` ã¸ç§»å‹•
- âŒ `get_effective_timescale()`: `BaseSimulator.get_effective_timescale()` ã¸ç§»å‹•
- âŒ `validate_timescales()`: `BaseSimulator.validate_timescales()` ã¸ç§»å‹•

### 4.4. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«é–¢é€£ã®æ–°æ©Ÿèƒ½

#### 4.4.1. extract_timescale() é–¢æ•°

SystemVerilog ãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ `timescale` ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ã‚’æŠ½å‡ºã—ã¾ã™ã€‚

```python
def extract_timescale(sv_file_path):
    """
    SystemVerilog ãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ timescale ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ã‚’è§£æ

    Args:
        sv_file_path: SystemVerilog ãƒ•ã‚¡ã‚¤ãƒ«ã®ãƒ‘ã‚¹

    Returns:
        tuple: (unit, precision) ä¾‹: ('1ns', '1ps'), ('1ps', '1fs')
               timescale ãŒè¦‹ã¤ã‹ã‚‰ãªã„å ´åˆã¯ (None, None)
    """
    # ãƒ•ã‚¡ã‚¤ãƒ«ã‚’é–‹ã„ã¦ timescale è¡Œã‚’æ¤œç´¢
    # æ­£è¦è¡¨ç¾ã§è§£æ: `timescale 1ns / 1ps
    # ä¿‚æ•°ä»˜ãã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã«ã‚‚å¯¾å¿œ: `timescale 100fs / 1fs
```

**ä½¿ç”¨ä¾‹**:
```python
timescale = extract_timescale("tb/counter_tb.sv")
# çµæœ: ('1ns', '1ps')
```

#### 4.4.2. TestRunner.get_effective_timescale() ãƒ¡ã‚½ãƒƒãƒ‰

ãƒ†ã‚¹ãƒˆã®æœ‰åŠ¹ãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’æ±ºå®šã—ã¾ã™ï¼ˆè‡ªå‹•æ¤œå‡ºã‚¢ãƒ—ãƒ­ãƒ¼ãƒï¼‰ã€‚

```python
def get_effective_timescale(self):
    """
    ã“ã®ãƒ†ã‚¹ãƒˆã®æœ‰åŠ¹ãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’æ±ºå®š

    æˆ¦ç•¥ï¼ˆè‡ªå‹•æ¤œå‡ºã®ã¿ï¼‰:
    1. ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰è‡ªå‹•æ¤œå‡º
    2. ãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯: RTL ãƒ•ã‚¡ã‚¤ãƒ«ã‚’ãƒã‚§ãƒƒã‚¯
    3. æœ€çµ‚ãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯: ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆã® ('1ns', '1ps')

    Returns:
        tuple: (unit, precision) ä¾‹: ('1ns', '1ps')
               ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆã¯ ('1ns', '1ps')
    """
```

**å®Ÿè¡Œãƒ•ãƒ­ãƒ¼**:
1. ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ `timescale` ã‚’æŠ½å‡º
2. RTL ãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ `timescale` ã‚’æŠ½å‡ºï¼ˆãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯ï¼‰
3. ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆã® `1ns/1ps` ã‚’ä½¿ç”¨ï¼ˆæœ€çµ‚ãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯ï¼‰

#### 4.4.3. TestRunner.validate_timescales() ãƒ¡ã‚½ãƒƒãƒ‰

ã™ã¹ã¦ã®ã‚½ãƒ¼ã‚¹ãƒ•ã‚¡ã‚¤ãƒ«é–“ã§ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã®æ•´åˆæ€§ã‚’æ¤œè¨¼ã—ã¾ã™ã€‚

```python
def validate_timescales(self):
    """
    ã™ã¹ã¦ã®ã‚½ãƒ¼ã‚¹ãƒ•ã‚¡ã‚¤ãƒ«é–“ã§ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã®æ•´åˆæ€§ã‚’æ¤œè¨¼
    æ··åœ¨ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒæ¤œå‡ºã•ã‚ŒãŸå ´åˆã¯è­¦å‘Šã‚’å‡ºåŠ›
    """
```

**å‹•ä½œ**:
- ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã¨ã™ã¹ã¦ã® RTL ãƒ•ã‚¡ã‚¤ãƒ«ã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’ãƒã‚§ãƒƒã‚¯
- ç•°ãªã‚‹ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒè¦‹ã¤ã‹ã£ãŸå ´åˆã€è­¦å‘Šãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ã‚’è¡¨ç¤º
- ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒå„ªå…ˆçš„ã«ä½¿ç”¨ã•ã‚Œã‚‹ã“ã¨ã‚’é€šçŸ¥

---

## 5. ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆè¨­å®š

ã“ã®ã‚¹ã‚¯ãƒªãƒ—ãƒˆã¯ 2 ç¨®é¡ã®ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã‚’ã‚µãƒãƒ¼ãƒˆã—ã¦ã„ã¾ã™ã€‚

### 5.1. ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ (`sim_timeout`)

**ç›®çš„**: ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒå†…ã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ™‚é–“ã‚’åˆ¶é™

**è¨­å®šå ´æ‰€**: `tests/test_config.yaml` ã®å„ãƒ†ã‚¹ãƒˆå®šç¾©å†…

```yaml
- name: counter
  sim_timeout: "50us"  # 50 ãƒã‚¤ã‚¯ãƒ­ç§’
```

**å‡¦ç†**: `parse_sim_timeout()` é–¢æ•°ã§æ•°å€¤ã«å¤‰æ›ï¼ˆ**ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œç‰ˆ**ï¼‰

```python
def parse_sim_timeout(timeout_str, timescale_unit_str='1ns'):
    """
    Parse simulation timeout string and convert to numeric value in timescale units.

    â­ ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œ: ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®å®Ÿéš›ã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã«åŸºã¥ã„ã¦æ­£ç¢ºã«å¤‰æ›

    Examples:
        parse_sim_timeout("50us", "1ns")   -> 50000      (50Î¼s = 50000 Ã— 1ns)
        parse_sim_timeout("50us", "1ps")   -> 50000000   (50Î¼s = 50000000 Ã— 1ps)
        parse_sim_timeout("100ns", "1ps")  -> 100000     (100ns = 100000 Ã— 1ps)
        parse_sim_timeout("1ms", "100fs")  -> 10000000000 (1ms = 10^10 Ã— 100fs)

    Args:
        timeout_str: ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆæ–‡å­—åˆ— (ä¾‹: "50us", "10000ns", "1ms")
        timescale_unit_str: SystemVerilog ã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½ (ä¾‹: "1ns", "1ps", "100fs")

    Returns:
        int: ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½ã§ã®ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆå€¤ï¼ˆ-GSIM_TIMEOUT ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ç”¨ï¼‰
    """
    # ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆæ–‡å­—åˆ—ã‚’è§£æ (ä¾‹: "50us" -> value=50, unit="us")
    timeout_match = re.match(r'^(\d+\.?\d*)\s*(fs|ps|ns|us|ms|s)$', timeout_str.strip())
    if not timeout_match:
        raise ValueError(f"Invalid sim_timeout format: {timeout_str}")

    timeout_value = float(timeout_match.group(1))
    timeout_unit = timeout_match.group(2)

    # ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½ã‚’è§£æ (ä¾‹: "1ns" -> coefficient=1, unit="ns")
    #                           "100fs" -> coefficient=100, unit="fs")
    timescale_match = re.match(r'^(\d+\.?\d*)\s*(fs|ps|ns|us|ms|s)$', timescale_unit_str.strip())
    if not timescale_match:
        raise ValueError(f"Invalid timescale format: {timescale_unit_str}")

    timescale_coefficient = float(timescale_match.group(1))
    timescale_unit = timescale_match.group(2)

    # ç§’ã¸ã®å¤‰æ›ä¿‚æ•°
    time_to_seconds = {
        'fs': 1e-15,
        'ps': 1e-12,
        'ns': 1e-9,
        'us': 1e-6,
        'ms': 1e-3,
        's': 1.0
    }

    # ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã‚’ç§’ã«å¤‰æ›
    timeout_seconds = timeout_value * time_to_seconds[timeout_unit]

    # ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½ã‚’ç§’ã«å¤‰æ›ï¼ˆä¿‚æ•°ã‚’è€ƒæ…®ï¼‰
    timescale_seconds_per_unit = timescale_coefficient * time_to_seconds[timescale_unit]

    # ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã«å¿…è¦ãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½æ•°ã‚’è¨ˆç®—
    result = timeout_seconds / timescale_seconds_per_unit

    # æ•´æ•°ã¨ã—ã¦è¿”ã™ï¼ˆæµ®å‹•å°æ•°ç‚¹ç²¾åº¦å•é¡Œã‚’é¿ã‘ã‚‹ãŸã‚ round() ã‚’ä½¿ç”¨ï¼‰
    # ä¾‹: 49999.9999... â†’ 50000
    return round(result)
```

**Verilator ã¸ã®æ¸¡ã—æ–¹**:

```python
# Add simulation timeout parameter if specified
if 'sim_timeout' in self.test_config:
    # â­ ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«æ¤œè¨¼ã¨è‡ªå‹•æ¤œå‡º
    self.validate_timescales()  # æ··åœ¨è­¦å‘Šã‚’è¡¨ç¤º

    # ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’è‡ªå‹•æ¤œå‡º
    timescale_unit, timescale_precision = self.get_effective_timescale()

    # ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆæ–‡å­—åˆ—ã‚’ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½ã®æ•°å€¤ã«å¤‰æ›
    sim_timeout_str = self.test_config['sim_timeout']
    sim_timeout_value = parse_sim_timeout(sim_timeout_str, timescale_unit)

    cmd.append(f"-GSIM_TIMEOUT={sim_timeout_value}")
    print(f"   Simulation timeout: {sim_timeout_str} â†’ {sim_timeout_value} time units (timescale: {timescale_unit}/{timescale_precision})")
```

Verilator ã® `-G` ã‚ªãƒ—ã‚·ãƒ§ãƒ³ã§ `SIM_TIMEOUT` ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã¨ã—ã¦ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã«æ¸¡ã•ã‚Œã¾ã™ã€‚

**å‡ºåŠ›ä¾‹**:
```
Simulation timeout: 50us â†’ 50000 time units (timescale: 1ns/1ps)  # ä½é€Ÿãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«
Simulation timeout: 100us â†’ 100000000 time units (timescale: 1ps/1fs)  # é«˜é€Ÿ SerDes
```

**ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒå´ã®å¯¾å¿œ**:

```systemverilog
module counter_tb #(
    parameter SIM_TIMEOUT = 50000  // Default 50us in ns
);
    // ...
    initial begin
        #SIM_TIMEOUT;
        $display("ERROR: Simulation timeout after %0d time units", SIM_TIMEOUT);
        $finish;
    end
endmodule
```

### 5.2. å®Ÿè¡Œã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ (`execution_timeout`)

**ç›®çš„**: Verilator å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ã®å®Ÿè¡Œæ™‚é–“ï¼ˆå®Ÿæ™‚é–“ï¼‰ã‚’åˆ¶é™

**è¨­å®šå ´æ‰€**: `tests/test_config.yaml` ã® `verilator` ã‚»ã‚¯ã‚·ãƒ§ãƒ³

```yaml
verilator:
  execution_timeout: "30s"  # 30 ç§’
```

**å‡¦ç†**: `parse_timeout()` é–¢æ•°ã§ç§’æ•°ã«å¤‰æ›

```python
def parse_timeout(timeout_str):
    """
    Parse timeout string with unit suffix and convert to seconds.

    Supported formats:
        "50us"      -> 0.00005 seconds
        "10000ns"   -> 0.00001 seconds
        "100ms"     -> 0.1 seconds
        "5s"        -> 5.0 seconds
        50000 (int) -> interpret as microseconds (backward compatibility)
    """
    # Backward compatibility: if integer, treat as microseconds
    if isinstance(timeout_str, (int, float)):
        print(f"Warning: timeout_us (integer) is deprecated. Use timeout: \"{int(timeout_str)}us\" instead.")
        return timeout_str / 1_000_000  # Convert us to seconds

    # Parse string format
    if not isinstance(timeout_str, str):
        raise ValueError(f"Invalid timeout format: {timeout_str}")

    # Extract number and unit
    match = re.match(r'^(\d+\.?\d*)\s*(ns|us|ms|s)$', timeout_str.strip())
    if not match:
        raise ValueError(f"Invalid timeout format: {timeout_str}. Expected format: '<number><unit>' (e.g., '50us', '10000ns')")

    value = float(match.group(1))
    unit = match.group(2)

    # Convert to seconds
    conversions = {
        'fs': 1e-15,
        'ps': 1e-12,
        'ns': 1e-9,
        'us': 1e-6,
        'ms': 1e-3,
        's': 1.0
    }

    return value * conversions[unit]
```

**ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿè¡Œæ™‚ã®ä½¿ç”¨**:

```python
def run_simulation(self):
    """Execute the simulation"""
    print(f"ğŸš€ Running simulation for '{self.test_name}'...")

    if not self.executable.exists():
        print(f"âœ— Executable not found: {self.executable}")
        return False

    # Get execution timeout from verilator config (for freeze protection)
    timeout_seconds = None
    if 'execution_timeout' in self.verilator_config:
        timeout_seconds = parse_timeout(self.verilator_config['execution_timeout'])
        print(f"   Execution timeout: {self.verilator_config['execution_timeout']} ({timeout_seconds}s)")

    try:
        # Make sure waves directory exists
        self.waves_dir.mkdir(parents=True, exist_ok=True)

        result = subprocess.run(
            [str(self.executable)],
            cwd=self.project_root,
            check=True,
            capture_output=True,
            text=True,
            timeout=timeout_seconds
        )
        # ...
    except subprocess.TimeoutExpired:
        print(f"âœ— Simulation TIMEOUT (exceeded {timeout_seconds}s)")
        print(f"   The testbench may have an infinite loop or insufficient timeout value")
        return False
```

Python ã® `subprocess.run()` ã® `timeout` ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã«æ¸¡ã•ã‚Œã¾ã™ã€‚

### 5.3. ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã®é•ã„ã¾ã¨ã‚

| é …ç›® | ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ | å®Ÿè¡Œã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ |
|------|------------------------------|------------------|
| **æ„å‘³** | ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å†…ã®æ™‚é–“ | å®Ÿä¸–ç•Œã®çµŒéæ™‚é–“ |
| **å˜ä½** | timescale ä¾å­˜ï¼ˆä¾‹: nsï¼‰ | ç§’ |
| **è¨­å®šå ´æ‰€** | å„ãƒ†ã‚¹ãƒˆã® `sim_timeout` | ã‚°ãƒ­ãƒ¼ãƒãƒ«ã® `execution_timeout` |
| **ç›®çš„** | ãƒ†ã‚¹ãƒˆã‚·ãƒŠãƒªã‚ªã®æ™‚é–“åˆ¶é™ | ãƒ•ãƒªãƒ¼ã‚ºé˜²æ­¢ |
| **ä¾‹** | `"50us"` â†’ 50000 time units | `"30s"` â†’ 30.0 seconds |

---

## 6. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œ

### 6.1. æ¦‚è¦

**â­ æ–°æ©Ÿèƒ½**: `run_test.py` ã¯ SystemVerilog ã® `timescale` ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ã‚’è‡ªå‹•æ¤œå‡ºã—ã€æ­£ç¢ºãªã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆå¤‰æ›ã‚’è¡Œã„ã¾ã™ã€‚

#### 6.1.1. è§£æ±ºã•ã‚ŒãŸå•é¡Œ

**ä»¥å‰ã®å•é¡Œ**: `parse_sim_timeout()` ãŒå¸¸ã« `timescale 1ns/1ps` ã‚’ä»®å®šã—ã¦ã„ãŸãŸã‚ã€ç•°ãªã‚‹ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ï¼ˆä¾‹: `timescale 1ps/1fs`ï¼‰ã‚’ä½¿ç”¨ã™ã‚‹é«˜é€Ÿ SerDes ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã§ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆå€¤ãŒä¸æ­£ç¢ºã«ãªã‚‹è‡´å‘½çš„ãªãƒã‚°ãŒã‚ã‚Šã¾ã—ãŸã€‚

```python
# ğŸš¨ æ—§å®Ÿè£…ã®å•é¡Œç‚¹
# timescale 1ps/1fs ã®ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã§ï¼š
#   sim_timeout: "50us" â†’ 50000 ã«å¤‰æ›ï¼ˆèª¤ã‚Šï¼‰
#   å®Ÿéš›ã®ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ: 50000ps = 0.05usï¼ˆæ„å›³ã® 1000åˆ†ã®1ï¼ï¼‰
```

**æ–°ã—ã„è§£æ±ºç­–**: è‡ªå‹•æ¤œå‡ºã‚¢ãƒ—ãƒ­ãƒ¼ãƒã«ã‚ˆã‚‹æ­£ç¢ºãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¤‰æ›

### 6.2. ä¸»ãªæ©Ÿèƒ½

#### 6.2.1. è‡ªå‹•ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«æ¤œå‡º

ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ `timescale` ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ã‚’è‡ªå‹•çš„ã«èª­ã¿å–ã‚Šã¾ã™ã€‚

```python
def extract_timescale(sv_file_path):
    """
    SystemVerilog ãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ timescale ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ã‚’è§£æ

    Args:
        sv_file_path: SystemVerilog ãƒ•ã‚¡ã‚¤ãƒ«ã®ãƒ‘ã‚¹

    Returns:
        tuple: (unit, precision) ä¾‹: ('1ns', '1ps'), ('1ps', '1fs')
               timescale ãŒè¦‹ã¤ã‹ã‚‰ãªã„å ´åˆã¯ (None, None)

    Examples:
        `timescale 1ns / 1ps  â†’ ('1ns', '1ps')
        `timescale 1ps/1fs    â†’ ('1ps', '1fs')
        `timescale 100fs/1fs  â†’ ('100fs', '1fs')
    """
    try:
        with open(sv_file_path, 'r', encoding='utf-8') as f:
            for line in f:
                # `timescale <unit> / <precision> ã«ãƒãƒƒãƒ
                # ç©ºç™½ã®ãƒãƒªã‚¨ãƒ¼ã‚·ãƒ§ãƒ³ã¨ä¿‚æ•°ï¼ˆä¾‹: 100fsï¼‰ã«å¯¾å¿œ
                match = re.match(r'`timescale\s+(\d+\.?\d*\s*\w+)\s*/\s*(\d+\.?\d*\s*\w+)', line.strip())
                if match:
                    unit = match.group(1).replace(' ', '')
                    precision = match.group(2).replace(' ', '')
                    return (unit, precision)
    except FileNotFoundError:
        print(f"Warning: File not found: {sv_file_path}")
    except Exception as e:
        print(f"Warning: Error reading {sv_file_path}: {e}")

    return (None, None)
```

#### 6.2.2. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œå¤‰æ›

æ¤œå‡ºã•ã‚ŒãŸã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã«åŸºã¥ã„ã¦æ­£ç¢ºã«å¤‰æ›ã—ã¾ã™ã€‚

**å¤‰æ›ä¾‹**:

| ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ | ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ« | è¨ˆç®— | çµæœ |
|--------------|----------------|------|------|
| `"50us"` | `1ns/1ps` | 50Î¼s Ã· 1ns | 50000 time units |
| `"50us"` | `1ps/1fs` | 50Î¼s Ã· 1ps | 50000000 time units |
| `"100ns"` | `1ps/1fs` | 100ns Ã· 1ps | 100000 time units |
| `"1ms"` | `100fs/1fs` | 1ms Ã· 100fs | 10000000000 time units |

#### 6.2.3. æ¤œè¨¼ã¨è­¦å‘Š

RTL ãƒ•ã‚¡ã‚¤ãƒ«ã¨ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã§ç•°ãªã‚‹ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒä½¿ç”¨ã•ã‚Œã¦ã„ã‚‹å ´åˆã€è­¦å‘Šã‚’è¡¨ç¤ºã—ã¾ã™ã€‚

```python
def validate_timescales(self):
    """
    ã™ã¹ã¦ã®ã‚½ãƒ¼ã‚¹ãƒ•ã‚¡ã‚¤ãƒ«é–“ã§ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã®æ•´åˆæ€§ã‚’æ¤œè¨¼
    æ··åœ¨ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒæ¤œå‡ºã•ã‚ŒãŸå ´åˆã¯è­¦å‘Šã‚’å‡ºåŠ›
    """
    timescales = []

    # ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‚’ãƒã‚§ãƒƒã‚¯
    tb_file = self.tb_dir / self.testbench_file
    tb_ts = extract_timescale(tb_file)
    if tb_ts != (None, None):
        timescales.append(('testbench', self.testbench_file, tb_ts[0]))

    # RTL ãƒ•ã‚¡ã‚¤ãƒ«ã‚’ãƒã‚§ãƒƒã‚¯
    for rtl_file in self.rtl_files:
        rtl_path = self.rtl_dir / rtl_file
        rtl_ts = extract_timescale(rtl_path)
        if rtl_ts != (None, None):
            timescales.append(('RTL', rtl_file, rtl_ts[0]))

    # ä¸æ•´åˆã‚’ãƒã‚§ãƒƒã‚¯
    if timescales:
        unique_timescales = set(ts[2] for ts in timescales)
        if len(unique_timescales) > 1:
            print(f"   âš ï¸  WARNING: Mixed timescales detected in test '{self.test_name}':")
            for file_type, filename, ts in timescales:
                print(f"      {file_type:10s}: {filename:30s} â†’ timescale {ts}")
            print(f"      Using testbench timescale for simulation timeout calculation")
```

**è­¦å‘Šå‡ºåŠ›ä¾‹**:
```
âš ï¸  WARNING: Mixed timescales detected in test 'serdes_integration'
   testbench : serdes_full_tb.sv              â†’ timescale 1ps
   RTL       : counter.sv                     â†’ timescale 1ns
   RTL       : tx_ffe.sv                      â†’ timescale 1ps
   Using testbench timescale for simulation timeout calculation
```

**é‡è¦**: ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã¯å¸¸ã«è‡ªå‹•æ¤œå‡ºã•ã‚Œã¾ã™ã€‚ã™ã¹ã¦ã®ãƒ†ã‚¹ãƒˆãƒ•ã‚¡ã‚¤ãƒ«ã§åŒã˜ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’ä½¿ç”¨ã™ã‚‹ã“ã¨ã‚’æ¨å¥¨ã—ã¾ã™ã€‚

### 6.3. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«é¸æŠã‚¬ã‚¤ãƒ‰ãƒ©ã‚¤ãƒ³

è¨­è¨ˆã®å‹•ä½œå‘¨æ³¢æ•°ã«åŸºã¥ã„ã¦é©åˆ‡ãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’é¸æŠã—ã¾ã™ï¼š

#### 6.3.1. ä½é€Ÿãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ« (<1 GHz)
```systemverilog
`timescale 1ns / 1ps
```
- **ç”¨é€”**: ã‚«ã‚¦ãƒ³ã‚¿ã€ã‚¹ãƒ†ãƒ¼ãƒˆãƒã‚·ãƒ³ã€åˆ¶å¾¡ãƒ­ã‚¸ãƒƒã‚¯ã€ä¸€èˆ¬çš„ãªãƒ‡ã‚¸ã‚¿ãƒ«å›è·¯
- **åˆ†è§£èƒ½**: 1 ãƒŠãƒç§’ã®æ™‚é–“å˜ä½ã€1 ãƒ”ã‚³ç§’ã®ç²¾åº¦
- **ä¾‹**: 100 MHz ã‚·ã‚¹ãƒ†ãƒ ï¼ˆ10ns å‘¨æœŸï¼‰ã¯ 1ns åˆ†è§£èƒ½ãŒå¿…è¦

#### 6.3.2. é«˜é€Ÿ SerDes (10-25 Gbps)
```systemverilog
`timescale 1ps / 1fs
```
- **ç”¨é€”**: FFEã€DFEã€CTLEã€CDRã€ã‚·ãƒªã‚¢ãƒ©ã‚¤ã‚¶/ãƒ‡ã‚·ãƒªã‚¢ãƒ©ã‚¤ã‚¶
- **åˆ†è§£èƒ½**: 1 ãƒ”ã‚³ç§’ã®æ™‚é–“å˜ä½ã€1 ãƒ•ã‚§ãƒ ãƒˆç§’ã®ç²¾åº¦
- **ä¾‹**: 25 Gbps ã‚·ã‚¹ãƒ†ãƒ ï¼ˆ40ps ãƒ“ãƒƒãƒˆå‘¨æœŸï¼‰ã¯ 1ps åˆ†è§£èƒ½ãŒå¿…è¦

#### 6.3.3. è¶…é«˜é€Ÿ (>25 Gbps)
```systemverilog
`timescale 100fs / 1fs
```
- **ç”¨é€”**: ãƒ”ã‚³ç§’ä»¥ä¸‹ã®åˆ†è§£èƒ½ãŒå¿…è¦ãªè¨­è¨ˆ
- **åˆ†è§£èƒ½**: 100 ãƒ•ã‚§ãƒ ãƒˆç§’ã®æ™‚é–“å˜ä½ã€1 ãƒ•ã‚§ãƒ ãƒˆç§’ã®ç²¾åº¦
- **ä½¿ç”¨é »åº¦**: ç¨€ï¼ˆè¶…é«˜é€Ÿè¨­è¨ˆã®ã¿ï¼‰

### 6.4. å®Ÿéš›ã®ä½¿ç”¨ä¾‹

#### 6.4.1. ä¾‹1: ä½é€Ÿãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼ˆæ—¢å­˜ã®ãƒ†ã‚¹ãƒˆï¼‰

```yaml
# test_config.yaml
- name: counter
  sim_timeout: "50us"

# counter_tb.sv ã«è¨˜è¿°
`timescale 1ns / 1ps

# çµæœ
# ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ãŒæ¤œå‡º: 1ns timescale
# è¨ˆç®—: 50Î¼s Ã· 1ns = 50000 time units
# å‡ºåŠ›: Simulation timeout: 50us â†’ 50000 time units (timescale: 1ns/1ps)
```

#### 6.4.2. ä¾‹2: é«˜é€Ÿ SerDes FFEï¼ˆå°†æ¥ã®ãƒ†ã‚¹ãƒˆï¼‰

```yaml
# test_config.yaml
- name: tx_ffe
  sim_timeout: "100us"
  testbench_file: tx/tx_ffe_tb.sv
  rtl_files:
    - tx/tx_ffe.sv

# tx_ffe_tb.sv ã«è¨˜è¿°
`timescale 1ps / 1fs

# çµæœ
# ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ãŒæ¤œå‡º: 1ps timescale
# è¨ˆç®—: 100Î¼s Ã· 1ps = 100000000 time units
# å‡ºåŠ›: Simulation timeout: 100us â†’ 100000000 time units (timescale: 1ps/1fs)
```

#### 6.4.3. ä¾‹3: ä¿‚æ•°ä»˜ãã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«

```yaml
# test_config.yaml
- name: ultra_fast
  sim_timeout: "1ms"

# ultra_fast_tb.sv ã«è¨˜è¿°
`timescale 100fs / 1fs

# çµæœ
# ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ãŒæ¤œå‡º: 100fs timescale
# è¨ˆç®—: 1ms Ã· 100fs = 10000000000 time units
# å‡ºåŠ›: Simulation timeout: 1ms â†’ 10000000000 time units (timescale: 100fs/1fs)
```

### 6.5. æµ®å‹•å°æ•°ç‚¹ç²¾åº¦ã®ä¿®æ­£

ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆè¨ˆç®—ã§æµ®å‹•å°æ•°ç‚¹ç²¾åº¦ã®å•é¡ŒãŒç™ºç”Ÿã—ãªã„ã‚ˆã†ã€`round()` ã‚’ä½¿ç”¨ã—ã¦ã„ã¾ã™ã€‚

```python
# ğŸš¨ ä»¥å‰ã®å•é¡Œ
timeout_seconds / timescale_seconds = 49999.99999999999
int(result) = 49999  # åˆ‡ã‚Šæ¨ã¦ã§ä¸æ­£ç¢º

# âœ… ä¿®æ­£å¾Œ
timeout_seconds / timescale_seconds = 49999.99999999999
round(result) = 50000  # æ­£ã—ã„ä¸¸ã‚
```

### 6.6. å®Ÿè¡Œæ™‚ã®æ¤œè¨¼

ãƒ†ã‚¹ãƒˆã‚’å®Ÿè¡Œã—ã¦ã€æ­£ã—ã„ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¤‰æ›ã‚’ç¢ºèªã§ãã¾ã™ï¼š

```bash
uv run python3 scripts/run_test.py --test counter
```

**æœŸå¾…ã•ã‚Œã‚‹å‡ºåŠ›**:
```
ğŸ”¨ Compiling test 'counter' with Verilator...
   Simulation timeout: 50us â†’ 50000 time units (timescale: 1ns/1ps)
   âœ“ Compilation successful
```

å‡ºåŠ›ã«ã¯ä»¥ä¸‹ãŒè¡¨ç¤ºã•ã‚Œã¾ã™ï¼š
- **å…¥åŠ›**: `50us`ï¼ˆYAML ã‹ã‚‰ï¼‰
- **å¤‰æ›**: `50000 time units`ï¼ˆè¨ˆç®—çµæœï¼‰
- **ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«**: `1ns/1ps`ï¼ˆãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‹ã‚‰æ¤œå‡ºï¼‰

### 6.7. ç§»è¡Œã‚¬ã‚¤ãƒ‰

#### 6.7.1. æ—¢å­˜ã®ãƒ†ã‚¹ãƒˆï¼ˆå¤‰æ›´ä¸è¦ï¼‰

æ—¢å­˜ã®ãƒ†ã‚¹ãƒˆãŒ `timescale 1ns/1ps` ã‚’ä½¿ç”¨ã—ã¦ã„ã‚‹å ´åˆã€å¤‰æ›´ã¯ä¸è¦ã§ã™ï¼š

```yaml
# tests/test_config.yamlï¼ˆå¤‰æ›´ä¸è¦ï¼‰
- name: counter
  sim_timeout: "50us"  # è‡ªå‹•çš„ã«å‹•ä½œ
```

#### 6.7.2. SerDes ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®è¿½åŠ 

ãƒ”ã‚³ç§’ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’ä½¿ç”¨ã™ã‚‹ SerDes ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‚’è¿½åŠ ã™ã‚‹å ´åˆï¼š

1. **é©åˆ‡ãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã§ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‚’ä½œæˆ**:
```systemverilog
`timescale 1ps / 1fs  // é«˜é€Ÿ SerDes

module tx_ffe_tb #(parameter SIM_TIMEOUT = 100000000);
  // ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒå®Ÿè£…
endmodule
```

2. **YAML è¨­å®šã«è¿½åŠ **ï¼ˆè‡ªå‹•æ¤œå‡ºãŒå‡¦ç†ï¼‰:
```yaml
- name: tx_ffe
  sim_timeout: "100us"  # è‡ªå‹•çš„ã« 1ps ã‚’æ¤œå‡º
  testbench_file: tx/tx_ffe_tb.sv
  rtl_files:
    - tx/tx_ffe.sv
```

3. **æ­£ã—ã„å¤‰æ›ã‚’ç¢ºèª**:
```bash
uv run python3 scripts/run_test.py --test tx_ffe
# æœŸå¾…: Simulation timeout: 100us â†’ 100000000 time units (timescale: 1ps/1fs)
```

---

## 7. ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³å¼•æ•°

### 7.1. å¼•æ•°ã®å®šç¾©

```python
def main():
    parser = argparse.ArgumentParser(
        description="Run SystemVerilog tests with Verilator (YAML-based)",
        formatter_class=argparse.RawDescriptionHelpFormatter,
        epilog="""
Examples:
  # Run all enabled tests
  python3 run_test.py --all

  # Run specific test
  python3 run_test.py --test counter --view

  # List available tests
  python3 run_test.py --list

  # Use custom config file
  python3 run_test.py --config my_tests.yaml --test counter

  # â­ NEW: Use VCS simulator
  python3 run_test.py --test counter --simulator vcs
        """
    )

    parser.add_argument(
        "--config",
        default="tests/test_config.yaml",
        help="Path to YAML config file (default: tests/test_config.yaml)"
    )
    parser.add_argument(
        "--test",
        help="Run specific test by name"
    )
    parser.add_argument(
        "--all",
        action="store_true",
        help="Run all enabled tests"
    )
    parser.add_argument(
        "--list",
        action="store_true",
        help="List all available tests"
    )
    parser.add_argument(
        "--clean",
        action="store_true",
        help="Clean simulation artifacts before running"
    )
    parser.add_argument(
        "--clean-only",
        action="store_true",
        help="Only clean artifacts, don't run tests"
    )
    parser.add_argument(
        "--view",
        action="store_true",
        help="Open GTKWave after simulation"
    )
    parser.add_argument(
        "--simulator",
        choices=["verilator", "vcs"],
        help="Override simulator selection (default: from config)"
    )
```

### 7.2. ä½¿ç”¨ä¾‹

1. **ãƒ†ã‚¹ãƒˆãƒªã‚¹ãƒˆã®è¡¨ç¤º**:
   ```bash
   python3 scripts/run_test.py --list
   ```

2. **å˜ä¸€ãƒ†ã‚¹ãƒˆã®å®Ÿè¡Œ**:
   ```bash
   python3 scripts/run_test.py --test counter
   ```

3. **æ³¢å½¢ãƒ“ãƒ¥ãƒ¼ã‚¢ä»˜ãã§å®Ÿè¡Œ**:
   ```bash
   python3 scripts/run_test.py --test counter --view
   ```

4. **ã‚¯ãƒªãƒ¼ãƒ³ãƒ“ãƒ«ãƒ‰**:
   ```bash
   python3 scripts/run_test.py --clean --test counter
   ```

5. **ã™ã¹ã¦ã®ãƒ†ã‚¹ãƒˆã‚’å®Ÿè¡Œ**:
   ```bash
   python3 scripts/run_test.py --all
   ```

6. **ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ—ã®ã¿**:
   ```bash
   python3 scripts/run_test.py --clean-only --test counter
   ```

7. **ã‚«ã‚¹ã‚¿ãƒ è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«**:
   ```bash
   python3 scripts/run_test.py --config custom_tests.yaml --test mytest
   ```

8. **â­ NEW: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŒ‡å®š**:
   ```bash
   # Verilator ã‚’ä½¿ç”¨ï¼ˆãƒ‡ãƒ•ã‚©ãƒ«ãƒˆï¼‰
   python3 scripts/run_test.py --test counter --simulator verilator

   # VCS ã‚’ä½¿ç”¨
   python3 scripts/run_test.py --test counter --simulator vcs

   # ã™ã¹ã¦ã®ãƒ†ã‚¹ãƒˆã‚’ VCS ã§å®Ÿè¡Œ
   python3 scripts/run_test.py --all --simulator vcs

   # VCS + æ³¢å½¢ãƒ“ãƒ¥ãƒ¼ã‚¢
   python3 scripts/run_test.py --test counter --simulator vcs --view
   ```

---

## 8. ãƒ†ã‚¹ãƒˆãƒ•ãƒ­ãƒ¼

### 8.1. â­ æ›´æ–°: å®Œå…¨ãªå®Ÿè¡Œãƒ•ãƒ­ãƒ¼

TestRunner ã® `run()` ãƒ¡ã‚½ãƒƒãƒ‰ã¯ã€ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼ã‚’ä½¿ç”¨ã—ã¦å®Ÿè¡Œã•ã‚Œã¾ã™ã€‚

```python
def run(self, view=False):
    """Run complete test flow for this test"""
    print("=" * 70)
    print(f"  Test: {self.test_name}")
    if 'description' in self.test_config:
        print(f"  Description: {self.test_config['description']}")
    print(f"  Simulator: {self.simulator_type}")  # â­ NEW: ä½¿ç”¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚’è¡¨ç¤º
    print("=" * 70)
    print()

    # â­ NEW: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹ã«å§”è­²
    # Compile
    if not self.simulator.compile():
        return False

    # Simulate
    if not self.simulator.run_simulation():
        return False

    # View waveform if requested
    if view and self.vcd_file.exists():
        self.view_waveform()

    return True
```

**ä¸»ãªå¤‰æ›´ç‚¹**:
- `self.verilate()` â†’ `self.simulator.compile()`: ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã‚’ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã«å§”è­²
- `self.run_simulation()` â†’ `self.simulator.run_simulation()`: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚’ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã«å§”è­²
- ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¿ã‚¤ãƒ—ã‚’è¡¨ç¤ºï¼ˆverilator ã¾ãŸã¯ vcsï¼‰

### 8.2. â­ æ›´æ–°: ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ãƒ•ã‚§ãƒ¼ã‚º

ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã¯ `BaseSimulator.compile()` ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã‚’é€šã˜ã¦å®Ÿè¡Œã•ã‚Œã¾ã™ã€‚å®Ÿéš›ã®å‡¦ç†ã¯å„ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¯ãƒ©ã‚¹ãŒå®Ÿè£…ã—ã¾ã™ã€‚

**Verilator ã®å ´åˆ** (`VerilatorSimulator.compile()`):

```python
def compile(self):
    """Compile SystemVerilog with Verilator"""
    print(f"ğŸ”¨ Compiling test '{self.test_name}' with Verilator...")

    # Build command
    cmd = ["verilator"]

    # Add common flags (from YAML simulators.verilator.common_flags)
    cmd.extend(self.sim_config.get('common_flags', []))
    # ä¾‹: --binary, --timing, -Wall, --trace, -Wno-TIMESCALEMOD

    # Add test-specific flags
    cmd.extend(self.test_config.get('verilator_extra_flags', []))

    # Add output directory
    cmd.extend(["-Mdir", str(self.get_work_dir())])

    # Add top module
    cmd.extend(["--top-module", self.top_module])

    # Add RTL search path
    cmd.extend(["-y", str(self.rtl_dir)])

    # Add simulation timeout parameter if specified
    if 'sim_timeout' in self.test_config:
        timescale_unit, _ = self.get_effective_timescale()
        sim_timeout_value = parse_sim_timeout(
            self.test_config['sim_timeout'],
            timescale_unit
        )
        cmd.append(f"-GSIM_TIMEOUT={sim_timeout_value}")  # Verilator å½¢å¼

    # Add RTL files and testbench
    for rtl_file in self.rtl_files:
        cmd.append(str(self.rtl_dir / rtl_file))
    cmd.append(str(self.tb_dir / self.testbench_file))

    # Execute compilation
    result = subprocess.run(cmd, cwd=self.project_root, ...)
    return result.returncode == 0
```

**VCS ã®å ´åˆ** (`VCSSimulator.compile()`):

```python
def compile(self):
    """Compile SystemVerilog with VCS"""
    print(f"ğŸ”¨ Compiling test '{self.test_name}' with VCS...")

    cmd = ["vcs"]

    # Add common flags (from YAML simulators.vcs.common_flags)
    cmd.extend(self.sim_config.get('common_flags', []))
    # ä¾‹: -sverilog, -timescale=1ns/1ps, -debug_access+all, +vcs+lic+wait, -full64

    # Add test-specific flags
    cmd.extend(self.test_config.get('vcs_extra_flags', []))

    # Output executable
    cmd.extend(["-o", str(self.get_executable_path())])  # simv

    # Add simulation timeout parameter if specified
    if 'sim_timeout' in self.test_config:
        timescale_unit, _ = self.get_effective_timescale()
        sim_timeout_value = parse_sim_timeout(
            self.test_config['sim_timeout'],
            timescale_unit
        )
        cmd.append(f"+define+SIM_TIMEOUT={sim_timeout_value}")  # VCS å½¢å¼

    # Add RTL files and testbench
    for rtl_file in self.rtl_files:
        cmd.append(str(self.rtl_dir / rtl_file))
    cmd.append(str(self.tb_dir / self.testbench_file))

    # Execute compilation
    result = subprocess.run(cmd, cwd=self.project_root, ...)
    return result.returncode == 0
```

**å®Ÿè¡Œã•ã‚Œã‚‹ã‚³ãƒãƒ³ãƒ‰ä¾‹**:

**Verilator**:
```bash
verilator --binary --timing -Wall --trace -Wno-TIMESCALEMOD \
  -Mdir sim/obj_dir \
  --top-module counter_tb \
  -y rtl \
  -GSIM_TIMEOUT=50000 \
  rtl/counter.sv \
  tb/counter_tb.sv
```

**VCS**:
```bash
vcs -sverilog -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -full64 \
  -o sim/vcs/simv \
  +define+SIM_TIMEOUT=50000 \
  rtl/counter.sv \
  tb/counter_tb.sv
```

### 8.3. â­ æ›´æ–°: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ãƒ•ã‚§ãƒ¼ã‚º

ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿè¡Œã‚‚ `BaseSimulator.run_simulation()` ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã‚’é€šã˜ã¦è¡Œã‚ã‚Œã¾ã™ã€‚

**å…±é€šå®Ÿè£…** (VerilatorSimulator / VCSSimulator):

```python
def run_simulation(self):
    """Execute the simulation"""
    print(f"ğŸš€ Running simulation for '{self.test_name}'...")

    executable = self.get_executable_path()  # â­ Verilator: V{module}, VCS: simv
    if not executable.exists():
        print(f"âœ— Executable not found: {executable}")
        return False

    # Get execution timeout from simulator config (for freeze protection)
    timeout_seconds = None
    if 'execution_timeout' in self.sim_config:  # â­ simulator-specific config
        timeout_seconds = parse_timeout(self.sim_config['execution_timeout'])
        print(f"   Execution timeout: {self.sim_config['execution_timeout']} ({timeout_seconds}s)")

    try:
        # Make sure waves directory exists
        self.waves_dir.mkdir(parents=True, exist_ok=True)

        result = subprocess.run(
            [str(executable)],
            cwd=self.project_root,
            check=True,
            capture_output=True,
            text=True,
            timeout=timeout_seconds
        )

        print(result.stdout)
        if result.stderr:
            print(result.stderr)

        # Check if VCD file was created
        if self.vcd_file.exists():
            vcd_size = self.vcd_file.stat().st_size
            print(f"âœ“ Simulation complete (VCD: {vcd_size} bytes)\n")
            return True
        else:
            print("âš  VCD file not generated (may be normal for some tests)\n")
            return True  # Not necessarily a failure

    except subprocess.TimeoutExpired:
        print(f"âœ— Simulation TIMEOUT (exceeded {timeout_seconds}s)")
        print(f"   The testbench may have an infinite loop or insufficient timeout value")
        return False

    except subprocess.CalledProcessError as e:
        print("âœ— Simulation FAILED")
        print(f"\nStdout:\n{e.stdout}")
        print(f"\nStderr:\n{e.stderr}")
        return False
```

**ä¸»ãªå¤‰æ›´ç‚¹**:
- `self.executable` â†’ `self.get_executable_path()`: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰ã®ãƒ‘ã‚¹å–å¾—
- `self.verilator_config` â†’ `self.sim_config`: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿éä¾å­˜ã®è¨­å®šå‚ç…§

#### 8.3.1. â­ æ›´æ–°: å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ã®æ§‹ç¯‰

å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ãƒ‘ã‚¹ã¯å„ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¯ãƒ©ã‚¹ã® `get_executable_path()` ãƒ¡ã‚½ãƒƒãƒ‰ã§æ±ºå®šã•ã‚Œã¾ã™ã€‚

**Verilator ã®å ´åˆ**:

```python
class VerilatorSimulator(BaseSimulator):
    def get_work_dir(self) -> Path:
        return self.project_root / self.project_config.get('obj_dir', 'sim/obj_dir')

    def get_executable_path(self) -> Path:
        # Verilator ã®å‘½åè¦å‰‡: "V{top_module}"
        return self.get_work_dir() / f"V{self.top_module}"

# å®Ÿè¡Œä¾‹ï¼ˆcounter ãƒ†ã‚¹ãƒˆï¼‰
# top_module: counter_tb
# â†’ å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«: sim/obj_dir/Vcounter_tb
```

**VCS ã®å ´åˆ**:

```python
class VCSSimulator(BaseSimulator):
    def get_work_dir(self) -> Path:
        return self.project_root / self.project_config.get('vcs_dir', 'sim/vcs')

    def get_executable_path(self) -> Path:
        # VCS ã®å‘½åè¦å‰‡: å¸¸ã« "simv"
        return self.get_work_dir() / "simv"

# å®Ÿè¡Œä¾‹ï¼ˆcounter ãƒ†ã‚¹ãƒˆï¼‰
# top_module: counter_tb
# â†’ å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«: sim/vcs/simv
```

**ä»–ã®ãƒ†ã‚¹ãƒˆã®ä¾‹**:
- `demux_4bit` ãƒ†ã‚¹ãƒˆ:
  - Verilator: `sim/obj_dir/Vdemux_4bit_tb`
  - VCS: `sim/vcs/simv`
- `tx_ffe` ãƒ†ã‚¹ãƒˆ:
  - Verilator: `sim/obj_dir/Vtx_ffe_tb`
  - VCS: `sim/vcs/simv`

#### 8.3.2. â­ æ›´æ–°: å®Ÿè¡Œã•ã‚Œã‚‹ã‚³ãƒãƒ³ãƒ‰

`subprocess.run([str(executable)], ...)` ã¯å„ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã®å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ã‚’èµ·å‹•ã—ã¾ã™ã€‚

**Verilator ã®å ´åˆ**:
```bash
# ä½œæ¥­ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªï¼ˆcwdï¼‰: /home/rs133057/src/github.com/himmel17/sv_test1
# å®Ÿè¡Œã‚³ãƒãƒ³ãƒ‰:
./sim/obj_dir/Vcounter_tb
```

**VCS ã®å ´åˆ**:
```bash
# ä½œæ¥­ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªï¼ˆcwdï¼‰: /home/rs133057/src/github.com/himmel17/sv_test1
# å®Ÿè¡Œã‚³ãƒãƒ³ãƒ‰:
./sim/vcs/simv
```

**ã‚·ã‚§ãƒ«ã§å®Ÿè¡Œã™ã‚‹å ´åˆã®ç­‰ä¾¡ãªã‚³ãƒãƒ³ãƒ‰**:
```bash
cd /home/rs133057/src/github.com/himmel17/sv_test1
./sim/obj_dir/Vcounter_tb  # Verilator
# ã¾ãŸã¯
./sim/vcs/simv              # VCS
```

**å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ã®ç‰¹æ€§**:
- **ã‚¹ã‚¿ãƒ³ãƒ‰ã‚¢ãƒ­ãƒ³å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«**: ä¸¡ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã¨ã‚‚ã€å˜ç‹¬ã§å®Ÿè¡Œå¯èƒ½ãªå®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ã‚’ç”Ÿæˆ
- **å¼•æ•°ä¸è¦**: å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ã¯ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ãªã—ã§èµ·å‹•ï¼ˆã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³è¨­å®šã¯ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«æ™‚ã«åŸ‹ã‚è¾¼ã¿æ¸ˆã¿ï¼‰
  - Verilator: `-GSIM_TIMEOUT=50000`
  - VCS: `+define+SIM_TIMEOUT=50000`
- **ä½œæ¥­ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª**: `cwd=self.project_root` ã«ã‚ˆã‚Šã€ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆãƒ«ãƒ¼ãƒˆã‹ã‚‰å®Ÿè¡Œ
  - ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒå†…ã®ç›¸å¯¾ãƒ‘ã‚¹ï¼ˆ`$dumpfile("sim/waves/counter.vcd")`ï¼‰ãŒæ­£ã—ãè§£æ±ºã•ã‚Œã‚‹

**å®Ÿè¡Œä¾‹ã¨å‡ºåŠ›**:
```bash
$ ./sim/obj_dir/Vcounter_tb  # Verilator
# ã¾ãŸã¯
$ ./sim/vcs/simv              # VCS

Time:     100 ns  Count: 01  Overflow: 0
Time:     200 ns  Count: 02  Overflow: 0
Time:     300 ns  Count: 03  Overflow: 0
...
Time:   25300 ns  Count: fd  Overflow: 0
Time:   25400 ns  Count: fe  Overflow: 0
Time:   25500 ns  Count: ff  Overflow: 1
Time:   25600 ns  Count: 00  Overflow: 0
*** PASSED: All tests passed successfully ***
```

**VCD ãƒ•ã‚¡ã‚¤ãƒ«ã®ç”Ÿæˆ**:
å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ãŒå®Ÿè¡Œã•ã‚Œã‚‹ã¨ã€ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒå†…ã®ä»¥ä¸‹ã®ã‚³ãƒ¼ãƒ‰ã«ã‚ˆã‚Š VCD ãƒ•ã‚¡ã‚¤ãƒ«ãŒç”Ÿæˆã•ã‚Œã¾ã™ï¼š

```systemverilog
// counter_tb.sv å†…
initial begin
    $dumpfile("sim/waves/counter.vcd");  // ç›¸å¯¾ãƒ‘ã‚¹ã§æŒ‡å®š
    $dumpvars(0, counter_tb);
end
```

ä½œæ¥­ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªãŒãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆãƒ«ãƒ¼ãƒˆãªã®ã§ï¼š
```
ä½œæ¥­ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª: /home/rs133057/src/github.com/himmel17/sv_test1
ç›¸å¯¾ãƒ‘ã‚¹: sim/waves/counter.vcd
â†’ è§£æ±ºå¾Œã®çµ¶å¯¾ãƒ‘ã‚¹: /home/rs133057/src/github.com/himmel17/sv_test1/sim/waves/counter.vcd
```

ã“ã‚Œã¯ã€ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¯ãƒ©ã‚¹ã§æ§‹ç¯‰ã•ã‚ŒãŸ `self.vcd_file` ã¨ä¸€è‡´ã—ã¾ã™ï¼š
```python
self.vcd_file = self.waves_dir / f"{self.test_name}.vcd"
# çµæœ: /home/.../sv_test1/sim/waves/counter.vcd
```

### 8.4. æ³¢å½¢è¡¨ç¤ºãƒ•ã‚§ãƒ¼ã‚º (`view_waveform()`)

```python
def view_waveform(self):
    """Open GTKWave to view waveform"""
    if not self.vcd_file.exists():
        print(f"âœ— VCD file not found: {self.vcd_file}")
        return False

    print(f"ğŸ“Š Opening GTKWave with {self.vcd_file}...")

    try:
        subprocess.Popen(
            ["gtkwave", str(self.vcd_file)],
            stdout=subprocess.DEVNULL,
            stderr=subprocess.DEVNULL
        )
        print("âœ“ GTKWave launched\n")
        return True

    except FileNotFoundError:
        print("âœ— GTKWave not found. Please install gtkwave.")
        return False
```

### 8.5. ãƒ†ã‚¹ãƒˆã‚µãƒãƒªãƒ¼

```python
# Print summary
if not args.clean_only and results:
    print("\n" + "=" * 70)
    print("  TEST SUMMARY")
    print("=" * 70)

    passed = sum(1 for v in results.values() if v)
    failed = sum(1 for v in results.values() if not v)

    for test_name, success in results.items():
        status = "âœ“ PASSED" if success else "âœ— FAILED"
        print(f"  {test_name:30s} {status}")

    print("-" * 70)
    print(f"  Total: {len(results)}  |  Passed: {passed}  |  Failed: {failed}")
    print("=" * 70)

    return 0 if failed == 0 else 1
```

**å‡ºåŠ›ä¾‹**:
```
======================================================================
  TEST SUMMARY
======================================================================
  counter                        âœ“ PASSED
  demux_4bit                     âœ“ PASSED
----------------------------------------------------------------------
  Total: 2  |  Passed: 2  |  Failed: 0
======================================================================
```

---

## 9. ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°

### 9.1. PyYAML ãŒã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«ã•ã‚Œã¦ã„ãªã„

**ã‚¨ãƒ©ãƒ¼**:
```
Error: PyYAML is required. Install with: pip3 install pyyaml
```

**è§£æ±ºç­–**:
```bash
pip3 install pyyaml
# ã¾ãŸã¯ uv ã‚’ä½¿ç”¨
uv sync
```

### 9.2. è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ãŒè¦‹ã¤ã‹ã‚‰ãªã„

**ã‚¨ãƒ©ãƒ¼**:
```
Error: Config file not found: tests/test_config.yaml
```

**è§£æ±ºç­–**:
- ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆãƒ«ãƒ¼ãƒˆã‹ã‚‰å®Ÿè¡Œã—ã¦ã„ã‚‹ã“ã¨ã‚’ç¢ºèª
- è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ã®ãƒ‘ã‚¹ã‚’ `--config` ã‚ªãƒ—ã‚·ãƒ§ãƒ³ã§æŒ‡å®š

```bash
python3 scripts/run_test.py --config path/to/config.yaml
```

### 9.3. ãƒ†ã‚¹ãƒˆãŒè¦‹ã¤ã‹ã‚‰ãªã„

**ã‚¨ãƒ©ãƒ¼**:
```
Error: Test 'mytest' not found
Available tests: counter, demux_4bit
```

**è§£æ±ºç­–**:
- `--list` ã§ãƒ†ã‚¹ãƒˆåã‚’ç¢ºèª
- YAML ãƒ•ã‚¡ã‚¤ãƒ«ã§ãƒ†ã‚¹ãƒˆãŒå®šç¾©ã•ã‚Œã¦ã„ã‚‹ã‹ç¢ºèª

```bash
python3 scripts/run_test.py --list
```

### 9.4. ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã‚¨ãƒ©ãƒ¼

**ã‚¨ãƒ©ãƒ¼**:
```
âœ— Compilation FAILED
```

**è§£æ±ºç­–**:
- ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã®ã‚¨ãƒ©ãƒ¼ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ã‚’ç¢ºèª
- RTL ãƒ•ã‚¡ã‚¤ãƒ«ã®ãƒ‘ã‚¹ãŒæ­£ã—ã„ã‹ç¢ºèª
- Verilator: `verilator_extra_flags` ã§è¿½åŠ ãƒ•ãƒ©ã‚°ãŒå¿…è¦ã‹ç¢ºèª
- VCS: `vcs_extra_flags` ã§è¿½åŠ ãƒ•ãƒ©ã‚°ãŒå¿…è¦ã‹ç¢ºèª

**â­ VCS å›ºæœ‰ã®å•é¡Œ**:
```
# VCS ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã‚¨ãƒ©ãƒ¼
âœ— Error: VCS license not found
```
**è§£æ±ºç­–**: VCS ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã‚µãƒ¼ãƒãƒ¼ã®è¨­å®šã‚’ç¢ºèª
```bash
# ç’°å¢ƒå¤‰æ•°ã®ç¢ºèª
echo $VCS_HOME
echo $LM_LICENSE_FILE
```

### 9.5. ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ

**ã‚¨ãƒ©ãƒ¼**:
```
âœ— Simulation TIMEOUT (exceeded 30.0s)
The testbench may have an infinite loop or insufficient timeout value
```

**è§£æ±ºç­–**:
- ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã«ç„¡é™ãƒ«ãƒ¼ãƒ—ãŒãªã„ã‹ç¢ºèª
- `execution_timeout` ã®å€¤ã‚’å¢—ã‚„ã™
- `sim_timeout` ã®å€¤ã‚’å¢—ã‚„ã™

### 9.6. VCD ãƒ•ã‚¡ã‚¤ãƒ«ãŒç”Ÿæˆã•ã‚Œãªã„

**è­¦å‘Š**:
```
âš  VCD file not generated (may be normal for some tests)
```

**è§£æ±ºç­–**:
- ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã« `$dumpfile()` ã¨ `$dumpvars()` ãŒã‚ã‚‹ã‹ç¢ºèª
- ãƒ•ã‚¡ã‚¤ãƒ«ãƒ‘ã‚¹ãŒ `sim/waves/{test_name}.vcd` ã¨ä¸€è‡´ã—ã¦ã„ã‚‹ã‹ç¢ºèª

```systemverilog
initial begin
    $dumpfile("sim/waves/counter.vcd");
    $dumpvars(0, counter_tb);
end
```

### 9.7. GTKWave ãŒèµ·å‹•ã—ãªã„

**ã‚¨ãƒ©ãƒ¼**:
```
âœ— GTKWave not found. Please install gtkwave.
```

**è§£æ±ºç­–**:
```bash
sudo apt install gtkwave  # Ubuntu/Debian
```

### 9.8. ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆãŒæ—©ã™ãã‚‹ï¼é…ã™ãã‚‹ï¼ˆã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«é–¢é€£ï¼‰

**ç—‡çŠ¶**:
- ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ãŒæœŸå¾…ã‚ˆã‚Šæ—©ãçµ‚äº†ã™ã‚‹
- ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆå€¤ãŒä¸æ­£ç¢º

**åŸå› **:
ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒæœŸå¾…ã¨ç•°ãªã‚‹å¯èƒ½æ€§ãŒã‚ã‚Šã¾ã™ã€‚

**è§£æ±ºç­–**:
```bash
# ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’ç¢ºèª
grep "timescale" tb/your_testbench.sv

# æœŸå¾…ã¨ç•°ãªã‚‹å ´åˆï¼š
# æ–¹æ³•1: .sv ãƒ•ã‚¡ã‚¤ãƒ«ã‚’ä¿®æ­£ï¼ˆæ¨å¥¨ï¼‰
# æ–¹æ³•2: YAML ã§æ˜ç¤ºçš„ã«ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰
```

**YAML ã§ã®ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰ä¾‹**:
```yaml
- name: your_test
  sim_timeout: "100us"
  timescale: "1ps"  # è‡ªå‹•æ¤œå‡ºã‚’ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰
```

### 9.9. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«æ··åœ¨ã®è­¦å‘Š

**è­¦å‘Š**:
```
âš ï¸  WARNING: Mixed timescales detected in test 'example'
   testbench : example_tb.sv â†’ timescale 1ns
   RTL       : module_a.sv   â†’ timescale 1ps
   Using testbench timescale for simulation timeout calculation
```

**åŸå› **:
ãƒ†ã‚¹ãƒˆã«å«ã¾ã‚Œã‚‹ãƒ•ã‚¡ã‚¤ãƒ«ã§ç•°ãªã‚‹ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒä½¿ç”¨ã•ã‚Œã¦ã„ã¾ã™ã€‚

**è§£æ±ºç­–**:
```bash
# ã™ã¹ã¦ã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’ç¢ºèª
grep -r "timescale" rtl/ tb/

# ãƒ™ã‚¹ãƒˆãƒ—ãƒ©ã‚¯ãƒ†ã‚£ã‚¹: 1ã¤ã®ãƒ†ã‚¹ãƒˆå†…ã§ã¯åŒã˜ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’ä½¿ç”¨
```

**è¨­è¨ˆãƒ‰ãƒ¡ã‚¤ãƒ³åˆ¥ã®æ¨å¥¨ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«**:
- ä½é€Ÿãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ« (<1 GHz): `timescale 1ns / 1ps`
- é«˜é€Ÿ SerDes (10-25 Gbps): `timescale 1ps / 1fs`

### 9.10. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒæ¤œå‡ºã•ã‚Œãªã„

**è­¦å‘Š**:
```
Warning: No timescale found, defaulting to 1ns/1ps
```

**åŸå› **:
.sv ãƒ•ã‚¡ã‚¤ãƒ«ã« `timescale` ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ãŒã‚ã‚Šã¾ã›ã‚“ã€‚

**è§£æ±ºç­–**:
ã™ã¹ã¦ã® .sv ãƒ•ã‚¡ã‚¤ãƒ«ã®å…ˆé ­ã« `timescale` ã‚’è¿½åŠ ï¼š

```systemverilog
`timescale 1ns / 1ps  // ãƒ•ã‚¡ã‚¤ãƒ«ã®å…ˆé ­ã«è¿½åŠ 

module your_module;
  // ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«å®Ÿè£…
endmodule
```

### 9.11. â­ NEW: VCS å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ãŒè¦‹ã¤ã‹ã‚‰ãªã„

**ã‚¨ãƒ©ãƒ¼**:
```
âœ— Executable not found: sim/vcs/simv
```

**åŸå› **:
VCS ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ãŒå¤±æ•—ã—ãŸã‹ã€å‡ºåŠ›ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªãŒé–“é•ã£ã¦ã„ã¾ã™ã€‚

**è§£æ±ºç­–**:
```bash
# VCS ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ãƒ­ã‚°ã‚’ç¢ºèª
ls -la sim/vcs/

# ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã‚’å†å®Ÿè¡Œï¼ˆè©³ç´°ãƒ¢ãƒ¼ãƒ‰ï¼‰
python3 scripts/run_test.py --test counter --simulator vcs

# æ‰‹å‹•ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã§ãƒ‡ãƒãƒƒã‚°
vcs -sverilog rtl/counter.sv tb/counter_tb.sv -o sim/vcs/simv
```

### 9.12. â­ NEW: VCS æˆæœç‰©ã®ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ—

VCS ã¯ Verilator ã‚ˆã‚Šã‚‚å¤šãã®æˆæœç‰©ã‚’ç”Ÿæˆã—ã¾ã™ï¼š
- `sim/vcs/` - å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ« (simv)
- `csrc/` - C ã‚½ãƒ¼ã‚¹ã‚³ãƒ¼ãƒ‰
- `simv.daidir/` - ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æƒ…å ±
- `ucli.key` - ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã‚­ãƒ¼

**ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ—ã‚³ãƒãƒ³ãƒ‰**:
```bash
python3 scripts/run_test.py --clean-only --test counter --simulator vcs
```

---

## 10. ã¾ã¨ã‚

`run_test.py` ã¯ä»¥ä¸‹ã®æ©Ÿèƒ½ã‚’æä¾›ã—ã¾ã™ï¼š

âœ… **â­ ãƒãƒ«ãƒã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å¯¾å¿œ**: Verilator ã¨ Synopsys VCS ã®ä¸¡æ–¹ã«å¯¾å¿œ
âœ… **æŸ”è»Ÿãªã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿é¸æŠ**: CLIã€YAML è¨­å®šã€ãƒ†ã‚¹ãƒˆã”ã¨ã®æŒ‡å®šãŒå¯èƒ½
âœ… **YAML ãƒ™ãƒ¼ã‚¹ã®ãƒ†ã‚¹ãƒˆç®¡ç†**: è¤‡æ•°ãƒ†ã‚¹ãƒˆã‚’è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ã§ä¸€å…ƒç®¡ç†
âœ… **è‡ªå‹•åŒ–ã•ã‚ŒãŸãƒ•ãƒ­ãƒ¼**: ã‚³ãƒ³ãƒ‘ã‚¤ãƒ« â†’ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ â†’ æ³¢å½¢è¡¨ç¤º
âœ… **æŸ”è»Ÿãªã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ**: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ™‚é–“ã¨å®Ÿè¡Œæ™‚é–“ã®ä¸¡æ–¹ã‚’åˆ¶å¾¡
âœ… **ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«è‡ªå‹•æ¤œå‡º**: SystemVerilog ã® `timescale` ã‚’è‡ªå‹•çš„ã«èªè­˜ã—ã¦æ­£ç¢ºã«å¤‰æ›
âœ… **ã‚µãƒ–ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªå¯¾å¿œ**: éšå±¤çš„ãªãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ§‹é€ ã‚’ã‚µãƒãƒ¼ãƒˆ
âœ… **è©³ç´°ãªãƒ¬ãƒãƒ¼ãƒˆ**: ãƒ†ã‚¹ãƒˆçµæœã®ã‚µãƒãƒªãƒ¼è¡¨ç¤º

### 10.1. â­ NEW: ãƒãƒ«ãƒã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å¯¾å¿œ

- ğŸ”§ **æŠ½è±¡åŒ–ãƒ¬ã‚¤ãƒ¤ãƒ¼**: BaseSimulatorã€VerilatorSimulatorã€VCSSimulator ã«ã‚ˆã‚‹çµ±ä¸€ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹
- ğŸ­ **Factory ãƒ‘ã‚¿ãƒ¼ãƒ³**: SimulatorFactory ã«ã‚ˆã‚‹æŸ”è»Ÿãªã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ç”Ÿæˆ
- ğŸ›ï¸ **é¸æŠå„ªå…ˆé †ä½**: CLI > ãƒ†ã‚¹ãƒˆè¨­å®š > ã‚°ãƒ­ãƒ¼ãƒãƒ«ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆ > ãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯
- ğŸ“‹ **YAML è¨­å®š**: simulators ã‚»ã‚¯ã‚·ãƒ§ãƒ³ã§ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰ã®è¨­å®šã‚’ç®¡ç†
- ğŸ”„ **å¾Œæ–¹äº’æ›æ€§**: æ—¢å­˜ã® verilator ã‚»ã‚¯ã‚·ãƒ§ãƒ³ã‚‚ã‚µãƒãƒ¼ãƒˆ

### 10.2. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œ

- ğŸ¯ **è‡ªå‹•æ¤œå‡º**: ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‹ã‚‰ `timescale` ã‚’è‡ªå‹•çš„ã«èª­ã¿å–ã‚Š
- ğŸ”„ **æ­£ç¢ºãªå¤‰æ›**: ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã«åŸºã¥ã„ã¦ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã‚’æ­£ç¢ºã«è¨ˆç®—
- âš ï¸ **æ¤œè¨¼æ©Ÿèƒ½**: æ··åœ¨ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’è­¦å‘Š
- ğŸ› ï¸ **ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰**: YAML ã§æ˜ç¤ºçš„ã«æŒ‡å®šå¯èƒ½
- ğŸš€ **å°†æ¥å¯¾å¿œ**: é«˜é€Ÿ SerDes ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼ˆ`timescale 1ps/1fs`ï¼‰ã«å¯¾å¿œ

ã“ã®ã‚¹ã‚¯ãƒªãƒ—ãƒˆã‚’ä½¿ç”¨ã™ã‚‹ã“ã¨ã§ã€SystemVerilog ã®æ¤œè¨¼ä½œæ¥­ã‚’åŠ¹ç‡åŒ–ã§ãã¾ã™ã€‚

---

## 11. å‚è€ƒæƒ…å ±

### 11.1. â­ æ›´æ–°: YAML è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ã®ä¾‹ï¼ˆãƒãƒ«ãƒã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å¯¾å¿œï¼‰

```yaml
project:
  rtl_dir: rtl
  tb_dir: tb
  sim_dir: sim
  obj_dir: sim/obj_dir      # Verilator æˆæœç‰©
  vcs_dir: sim/vcs          # â­ NEW: VCS æˆæœç‰©
  waves_dir: sim/waves
  default_simulator: verilator  # â­ NEW: ã‚°ãƒ­ãƒ¼ãƒãƒ«ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆ

# â­ NEW: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å›ºæœ‰ã®è¨­å®š
simulators:
  verilator:
    common_flags:
      - --binary
      - --timing
      - -Wall
      - --trace
      - -Wno-TIMESCALEMOD
    execution_timeout: "30s"

  vcs:
    common_flags:
      - -sverilog
      - -timescale=1ns/1ps
      - -debug_access+all
      - +vcs+lic+wait
      - -full64
    execution_timeout: "30s"

# â­ å¾Œæ–¹äº’æ›æ€§: æ—§å½¢å¼ã® verilator ã‚»ã‚¯ã‚·ãƒ§ãƒ³ã‚‚ã‚µãƒãƒ¼ãƒˆ
# verilator:
#   common_flags: [...]
#   execution_timeout: "30s"

tests:
  - name: counter
    enabled: true
    description: "8-bit synchronous counter with overflow detection"
    top_module: counter_tb
    testbench_file: counter_tb.sv
    rtl_files:
      - counter.sv
    verilator_extra_flags: []
    vcs_extra_flags: []       # â­ NEW: VCS å›ºæœ‰ãƒ•ãƒ©ã‚°
    sim_timeout: "50us"
    # simulator: vcs          # â­ NEW: ãƒ†ã‚¹ãƒˆã”ã¨ã®ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰ï¼ˆã‚ªãƒ—ã‚·ãƒ§ãƒ³ï¼‰

  - name: demux_4bit
    enabled: true
    description: "4-bit 1:4 demultiplexer"
    top_module: demux_4bit_tb
    testbench_file: demux_4bit_tb.sv
    rtl_files:
      - demux_4bit.sv
    verilator_extra_flags: []
    vcs_extra_flags: []
    sim_timeout: "10us"
```

### 11.2. ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ

```systemverilog
`timescale 1ns / 1ps

module mymodule_tb #(
    parameter SIM_TIMEOUT = 50000  // Default timeout
);
    // VCD dump
    initial begin
        $dumpfile("sim/waves/mymodule.vcd");
        $dumpvars(0, mymodule_tb);
    end

    // Test sequence
    initial begin
        // Your test logic here

        $display("*** Test completed ***");
        $finish;
    end

    // Timeout watchdog
    initial begin
        #SIM_TIMEOUT;
        $display("ERROR: Simulation timeout");
        $finish;
    end
endmodule
```
