<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>HSTR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">HSTR, Hyp System Trap Register</h1><p>The HSTR characteristics are:</p><h2>Purpose</h2>
          <p>Controls trapping to Hyp mode of Non-secure accesses, at EL1 or lower, to the System register in the coproc == <span class="binarynumber">1111</span> encoding space, by the CRn value used to access the register using MCR or MRC instruction. When the register is accessible using an MCRR or MRRC instruction, this is the CRm value used to access the register.</p>
        <p>This 
        register
       is part of the Virtualization registers functional group.</p><h2>Configuration</h2><p>AArch32 System register HSTR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <p>
                Some or all RW fields of this register have defined reset values. 
                
        These apply
      
                only if the PE resets into EL2
                
                  with EL2 using AArch32,
                
                or into
                
                    EL3 with EL3 using AArch32.
                  
                Otherwise,
                
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>HSTR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The HSTR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#T">T15</a></td><td class="lr" colspan="1"><a href="#T">T14</a></td><td class="lr" colspan="1"><a href="#T">T13</a></td><td class="lr" colspan="1"><a href="#T">T12</a></td><td class="lr" colspan="1"><a href="#T">T11</a></td><td class="lr" colspan="1"><a href="#T">T10</a></td><td class="lr" colspan="1"><a href="#T">T9</a></td><td class="lr" colspan="1"><a href="#T">T8</a></td><td class="lr" colspan="1"><a href="#T">T7</a></td><td class="lr" colspan="1"><a href="#T">T6</a></td><td class="lr" colspan="1"><a href="#T">T5</a></td><td class="lr" colspan="1"><a href="#T">T4</a></td><td class="lr" colspan="1"><a href="#T">T3</a></td><td class="lr" colspan="1"><a href="#T">T2</a></td><td class="lr" colspan="1"><a href="#T">T1</a></td><td class="lr" colspan="1"><a href="#T">T0</a></td></tr></tbody></table><h4 id="0">
                Bits [31:16]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="T">T&lt;n&gt;, bit [n], for n = 0 to 15</h4>
              <p>Fields T14 and T4 are <span class="arm-defined-word">RES0</span>.</p>
            
              <p>The remaining fields control whether Non-secure EL0 and EL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the System registers in the coproc == <span class="binarynumber">1111</span> encoding space are trapped to Hyp mode:</p>
            <table class="valuetable"><tr><th>T&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control has no effect on Non-secure EL0 or EL1 accesses to System registers.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Any Non-secure EL1 MCR, MRC access with coproc == <span class="binarynumber">1111</span> and CRn == &lt;n&gt; is trapped to Hyp mode if the access is not <span class="arm-defined-word">UNDEFINED</span> when the value of this field is 0.</p>
                
                  <p>Any Non-secure EL1 MCRR, MRRC access with coproc == <span class="binarynumber">1111</span> and CRm == &lt;n&gt; is trapped to Hyp mode if the access is not <span class="arm-defined-word">UNDEFINED</span> when the value of this field is 0.</p>
                </td></tr></table>
              <p>For example, when HSTR.T7 is 1:</p>
            
              <ul>
                <li>
                  Any 32-bit access from a Non-secure EL1 mode, using an MCR or MRC instruction with coproc set to <span class="binarynumber">1111</span> and &lt;CRn&gt; set to c7, and that is not <span class="arm-defined-word">UNDEFINED</span> when HSTR.T7 is 0, is trapped to Hyp mode.
                </li>
                <li>
                  Any 64-bit access from a Non-secure EL1 mode, using an MCRR or MRRC instruction with coproc set to <span class="binarynumber">1111</span> and &lt;CRm&gt; set to c7, and that is not <span class="arm-defined-word">UNDEFINED</span> when HSTR.T7 is 0, is trapped to Hyp mode.
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="access_mechanisms"><h2>Accessing the HSTR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c1, c1, 3</td><td>100</td><td>011</td><td>0001</td><td>1111</td><td>0001</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
