

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size b2322d76bdc5f5f9e3d5e4b18ccaa79b  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_64/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_64/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_64/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_64/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_64/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_64/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x5607343f949e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_64/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_64/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734401270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734401500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734401790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734401a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734401cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734401f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5607344021d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734402460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5607344026e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734402960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734402be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734402e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5607344030e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734403360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5607344035e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560734403860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734403a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734403ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734403ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5607344040e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734404300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734404520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734404740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734404960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734404b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734404da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734404fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5607344051e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734405400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734405620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734405840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560734405a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56073469d100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56073469d140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56073469d180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56073469d1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56073469c380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56073469d0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560734408900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560734408920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56073469d0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560734408904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56073469d0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffd497f8410..

GPGPU-Sim PTX: cudaLaunch for 0x0x5607343f949e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (98,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 41983
gpu_sim_insn = 44265472
gpu_ipc =    1054.3666
gpu_tot_sim_cycle = 41983
gpu_tot_sim_insn = 44265472
gpu_tot_ipc =    1054.3666
gpu_tot_issued_cta = 196
gpu_occupancy = 12.3072% 
gpu_tot_occupancy = 12.3072% 
max_total_param_size = 0
gpu_stall_dramfull = 155348
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.9028
partiton_level_parallism_total  =      13.9028
partiton_level_parallism_util =      20.9317
partiton_level_parallism_util_total  =      20.9317
L2_BW  =     503.6139 GB/Sec
L2_BW_total  =     503.6139 GB/Sec
gpu_total_sim_rate=166411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[1]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 171
	L1D_cache_core[2]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[3]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[4]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 684
	L1D_cache_core[5]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 677
	L1D_cache_core[7]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 830
	L1D_cache_core[8]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[9]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 240
	L1D_cache_core[11]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 755
	L1D_cache_core[12]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[13]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1629
	L1D_cache_core[16]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 167
	L1D_cache_core[17]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 796
	L1D_cache_core[18]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1169
	L1D_cache_core[19]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[20]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[21]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[22]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 570
	L1D_cache_core[23]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1105
	L1D_cache_core[24]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 398
	L1D_cache_core[25]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 848
	L1D_cache_core[26]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 648
	L1D_cache_core[27]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 176
	L1D_cache_core[28]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 586
	L1D_cache_core[29]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 399
	L1D_cache_core[30]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 405
	L1D_cache_core[31]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[32]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 158
	L1D_cache_core[33]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 867
	L1D_cache_core[34]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[35]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1179
	L1D_cache_core[36]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 492
	L1D_cache_core[37]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1301
	L1D_cache_core[38]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 950
	L1D_cache_core[39]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 853
	L1D_cache_core[40]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 184
	L1D_cache_core[41]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[42]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 991
	L1D_cache_core[43]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 608
	L1D_cache_core[44]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[45]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 264
	L1D_cache_core[46]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 185
	L1D_cache_core[47]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 236
	L1D_cache_core[48]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 890
	L1D_cache_core[50]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1449
	L1D_cache_core[51]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1035
	L1D_cache_core[53]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[54]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 840
	L1D_cache_core[55]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 901
	L1D_cache_core[56]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1020
	L1D_cache_core[57]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1086
	L1D_cache_core[58]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1209
	L1D_cache_core[59]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 900
	L1D_cache_core[60]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1020
	L1D_cache_core[61]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 538
	L1D_cache_core[62]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1883
	L1D_cache_core[63]: Access = 9216, Miss = 8704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 524
	L1D_cache_core[64]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 965
	L1D_cache_core[65]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1237
	L1D_cache_core[66]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1320
	L1D_cache_core[67]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1279
	L1D_cache_core[68]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1963
	L1D_cache_core[69]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1425
	L1D_cache_core[70]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1340
	L1D_cache_core[71]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 909
	L1D_cache_core[72]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1092
	L1D_cache_core[73]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1189
	L1D_cache_core[74]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1618
	L1D_cache_core[75]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[76]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1415
	L1D_cache_core[77]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 722
	L1D_cache_core[78]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1217
	L1D_cache_core[79]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1048
	L1D_total_cache_accesses = 602112
	L1D_total_cache_misses = 583680
	L1D_total_cache_miss_rate = 0.9694
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 56904
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 182272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 401408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10112
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46792
ctas_completed 196, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1816, 1816, 1816, 1816, 1816, 1816, 1816, 1816, 
gpgpu_n_tot_thrd_icount = 45670400
gpgpu_n_tot_w_icount = 1427200
gpgpu_n_stall_shd_mem = 804695
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 182272
gpgpu_n_mem_write_global = 401408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 401408
gpgpu_n_store_insn = 802816
gpgpu_n_shmem_insn = 2809856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1103872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 188160
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 616535
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3541117	W0_Idle:1538990	W0_Scoreboard:3523461	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1423744
single_issue_nums: WS0:355936	WS1:355936	WS2:355936	WS3:355936	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1458176 {8:182272,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16056320 {40:401408,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7290880 {40:182272,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3211264 {8:401408,}
maxmflatency = 4004 
max_icnt2mem_latency = 3840 
maxmrqlatency = 1759 
max_icnt2sh_latency = 963 
averagemflatency = 947 
avg_icnt2mem_latency = 626 
avg_mrq_latency = 117 
avg_icnt2sh_latency = 59 
mrq_lat_table:16934 	8999 	7346 	8989 	17865 	23876 	20603 	16355 	14240 	6401 	662 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	67915 	138430 	159358 	171436 	46541 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	34328 	46394 	56776 	82361 	106905 	131841 	102463 	22612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	242958 	56075 	46381 	53949 	53589 	46005 	43369 	33198 	8156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	15 	13 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        64        56        56        64        64        64        64        64        64       104        88        64        64        64        64 
dram[1]:        49        64        60        64        64        64        64        64        64        64       104        88        64        64        64        64 
dram[2]:        56        64        56        64        64        64        64        64        64        64        64        72        64        64        64        64 
dram[3]:        50        64        60        64        64        64        64        64        64        64        64        80        64        64        64        64 
dram[4]:        81        64        52        49        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        51        64        51        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        51        64        54        64        64        64        64        64        64        64        64        96        64        64        64        64 
dram[7]:        81        64        64        64        64        64        64        64        64        64        64        96        64        64        64        64 
dram[8]:        56        60        56        64        64        64        64        64        64        64        72        64        64        64        64        64 
dram[9]:        40        50        60        64        64        64        64        64        64        64        72        64        64        64        64        64 
dram[10]:        56        48        51        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        42        48        49        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        56        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        50        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        56        48        56        64        64        64        64        64        64        64       101        64        64        64        64        64 
dram[15]:        50        48        56        64        64        64        64        64        64        64       104        64        64        64        64        64 
dram[16]:        49        64        52        56        64        64        64        64        64        64       112        64        64        64        64        64 
dram[17]:        64        64        64        55        64        64        64        64        64        64       112        64        64        64        64        64 
dram[18]:        64        56        64        64        64        64        64        64        64        64       112        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64       112        64        64        64        64        64 
dram[20]:        64        64        56        64        64        64        64        64        64        64       120        64        64        64        64        64 
dram[21]:        64        64        56        64        64        64        64        64        64        64       112        64        64        64        64        64 
dram[22]:        57        64        58        64        64        64        64        64        64        64       120       112        64        64        64        64 
dram[23]:        64        64        48        64        64        64        64        64        64        64       120       112        64        64        64        64 
dram[24]:        56        64        64        64        64        64        64        64        64        64       120        64        64        64        64        64 
dram[25]:        56        64        64        64        64        64        64        64        64        64       120        64        64        64        64        64 
dram[26]:        48        64        64        64        64        64        64        64        64        64       120        64        64        64        64        64 
dram[27]:        37        64        64        64        64        64        64        64        64        64       120        64        64        64        64        64 
dram[28]:        56        64        64        64        64        64        64        64        64        64       120        64        64        64        64        64 
dram[29]:        47        64        64        64        64        64        64        64        64        64       120        64        64        64        64        64 
dram[30]:        41        64        64        64        64        64        64        64        64        64       120       112        64        64        64        64 
dram[31]:        57        64        64        64        64        64        64        64        64        64       120       104        64        64        64        64 
maximum service time to same row:
dram[0]:     12502     12350     13686     11974     11841     11465     12686     12176     12586     11943     14418     17404     13141     12383     14124     13544 
dram[1]:     12721     12431     12750     11959     11865     11452     12709     12232     12593     11958     14382     17492     13139     12395     14117     13531 
dram[2]:     12613     12252     13963     12348     11930     11399     12481     12079     12718     12744     13897     13647     13673     13098     13703     13796 
dram[3]:     12765     12216     13926     12280     11938     11398     12487     12033     12669     12699     13909     13670     13660     13049     13710     13728 
dram[4]:     14350     12250     14550     12399     11767     11504     12549     12154     12662     12662     13430     13582     13336     12999     14114     12733 
dram[5]:     12578     12291     14578     12584     11734     11425     12507     12126     12670     12670     13436     13457     13305     12976     14113     12715 
dram[6]:     12599     12227     14378     12196     11811     11382     12500     12119     12713     12759     13567     17517     13381     13060     14129     12802 
dram[7]:     14670     12283     14523     12198     11782     11401     12489     12103     12721     12721     13557     17549     13348     13036     14119     12789 
dram[8]:     14212     12332     12952     11943     12131     11708     12183     11704     12611     12903     14371     13329     14458     13289     14093     12480 
dram[9]:     12376     12002     12915     12459     12181     11658     12209     11718     12633     12977     14377     13363     14474     13270     14075     12475 
dram[10]:     14120     12533     12934     12566     12211     11649     12257     11816     12606     12616     13520     13713     14343     13210     13928     13324 
dram[11]:     12168     12059     12894     12517     12247     11717     12230     11842     12625     12620     13528     13650     14356     13212     13919     13348 
dram[12]:     13720     11848     13043     12814     12248     11822     12216     11843     12577     12813     13905     13576     14465     13449     13977     13605 
dram[13]:     13666     11930     12934     12848     12223     11821     12200     11789     12582     12713     13864     13506     14472     13456     13873     13653 
dram[14]:     13989     11725     12974     12762     12361     11818     12200     11887     12650     12733     14714     13922     13796     12674     13793     13475 
dram[15]:     13957     11983     13000     12724     12344     11854     12172     11892     12555     12618     14732     13902     13773     12658     13692     13355 
dram[16]:     12504     12278     12863     12091     12095     11777     12717     12509     12903     12906     14638     13302     13724     12595     14014     12589 
dram[17]:     13034     12317     14010     12587     12078     11771     12709     12494     12927     12961     14619     13294     13735     12605     13992     12582 
dram[18]:     12453     11686     12901     12624     12035     11734     12529     12374     12891     12821     14770     12939     13913     12667     13575     13266 
dram[19]:     12428     12200     12906     12638     12007     11794     12516     12380     12945     12803     14685     12873     13846     12666     13580     13280 
dram[20]:     12819     12231     12834     12617     11997     11685     12552     12501     12954     12633     14570     12910     13239     13341     13448     12192 
dram[21]:     12651     12191     12837     12628     11980     11677     12536     12388     12966     12537     14555     12905     13704     13431     13460     12189 
dram[22]:     12753     12171     12746     12530     12160     11673     12592     12514     12890     12270     15419     14215     13364     13038     13404     12039 
dram[23]:     13439     12196     12909     12509     12135     11700     12583     12489     12940     12250     15436     14224     13360     13034     13407     12032 
dram[24]:     13107     12102     13307     17530     12107     12077     12473     12092     12787     12634     14903     13956     13331     13003     13478     12413 
dram[25]:     12428     12108     13302     17530     12083     12102     12461     12075     12779     12552     15017     13952     13331     13029     13442     12436 
dram[26]:     12560     12139     13823     12436     12142     12107     12453     12166     12869     12880     14783     14070     13456     13002     13061     12756 
dram[27]:     12453     12154     13295     12451     12135     12091     12451     12173     12922     12995     14859     14100     13468     12997     13015     12731 
dram[28]:     12521     12228     13923     12603     12237     12217     12436     12286     12590     12930     14944     13737     14034     13199     13813     12304 
dram[29]:     12436     12274     13280     12679     12246     12137     12431     12283     12585     12964     14903     13682     14061     13168     13803     12270 
dram[30]:     12603     12189     13378     12763     12340     12176     12497     12302     12670     12937     14772     14706     13475     12777     13542     12494 
dram[31]:     12779     12229     13477     12706     12323     12156     12476     12297     12722     12927     14648     14695     13495     12760     13505     12588 
average row accesses per activate:
dram[0]:  7.020408  7.952381  6.653061  7.200000  6.775510  8.050000  6.977778  5.764706  6.390244  5.280000  5.225000  5.696970  5.190476  4.583333  4.978724  5.173913 
dram[1]:  7.166667  8.400000  6.653061  7.043478  7.063830  7.476191  6.680851  6.681818  6.238095  5.176471  5.175000  5.529412  5.317073  4.583333  4.775510  4.666667 
dram[2]:  7.148936  8.243902  6.269231  7.488372  6.693878  6.977778  6.977778  7.219512  6.046512  4.962963  5.421052  4.523809  4.976744  4.448979  5.523809  5.288889 
dram[3]:  7.148936  8.842105  6.653061  7.707317  6.560000  7.476191  7.045455  7.350000  5.777778  5.360000  5.567567  4.634146  4.863636  4.583333  5.523809  5.063830 
dram[4]:  7.347826  7.809524  6.760000  7.000000  7.714286  8.864865  6.739130  7.000000  5.583333  5.346939  4.140000  5.647059  4.666667  4.666667  5.523809  4.175438 
dram[5]:  6.897959  7.809524  6.897959  7.000000  7.043478  8.888889  6.739130  7.609756  5.448979  5.695652  4.404255  5.485714  4.571429  4.772727  5.948718  4.327273 
dram[6]:  7.391304  8.125000  6.460000  6.775510  6.115385  6.847826  6.595745  6.533333  6.650000  4.981132  5.282051  4.500000  5.162791  4.326530  4.775510  4.666667 
dram[7]:  7.347826  8.200000  6.913043  7.244444  6.360000  6.280000  7.209302  6.681818  6.600000  5.200000  4.883721  4.212766  5.045455  4.240000  4.680000  4.958333 
dram[8]:  7.195652  6.775510  7.217391  7.478261  7.906977  7.181818  6.192307  6.666667  5.886364  5.531915  5.073171  5.081081  5.113636  4.638298  4.490566  5.177778 
dram[9]:  6.264151  6.509804  7.377778  8.190476  7.391304  7.348837  6.851064  6.222222  6.317073  5.777778  4.952381  5.222222  5.090909  4.360000  4.490566  5.295455 
dram[10]:  6.269231  6.134615  7.767442  7.061224  7.217391  7.214286  7.761905  6.000000  6.615385  5.270833  4.782609  5.282051  5.162791  5.069767  4.666667  5.043478 
dram[11]:  6.520000  6.117647  7.377778  7.361702  7.042553  6.954545  7.409091  6.021739  6.000000  5.478261  4.782609  4.829268  4.723404  5.116279  4.666667  4.734694 
dram[12]:  6.520000  6.235294  8.186047  7.404255  7.377778  6.851064  7.441861  6.790698  5.739130  5.574468  4.808511  4.863636  5.268293  4.739130  5.627907  5.106383 
dram[13]:  6.037037  6.541667  8.380953  7.250000  7.720930  6.851064  7.272727  6.952381  5.500000  5.954545  5.380952  4.976744  5.400000  4.739130  6.205128  5.217391 
dram[14]:  7.063830  6.693878  7.553192  7.291667  8.256411  7.348837  6.625000  5.918367  5.777778  7.027027  4.863636  4.711111  4.931818  4.583333  5.212766  5.041667 
dram[15]:  7.217391  6.833333  7.911111  6.730769  8.050000  7.181818  6.765957  6.170213  5.375000  7.027027  5.487179  4.622222  4.888889  4.680851  5.422222  4.745098 
dram[16]:  7.363636  7.272727  6.313725  5.714286  7.409091  6.541667  8.048780  8.810811  5.254902  5.565217  5.736842  5.050000  4.653061  4.571429  5.086957  5.585366 
dram[17]:  7.386364  6.869565  6.440000  5.836364  7.409091  6.280000  8.048780  7.363636  5.469388  5.333333  5.589744  4.697674  4.851064  4.666667  5.200000  5.325582 
dram[18]:  6.150943  6.240000  7.902439  6.708333  7.581395  6.723404  7.422222  7.444445  5.826087  5.333333  5.578948  4.285714  4.888889  4.808511  5.063830  4.612245 
dram[19]:  6.150943  6.367347  7.534883  6.313725  7.581395  7.181818  7.590909  7.304348  6.232558  5.120000  5.729730  4.375000  5.000000  5.022222  4.857143  4.808511 
dram[20]:  7.900000  6.638298  5.821429  8.631579  7.441861  7.200000  6.800000  7.558139  5.956522  5.446808  5.414634  5.435897  5.850000  4.240000  5.125000  4.705883 
dram[21]:  9.028571  6.367347  6.591837  8.200000  7.619048  7.363636  6.519231  7.761905  5.956522  5.019608  5.285714  5.300000  5.318182  4.240000  5.347826  5.000000 
dram[22]:  7.302326  7.043478  6.723404  7.130435  7.272727  7.902439  7.727273  7.809524  6.318182  5.183673  5.209302  5.578948  4.978724  4.240000  5.904762  4.816327 
dram[23]:  7.302326  7.043478  6.583333  7.627907  7.441861  7.902439  8.292683  7.627907  6.318182  5.291667  5.209302  5.578948  5.086957  4.416667  5.904762  4.916667 
dram[24]:  7.581395  7.130435  8.095238  7.902439  8.439024  7.000000  7.021276  7.116279  5.911111  5.772727  5.743590  4.755556  4.956522  4.478261  6.100000  4.509804 
dram[25]:  8.150000  6.936170  7.600000  8.333333  9.611111  7.155556  7.173913  6.800000  6.045455  5.404255  5.743590  4.777778  4.851064  4.382979  5.674418  4.978261 
dram[26]:  6.196078  6.653061  7.733333  7.627907  7.478261  7.619048  6.720000  6.553192  5.176471  4.884615  5.743590  4.704545  4.851064  5.722222  6.210526  4.693878 
dram[27]:  6.196078  6.653061  7.565217  6.693878  8.000000  8.000000  6.588235  6.285714  5.280000  5.080000  5.463415  4.928571  4.750000  5.722222  6.210526  4.509804 
dram[28]:  7.066667  7.454545  7.590909  7.130435  6.979592  6.113207  6.653061  6.909091  6.600000  5.361702  5.550000  5.000000  5.022222  5.121951  5.804878  4.666667 
dram[29]:  7.227273  7.809524  7.590909  6.833333  6.897959  6.269231  6.653061  7.414634  6.439024  5.040000  6.000000  5.121951  5.022222  5.121951  6.555555  4.392157 
dram[30]:  7.380952  6.702127  6.800000  6.400000  7.347826  8.000000  7.804878  7.317073  6.600000  5.930233  5.162791  5.238095  4.723404  4.160000  5.125000  4.222222 
dram[31]:  7.380952  6.448979  6.800000  6.666667  8.047619  7.022222  7.804878  7.219512  6.439024  5.795455  5.285714  5.300000  4.530612  4.622222  5.590909  4.222222 
average row locality = 142270/23147 = 6.146369
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       232       232       216       216       224       216       208       192       152       152       104        88       104       104       120       120 
dram[1]:       232       232       216       216       224       208       208       192       152       152       104        88       104       104       120       120 
dram[2]:       224       232       216       216       216       208       208       192       152       152       104        88       104       104       120       120 
dram[3]:       224       232       216       208       216       208       204       192       152       152       104        88       104       104       120       120 
dram[4]:       224       224       224       216       216       224       208       204       160       144       104        96       112        96       120       120 
dram[5]:       224       224       224       216       216       216       208       208       160       144       104        96       112        96       120       120 
dram[6]:       224       224       212       224       208       208       208       192       160       144       104        96       112        96       120       120 
dram[7]:       224       224       208       216       208       208       208       192       160       144       104        96       112        96       120       120 
dram[8]:       216       224       232       232       232       208       216       176       152       144       104        88       112       104       120       120 
dram[9]:       216       224       232       232       232       208       216       176       152       144       104        88       112       104       120       120 
dram[10]:       208       212       232       232       224       200       216       176       152       144       112       104       112       104       120       120 
dram[11]:       208       208       232       232       224       200       216       176       152       144       112        96       112       104       120       120 
dram[12]:       216       212       248       240       224       216       208       184       152       152       120       112       104       104       128       128 
dram[13]:       216       208       248       240       224       216       208       184       152       152       120       112       104       104       128       128 
dram[14]:       216       224       248       240       216       208       208       184       152       152       112       112       104       104       128       128 
dram[15]:       216       224       248       240       216       208       208       184       152       152       112       108       104       104       128       128 
dram[16]:       216       216       208       208       224       208       224       216       160       152       112       104       112       104       120       112 
dram[17]:       216       212       208       208       224       208       224       216       160       152       112       104       112       104       120       112 
dram[18]:       216       208       216       208       224       208       224       224       160       152       112       104       112       104       120       112 
dram[19]:       216       208       216       208       224       208       224       224       160       152       112       104       112       104       120       112 
dram[20]:       208       208       212       216       216       216       232       216       168       152       120       112       120        96       128       120 
dram[21]:       208       208       208       216       216       216       232       216       168       152       120       112       120        96       128       120 
dram[22]:       200       216       208       216       216       216       232       224       168       152       120       112       120        96       128       120 
dram[23]:       200       216       208       216       216       216       232       224       168       152       120       112       120        96       128       120 
dram[24]:       216       216       232       216       240       216       224       200       160       144       120       112       112        96       128       112 
dram[25]:       216       216       232       216       240       216       224       200       160       144       120       112       112        96       128       112 
dram[26]:       208       216       232       216       240       216       224       200       160       144       120       104       112        96       128       112 
dram[27]:       208       216       232       216       240       216       224       200       160       144       120       104       112        96       128       112 
dram[28]:       208       216       224       216       236       216       216       196       160       144       120       104       112        96       128       112 
dram[29]:       208       216       224       216       232       216       216       196       160       144       120       104       112        96       128       112 
dram[30]:       200       208       224       208       232       216       216       196       160       144       120       112       112        96       128       112 
dram[31]:       200       208       224       208       232       212       216       192       160       144       120       104       112        96       128       112 
total dram reads = 86428
bank skew: 248/88 = 2.82
chip skew: 2748/2640 = 1.04
number of total write accesses:
dram[0]:       448       408       440       432       432       424       424       408       440       448       424       400       456       464       456       472 
dram[1]:       448       416       440       432       432       424       424       408       440       448       416       400       456       464       456       472 
dram[2]:       448       424       440       424       448       424       424       416       432       464       408       408       440       456       448       472 
dram[3]:       448       416       440       432       448       424       424       408       432       464       408       408       440       464       448       472 
dram[4]:       456       416       456       452       432       416       408       416       432       472       416       384       448       456       448       472 
dram[5]:       456       416       456       452       432       416       408       416       432       472       416       384       448       456       448       472 
dram[6]:       464       408       444       432       440       428       408       408       424       480       408       408       440       464       456       472 
dram[7]:       456       416       440       440       440       424       408       408       416       464       424       408       440       464       456       472 
dram[8]:       460       432       400       448       432       432       424       416       428       464       416       400       452       456       472       452 
dram[9]:       464       432       400       448       432       432       424       416       428       464       416       400       448       456       472       452 
dram[10]:       472       428       408       456       432       412       440       400       424       440       432       408       440       456       472       448 
dram[11]:       472       416       400       456       428       424       440       404       424       436       432       408       440       464       472       448 
dram[12]:       440       424       416       432       432       424       448       432       448       440       424       408       448       456       456       448 
dram[13]:       440       424       416       432       432       424       448       432       448       440       424       408       448       456       456       448 
dram[14]:       464       416       428       440       424       432       440       424       432       432       408       400       452       464       468       456 
dram[15]:       464       416       432       440       424       432       440       424       424       432       408       400       464       464       464       456 
dram[16]:       432       416       456       448       408       424       424       440       432       416       424       392       464       480       456       472 
dram[17]:       436       416       456       452       408       424       424       432       432       416       424       392       464       480       456       472 
dram[18]:       440       416       432       456       408       432       440       448       432       416       400       424       432       488       472       456 
dram[19]:       440       416       432       456       408       432       440       448       432       416       400       424       432       488       472       456 
dram[20]:       432       416       456       448       416       432       432       440       424       416       408       400       456       464       472       480 
dram[21]:       432       416       460       448       416       432       428       440       424       416       408       400       456       464       472       480 
dram[22]:       456       432       432       448       416       432       432       416       440       408       416       400       456       464       480       464 
dram[23]:       456       432       432       448       416       432       432       416       440       408       416       400       456       464       480       464 
dram[24]:       440       448       432       440       424       424       424       424       424       440       416       408       464       440       464       472 
dram[25]:       440       440       440       440       424       424       424       424       424       440       416       412       464       440       464       468 
dram[26]:       432       440       464       448       416       416       448       432       416       440       416       412       464       440       432       472 
dram[27]:       432       440       464       448       416       416       448       432       416       440       416       416       464       440       432       472 
dram[28]:       440       448       440       448       424       432       440       432       416       432       408       424       456       456       440       448 
dram[29]:       440       448       440       448       424       440       440       432       416       432       408       424       456       456       432       448 
dram[30]:       440       432       464       448       424       416       416       416       416       448       408       432       440       448       472       464 
dram[31]:       440       432       464       448       424       416       416       416       416       448       408       432       440       448       472       464 
total dram writes = 223444
bank skew: 488/384 = 1.27
chip skew: 6992/6964 = 1.00
average mf latency per bank:
dram[0]:       1098      1458      1168      1409      1237      1381      1139      1421      5103      5433      1395      1713      1302      1489      1309      1352
dram[1]:       1127      1449      1189      1402      1224      1352      1137      1415      5013      5414      1417      1738      1314      1469      1331      1351
dram[2]:       1147      1408      1220      1410      1143      1339      1098      1372      4994      5277      1445      1693      1370      1460      1371      1304
dram[3]:       1141      1433      1232      1426      1141      1339      1104      1386      5234      5437      1446      1719      1342      1450      1347      1296
dram[4]:       1125      1511      1262      1426      1290      1421      1229      1371      4933      5311      1412      1735      1308      1496      1355      1334
dram[5]:       1099      1481      1214      1376      1277      1404      1196      1338      4818      5279      1384      1674      1254      1453      1325      1284
dram[6]:       1139      1475      1228      1452      1300      1362      1179      1370      4870      5025      1387      1523      1278      1387      1301      1280
dram[7]:       1139      1435      1238      1447      1287      1375      1166      1374      4859      5347      1361      1526      1286      1401      1278      1299
dram[8]:       1174      1474      1248      1329      1219      1357      1186      1412      5616      5413      1416      1634      1291      1432      1300      1436
dram[9]:       1181      1458      1251      1320      1224      1351      1188      1432      5482      5441      1420      1637      1302      1438      1308      1446
dram[10]:       1192      1448      1176      1301      1180      1376      1126      1395      5197      5601      1264      1539      1207      1440      1273      1389
dram[11]:       1201      1492      1203      1316      1191      1356      1124      1397      5034      5690      1272      1539      1193      1402      1271      1394
dram[12]:       1152      1473      1150      1315      1181      1343      1129      1326      5117      5633      1369      1506      1267      1438      1302      1442
dram[13]:       1143      1480      1154      1324      1153      1336      1126      1326      5223      5646      1376      1515      1274      1445      1296      1452
dram[14]:       1135      1470      1140      1323      1203      1324      1103      1302      4920      5812      1404      1575      1199      1416      1326      1370
dram[15]:       1127      1435      1134      1302      1172      1302      1096      1282      5321      5838      1381      1566      1168      1405      1328      1384
dram[16]:       1263      1497      1287      1382      1220      1249      1159      1156      3823      5579      1296      1546      1300      1384      1383      1385
dram[17]:       1225      1453      1270      1343      1188      1216      1116      1137      3609      5657      1271      1512      1262      1347      1344      1354
dram[18]:       1252      1560      1344      1366      1238      1219      1114      1162      4133      5422      1378      1534      1361      1330      1357      1405
dram[19]:       1252      1515      1328      1331      1207      1182      1067      1140      3780      5425      1341      1495      1320      1306      1317      1375
dram[20]:       1292      1462      1273      1430      1214      1213      1072      1114      4014      5577      1316      1488      1278      1397      1265      1279
dram[21]:       1283      1426      1259      1408      1213      1203      1092      1097      4062      5592      1317      1501      1261      1408      1270      1285
dram[22]:       1214      1433      1318      1437      1246      1234      1070      1188      4219      5494      1295      1502      1309      1427      1295      1359
dram[23]:       1208      1398      1289      1402      1214      1204      1045      1155      3945      5468      1267      1471      1278      1395      1248      1319
dram[24]:       1283      1454      1294      1441      1223      1281      1191      1251      4842      5371      1344      1518      1267      1518      1390      1402
dram[25]:       1329      1473      1304      1428      1225      1284      1194      1226      4758      5445      1349      1549      1281      1539      1418      1426
dram[26]:       1272      1432      1166      1453      1200      1316      1070      1265      4668      5286      1358      1482      1333      1494      1474      1408
dram[27]:       1268      1439      1164      1436      1193      1317      1062      1252      4504      5529      1345      1480      1325      1482      1464      1390
dram[28]:       1297      1440      1209      1355      1184      1247      1134      1245      4726      5324      1364      1458      1313      1426      1397      1461
dram[29]:       1309      1414      1208      1394      1201      1249      1149      1244      4589      5333      1365      1476      1349      1412      1440      1463
dram[30]:       1315      1479      1203      1421      1163      1237      1173      1272      4516      5337      1346      1412      1383      1425      1336      1428
dram[31]:       1333      1503      1211      1439      1223      1292      1211      1305      4675      5451      1374      1450      1410      1441      1350      1448
maximum mf latency per bank:
dram[0]:       2197      2316      2323      3209      2272      2154      2056      2264      2975      3900      2144      2167      2235      2273      2364      2138
dram[1]:       2297      2504      2349      3361      2312      2197      2187      2360      2939      3891      2322      2347      2444      2471      2436      2259
dram[2]:       2045      2607      2318      3392      2159      2139      2034      2197      3044      3924      2124      2241      1998      2181      2180      2164
dram[3]:       2106      2452      2147      3348      2074      2472      2121      2256      3008      3910      2219      2475      2072      2226      2161      2203
dram[4]:       2399      2932      3501      3325      2349      2234      2256      2379      3113      3900      2270      2361      2268      2379      2464      2398
dram[5]:       2353      2897      2359      3491      2184      2241      2148      2303      3077      3904      2145      2194      2159      2291      2422      2257
dram[6]:       2348      2426      2168      3092      2326      2136      2182      2271      3182      3951      2240      2208      2269      2240      2310      2085
dram[7]:       2222      2122      2073      3234      2236      2142      2080      2144      3146      3936      2075      2122      2101      2176      2221      2067
dram[8]:       2396      3614      2489      3379      2499      2481      2594      2433      3251      3971      2593      2474      2663      2398      2336      2430
dram[9]:       2427      3449      2482      3215      2481      2489      2599      2466      3215      3958      2577      2445      2618      2360      2278      2402
dram[10]:       2123      2493      2202      3288      2181      2229      2131      2161      3390      4004      2278      2171      2101      2234      2267      2308
dram[11]:       2213      2535      2261      3435      2315      2397      2281      2179      3354      4000      2346      2300      2103      2293      2402      2341
dram[12]:       2243      2274      2368      3482      2164      2283      2084      2195      3319      3996      2106      2334      2112      2127      2224      2234
dram[13]:       2246      2233      2357      3608      2197      2242      2025      2204      3284      3983      2169      2313      2045      2180      2203      2124
dram[14]:       2290      2470      2272      3028      2088      2235      1980      2416      3459      3964      2202      2436      2230      2400      2277      2178
dram[15]:       2080      3016      2690      3284      2093      2236      2038      2251      3423      3960      2181      2242      2161      2173      2207      2210
dram[16]:       2176      2626      2355      3301      2127      2117      2187      2056      2138      3528      2103      2414      2278      2206      2151      2324
dram[17]:       2162      2932      2668      3008      2042      1986      2114      2006      2040      3492      2024      2293      2161      2066      2079      2207
dram[18]:       2407      2685      2280      3117      2302      2491      2345      2307      2267      3667      2279      2578      2218      2312      2313      2419
dram[19]:       2194      2630      2204      3026      2141      2362      2215      2177      2108      3631      2111      2451      2051      2212      2124      2264
dram[20]:       2193      2747      2467      3196      2233      1975      1986      1966      2357      3596      2032      2101      2152      2011      2295      2390
dram[21]:       2297      2693      2520      2817      2207      2002      2039      1982      2254      3561      2065      2168      2179      2115      2393      2613
dram[22]:       2133      2603      2645      3136      2292      2084      2134      2312      2521      3736      2085      2123      2124      2127      2316      2293
dram[23]:       2045      2475      2398      3024      2242      1948      2013      2149      2449      3700      1960      2080      2070      1992      2243      2100
dram[24]:       2487      3226      2844      3082      2321      2277      2459      2237      2836      3805      2375      2347      2390      2191      2447      2440
dram[25]:       2550      2828      2573      3134      2440      2450      2593      2401      2800      3769      2613      2600      2502      2319      2544      2415
dram[26]:       2314      3289      2967      3258      1992      2239      2385      2174      2661      3872      2189      2372      2111      2090      2312      2302
dram[27]:       2515      3267      2869      3216      2069      2359      2402      2225      2589      3861      2212      2410      2186      2210      2428      2372
dram[28]:       2155      3120      2447      2658      2355      2329      2088      2296      2765      3847      2163      2282      2482      2178      2347      2143
dram[29]:       2389      2630      2246      3073      2391      2378      2214      2408      2712      3825      2305      2358      2514      2235      2340      2301
dram[30]:       2227      2483      2318      3129      2325      2274      2292      2299      2904      3886      2387      2296      2402      2394      2401      2293
dram[31]:       2190      2590      2286      3054      2343      2313      2383      2286      2869      3874      2364      2280      2454      2369      2445      2529
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 42010 -   mf: uid=1998942, sid4294967295:w4294967295, part=0, addr=0xc156f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41910), 
Ready @ 42016 -   mf: uid=1998946, sid4294967295:w4294967295, part=0, addr=0xc156f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41916), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21519 n_act=717 n_pre=701 n_ref_event=0 n_req=4424 n_rd=2680 n_rd_L2_A=0 n_write=0 n_wr_bk=6968 bw_util=0.3061
n_activity=13681 dram_eff=0.7052
bk0: 232a 26240i bk1: 232a 26785i bk2: 216a 27186i bk3: 216a 26855i bk4: 224a 26844i bk5: 216a 26534i bk6: 208a 27230i bk7: 192a 26745i bk8: 152a 26965i bk9: 152a 27240i bk10: 104a 27142i bk11: 88a 28174i bk12: 104a 27006i bk13: 104a 26802i bk14: 120a 26858i bk15: 120a 26843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837893
Row_Buffer_Locality_read = 0.973881
Row_Buffer_Locality_write = 0.628801
Bank_Level_Parallism = 5.929557
Bank_Level_Parallism_Col = 5.165951
Bank_Level_Parallism_Ready = 3.313122
write_to_read_ratio_blp_rw_average = 0.741207
GrpLevelPara = 2.651074 

BW Util details:
bwutil = 0.306053 
total_CMD = 31524 
util_bw = 9648 
Wasted_Col = 2746 
Wasted_Row = 652 
Idle = 18478 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 1437 
WTRc_limit = 466 
RTWc_limit = 2647 
CCDLc_limit = 2490 
rwq = 0 
CCDLc_limit_alone = 2219 
WTRc_limit_alone = 414 
RTWc_limit_alone = 2428 

Commands details: 
total_CMD = 31524 
n_nop = 21519 
Read = 2680 
Write = 0 
L2_Alloc = 0 
L2_WB = 6968 
n_act = 717 
n_pre = 701 
n_ref = 0 
n_req = 4424 
total_req = 9648 

Dual Bus Interface Util: 
issued_total_row = 1418 
issued_total_col = 9648 
Row_Bus_Util =  0.044982 
CoL_Bus_Util = 0.306053 
Either_Row_CoL_Bus_Util = 0.317377 
Issued_on_Two_Bus_Simul_Util = 0.033657 
issued_two_Eff = 0.106047 
queue_avg = 12.767669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7677
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 42002 -   mf: uid=1998935, sid4294967295:w4294967295, part=1, addr=0xc156f800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41902), 
Ready @ 42008 -   mf: uid=1998939, sid4294967295:w4294967295, part=1, addr=0xc156f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41908), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21530 n_act=719 n_pre=703 n_ref_event=0 n_req=4416 n_rd=2672 n_rd_L2_A=0 n_write=0 n_wr_bk=6968 bw_util=0.3058
n_activity=13707 dram_eff=0.7033
bk0: 232a 25900i bk1: 232a 27053i bk2: 216a 27187i bk3: 216a 26250i bk4: 224a 27119i bk5: 208a 27284i bk6: 208a 27232i bk7: 192a 27248i bk8: 152a 27444i bk9: 152a 27585i bk10: 104a 27574i bk11: 88a 28030i bk12: 104a 27212i bk13: 104a 26471i bk14: 120a 27209i bk15: 120a 26597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837146
Row_Buffer_Locality_read = 0.975299
Row_Buffer_Locality_write = 0.625359
Bank_Level_Parallism = 5.762553
Bank_Level_Parallism_Col = 4.998626
Bank_Level_Parallism_Ready = 3.105809
write_to_read_ratio_blp_rw_average = 0.740710
GrpLevelPara = 2.635408 

BW Util details:
bwutil = 0.305799 
total_CMD = 31524 
util_bw = 9640 
Wasted_Col = 2794 
Wasted_Row = 651 
Idle = 18439 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 1388 
WTRc_limit = 358 
RTWc_limit = 2850 
CCDLc_limit = 2589 
rwq = 0 
CCDLc_limit_alone = 2235 
WTRc_limit_alone = 319 
RTWc_limit_alone = 2535 

Commands details: 
total_CMD = 31524 
n_nop = 21530 
Read = 2672 
Write = 0 
L2_Alloc = 0 
L2_WB = 6968 
n_act = 719 
n_pre = 703 
n_ref = 0 
n_req = 4416 
total_req = 9640 

Dual Bus Interface Util: 
issued_total_row = 1422 
issued_total_col = 9640 
Row_Bus_Util =  0.045108 
CoL_Bus_Util = 0.305799 
Either_Row_CoL_Bus_Util = 0.317028 
Issued_on_Two_Bus_Simul_Util = 0.033879 
issued_two_Eff = 0.106864 
queue_avg = 12.732616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 41998 -   mf: uid=1998933, sid4294967295:w4294967295, part=2, addr=0xc1381300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41898), 
Ready @ 42004 -   mf: uid=1998937, sid4294967295:w4294967295, part=2, addr=0xc1381380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41904), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21540 n_act=719 n_pre=703 n_ref_event=0 n_req=4400 n_rd=2656 n_rd_L2_A=0 n_write=0 n_wr_bk=6976 bw_util=0.3055
n_activity=13575 dram_eff=0.7095
bk0: 224a 26611i bk1: 232a 26200i bk2: 216a 26368i bk3: 216a 25656i bk4: 216a 26853i bk5: 208a 26878i bk6: 208a 26898i bk7: 192a 26986i bk8: 152a 26995i bk9: 152a 26811i bk10: 104a 27133i bk11: 88a 27799i bk12: 104a 27034i bk13: 104a 26719i bk14: 120a 26434i bk15: 120a 26624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836591
Row_Buffer_Locality_read = 0.972892
Row_Buffer_Locality_write = 0.629014
Bank_Level_Parallism = 6.183787
Bank_Level_Parallism_Col = 5.463745
Bank_Level_Parallism_Ready = 3.585860
write_to_read_ratio_blp_rw_average = 0.743025
GrpLevelPara = 2.683722 

BW Util details:
bwutil = 0.305545 
total_CMD = 31524 
util_bw = 9632 
Wasted_Col = 2706 
Wasted_Row = 726 
Idle = 18460 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 1382 
WTRc_limit = 512 
RTWc_limit = 2790 
CCDLc_limit = 2435 
rwq = 0 
CCDLc_limit_alone = 2050 
WTRc_limit_alone = 433 
RTWc_limit_alone = 2484 

Commands details: 
total_CMD = 31524 
n_nop = 21540 
Read = 2656 
Write = 0 
L2_Alloc = 0 
L2_WB = 6976 
n_act = 719 
n_pre = 703 
n_ref = 0 
n_req = 4400 
total_req = 9632 

Dual Bus Interface Util: 
issued_total_row = 1422 
issued_total_col = 9632 
Row_Bus_Util =  0.045108 
CoL_Bus_Util = 0.305545 
Either_Row_CoL_Bus_Util = 0.316711 
Issued_on_Two_Bus_Simul_Util = 0.033942 
issued_two_Eff = 0.107171 
queue_avg = 13.134818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1348
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 41990 -   mf: uid=1998929, sid4294967295:w4294967295, part=3, addr=0xc1381200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41890), 
Ready @ 41996 -   mf: uid=1998932, sid4294967295:w4294967295, part=3, addr=0xc1381280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41896), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21593 n_act=705 n_pre=689 n_ref_event=0 n_req=4388 n_rd=2644 n_rd_L2_A=0 n_write=0 n_wr_bk=6976 bw_util=0.3052
n_activity=13456 dram_eff=0.7149
bk0: 224a 26162i bk1: 232a 26833i bk2: 216a 26605i bk3: 208a 25854i bk4: 216a 26849i bk5: 208a 27078i bk6: 204a 26918i bk7: 192a 27027i bk8: 152a 27138i bk9: 152a 26246i bk10: 104a 27168i bk11: 88a 27384i bk12: 104a 26895i bk13: 104a 26852i bk14: 120a 26778i bk15: 120a 26826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839335
Row_Buffer_Locality_read = 0.972769
Row_Buffer_Locality_write = 0.637041
Bank_Level_Parallism = 6.201857
Bank_Level_Parallism_Col = 5.480463
Bank_Level_Parallism_Ready = 3.620894
write_to_read_ratio_blp_rw_average = 0.742899
GrpLevelPara = 2.668856 

BW Util details:
bwutil = 0.305164 
total_CMD = 31524 
util_bw = 9620 
Wasted_Col = 2622 
Wasted_Row = 683 
Idle = 18599 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 1391 
WTRc_limit = 376 
RTWc_limit = 2489 
CCDLc_limit = 2419 
rwq = 0 
CCDLc_limit_alone = 2073 
WTRc_limit_alone = 324 
RTWc_limit_alone = 2195 

Commands details: 
total_CMD = 31524 
n_nop = 21593 
Read = 2644 
Write = 0 
L2_Alloc = 0 
L2_WB = 6976 
n_act = 705 
n_pre = 689 
n_ref = 0 
n_req = 4388 
total_req = 9620 

Dual Bus Interface Util: 
issued_total_row = 1394 
issued_total_col = 9620 
Row_Bus_Util =  0.044220 
CoL_Bus_Util = 0.305164 
Either_Row_CoL_Bus_Util = 0.315030 
Issued_on_Two_Bus_Simul_Util = 0.034355 
issued_two_Eff = 0.109052 
queue_avg = 12.965931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9659
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21521 n_act=727 n_pre=711 n_ref_event=0 n_req=4437 n_rd=2692 n_rd_L2_A=0 n_write=0 n_wr_bk=6966 bw_util=0.3064
n_activity=14021 dram_eff=0.6888
bk0: 224a 26123i bk1: 224a 26194i bk2: 224a 25930i bk3: 216a 26016i bk4: 216a 26849i bk5: 224a 27118i bk6: 208a 27099i bk7: 204a 27704i bk8: 160a 26911i bk9: 144a 27223i bk10: 104a 26740i bk11: 96a 27381i bk12: 112a 27229i bk13: 96a 26870i bk14: 120a 26622i bk15: 120a 26344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836114
Row_Buffer_Locality_read = 0.974740
Row_Buffer_Locality_write = 0.622133
Bank_Level_Parallism = 6.009709
Bank_Level_Parallism_Col = 5.334267
Bank_Level_Parallism_Ready = 3.287844
write_to_read_ratio_blp_rw_average = 0.739095
GrpLevelPara = 2.661011 

BW Util details:
bwutil = 0.306370 
total_CMD = 31524 
util_bw = 9658 
Wasted_Col = 2918 
Wasted_Row = 813 
Idle = 18135 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 1508 
WTRc_limit = 411 
RTWc_limit = 4072 
CCDLc_limit = 2782 
rwq = 0 
CCDLc_limit_alone = 2195 
WTRc_limit_alone = 348 
RTWc_limit_alone = 3548 

Commands details: 
total_CMD = 31524 
n_nop = 21521 
Read = 2692 
Write = 0 
L2_Alloc = 0 
L2_WB = 6966 
n_act = 727 
n_pre = 711 
n_ref = 0 
n_req = 4437 
total_req = 9658 

Dual Bus Interface Util: 
issued_total_row = 1438 
issued_total_col = 9658 
Row_Bus_Util =  0.045616 
CoL_Bus_Util = 0.306370 
Either_Row_CoL_Bus_Util = 0.317314 
Issued_on_Two_Bus_Simul_Util = 0.034672 
issued_two_Eff = 0.109267 
queue_avg = 13.390432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3904
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21519 n_act=719 n_pre=704 n_ref_event=0 n_req=4433 n_rd=2688 n_rd_L2_A=0 n_write=0 n_wr_bk=6965 bw_util=0.3062
n_activity=13932 dram_eff=0.6929
bk0: 224a 26118i bk1: 224a 26433i bk2: 224a 26856i bk3: 216a 26009i bk4: 216a 26430i bk5: 216a 26970i bk6: 208a 27283i bk7: 208a 27374i bk8: 160a 26836i bk9: 144a 26532i bk10: 104a 26810i bk11: 96a 27439i bk12: 112a 27371i bk13: 96a 26782i bk14: 120a 26265i bk15: 120a 26434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837508
Row_Buffer_Locality_read = 0.974330
Row_Buffer_Locality_write = 0.626506
Bank_Level_Parallism = 6.069574
Bank_Level_Parallism_Col = 5.417035
Bank_Level_Parallism_Ready = 3.446079
write_to_read_ratio_blp_rw_average = 0.740279
GrpLevelPara = 2.675122 

BW Util details:
bwutil = 0.306211 
total_CMD = 31524 
util_bw = 9653 
Wasted_Col = 2876 
Wasted_Row = 795 
Idle = 18200 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 1481 
WTRc_limit = 495 
RTWc_limit = 3611 
CCDLc_limit = 2800 
rwq = 0 
CCDLc_limit_alone = 2281 
WTRc_limit_alone = 437 
RTWc_limit_alone = 3150 

Commands details: 
total_CMD = 31524 
n_nop = 21519 
Read = 2688 
Write = 0 
L2_Alloc = 0 
L2_WB = 6965 
n_act = 719 
n_pre = 704 
n_ref = 0 
n_req = 4433 
total_req = 9653 

Dual Bus Interface Util: 
issued_total_row = 1423 
issued_total_col = 9653 
Row_Bus_Util =  0.045140 
CoL_Bus_Util = 0.306211 
Either_Row_CoL_Bus_Util = 0.317377 
Issued_on_Two_Bus_Simul_Util = 0.033974 
issued_two_Eff = 0.107046 
queue_avg = 13.271031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.271
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21555 n_act=742 n_pre=726 n_ref_event=0 n_req=4398 n_rd=2652 n_rd_L2_A=0 n_write=0 n_wr_bk=6976 bw_util=0.3054
n_activity=13615 dram_eff=0.7072
bk0: 224a 26478i bk1: 224a 26567i bk2: 212a 27011i bk3: 224a 26671i bk4: 208a 26884i bk5: 208a 26993i bk6: 208a 27698i bk7: 192a 27425i bk8: 160a 27763i bk9: 144a 26550i bk10: 104a 27110i bk11: 96a 27346i bk12: 112a 26710i bk13: 96a 26952i bk14: 120a 26147i bk15: 120a 27094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831021
Row_Buffer_Locality_read = 0.975113
Row_Buffer_Locality_write = 0.612034
Bank_Level_Parallism = 5.947352
Bank_Level_Parallism_Col = 5.146329
Bank_Level_Parallism_Ready = 3.349709
write_to_read_ratio_blp_rw_average = 0.745953
GrpLevelPara = 2.640110 

BW Util details:
bwutil = 0.305418 
total_CMD = 31524 
util_bw = 9628 
Wasted_Col = 2738 
Wasted_Row = 645 
Idle = 18513 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 1458 
WTRc_limit = 341 
RTWc_limit = 2647 
CCDLc_limit = 2254 
rwq = 0 
CCDLc_limit_alone = 2039 
WTRc_limit_alone = 274 
RTWc_limit_alone = 2499 

Commands details: 
total_CMD = 31524 
n_nop = 21555 
Read = 2652 
Write = 0 
L2_Alloc = 0 
L2_WB = 6976 
n_act = 742 
n_pre = 726 
n_ref = 0 
n_req = 4398 
total_req = 9628 

Dual Bus Interface Util: 
issued_total_row = 1468 
issued_total_col = 9628 
Row_Bus_Util =  0.046568 
CoL_Bus_Util = 0.305418 
Either_Row_CoL_Bus_Util = 0.316235 
Issued_on_Two_Bus_Simul_Util = 0.035751 
issued_two_Eff = 0.113050 
queue_avg = 13.130630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1306
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21553 n_act=736 n_pre=720 n_ref_event=0 n_req=4384 n_rd=2640 n_rd_L2_A=0 n_write=0 n_wr_bk=6973 bw_util=0.3049
n_activity=13551 dram_eff=0.7094
bk0: 224a 26764i bk1: 224a 26280i bk2: 208a 26738i bk3: 216a 26812i bk4: 208a 26410i bk5: 208a 26830i bk6: 208a 27292i bk7: 192a 27553i bk8: 160a 27848i bk9: 144a 26717i bk10: 104a 27298i bk11: 96a 27262i bk12: 112a 27384i bk13: 96a 26566i bk14: 120a 26256i bk15: 120a 26790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832117
Row_Buffer_Locality_read = 0.974242
Row_Buffer_Locality_write = 0.616973
Bank_Level_Parallism = 6.036467
Bank_Level_Parallism_Col = 5.254353
Bank_Level_Parallism_Ready = 3.372932
write_to_read_ratio_blp_rw_average = 0.745717
GrpLevelPara = 2.666311 

BW Util details:
bwutil = 0.304942 
total_CMD = 31524 
util_bw = 9613 
Wasted_Col = 2631 
Wasted_Row = 672 
Idle = 18608 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 1450 
WTRc_limit = 386 
RTWc_limit = 2854 
CCDLc_limit = 2297 
rwq = 0 
CCDLc_limit_alone = 1946 
WTRc_limit_alone = 330 
RTWc_limit_alone = 2559 

Commands details: 
total_CMD = 31524 
n_nop = 21553 
Read = 2640 
Write = 0 
L2_Alloc = 0 
L2_WB = 6973 
n_act = 736 
n_pre = 720 
n_ref = 0 
n_req = 4384 
total_req = 9613 

Dual Bus Interface Util: 
issued_total_row = 1456 
issued_total_col = 9613 
Row_Bus_Util =  0.046187 
CoL_Bus_Util = 0.304942 
Either_Row_CoL_Bus_Util = 0.316299 
Issued_on_Two_Bus_Simul_Util = 0.034831 
issued_two_Eff = 0.110119 
queue_avg = 12.992387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9924
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21543 n_act=726 n_pre=710 n_ref_event=0 n_req=4426 n_rd=2680 n_rd_L2_A=0 n_write=0 n_wr_bk=6982 bw_util=0.3065
n_activity=13598 dram_eff=0.7105
bk0: 216a 26578i bk1: 224a 26600i bk2: 232a 27258i bk3: 232a 26653i bk4: 232a 26640i bk5: 208a 27086i bk6: 216a 27127i bk7: 176a 27562i bk8: 152a 27125i bk9: 144a 26891i bk10: 104a 27069i bk11: 88a 27511i bk12: 112a 27219i bk13: 104a 26547i bk14: 120a 26501i bk15: 120a 26602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835969
Row_Buffer_Locality_read = 0.973134
Row_Buffer_Locality_write = 0.625430
Bank_Level_Parallism = 6.002468
Bank_Level_Parallism_Col = 5.208503
Bank_Level_Parallism_Ready = 3.391430
write_to_read_ratio_blp_rw_average = 0.739608
GrpLevelPara = 2.645219 

BW Util details:
bwutil = 0.306497 
total_CMD = 31524 
util_bw = 9662 
Wasted_Col = 2675 
Wasted_Row = 631 
Idle = 18556 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 1309 
WTRc_limit = 473 
RTWc_limit = 3034 
CCDLc_limit = 2694 
rwq = 0 
CCDLc_limit_alone = 2188 
WTRc_limit_alone = 397 
RTWc_limit_alone = 2604 

Commands details: 
total_CMD = 31524 
n_nop = 21543 
Read = 2680 
Write = 0 
L2_Alloc = 0 
L2_WB = 6982 
n_act = 726 
n_pre = 710 
n_ref = 0 
n_req = 4426 
total_req = 9662 

Dual Bus Interface Util: 
issued_total_row = 1436 
issued_total_col = 9662 
Row_Bus_Util =  0.045553 
CoL_Bus_Util = 0.306497 
Either_Row_CoL_Bus_Util = 0.316616 
Issued_on_Two_Bus_Simul_Util = 0.035433 
issued_two_Eff = 0.111913 
queue_avg = 12.657753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6578
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21527 n_act=727 n_pre=711 n_ref_event=0 n_req=4426 n_rd=2680 n_rd_L2_A=0 n_write=0 n_wr_bk=6984 bw_util=0.3066
n_activity=13618 dram_eff=0.7096
bk0: 216a 26365i bk1: 224a 26565i bk2: 232a 26964i bk3: 232a 27097i bk4: 232a 26711i bk5: 208a 27286i bk6: 216a 27278i bk7: 176a 27158i bk8: 152a 26999i bk9: 144a 26233i bk10: 104a 27360i bk11: 88a 27274i bk12: 112a 26778i bk13: 104a 26306i bk14: 120a 26757i bk15: 120a 26403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835743
Row_Buffer_Locality_read = 0.973134
Row_Buffer_Locality_write = 0.624857
Bank_Level_Parallism = 6.095809
Bank_Level_Parallism_Col = 5.335941
Bank_Level_Parallism_Ready = 3.378001
write_to_read_ratio_blp_rw_average = 0.745840
GrpLevelPara = 2.730710 

BW Util details:
bwutil = 0.306560 
total_CMD = 31524 
util_bw = 9664 
Wasted_Col = 2677 
Wasted_Row = 664 
Idle = 18519 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 1364 
WTRc_limit = 463 
RTWc_limit = 3668 
CCDLc_limit = 2571 
rwq = 0 
CCDLc_limit_alone = 2101 
WTRc_limit_alone = 411 
RTWc_limit_alone = 3250 

Commands details: 
total_CMD = 31524 
n_nop = 21527 
Read = 2680 
Write = 0 
L2_Alloc = 0 
L2_WB = 6984 
n_act = 727 
n_pre = 711 
n_ref = 0 
n_req = 4426 
total_req = 9664 

Dual Bus Interface Util: 
issued_total_row = 1438 
issued_total_col = 9664 
Row_Bus_Util =  0.045616 
CoL_Bus_Util = 0.306560 
Either_Row_CoL_Bus_Util = 0.317123 
Issued_on_Two_Bus_Simul_Util = 0.035053 
issued_two_Eff = 0.110533 
queue_avg = 13.005202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0052
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 42012 -   mf: uid=1998944, sid4294967295:w4294967295, part=10, addr=0xc1495180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41912), 
Ready @ 42019 -   mf: uid=1998948, sid4294967295:w4294967295, part=10, addr=0xc1495100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41919), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21575 n_act=726 n_pre=710 n_ref_event=0 n_req=4410 n_rd=2668 n_rd_L2_A=0 n_write=0 n_wr_bk=6960 bw_util=0.3054
n_activity=13465 dram_eff=0.715
bk0: 208a 26606i bk1: 212a 26668i bk2: 232a 27165i bk3: 232a 26334i bk4: 224a 26793i bk5: 200a 27628i bk6: 216a 27418i bk7: 176a 27312i bk8: 152a 27519i bk9: 144a 27221i bk10: 112a 27687i bk11: 104a 27697i bk12: 112a 27425i bk13: 104a 27086i bk14: 120a 26325i bk15: 120a 26684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835110
Row_Buffer_Locality_read = 0.973014
Row_Buffer_Locality_write = 0.623779
Bank_Level_Parallism = 5.824094
Bank_Level_Parallism_Col = 4.998697
Bank_Level_Parallism_Ready = 3.175114
write_to_read_ratio_blp_rw_average = 0.745235
GrpLevelPara = 2.680889 

BW Util details:
bwutil = 0.305418 
total_CMD = 31524 
util_bw = 9628 
Wasted_Col = 2717 
Wasted_Row = 571 
Idle = 18608 

BW Util Bottlenecks: 
RCDc_limit = 261 
RCDWRc_limit = 1365 
WTRc_limit = 277 
RTWc_limit = 2804 
CCDLc_limit = 2338 
rwq = 0 
CCDLc_limit_alone = 2050 
WTRc_limit_alone = 217 
RTWc_limit_alone = 2576 

Commands details: 
total_CMD = 31524 
n_nop = 21575 
Read = 2668 
Write = 0 
L2_Alloc = 0 
L2_WB = 6960 
n_act = 726 
n_pre = 710 
n_ref = 0 
n_req = 4410 
total_req = 9628 

Dual Bus Interface Util: 
issued_total_row = 1436 
issued_total_col = 9628 
Row_Bus_Util =  0.045553 
CoL_Bus_Util = 0.305418 
Either_Row_CoL_Bus_Util = 0.315601 
Issued_on_Two_Bus_Simul_Util = 0.035370 
issued_two_Eff = 0.112072 
queue_avg = 12.906484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9065
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 41988 -   mf: uid=1998928, sid4294967295:w4294967295, part=11, addr=0xc1487680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41888), 
Ready @ 42004 -   mf: uid=1998938, sid4294967295:w4294967295, part=11, addr=0xc1495080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41904), 
Ready @ 42011 -   mf: uid=1998943, sid4294967295:w4294967295, part=11, addr=0xc1495000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41911), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21565 n_act=740 n_pre=724 n_ref_event=0 n_req=4397 n_rd=2656 n_rd_L2_A=0 n_write=0 n_wr_bk=6956 bw_util=0.3049
n_activity=13384 dram_eff=0.7182
bk0: 208a 26441i bk1: 208a 26621i bk2: 232a 27315i bk3: 232a 26336i bk4: 224a 27019i bk5: 200a 27253i bk6: 216a 27365i bk7: 176a 27438i bk8: 152a 27489i bk9: 144a 27499i bk10: 112a 27492i bk11: 96a 27740i bk12: 112a 27064i bk13: 104a 26841i bk14: 120a 26137i bk15: 120a 26735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831665
Row_Buffer_Locality_read = 0.971009
Row_Buffer_Locality_write = 0.618966
Bank_Level_Parallism = 5.937417
Bank_Level_Parallism_Col = 5.116637
Bank_Level_Parallism_Ready = 3.226072
write_to_read_ratio_blp_rw_average = 0.744535
GrpLevelPara = 2.643433 

BW Util details:
bwutil = 0.304911 
total_CMD = 31524 
util_bw = 9612 
Wasted_Col = 2617 
Wasted_Row = 570 
Idle = 18725 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 1387 
WTRc_limit = 312 
RTWc_limit = 2643 
CCDLc_limit = 2306 
rwq = 0 
CCDLc_limit_alone = 2008 
WTRc_limit_alone = 258 
RTWc_limit_alone = 2399 

Commands details: 
total_CMD = 31524 
n_nop = 21565 
Read = 2656 
Write = 0 
L2_Alloc = 0 
L2_WB = 6956 
n_act = 740 
n_pre = 724 
n_ref = 0 
n_req = 4397 
total_req = 9612 

Dual Bus Interface Util: 
issued_total_row = 1464 
issued_total_col = 9612 
Row_Bus_Util =  0.046441 
CoL_Bus_Util = 0.304911 
Either_Row_CoL_Bus_Util = 0.315918 
Issued_on_Two_Bus_Simul_Util = 0.035433 
issued_two_Eff = 0.112160 
queue_avg = 12.747621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7476
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21462 n_act=730 n_pre=714 n_ref_event=0 n_req=4492 n_rd=2748 n_rd_L2_A=0 n_write=0 n_wr_bk=6976 bw_util=0.3085
n_activity=13668 dram_eff=0.7114
bk0: 216a 26624i bk1: 212a 26650i bk2: 248a 26837i bk3: 240a 26179i bk4: 224a 26905i bk5: 216a 26655i bk6: 208a 27201i bk7: 184a 27565i bk8: 152a 27061i bk9: 152a 27070i bk10: 120a 27832i bk11: 112a 27550i bk12: 104a 27417i bk13: 104a 27038i bk14: 128a 26769i bk15: 128a 27020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837489
Row_Buffer_Locality_read = 0.973799
Row_Buffer_Locality_write = 0.622706
Bank_Level_Parallism = 5.828356
Bank_Level_Parallism_Col = 5.029011
Bank_Level_Parallism_Ready = 3.070547
write_to_read_ratio_blp_rw_average = 0.730438
GrpLevelPara = 2.671342 

BW Util details:
bwutil = 0.308463 
total_CMD = 31524 
util_bw = 9724 
Wasted_Col = 2816 
Wasted_Row = 586 
Idle = 18398 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 1364 
WTRc_limit = 460 
RTWc_limit = 3558 
CCDLc_limit = 2588 
rwq = 0 
CCDLc_limit_alone = 2175 
WTRc_limit_alone = 429 
RTWc_limit_alone = 3176 

Commands details: 
total_CMD = 31524 
n_nop = 21462 
Read = 2748 
Write = 0 
L2_Alloc = 0 
L2_WB = 6976 
n_act = 730 
n_pre = 714 
n_ref = 0 
n_req = 4492 
total_req = 9724 

Dual Bus Interface Util: 
issued_total_row = 1444 
issued_total_col = 9724 
Row_Bus_Util =  0.045806 
CoL_Bus_Util = 0.308463 
Either_Row_CoL_Bus_Util = 0.319185 
Issued_on_Two_Bus_Simul_Util = 0.035084 
issued_two_Eff = 0.109919 
queue_avg = 13.362866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3629
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21471 n_act=716 n_pre=700 n_ref_event=0 n_req=4488 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=6976 bw_util=0.3083
n_activity=13698 dram_eff=0.7096
bk0: 216a 26429i bk1: 208a 26656i bk2: 248a 27051i bk3: 240a 25880i bk4: 224a 27001i bk5: 216a 26841i bk6: 208a 27075i bk7: 184a 27460i bk8: 152a 27190i bk9: 152a 27278i bk10: 120a 27945i bk11: 112a 27350i bk12: 104a 27217i bk13: 104a 27150i bk14: 128a 27018i bk15: 128a 26943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840463
Row_Buffer_Locality_read = 0.974490
Row_Buffer_Locality_write = 0.629587
Bank_Level_Parallism = 5.813394
Bank_Level_Parallism_Col = 5.077022
Bank_Level_Parallism_Ready = 3.056482
write_to_read_ratio_blp_rw_average = 0.726860
GrpLevelPara = 2.680737 

BW Util details:
bwutil = 0.308336 
total_CMD = 31524 
util_bw = 9720 
Wasted_Col = 2781 
Wasted_Row = 639 
Idle = 18384 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 1348 
WTRc_limit = 660 
RTWc_limit = 3435 
CCDLc_limit = 2740 
rwq = 0 
CCDLc_limit_alone = 2274 
WTRc_limit_alone = 576 
RTWc_limit_alone = 3053 

Commands details: 
total_CMD = 31524 
n_nop = 21471 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 6976 
n_act = 716 
n_pre = 700 
n_ref = 0 
n_req = 4488 
total_req = 9720 

Dual Bus Interface Util: 
issued_total_row = 1416 
issued_total_col = 9720 
Row_Bus_Util =  0.044918 
CoL_Bus_Util = 0.308336 
Either_Row_CoL_Bus_Util = 0.318900 
Issued_on_Two_Bus_Simul_Util = 0.034355 
issued_two_Eff = 0.107729 
queue_avg = 13.202671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2027
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 41986 -   mf: uid=1998926, sid4294967295:w4294967295, part=14, addr=0xc14d0c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41886), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21464 n_act=728 n_pre=712 n_ref_event=0 n_req=4481 n_rd=2736 n_rd_L2_A=0 n_write=0 n_wr_bk=6977 bw_util=0.3081
n_activity=13664 dram_eff=0.7108
bk0: 216a 26594i bk1: 224a 26775i bk2: 248a 26780i bk3: 240a 26189i bk4: 216a 26770i bk5: 208a 27198i bk6: 208a 26985i bk7: 184a 27211i bk8: 152a 27059i bk9: 152a 27082i bk10: 112a 27519i bk11: 112a 27073i bk12: 104a 26911i bk13: 104a 26698i bk14: 128a 26516i bk15: 128a 26746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837536
Row_Buffer_Locality_read = 0.972953
Row_Buffer_Locality_write = 0.625215
Bank_Level_Parallism = 5.996498
Bank_Level_Parallism_Col = 5.193989
Bank_Level_Parallism_Ready = 3.225471
write_to_read_ratio_blp_rw_average = 0.749933
GrpLevelPara = 2.644889 

BW Util details:
bwutil = 0.308114 
total_CMD = 31524 
util_bw = 9713 
Wasted_Col = 2791 
Wasted_Row = 630 
Idle = 18390 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 1435 
WTRc_limit = 389 
RTWc_limit = 3573 
CCDLc_limit = 2707 
rwq = 0 
CCDLc_limit_alone = 2275 
WTRc_limit_alone = 336 
RTWc_limit_alone = 3194 

Commands details: 
total_CMD = 31524 
n_nop = 21464 
Read = 2736 
Write = 0 
L2_Alloc = 0 
L2_WB = 6977 
n_act = 728 
n_pre = 712 
n_ref = 0 
n_req = 4481 
total_req = 9713 

Dual Bus Interface Util: 
issued_total_row = 1440 
issued_total_col = 9713 
Row_Bus_Util =  0.045679 
CoL_Bus_Util = 0.308114 
Either_Row_CoL_Bus_Util = 0.319122 
Issued_on_Two_Bus_Simul_Util = 0.034672 
issued_two_Eff = 0.108648 
queue_avg = 13.050469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0505
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21481 n_act=726 n_pre=710 n_ref_event=0 n_req=4478 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=6980 bw_util=0.3081
n_activity=13693 dram_eff=0.7093
bk0: 216a 26689i bk1: 224a 26899i bk2: 248a 26880i bk3: 240a 25894i bk4: 216a 27175i bk5: 208a 27287i bk6: 208a 26826i bk7: 184a 27180i bk8: 152a 27150i bk9: 152a 26979i bk10: 112a 27713i bk11: 108a 27472i bk12: 104a 27045i bk13: 104a 26791i bk14: 128a 26686i bk15: 128a 26738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837874
Row_Buffer_Locality_read = 0.973280
Row_Buffer_Locality_write = 0.626002
Bank_Level_Parallism = 5.898340
Bank_Level_Parallism_Col = 5.115038
Bank_Level_Parallism_Ready = 3.237232
write_to_read_ratio_blp_rw_average = 0.729571
GrpLevelPara = 2.622524 

BW Util details:
bwutil = 0.308083 
total_CMD = 31524 
util_bw = 9712 
Wasted_Col = 2772 
Wasted_Row = 648 
Idle = 18392 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 1328 
WTRc_limit = 376 
RTWc_limit = 2718 
CCDLc_limit = 2610 
rwq = 0 
CCDLc_limit_alone = 2310 
WTRc_limit_alone = 316 
RTWc_limit_alone = 2478 

Commands details: 
total_CMD = 31524 
n_nop = 21481 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 6980 
n_act = 726 
n_pre = 710 
n_ref = 0 
n_req = 4478 
total_req = 9712 

Dual Bus Interface Util: 
issued_total_row = 1436 
issued_total_col = 9712 
Row_Bus_Util =  0.045553 
CoL_Bus_Util = 0.308083 
Either_Row_CoL_Bus_Util = 0.318583 
Issued_on_Two_Bus_Simul_Util = 0.035053 
issued_two_Eff = 0.110027 
queue_avg = 13.251237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2512
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 42024 -   mf: uid=1998951, sid4294967295:w4294967295, part=16, addr=0xc14aa380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41924), 
Ready @ 42031 -   mf: uid=1998954, sid4294967295:w4294967295, part=16, addr=0xc14aa300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41931), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21496 n_act=725 n_pre=709 n_ref_event=0 n_req=4442 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=6976 bw_util=0.3068
n_activity=13755 dram_eff=0.7032
bk0: 216a 26093i bk1: 216a 26833i bk2: 208a 26892i bk3: 208a 26848i bk4: 224a 27675i bk5: 208a 27128i bk6: 224a 27665i bk7: 216a 27481i bk8: 160a 27173i bk9: 152a 27360i bk10: 112a 28043i bk11: 104a 27816i bk12: 112a 27007i bk13: 104a 26921i bk14: 120a 26879i bk15: 112a 26999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836748
Row_Buffer_Locality_read = 0.972552
Row_Buffer_Locality_write = 0.626934
Bank_Level_Parallism = 5.654443
Bank_Level_Parallism_Col = 4.940328
Bank_Level_Parallism_Ready = 3.070720
write_to_read_ratio_blp_rw_average = 0.739348
GrpLevelPara = 2.688771 

BW Util details:
bwutil = 0.306814 
total_CMD = 31524 
util_bw = 9672 
Wasted_Col = 2597 
Wasted_Row = 820 
Idle = 18435 

BW Util Bottlenecks: 
RCDc_limit = 356 
RCDWRc_limit = 1316 
WTRc_limit = 293 
RTWc_limit = 2846 
CCDLc_limit = 2020 
rwq = 0 
CCDLc_limit_alone = 1761 
WTRc_limit_alone = 274 
RTWc_limit_alone = 2606 

Commands details: 
total_CMD = 31524 
n_nop = 21496 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 6976 
n_act = 725 
n_pre = 709 
n_ref = 0 
n_req = 4442 
total_req = 9672 

Dual Bus Interface Util: 
issued_total_row = 1434 
issued_total_col = 9672 
Row_Bus_Util =  0.045489 
CoL_Bus_Util = 0.306814 
Either_Row_CoL_Bus_Util = 0.318107 
Issued_on_Two_Bus_Simul_Util = 0.034196 
issued_two_Eff = 0.107499 
queue_avg = 11.221482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2215
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 42016 -   mf: uid=1998947, sid4294967295:w4294967295, part=17, addr=0xc14aa280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41916), 
Ready @ 42023 -   mf: uid=1998950, sid4294967295:w4294967295, part=17, addr=0xc14aa200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41923), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21506 n_act=736 n_pre=720 n_ref_event=0 n_req=4438 n_rd=2692 n_rd_L2_A=0 n_write=0 n_wr_bk=6979 bw_util=0.3068
n_activity=13746 dram_eff=0.7036
bk0: 216a 26244i bk1: 212a 26639i bk2: 208a 27000i bk3: 208a 26501i bk4: 224a 27152i bk5: 208a 27525i bk6: 224a 27644i bk7: 216a 27750i bk8: 160a 26840i bk9: 152a 27479i bk10: 112a 27861i bk11: 104a 27736i bk12: 112a 27306i bk13: 104a 26962i bk14: 120a 26652i bk15: 112a 27325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834122
Row_Buffer_Locality_read = 0.973626
Row_Buffer_Locality_write = 0.618911
Bank_Level_Parallism = 5.682647
Bank_Level_Parallism_Col = 4.937224
Bank_Level_Parallism_Ready = 3.133699
write_to_read_ratio_blp_rw_average = 0.736261
GrpLevelPara = 2.661810 

BW Util details:
bwutil = 0.306782 
total_CMD = 31524 
util_bw = 9671 
Wasted_Col = 2615 
Wasted_Row = 772 
Idle = 18466 

BW Util Bottlenecks: 
RCDc_limit = 313 
RCDWRc_limit = 1339 
WTRc_limit = 368 
RTWc_limit = 2348 
CCDLc_limit = 2205 
rwq = 0 
CCDLc_limit_alone = 1913 
WTRc_limit_alone = 345 
RTWc_limit_alone = 2079 

Commands details: 
total_CMD = 31524 
n_nop = 21506 
Read = 2692 
Write = 0 
L2_Alloc = 0 
L2_WB = 6979 
n_act = 736 
n_pre = 720 
n_ref = 0 
n_req = 4438 
total_req = 9671 

Dual Bus Interface Util: 
issued_total_row = 1456 
issued_total_col = 9671 
Row_Bus_Util =  0.046187 
CoL_Bus_Util = 0.306782 
Either_Row_CoL_Bus_Util = 0.317790 
Issued_on_Two_Bus_Simul_Util = 0.035180 
issued_two_Eff = 0.110701 
queue_avg = 11.032103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0321
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21522 n_act=740 n_pre=725 n_ref_event=0 n_req=4452 n_rd=2704 n_rd_L2_A=0 n_write=0 n_wr_bk=6982 bw_util=0.3073
n_activity=13237 dram_eff=0.7317
bk0: 216a 26405i bk1: 208a 26768i bk2: 216a 27056i bk3: 208a 26231i bk4: 224a 27659i bk5: 208a 27489i bk6: 224a 27130i bk7: 224a 27059i bk8: 160a 26855i bk9: 152a 27035i bk10: 112a 27566i bk11: 104a 27331i bk12: 112a 26921i bk13: 104a 26901i bk14: 120a 26623i bk15: 112a 27208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833521
Row_Buffer_Locality_read = 0.976701
Row_Buffer_Locality_write = 0.611906
Bank_Level_Parallism = 6.035458
Bank_Level_Parallism_Col = 5.189093
Bank_Level_Parallism_Ready = 3.207413
write_to_read_ratio_blp_rw_average = 0.740586
GrpLevelPara = 2.702996 

BW Util details:
bwutil = 0.307258 
total_CMD = 31524 
util_bw = 9686 
Wasted_Col = 2419 
Wasted_Row = 586 
Idle = 18833 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 1270 
WTRc_limit = 430 
RTWc_limit = 2641 
CCDLc_limit = 2234 
rwq = 0 
CCDLc_limit_alone = 1908 
WTRc_limit_alone = 358 
RTWc_limit_alone = 2387 

Commands details: 
total_CMD = 31524 
n_nop = 21522 
Read = 2704 
Write = 0 
L2_Alloc = 0 
L2_WB = 6982 
n_act = 740 
n_pre = 725 
n_ref = 0 
n_req = 4452 
total_req = 9686 

Dual Bus Interface Util: 
issued_total_row = 1465 
issued_total_col = 9686 
Row_Bus_Util =  0.046473 
CoL_Bus_Util = 0.307258 
Either_Row_CoL_Bus_Util = 0.317282 
Issued_on_Two_Bus_Simul_Util = 0.036448 
issued_two_Eff = 0.114877 
queue_avg = 11.686366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6864
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21547 n_act=736 n_pre=720 n_ref_event=0 n_req=4452 n_rd=2704 n_rd_L2_A=0 n_write=0 n_wr_bk=6990 bw_util=0.3075
n_activity=13325 dram_eff=0.7275
bk0: 216a 26470i bk1: 208a 27038i bk2: 216a 27091i bk3: 208a 25923i bk4: 224a 27176i bk5: 208a 27155i bk6: 224a 27257i bk7: 224a 27072i bk8: 160a 26855i bk9: 152a 26984i bk10: 112a 27563i bk11: 104a 27066i bk12: 112a 26666i bk13: 104a 26524i bk14: 120a 26564i bk15: 112a 26844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834681
Row_Buffer_Locality_read = 0.977071
Row_Buffer_Locality_write = 0.614416
Bank_Level_Parallism = 6.192829
Bank_Level_Parallism_Col = 5.322051
Bank_Level_Parallism_Ready = 3.300908
write_to_read_ratio_blp_rw_average = 0.746970
GrpLevelPara = 2.705441 

BW Util details:
bwutil = 0.307512 
total_CMD = 31524 
util_bw = 9694 
Wasted_Col = 2473 
Wasted_Row = 523 
Idle = 18834 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 1251 
WTRc_limit = 269 
RTWc_limit = 3046 
CCDLc_limit = 2249 
rwq = 0 
CCDLc_limit_alone = 1938 
WTRc_limit_alone = 237 
RTWc_limit_alone = 2767 

Commands details: 
total_CMD = 31524 
n_nop = 21547 
Read = 2704 
Write = 0 
L2_Alloc = 0 
L2_WB = 6990 
n_act = 736 
n_pre = 720 
n_ref = 0 
n_req = 4452 
total_req = 9694 

Dual Bus Interface Util: 
issued_total_row = 1456 
issued_total_col = 9694 
Row_Bus_Util =  0.046187 
CoL_Bus_Util = 0.307512 
Either_Row_CoL_Bus_Util = 0.316489 
Issued_on_Two_Bus_Simul_Util = 0.037210 
issued_two_Eff = 0.117570 
queue_avg = 11.513831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5138
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21467 n_act=724 n_pre=708 n_ref_event=0 n_req=4488 n_rd=2740 n_rd_L2_A=0 n_write=0 n_wr_bk=6985 bw_util=0.3085
n_activity=13687 dram_eff=0.7105
bk0: 208a 26515i bk1: 208a 26501i bk2: 212a 26260i bk3: 216a 27129i bk4: 216a 27363i bk5: 216a 27449i bk6: 232a 26960i bk7: 216a 27117i bk8: 168a 26938i bk9: 152a 27299i bk10: 120a 28116i bk11: 112a 27824i bk12: 120a 27135i bk13: 96a 27058i bk14: 128a 26377i bk15: 120a 26504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838645
Row_Buffer_Locality_read = 0.977007
Row_Buffer_Locality_write = 0.621637
Bank_Level_Parallism = 5.869348
Bank_Level_Parallism_Col = 5.119847
Bank_Level_Parallism_Ready = 3.216555
write_to_read_ratio_blp_rw_average = 0.747553
GrpLevelPara = 2.696886 

BW Util details:
bwutil = 0.308495 
total_CMD = 31524 
util_bw = 9725 
Wasted_Col = 2638 
Wasted_Row = 641 
Idle = 18520 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 1272 
WTRc_limit = 385 
RTWc_limit = 2873 
CCDLc_limit = 2378 
rwq = 0 
CCDLc_limit_alone = 1959 
WTRc_limit_alone = 344 
RTWc_limit_alone = 2495 

Commands details: 
total_CMD = 31524 
n_nop = 21467 
Read = 2740 
Write = 0 
L2_Alloc = 0 
L2_WB = 6985 
n_act = 724 
n_pre = 708 
n_ref = 0 
n_req = 4488 
total_req = 9725 

Dual Bus Interface Util: 
issued_total_row = 1432 
issued_total_col = 9725 
Row_Bus_Util =  0.045426 
CoL_Bus_Util = 0.308495 
Either_Row_CoL_Bus_Util = 0.319027 
Issued_on_Two_Bus_Simul_Util = 0.034894 
issued_two_Eff = 0.109377 
queue_avg = 11.611661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6117
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21461 n_act=720 n_pre=704 n_ref_event=0 n_req=4484 n_rd=2736 n_rd_L2_A=0 n_write=0 n_wr_bk=6989 bw_util=0.3085
n_activity=13701 dram_eff=0.7098
bk0: 208a 26401i bk1: 208a 26143i bk2: 208a 26418i bk3: 216a 27000i bk4: 216a 26944i bk5: 216a 26655i bk6: 232a 26507i bk7: 216a 27568i bk8: 168a 27274i bk9: 152a 27298i bk10: 120a 27637i bk11: 112a 27920i bk12: 120a 27045i bk13: 96a 27151i bk14: 128a 26136i bk15: 120a 26259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839429
Row_Buffer_Locality_read = 0.975877
Row_Buffer_Locality_write = 0.625858
Bank_Level_Parallism = 5.996410
Bank_Level_Parallism_Col = 5.220031
Bank_Level_Parallism_Ready = 3.331002
write_to_read_ratio_blp_rw_average = 0.751446
GrpLevelPara = 2.700024 

BW Util details:
bwutil = 0.308495 
total_CMD = 31524 
util_bw = 9725 
Wasted_Col = 2758 
Wasted_Row = 610 
Idle = 18431 

BW Util Bottlenecks: 
RCDc_limit = 259 
RCDWRc_limit = 1358 
WTRc_limit = 261 
RTWc_limit = 3510 
CCDLc_limit = 2597 
rwq = 0 
CCDLc_limit_alone = 2118 
WTRc_limit_alone = 251 
RTWc_limit_alone = 3041 

Commands details: 
total_CMD = 31524 
n_nop = 21461 
Read = 2736 
Write = 0 
L2_Alloc = 0 
L2_WB = 6989 
n_act = 720 
n_pre = 704 
n_ref = 0 
n_req = 4484 
total_req = 9725 

Dual Bus Interface Util: 
issued_total_row = 1424 
issued_total_col = 9725 
Row_Bus_Util =  0.045172 
CoL_Bus_Util = 0.308495 
Either_Row_CoL_Bus_Util = 0.319217 
Issued_on_Two_Bus_Simul_Util = 0.034450 
issued_two_Eff = 0.107920 
queue_avg = 11.773093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7731
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21452 n_act=715 n_pre=699 n_ref_event=0 n_req=4492 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=6992 bw_util=0.3088
n_activity=13699 dram_eff=0.7107
bk0: 200a 26190i bk1: 216a 26148i bk2: 208a 26319i bk3: 216a 26399i bk4: 216a 26895i bk5: 216a 27391i bk6: 232a 27257i bk7: 224a 26937i bk8: 168a 27322i bk9: 152a 27329i bk10: 120a 27649i bk11: 112a 27784i bk12: 120a 27220i bk13: 96a 26795i bk14: 128a 26624i bk15: 120a 26761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840828
Row_Buffer_Locality_read = 0.976312
Row_Buffer_Locality_write = 0.628146
Bank_Level_Parallism = 5.924212
Bank_Level_Parallism_Col = 5.174340
Bank_Level_Parallism_Ready = 3.313168
write_to_read_ratio_blp_rw_average = 0.747243
GrpLevelPara = 2.684804 

BW Util details:
bwutil = 0.308844 
total_CMD = 31524 
util_bw = 9736 
Wasted_Col = 2754 
Wasted_Row = 652 
Idle = 18382 

BW Util Bottlenecks: 
RCDc_limit = 271 
RCDWRc_limit = 1346 
WTRc_limit = 470 
RTWc_limit = 2895 
CCDLc_limit = 2339 
rwq = 0 
CCDLc_limit_alone = 1995 
WTRc_limit_alone = 386 
RTWc_limit_alone = 2635 

Commands details: 
total_CMD = 31524 
n_nop = 21452 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 6992 
n_act = 715 
n_pre = 699 
n_ref = 0 
n_req = 4492 
total_req = 9736 

Dual Bus Interface Util: 
issued_total_row = 1414 
issued_total_col = 9736 
Row_Bus_Util =  0.044855 
CoL_Bus_Util = 0.308844 
Either_Row_CoL_Bus_Util = 0.319503 
Issued_on_Two_Bus_Simul_Util = 0.034196 
issued_two_Eff = 0.107029 
queue_avg = 11.884247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8842
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21486 n_act=705 n_pre=689 n_ref_event=0 n_req=4492 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=6991 bw_util=0.3088
n_activity=13626 dram_eff=0.7144
bk0: 200a 26367i bk1: 216a 26377i bk2: 208a 26207i bk3: 216a 26348i bk4: 216a 26982i bk5: 216a 26860i bk6: 232a 27192i bk7: 224a 27154i bk8: 168a 27222i bk9: 152a 27181i bk10: 120a 27315i bk11: 112a 27608i bk12: 120a 26791i bk13: 96a 26222i bk14: 128a 26545i bk15: 120a 26635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.843054
Row_Buffer_Locality_read = 0.977041
Row_Buffer_Locality_write = 0.632723
Bank_Level_Parallism = 6.144714
Bank_Level_Parallism_Col = 5.391241
Bank_Level_Parallism_Ready = 3.497483
write_to_read_ratio_blp_rw_average = 0.755177
GrpLevelPara = 2.687105 

BW Util details:
bwutil = 0.308812 
total_CMD = 31524 
util_bw = 9735 
Wasted_Col = 2653 
Wasted_Row = 610 
Idle = 18526 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 1270 
WTRc_limit = 282 
RTWc_limit = 2817 
CCDLc_limit = 2325 
rwq = 0 
CCDLc_limit_alone = 2038 
WTRc_limit_alone = 236 
RTWc_limit_alone = 2576 

Commands details: 
total_CMD = 31524 
n_nop = 21486 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 6991 
n_act = 705 
n_pre = 689 
n_ref = 0 
n_req = 4492 
total_req = 9735 

Dual Bus Interface Util: 
issued_total_row = 1394 
issued_total_col = 9735 
Row_Bus_Util =  0.044220 
CoL_Bus_Util = 0.308812 
Either_Row_CoL_Bus_Util = 0.318424 
Issued_on_Two_Bus_Simul_Util = 0.034609 
issued_two_Eff = 0.108687 
queue_avg = 11.541270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5413
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 41986 -   mf: uid=1998927, sid4294967295:w4294967295, part=24, addr=0xc16cfb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41886), 
Ready @ 41994 -   mf: uid=1998930, sid4294967295:w4294967295, part=24, addr=0xc16cfb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41894), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21469 n_act=705 n_pre=689 n_ref_event=0 n_req=4490 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=6974 bw_util=0.3083
n_activity=13738 dram_eff=0.7074
bk0: 216a 26738i bk1: 216a 26358i bk2: 232a 27172i bk3: 216a 26877i bk4: 240a 27319i bk5: 216a 27037i bk6: 224a 27083i bk7: 200a 27390i bk8: 160a 27151i bk9: 144a 26990i bk10: 120a 27197i bk11: 112a 27739i bk12: 112a 26724i bk13: 96a 26470i bk14: 128a 26693i bk15: 112a 26224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842914
Row_Buffer_Locality_read = 0.977041
Row_Buffer_Locality_write = 0.631881
Bank_Level_Parallism = 5.977156
Bank_Level_Parallism_Col = 5.277291
Bank_Level_Parallism_Ready = 3.349249
write_to_read_ratio_blp_rw_average = 0.735230
GrpLevelPara = 2.714847 

BW Util details:
bwutil = 0.308273 
total_CMD = 31524 
util_bw = 9718 
Wasted_Col = 2564 
Wasted_Row = 719 
Idle = 18523 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 1406 
WTRc_limit = 371 
RTWc_limit = 2698 
CCDLc_limit = 2132 
rwq = 0 
CCDLc_limit_alone = 1835 
WTRc_limit_alone = 310 
RTWc_limit_alone = 2462 

Commands details: 
total_CMD = 31524 
n_nop = 21469 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 6974 
n_act = 705 
n_pre = 689 
n_ref = 0 
n_req = 4490 
total_req = 9718 

Dual Bus Interface Util: 
issued_total_row = 1394 
issued_total_col = 9718 
Row_Bus_Util =  0.044220 
CoL_Bus_Util = 0.308273 
Either_Row_CoL_Bus_Util = 0.318963 
Issued_on_Two_Bus_Simul_Util = 0.033530 
issued_two_Eff = 0.105122 
queue_avg = 11.923614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9236
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 41994 -   mf: uid=1998931, sid4294967295:w4294967295, part=25, addr=0xc16cfa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41894), 
Ready @ 42000 -   mf: uid=1998934, sid4294967295:w4294967295, part=25, addr=0xc16cfa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41900), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21460 n_act=700 n_pre=684 n_ref_event=0 n_req=4490 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=6976 bw_util=0.3083
n_activity=13643 dram_eff=0.7125
bk0: 216a 26533i bk1: 216a 26545i bk2: 232a 26674i bk3: 216a 26730i bk4: 240a 27320i bk5: 216a 27254i bk6: 224a 27255i bk7: 200a 27455i bk8: 160a 27185i bk9: 144a 26821i bk10: 120a 26915i bk11: 112a 27414i bk12: 112a 26757i bk13: 96a 26975i bk14: 128a 26409i bk15: 112a 26595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.843840
Row_Buffer_Locality_read = 0.975947
Row_Buffer_Locality_write = 0.636103
Bank_Level_Parallism = 6.024473
Bank_Level_Parallism_Col = 5.346467
Bank_Level_Parallism_Ready = 3.520370
write_to_read_ratio_blp_rw_average = 0.751424
GrpLevelPara = 2.751666 

BW Util details:
bwutil = 0.308336 
total_CMD = 31524 
util_bw = 9720 
Wasted_Col = 2504 
Wasted_Row = 729 
Idle = 18571 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 1358 
WTRc_limit = 270 
RTWc_limit = 2449 
CCDLc_limit = 2042 
rwq = 0 
CCDLc_limit_alone = 1808 
WTRc_limit_alone = 244 
RTWc_limit_alone = 2241 

Commands details: 
total_CMD = 31524 
n_nop = 21460 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 6976 
n_act = 700 
n_pre = 684 
n_ref = 0 
n_req = 4490 
total_req = 9720 

Dual Bus Interface Util: 
issued_total_row = 1384 
issued_total_col = 9720 
Row_Bus_Util =  0.043903 
CoL_Bus_Util = 0.308336 
Either_Row_CoL_Bus_Util = 0.319249 
Issued_on_Two_Bus_Simul_Util = 0.032991 
issued_two_Eff = 0.103339 
queue_avg = 11.822516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8225
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 41985 -   mf: uid=1998925, sid4294967295:w4294967295, part=26, addr=0xc15b6f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41885), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21498 n_act=728 n_pre=713 n_ref_event=0 n_req=4475 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=6984 bw_util=0.3081
n_activity=13753 dram_eff=0.7062
bk0: 208a 26130i bk1: 216a 25991i bk2: 232a 26567i bk3: 216a 26216i bk4: 240a 26958i bk5: 216a 26687i bk6: 224a 26813i bk7: 200a 27367i bk8: 160a 26302i bk9: 144a 26262i bk10: 120a 27241i bk11: 104a 27262i bk12: 112a 26693i bk13: 96a 26971i bk14: 128a 26574i bk15: 112a 26514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837095
Row_Buffer_Locality_read = 0.978006
Row_Buffer_Locality_write = 0.617058
Bank_Level_Parallism = 6.314538
Bank_Level_Parallism_Col = 5.579816
Bank_Level_Parallism_Ready = 3.578357
write_to_read_ratio_blp_rw_average = 0.745286
GrpLevelPara = 2.742620 

BW Util details:
bwutil = 0.308083 
total_CMD = 31524 
util_bw = 9712 
Wasted_Col = 2650 
Wasted_Row = 673 
Idle = 18489 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 1376 
WTRc_limit = 522 
RTWc_limit = 3278 
CCDLc_limit = 2380 
rwq = 0 
CCDLc_limit_alone = 1964 
WTRc_limit_alone = 445 
RTWc_limit_alone = 2939 

Commands details: 
total_CMD = 31524 
n_nop = 21498 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 6984 
n_act = 728 
n_pre = 713 
n_ref = 0 
n_req = 4475 
total_req = 9712 

Dual Bus Interface Util: 
issued_total_row = 1441 
issued_total_col = 9712 
Row_Bus_Util =  0.045711 
CoL_Bus_Util = 0.308083 
Either_Row_CoL_Bus_Util = 0.318043 
Issued_on_Two_Bus_Simul_Util = 0.035751 
issued_two_Eff = 0.112408 
queue_avg = 12.246669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2467
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21482 n_act=733 n_pre=718 n_ref_event=0 n_req=4476 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=6984 bw_util=0.3081
n_activity=13771 dram_eff=0.7053
bk0: 208a 25662i bk1: 216a 25629i bk2: 232a 26475i bk3: 216a 25908i bk4: 240a 26929i bk5: 216a 26699i bk6: 224a 27149i bk7: 200a 27177i bk8: 160a 27255i bk9: 144a 27002i bk10: 120a 27591i bk11: 104a 27447i bk12: 112a 27175i bk13: 96a 26956i bk14: 128a 26580i bk15: 112a 26230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835978
Row_Buffer_Locality_read = 0.976173
Row_Buffer_Locality_write = 0.617058
Bank_Level_Parallism = 6.207864
Bank_Level_Parallism_Col = 5.454199
Bank_Level_Parallism_Ready = 3.465816
write_to_read_ratio_blp_rw_average = 0.753437
GrpLevelPara = 2.742961 

BW Util details:
bwutil = 0.308083 
total_CMD = 31524 
util_bw = 9712 
Wasted_Col = 2676 
Wasted_Row = 659 
Idle = 18477 

BW Util Bottlenecks: 
RCDc_limit = 186 
RCDWRc_limit = 1377 
WTRc_limit = 505 
RTWc_limit = 3549 
CCDLc_limit = 2515 
rwq = 0 
CCDLc_limit_alone = 1944 
WTRc_limit_alone = 436 
RTWc_limit_alone = 3047 

Commands details: 
total_CMD = 31524 
n_nop = 21482 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 6984 
n_act = 733 
n_pre = 718 
n_ref = 0 
n_req = 4476 
total_req = 9712 

Dual Bus Interface Util: 
issued_total_row = 1451 
issued_total_col = 9712 
Row_Bus_Util =  0.046028 
CoL_Bus_Util = 0.308083 
Either_Row_CoL_Bus_Util = 0.318551 
Issued_on_Two_Bus_Simul_Util = 0.035560 
issued_two_Eff = 0.111631 
queue_avg = 12.071754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0718
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 42002 -   mf: uid=1998936, sid4294967295:w4294967295, part=28, addr=0xc146e700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41902), 
Ready @ 42008 -   mf: uid=1998940, sid4294967295:w4294967295, part=28, addr=0xc146e780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41908), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21487 n_act=718 n_pre=702 n_ref_event=0 n_req=4450 n_rd=2704 n_rd_L2_A=0 n_write=0 n_wr_bk=6981 bw_util=0.3072
n_activity=13606 dram_eff=0.7118
bk0: 208a 26390i bk1: 216a 26221i bk2: 224a 26520i bk3: 216a 26196i bk4: 236a 26893i bk5: 216a 27004i bk6: 216a 26854i bk7: 196a 27088i bk8: 160a 27672i bk9: 144a 27009i bk10: 120a 27639i bk11: 104a 27484i bk12: 112a 26729i bk13: 96a 26975i bk14: 128a 26376i bk15: 112a 26420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838652
Row_Buffer_Locality_read = 0.976331
Row_Buffer_Locality_write = 0.625430
Bank_Level_Parallism = 6.106255
Bank_Level_Parallism_Col = 5.379138
Bank_Level_Parallism_Ready = 3.531647
write_to_read_ratio_blp_rw_average = 0.747902
GrpLevelPara = 2.714274 

BW Util details:
bwutil = 0.307226 
total_CMD = 31524 
util_bw = 9685 
Wasted_Col = 2592 
Wasted_Row = 720 
Idle = 18527 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 1361 
WTRc_limit = 291 
RTWc_limit = 2630 
CCDLc_limit = 2109 
rwq = 0 
CCDLc_limit_alone = 1771 
WTRc_limit_alone = 255 
RTWc_limit_alone = 2328 

Commands details: 
total_CMD = 31524 
n_nop = 21487 
Read = 2704 
Write = 0 
L2_Alloc = 0 
L2_WB = 6981 
n_act = 718 
n_pre = 702 
n_ref = 0 
n_req = 4450 
total_req = 9685 

Dual Bus Interface Util: 
issued_total_row = 1420 
issued_total_col = 9685 
Row_Bus_Util =  0.045045 
CoL_Bus_Util = 0.307226 
Either_Row_CoL_Bus_Util = 0.318392 
Issued_on_Two_Bus_Simul_Util = 0.033879 
issued_two_Eff = 0.106406 
queue_avg = 11.734647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7346
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 42008 -   mf: uid=1998941, sid4294967295:w4294967295, part=29, addr=0xc146e600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41908), 
Ready @ 42015 -   mf: uid=1998945, sid4294967295:w4294967295, part=29, addr=0xc146e680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41915), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21495 n_act=711 n_pre=695 n_ref_event=0 n_req=4446 n_rd=2700 n_rd_L2_A=0 n_write=0 n_wr_bk=6983 bw_util=0.3072
n_activity=13631 dram_eff=0.7104
bk0: 208a 25711i bk1: 216a 26592i bk2: 224a 26910i bk3: 216a 26115i bk4: 232a 26925i bk5: 216a 26980i bk6: 216a 27115i bk7: 196a 27621i bk8: 160a 27504i bk9: 144a 27099i bk10: 120a 27981i bk11: 104a 27351i bk12: 112a 26546i bk13: 96a 26399i bk14: 128a 26150i bk15: 112a 26040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840081
Row_Buffer_Locality_read = 0.977407
Row_Buffer_Locality_write = 0.627720
Bank_Level_Parallism = 6.131561
Bank_Level_Parallism_Col = 5.386768
Bank_Level_Parallism_Ready = 3.499432
write_to_read_ratio_blp_rw_average = 0.765161
GrpLevelPara = 2.700604 

BW Util details:
bwutil = 0.307163 
total_CMD = 31524 
util_bw = 9683 
Wasted_Col = 2645 
Wasted_Row = 685 
Idle = 18511 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 1373 
WTRc_limit = 239 
RTWc_limit = 3356 
CCDLc_limit = 2349 
rwq = 0 
CCDLc_limit_alone = 1902 
WTRc_limit_alone = 217 
RTWc_limit_alone = 2931 

Commands details: 
total_CMD = 31524 
n_nop = 21495 
Read = 2700 
Write = 0 
L2_Alloc = 0 
L2_WB = 6983 
n_act = 711 
n_pre = 695 
n_ref = 0 
n_req = 4446 
total_req = 9683 

Dual Bus Interface Util: 
issued_total_row = 1406 
issued_total_col = 9683 
Row_Bus_Util =  0.044601 
CoL_Bus_Util = 0.307163 
Either_Row_CoL_Bus_Util = 0.318139 
Issued_on_Two_Bus_Simul_Util = 0.033625 
issued_two_Eff = 0.105693 
queue_avg = 11.863691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8637
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 42019 -   mf: uid=1998949, sid4294967295:w4294967295, part=30, addr=0xc146e500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41919), 
Ready @ 42026 -   mf: uid=1998952, sid4294967295:w4294967295, part=30, addr=0xc146e580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41926), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21543 n_act=724 n_pre=708 n_ref_event=0 n_req=4430 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=6971 bw_util=0.3063
n_activity=13444 dram_eff=0.7182
bk0: 200a 26530i bk1: 208a 26826i bk2: 224a 26712i bk3: 208a 26576i bk4: 232a 27376i bk5: 216a 27568i bk6: 216a 27425i bk7: 196a 27246i bk8: 160a 27167i bk9: 144a 26637i bk10: 120a 27442i bk11: 112a 27878i bk12: 112a 26859i bk13: 96a 26611i bk14: 128a 26206i bk15: 112a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836495
Row_Buffer_Locality_read = 0.976155
Row_Buffer_Locality_write = 0.621560
Bank_Level_Parallism = 6.032512
Bank_Level_Parallism_Col = 5.283660
Bank_Level_Parallism_Ready = 3.355981
write_to_read_ratio_blp_rw_average = 0.758948
GrpLevelPara = 2.715762 

BW Util details:
bwutil = 0.306275 
total_CMD = 31524 
util_bw = 9655 
Wasted_Col = 2504 
Wasted_Row = 667 
Idle = 18698 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 1332 
WTRc_limit = 279 
RTWc_limit = 2924 
CCDLc_limit = 2340 
rwq = 0 
CCDLc_limit_alone = 1897 
WTRc_limit_alone = 246 
RTWc_limit_alone = 2514 

Commands details: 
total_CMD = 31524 
n_nop = 21543 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 6971 
n_act = 724 
n_pre = 708 
n_ref = 0 
n_req = 4430 
total_req = 9655 

Dual Bus Interface Util: 
issued_total_row = 1432 
issued_total_col = 9655 
Row_Bus_Util =  0.045426 
CoL_Bus_Util = 0.306275 
Either_Row_CoL_Bus_Util = 0.316616 
Issued_on_Two_Bus_Simul_Util = 0.035084 
issued_two_Eff = 0.110811 
queue_avg = 11.667270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6673
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 42026 -   mf: uid=1998953, sid4294967295:w4294967295, part=31, addr=0xc146e400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41926), 
Ready @ 42034 -   mf: uid=1998955, sid4294967295:w4294967295, part=31, addr=0xc146e480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (41934), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31524 n_nop=21549 n_act=717 n_pre=701 n_ref_event=0 n_req=4414 n_rd=2668 n_rd_L2_A=0 n_write=0 n_wr_bk=6972 bw_util=0.3058
n_activity=13445 dram_eff=0.717
bk0: 200a 26540i bk1: 208a 26897i bk2: 224a 26811i bk3: 208a 26733i bk4: 232a 27364i bk5: 212a 27686i bk6: 216a 27359i bk7: 192a 26989i bk8: 160a 27431i bk9: 144a 26956i bk10: 120a 27584i bk11: 104a 27768i bk12: 112a 26957i bk13: 96a 26955i bk14: 128a 25983i bk15: 112a 26563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837525
Row_Buffer_Locality_read = 0.976012
Row_Buffer_Locality_write = 0.625788
Bank_Level_Parallism = 5.941149
Bank_Level_Parallism_Col = 5.146420
Bank_Level_Parallism_Ready = 3.381328
write_to_read_ratio_blp_rw_average = 0.746583
GrpLevelPara = 2.695885 

BW Util details:
bwutil = 0.305799 
total_CMD = 31524 
util_bw = 9640 
Wasted_Col = 2571 
Wasted_Row = 618 
Idle = 18695 

BW Util Bottlenecks: 
RCDc_limit = 273 
RCDWRc_limit = 1402 
WTRc_limit = 429 
RTWc_limit = 2622 
CCDLc_limit = 2243 
rwq = 0 
CCDLc_limit_alone = 1902 
WTRc_limit_alone = 383 
RTWc_limit_alone = 2327 

Commands details: 
total_CMD = 31524 
n_nop = 21549 
Read = 2668 
Write = 0 
L2_Alloc = 0 
L2_WB = 6972 
n_act = 717 
n_pre = 701 
n_ref = 0 
n_req = 4414 
total_req = 9640 

Dual Bus Interface Util: 
issued_total_row = 1418 
issued_total_col = 9640 
Row_Bus_Util =  0.044982 
CoL_Bus_Util = 0.305799 
Either_Row_CoL_Bus_Util = 0.316426 
Issued_on_Two_Bus_Simul_Util = 0.034355 
issued_two_Eff = 0.108571 
queue_avg = 11.306909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3069

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9120, Miss = 7592, Miss_rate = 0.832, Pending_hits = 48, Reservation_fails = 368
L2_cache_bank[1]: Access = 9120, Miss = 7632, Miss_rate = 0.837, Pending_hits = 44, Reservation_fails = 342
L2_cache_bank[2]: Access = 9120, Miss = 7592, Miss_rate = 0.832, Pending_hits = 34, Reservation_fails = 313
L2_cache_bank[3]: Access = 9120, Miss = 7624, Miss_rate = 0.836, Pending_hits = 44, Reservation_fails = 321
L2_cache_bank[4]: Access = 9120, Miss = 7584, Miss_rate = 0.832, Pending_hits = 48, Reservation_fails = 313
L2_cache_bank[5]: Access = 9120, Miss = 7616, Miss_rate = 0.835, Pending_hits = 40, Reservation_fails = 366
L2_cache_bank[6]: Access = 9120, Miss = 7584, Miss_rate = 0.832, Pending_hits = 44, Reservation_fails = 306
L2_cache_bank[7]: Access = 9120, Miss = 7604, Miss_rate = 0.834, Pending_hits = 32, Reservation_fails = 353
L2_cache_bank[8]: Access = 9120, Miss = 7608, Miss_rate = 0.834, Pending_hits = 48, Reservation_fails = 341
L2_cache_bank[9]: Access = 9120, Miss = 7628, Miss_rate = 0.836, Pending_hits = 40, Reservation_fails = 347
L2_cache_bank[10]: Access = 9120, Miss = 7600, Miss_rate = 0.833, Pending_hits = 48, Reservation_fails = 414
L2_cache_bank[11]: Access = 9120, Miss = 7632, Miss_rate = 0.837, Pending_hits = 40, Reservation_fails = 352
L2_cache_bank[12]: Access = 9120, Miss = 7584, Miss_rate = 0.832, Pending_hits = 39, Reservation_fails = 303
L2_cache_bank[13]: Access = 9120, Miss = 7612, Miss_rate = 0.835, Pending_hits = 40, Reservation_fails = 338
L2_cache_bank[14]: Access = 9120, Miss = 7584, Miss_rate = 0.832, Pending_hits = 48, Reservation_fails = 629
L2_cache_bank[15]: Access = 9120, Miss = 7600, Miss_rate = 0.833, Pending_hits = 33, Reservation_fails = 336
L2_cache_bank[16]: Access = 9120, Miss = 7600, Miss_rate = 0.833, Pending_hits = 47, Reservation_fails = 302
L2_cache_bank[17]: Access = 9120, Miss = 7624, Miss_rate = 0.836, Pending_hits = 32, Reservation_fails = 409
L2_cache_bank[18]: Access = 9120, Miss = 7600, Miss_rate = 0.833, Pending_hits = 40, Reservation_fails = 301
L2_cache_bank[19]: Access = 9120, Miss = 7624, Miss_rate = 0.836, Pending_hits = 32, Reservation_fails = 402
L2_cache_bank[20]: Access = 9120, Miss = 7608, Miss_rate = 0.834, Pending_hits = 32, Reservation_fails = 323
L2_cache_bank[21]: Access = 9120, Miss = 7604, Miss_rate = 0.834, Pending_hits = 40, Reservation_fails = 424
L2_cache_bank[22]: Access = 9120, Miss = 7608, Miss_rate = 0.834, Pending_hits = 32, Reservation_fails = 309
L2_cache_bank[23]: Access = 9120, Miss = 7592, Miss_rate = 0.832, Pending_hits = 40, Reservation_fails = 420
L2_cache_bank[24]: Access = 9120, Miss = 7640, Miss_rate = 0.838, Pending_hits = 48, Reservation_fails = 402
L2_cache_bank[25]: Access = 9120, Miss = 7652, Miss_rate = 0.839, Pending_hits = 45, Reservation_fails = 410
L2_cache_bank[26]: Access = 9120, Miss = 7640, Miss_rate = 0.838, Pending_hits = 48, Reservation_fails = 509
L2_cache_bank[27]: Access = 9120, Miss = 7648, Miss_rate = 0.839, Pending_hits = 44, Reservation_fails = 414
L2_cache_bank[28]: Access = 9120, Miss = 7640, Miss_rate = 0.838, Pending_hits = 41, Reservation_fails = 602
L2_cache_bank[29]: Access = 9120, Miss = 7640, Miss_rate = 0.838, Pending_hits = 48, Reservation_fails = 431
L2_cache_bank[30]: Access = 9120, Miss = 7640, Miss_rate = 0.838, Pending_hits = 48, Reservation_fails = 652
L2_cache_bank[31]: Access = 9120, Miss = 7636, Miss_rate = 0.837, Pending_hits = 48, Reservation_fails = 467
L2_cache_bank[32]: Access = 9120, Miss = 7632, Miss_rate = 0.837, Pending_hits = 37, Reservation_fails = 127
L2_cache_bank[33]: Access = 9120, Miss = 7608, Miss_rate = 0.834, Pending_hits = 38, Reservation_fails = 369
L2_cache_bank[34]: Access = 9120, Miss = 7628, Miss_rate = 0.836, Pending_hits = 32, Reservation_fails = 146
L2_cache_bank[35]: Access = 9120, Miss = 7608, Miss_rate = 0.834, Pending_hits = 37, Reservation_fails = 341
L2_cache_bank[36]: Access = 9120, Miss = 7632, Miss_rate = 0.837, Pending_hits = 32, Reservation_fails = 74
L2_cache_bank[37]: Access = 9120, Miss = 7616, Miss_rate = 0.835, Pending_hits = 32, Reservation_fails = 335
L2_cache_bank[38]: Access = 9120, Miss = 7632, Miss_rate = 0.837, Pending_hits = 32, Reservation_fails = 27
L2_cache_bank[39]: Access = 9120, Miss = 7616, Miss_rate = 0.835, Pending_hits = 32, Reservation_fails = 359
L2_cache_bank[40]: Access = 9120, Miss = 7636, Miss_rate = 0.837, Pending_hits = 32, Reservation_fails = 52
L2_cache_bank[41]: Access = 9120, Miss = 7648, Miss_rate = 0.839, Pending_hits = 37, Reservation_fails = 351
L2_cache_bank[42]: Access = 9120, Miss = 7632, Miss_rate = 0.837, Pending_hits = 48, Reservation_fails = 204
L2_cache_bank[43]: Access = 9120, Miss = 7648, Miss_rate = 0.839, Pending_hits = 37, Reservation_fails = 417
L2_cache_bank[44]: Access = 9120, Miss = 7648, Miss_rate = 0.839, Pending_hits = 48, Reservation_fails = 180
L2_cache_bank[45]: Access = 9120, Miss = 7640, Miss_rate = 0.838, Pending_hits = 40, Reservation_fails = 404
L2_cache_bank[46]: Access = 9120, Miss = 7648, Miss_rate = 0.839, Pending_hits = 48, Reservation_fails = 127
L2_cache_bank[47]: Access = 9120, Miss = 7640, Miss_rate = 0.838, Pending_hits = 40, Reservation_fails = 410
L2_cache_bank[48]: Access = 9120, Miss = 7648, Miss_rate = 0.839, Pending_hits = 37, Reservation_fails = 56
L2_cache_bank[49]: Access = 9120, Miss = 7640, Miss_rate = 0.838, Pending_hits = 40, Reservation_fails = 316
L2_cache_bank[50]: Access = 9120, Miss = 7648, Miss_rate = 0.839, Pending_hits = 48, Reservation_fails = 253
L2_cache_bank[51]: Access = 9120, Miss = 7640, Miss_rate = 0.838, Pending_hits = 40, Reservation_fails = 311
L2_cache_bank[52]: Access = 9120, Miss = 7648, Miss_rate = 0.839, Pending_hits = 24, Reservation_fails = 106
L2_cache_bank[53]: Access = 9120, Miss = 7624, Miss_rate = 0.836, Pending_hits = 43, Reservation_fails = 342
L2_cache_bank[54]: Access = 9120, Miss = 7648, Miss_rate = 0.839, Pending_hits = 24, Reservation_fails = 96
L2_cache_bank[55]: Access = 9120, Miss = 7624, Miss_rate = 0.836, Pending_hits = 45, Reservation_fails = 336
L2_cache_bank[56]: Access = 9120, Miss = 7648, Miss_rate = 0.839, Pending_hits = 48, Reservation_fails = 155
L2_cache_bank[57]: Access = 9120, Miss = 7600, Miss_rate = 0.833, Pending_hits = 48, Reservation_fails = 547
L2_cache_bank[58]: Access = 9120, Miss = 7644, Miss_rate = 0.838, Pending_hits = 48, Reservation_fails = 175
L2_cache_bank[59]: Access = 9120, Miss = 7600, Miss_rate = 0.833, Pending_hits = 48, Reservation_fails = 533
L2_cache_bank[60]: Access = 9120, Miss = 7644, Miss_rate = 0.838, Pending_hits = 48, Reservation_fails = 223
L2_cache_bank[61]: Access = 9120, Miss = 7584, Miss_rate = 0.832, Pending_hits = 48, Reservation_fails = 329
L2_cache_bank[62]: Access = 9120, Miss = 7636, Miss_rate = 0.837, Pending_hits = 48, Reservation_fails = 150
L2_cache_bank[63]: Access = 9120, Miss = 7576, Miss_rate = 0.831, Pending_hits = 44, Reservation_fails = 330
L2_total_cache_accesses = 583680
L2_total_cache_misses = 487836
L2_total_cache_miss_rate = 0.8358
L2_total_cache_pending_hits = 2618
L2_total_cache_reservation_fails = 20700
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2618
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 64821
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 182272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20700
L2_cache_data_port_util = 0.108
L2_cache_fill_port_util = 0.032
average_pipeline_duty_cycle=2229.995361
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694240
	Total NON REG=129024
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=976064
	Total NON REG=193536
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=977632
	Total NON REG=193536
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=977952
	Total NON REG=193536
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=696640
	Total NON REG=129024
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=978368
	Total NON REG=193536
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975296
	Total NON REG=193536
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695296
	Total NON REG=129024
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=978592
	Total NON REG=193536
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=979040
	Total NON REG=193536
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975072
	Total NON REG=193536
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=696064
	Total NON REG=129024
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=977344
	Total NON REG=193536
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=977472
	Total NON REG=193536
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=976928
	Total NON REG=193536
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695328
	Total NON REG=129024
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=976256
	Total NON REG=193536
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=974880
	Total NON REG=193536
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694208
	Total NON REG=129024
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975392
	Total NON REG=193536
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=976896
	Total NON REG=193536
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975776
	Total NON REG=193536
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975040
	Total NON REG=193536
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694304
	Total NON REG=129024
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975008
	Total NON REG=193536
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=692864
	Total NON REG=129024
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=978784
	Total NON REG=193536
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975680
	Total NON REG=193536
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=974880
	Total NON REG=193536
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975232
	Total NON REG=193536
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695488
	Total NON REG=129024
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=978208
	Total NON REG=193536
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975072
	Total NON REG=193536
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=692512
	Total NON REG=129024
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975808
	Total NON REG=193536
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694528
	Total NON REG=129024
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=976768
	Total NON REG=193536
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695456
	Total NON REG=129024
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=693952
	Total NON REG=129024
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694912
	Total NON REG=129024
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=976128
	Total NON REG=193536
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694848
	Total NON REG=129024
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694624
	Total NON REG=129024
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975616
	Total NON REG=193536
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=976416
	Total NON REG=193536
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=972768
	Total NON REG=193536
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=977216
	Total NON REG=193536
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=976064
	Total NON REG=193536
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=976800
	Total NON REG=193536
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=693664
	Total NON REG=129024
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695712
	Total NON REG=129024
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=976800
	Total NON REG=193536
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695776
	Total NON REG=129024
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694912
	Total NON REG=129024
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=693792
	Total NON REG=129024
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695040
	Total NON REG=129024
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695712
	Total NON REG=129024
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695968
	Total NON REG=129024
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=696000
	Total NON REG=129024
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694944
	Total NON REG=129024
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=692768
	Total NON REG=129024
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=977376
	Total NON REG=193536
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695360
	Total NON REG=129024
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=17016
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12730368
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1045248
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483776
	Total REG Writes=975744
	Total NON REG=193536
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694016
	Total NON REG=129024
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694592
	Total NON REG=129024
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=696416
	Total NON REG=129024
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=696384
	Total NON REG=129024
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=696160
	Total NON REG=129024
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=696352
	Total NON REG=129024
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=696032
	Total NON REG=129024
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695872
	Total NON REG=129024
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=697408
	Total NON REG=129024
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=693952
	Total NON REG=129024
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695424
	Total NON REG=129024
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695072
	Total NON REG=129024
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=695360
	Total NON REG=129024
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=696992
	Total NON REG=129024
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=696608
	Total NON REG=129024
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=696064
	Total NON REG=129024


==========Power Metrics -- Memory==========
Total memory controller accesses: 86428
Total memory controller reads: 86428
Total memory controller writes: 0
!!!Total Shared memory access: 122496
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 18432
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 182272
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 10112
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 401408
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 46792
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 200704
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 93226
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 2618
	Cache_stats[GLOBAL_ACC_R][MISS] = 21607
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 20700
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 64821
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 100352
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 182272
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

icnt_total_pkts_mem_to_simt=583680
icnt_total_pkts_simt_to_mem=583680
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 583680
Req_Network_cycles = 41983
Req_Network_injected_packets_per_cycle =      13.9028 
Req_Network_conflicts_per_cycle =      13.6740
Req_Network_conflicts_per_cycle_util =      20.6815
Req_Bank_Level_Parallism =      21.0275
Req_Network_in_buffer_full_per_cycle =       1.5210
Req_Network_in_buffer_avg_util =      89.9443
Req_Network_out_buffer_full_per_cycle =       0.0020
Req_Network_out_buffer_avg_util =      16.4812

Reply_Network_injected_packets_num = 583680
Reply_Network_cycles = 41983
Reply_Network_injected_packets_per_cycle =       13.9028
Reply_Network_conflicts_per_cycle =       13.6916
Reply_Network_conflicts_per_cycle_util =      19.8246
Reply_Bank_Level_Parallism =      20.1304
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      12.3401
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1738
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 26 sec (266 sec)
gpgpu_simulation_rate = 166411 (inst/sec)
gpgpu_simulation_rate = 157 (cycle/sec)
gpgpu_silicon_slowdown = 7210191x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
