INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kris/Vivado/zamfp-project/hdmi.sim/sim_1/impl/timing/xsim/oscilloscope_tb_full_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_gen
INFO: [VRFC 10-311] analyzing module clock_gen_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module clock_gen_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module clock_gen_clk_wiz_1_0
INFO: [VRFC 10-311] analyzing module clock_gen_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-311] analyzing module clock_gen_wrapper
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module i2c_communication
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-311] analyzing module oscilloscope
INFO: [VRFC 10-311] analyzing module serializer
INFO: [VRFC 10-311] analyzing module serializer_2
INFO: [VRFC 10-311] analyzing module serializer_3
INFO: [VRFC 10-311] analyzing module tmds_encoder
INFO: [VRFC 10-311] analyzing module tmds_encoder_0
INFO: [VRFC 10-311] analyzing module tmds_encoder_1
INFO: [VRFC 10-311] analyzing module video_generator
INFO: [VRFC 10-311] analyzing module glbl
