// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs_Serpens_aux_split_aux_452 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 10,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    input wire  [512:0] fifo_Y_out_if_dout,
    input wire          fifo_Y_out_if_empty_n,
    output wire         fifo_Y_out_if_read,
    output wire [512:0] write_Y_0_fifo_Y_peek_dout,
    output wire         write_Y_0_fifo_Y_peek_empty_n,
    input wire          write_Y_0_fifo_Y_peek_read,
    output wire [512:0] write_Y_0_fifo_Y_s_dout,
    output wire         write_Y_0_fifo_Y_s_empty_n,
    input wire          write_Y_0_fifo_Y_s_read
);
assign fifo_Y_out_if_read = write_Y_0_fifo_Y_s_read;
assign write_Y_0_fifo_Y_peek_dout = fifo_Y_out_if_dout;
assign write_Y_0_fifo_Y_peek_empty_n = fifo_Y_out_if_empty_n;
assign write_Y_0_fifo_Y_s_dout = fifo_Y_out_if_dout;
assign write_Y_0_fifo_Y_s_empty_n = fifo_Y_out_if_empty_n;
endmodule
