// Seed: 2054676521
module module_0 (
    input tri id_0
);
  reg id_2;
  assign id_2 = 1;
  tri0 id_3;
  assign id_2 = id_0 == id_3;
  assign id_3 = 1;
  tri id_4;
  assign id_4 = 1;
  if (id_2) wire id_5;
  else wor id_6;
  assign id_6 = 1;
  wire id_7, id_8;
  always_ff id_2 = #1 1;
endmodule
module module_1 (
    input  tri   id_0#(.id_5(1)),
    output wand  id_1,
    output wire  id_2,
    output uwire id_3
);
  wor id_6;
  module_0(
      id_0
  );
  assign id_6 = 1 + id_0;
  uwire id_7 = 1;
endmodule
