{\rtf1\ansi\ansicpg1252\cocoartf2639
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fnil\fcharset0 Menlo-Regular;}
{\colortbl;\red255\green255\blue255;\red0\green0\blue0;}
{\*\expandedcolortbl;;\csgray\c0;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx560\tx1120\tx1680\tx2240\tx2800\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720\pardirnatural\partightenfactor0

\f0\fs22 \cf2 \CocoaLigature0 *** ChampSim Multicore Out-of-Order Simulator ***\
\
Warmup Instructions: 25000000\
Simulation Instructions: 25000000\
Number of CPUs: 1\
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s\
\
VirtualMemory physical capacity: 8588881920 num_ppages: 2096895\
VirtualMemory page size: 4096 log2_page_size: 12\
\
CPU 0 runs /Users/avaneeshsai/Downloads/sssp-3.trace.gz\
CPU 0 Bimodal branch predictor\
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64\
cpu0_L2C stream prefetcher \
Heartbeat CPU 0 instructions: 10000002 cycles: 2980435 heartbeat IPC: 3.35522 cumulative IPC: 3.35522 (Simulation time: 0 hr 0 min 57 sec) \
Heartbeat CPU 0 instructions: 20000001 cycles: 6362384 heartbeat IPC: 2.95687 cumulative IPC: 3.14348 (Simulation time: 0 hr 2 min 9 sec) \
\
Warmup complete CPU 0 instructions: 25000004 cycles: 8126967 (Simulation time: 0 hr 2 min 46 sec) \
\
Heartbeat CPU 0 instructions: 30000002 cycles: 25579626 heartbeat IPC: 0.520366 cumulative IPC: 0.286489 (Simulation time: 0 hr 3 min 35 sec) \
Heartbeat CPU 0 instructions: 40000001 cycles: 61837760 heartbeat IPC: 0.2758 cumulative IPC: 0.279273 (Simulation time: 0 hr 5 min 0 sec) \
Heartbeat CPU 0 instructions: 50000002 cycles: 96898456 heartbeat IPC: 0.28522 cumulative IPC: 0.281622 (Simulation time: 0 hr 6 min 29 sec) \
Finished CPU 0 instructions: 25000000 cycles: 88771507 cumulative IPC: 0.281622 (Simulation time: 0 hr 6 min 29 sec) \
\
ChampSim completed all CPUs\
\
Region of Interest Statistics\
\
CPU 0 cumulative IPC: 0.281622 instructions: 25000000 cycles: 88771507\
cpu0_DTLB TOTAL     ACCESS:    6312887  HIT:    5875304  MISS:     437583\
cpu0_DTLB LOAD      ACCESS:    5887558  HIT:    5607411  MISS:     280147\
cpu0_DTLB RFO       ACCESS:     425329  HIT:     267893  MISS:     157436\
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_DTLB AVERAGE MISS LATENCY: 11.252 cycles\
cpu0_ITLB TOTAL     ACCESS:    2383384  HIT:    2383384  MISS:          0\
cpu0_ITLB LOAD      ACCESS:    2383384  HIT:    2383384  MISS:          0\
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles\
cpu0_L1I TOTAL     ACCESS:      10710  HIT:      10710  MISS:          0\
cpu0_L1I LOAD      ACCESS:      10710  HIT:      10710  MISS:          0\
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1I AVERAGE MISS LATENCY: nan cycles\
cpu0_STLB TOTAL     ACCESS:     437583  HIT:     432153  MISS:       5430\
cpu0_STLB LOAD      ACCESS:     280147  HIT:     275462  MISS:       4685\
cpu0_STLB RFO       ACCESS:     157436  HIT:     156691  MISS:        745\
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_STLB AVERAGE MISS LATENCY: 174.325 cycles\
cpu0_L1D TOTAL     ACCESS:    6194827  HIT:    4952637  MISS:    1242190\
cpu0_L1D LOAD      ACCESS:    5559040  HIT:    4433245  MISS:    1125795\
cpu0_L1D RFO       ACCESS:     630385  HIT:     515940  MISS:     114445\
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D TRANSLATION ACCESS:       5402  HIT:       3452  MISS:       1950\
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1D AVERAGE MISS LATENCY: 123.744 cycles\
cpu0_L2C TOTAL     ACCESS:    1724855  HIT:     658947  MISS:    1065908\
cpu0_L2C LOAD      ACCESS:    1125789  HIT:     224320  MISS:     901469\
cpu0_L2C RFO       ACCESS:     114439  HIT:      78219  MISS:      36220\
cpu0_L2C PREFETCH  ACCESS:     134604  HIT:       7799  MISS:     126805\
cpu0_L2C WRITEBACK ACCESS:     348073  HIT:     347120  MISS:        953\
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1489  MISS:        461\
cpu0_L2C PREFETCH  REQUESTED:     159825  ISSUED:     154127  USEFUL:      40007  USELESS:      89985\
cpu0_L2C AVERAGE MISS LATENCY: 156.784 cycles\
LLC TOTAL     ACCESS:    1306697  HIT:     634272  MISS:     672425\
LLC LOAD      ACCESS:     898278  HIT:     367543  MISS:     530735\
LLC RFO       ACCESS:      36220  HIT:      10396  MISS:      25824\
LLC PREFETCH  ACCESS:     137013  HIT:      22927  MISS:     114086\
LLC WRITEBACK ACCESS:     234725  HIT:     233118  MISS:       1607\
LLC TRANSLATION ACCESS:        461  HIT:        288  MISS:        173\
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
LLC AVERAGE MISS LATENCY: 225.098 cycles\
\
DRAM Statistics\
 CHANNEL 0\
 RQ ROW_BUFFER_HIT:      95908  ROW_BUFFER_MISS:     574561\
 DBUS AVG_CONGESTED_CYCLE:    3.94524\
 WQ ROW_BUFFER_HIT:      41713  ROW_BUFFER_MISS:     164673  FULL:          0\
\
\
CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.2206\
Branch type MPKI\
BRANCH_DIRECT_JUMP: 0\
BRANCH_INDIRECT: 0\
BRANCH_CONDITIONAL: 12.9566\
BRANCH_DIRECT_CALL: 0\
BRANCH_INDIRECT_CALL: 0\
BRANCH_RETURN: 0}