// Seed: 4166395970
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wor id_2,
    output supply1 id_3,
    output wor id_4,
    input wor id_5,
    output supply0 id_6,
    input tri id_7,
    input wor id_8
);
  wire id_10;
  assign id_3 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input tri0 id_2
);
  wire id_4;
  wire id_5;
  module_0(
      id_2, id_2, id_2, id_0, id_0, id_1, id_0, id_1, id_1
  ); id_6(
      .id_0(id_0), .id_1(id_2), .id_2(id_4), .id_3(1'b0), .id_4(1), .id_5(id_2), .id_6(id_2)
  );
endmodule
