<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ECE281_Celiano_Lab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ECE281Celiano_Lab2_room.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ECE281Celiano_Lab2_room.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ECE281Celiano_Lab2_room_ECE281Celiano_Lab2_room_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ECE281Celiano_Lab2_room_ECE281Celiano_Lab2_room_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ECE281Celiano_Lab2_room_ECE281Celiano_Lab2_room_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ECE281Celiano_Lab2_room_fsm.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="ECE281Celiano_Lab2_room_fsm.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ECE281Celiano_Lab2_room_fsm.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ECE281Celiano_Lab2_room_fsm.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ECE281Celiano_Lab2_room_fsm.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ECE281Celiano_Lab2_room_fsm_ECE281Celiano_Lab2_room_fsm_sch_tb_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ECE281Celiano_Lab2_room_fsm_ECE281Celiano_Lab2_room_fsm_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ECE281Celiano_Lab2_room_fsm_summary.html"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ECE281_Celi_Lab2_sword.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ECE281_Celi_Lab2_sword.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ECE281_Celi_Lab2_sword_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ECE281_Celiano_Lab2_Top.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ECE281_Celiano_Lab2_Top_ECE281_Celiano_Lab2_Top_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ECE281_Celiano_Lab2_Top_ECE281_Celiano_Lab2_Top_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ECE281_Celiano_Lab2_sword.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ECE281_Celiano_Lab2_sword_fsm.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ECE281_celi_lab2_sword_ECE281_celi_lab2_sword_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1424302205" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1424302205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424365601" xil_pn:in_ck="-3421993606818834829" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1424365601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281_Celi_Lab2_Sword_tb.vhd"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab2_Room_tb.vhd"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab2_Top_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1424365601" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3616780653225426091" xil_pn:start_ts="1424365601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424365604" xil_pn:in_ck="1357615096932162537" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2764886958426227539" xil_pn:start_ts="1424365601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ECE281Celiano_Lab2_room.vhf"/>
      <outfile xil_pn:name="ECE281_Celi_Lab2_sword.vhf"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab2_Top.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1424302208" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7424154024150578711" xil_pn:start_ts="1424302208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424365604" xil_pn:in_ck="1157491106148891117" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1424365604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281Celiano_Lab2_room.vhf"/>
      <outfile xil_pn:name="ECE281Celiano_Lab2_room_fsm.vhf"/>
      <outfile xil_pn:name="ECE281_Celi_Lab2_Sword_tb.vhd"/>
      <outfile xil_pn:name="ECE281_Celi_Lab2_sword.vhf"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab2_Room_tb.vhd"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab2_Top.vhf"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab2_Top_tb.vhd"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab2_sword.vhf"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab2_sword_fsm.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1424365613" xil_pn:in_ck="1157491106148891117" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-703332486210403470" xil_pn:start_ts="1424365604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281Celiano_Lab2_room_ECE281Celiano_Lab2_room_sch_tb_beh.prj"/>
      <outfile xil_pn:name="ECE281Celiano_Lab2_room_ECE281Celiano_Lab2_room_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1424365614" xil_pn:in_ck="-4948531515584732789" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3415259546478580319" xil_pn:start_ts="1424365613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281Celiano_Lab2_room_ECE281Celiano_Lab2_room_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1424298090" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1424298090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424298094" xil_pn:in_ck="-1464024624507439727" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7876313658767121652" xil_pn:start_ts="1424298090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1424298094" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4514691014787892473" xil_pn:start_ts="1424298094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1424298094" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1424298094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424298094" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7731883694974968246" xil_pn:start_ts="1424298094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1424298094" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1424298094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1424298094" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2917186059757193725" xil_pn:start_ts="1424298094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1424298100" xil_pn:in_ck="455388461827643798" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8291696358491681903" xil_pn:start_ts="1424298094">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
