Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 16 18:24:55 2023
| Host         : DESKTOP-011TMCA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3_timing_summary_routed.rpt -pb Basys3_timing_summary_routed.pb -rpx Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.536        0.000                      0                   91        0.173        0.000                      0                   91        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.536        0.000                      0                   91        0.173        0.000                      0                   91        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.349ns (36.656%)  route 2.331ns (63.344%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  inst_Clock_Divider/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           1.299     6.960    inst_Clock_Divider/clock_divide_counter_reg[19]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  inst_Clock_Divider/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.084    inst_Clock_Divider/geqOp_carry__1_i_3_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.634 r  inst_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    inst_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.791 r  inst_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.032     8.822    inst_Clock_Divider/clear
    SLICE_X64Y20         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.729    14.359    inst_Clock_Divider/clock_divide_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.349ns (36.656%)  route 2.331ns (63.344%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  inst_Clock_Divider/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           1.299     6.960    inst_Clock_Divider/clock_divide_counter_reg[19]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  inst_Clock_Divider/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.084    inst_Clock_Divider/geqOp_carry__1_i_3_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.634 r  inst_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    inst_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.791 r  inst_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.032     8.822    inst_Clock_Divider/clear
    SLICE_X64Y20         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.729    14.359    inst_Clock_Divider/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.349ns (36.656%)  route 2.331ns (63.344%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  inst_Clock_Divider/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           1.299     6.960    inst_Clock_Divider/clock_divide_counter_reg[19]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  inst_Clock_Divider/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.084    inst_Clock_Divider/geqOp_carry__1_i_3_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.634 r  inst_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    inst_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.791 r  inst_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.032     8.822    inst_Clock_Divider/clear
    SLICE_X64Y20         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.729    14.359    inst_Clock_Divider/clock_divide_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.349ns (36.656%)  route 2.331ns (63.344%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  inst_Clock_Divider/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           1.299     6.960    inst_Clock_Divider/clock_divide_counter_reg[19]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  inst_Clock_Divider/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.084    inst_Clock_Divider/geqOp_carry__1_i_3_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.634 r  inst_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    inst_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.791 r  inst_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.032     8.822    inst_Clock_Divider/clear
    SLICE_X64Y20         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.729    14.359    inst_Clock_Divider/clock_divide_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.349ns (37.215%)  route 2.276ns (62.785%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  inst_Clock_Divider/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           1.299     6.960    inst_Clock_Divider/clock_divide_counter_reg[19]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  inst_Clock_Divider/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.084    inst_Clock_Divider/geqOp_carry__1_i_3_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.634 r  inst_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    inst_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.791 r  inst_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          0.977     8.767    inst_Clock_Divider/clear
    SLICE_X64Y18         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.729    14.360    inst_Clock_Divider/clock_divide_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.349ns (37.215%)  route 2.276ns (62.785%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  inst_Clock_Divider/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           1.299     6.960    inst_Clock_Divider/clock_divide_counter_reg[19]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  inst_Clock_Divider/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.084    inst_Clock_Divider/geqOp_carry__1_i_3_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.634 r  inst_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    inst_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.791 r  inst_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          0.977     8.767    inst_Clock_Divider/clear
    SLICE_X64Y18         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.729    14.360    inst_Clock_Divider/clock_divide_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.349ns (37.215%)  route 2.276ns (62.785%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  inst_Clock_Divider/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           1.299     6.960    inst_Clock_Divider/clock_divide_counter_reg[19]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  inst_Clock_Divider/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.084    inst_Clock_Divider/geqOp_carry__1_i_3_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.634 r  inst_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    inst_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.791 r  inst_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          0.977     8.767    inst_Clock_Divider/clear
    SLICE_X64Y18         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.729    14.360    inst_Clock_Divider/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.349ns (37.215%)  route 2.276ns (62.785%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  inst_Clock_Divider/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           1.299     6.960    inst_Clock_Divider/clock_divide_counter_reg[19]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  inst_Clock_Divider/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.084    inst_Clock_Divider/geqOp_carry__1_i_3_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.634 r  inst_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    inst_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.791 r  inst_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          0.977     8.767    inst_Clock_Divider/clear
    SLICE_X64Y18         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.729    14.360    inst_Clock_Divider/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.349ns (38.720%)  route 2.135ns (61.280%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  inst_Clock_Divider/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           1.299     6.960    inst_Clock_Divider/clock_divide_counter_reg[19]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  inst_Clock_Divider/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.084    inst_Clock_Divider/geqOp_carry__1_i_3_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.634 r  inst_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    inst_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.791 r  inst_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          0.836     8.626    inst_Clock_Divider/clear
    SLICE_X64Y19         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.729    14.359    inst_Clock_Divider/clock_divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.349ns (38.720%)  route 2.135ns (61.280%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  inst_Clock_Divider/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           1.299     6.960    inst_Clock_Divider/clock_divide_counter_reg[19]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  inst_Clock_Divider/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.084    inst_Clock_Divider/geqOp_carry__1_i_3_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.634 r  inst_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.634    inst_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.791 r  inst_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          0.836     8.626    inst_Clock_Divider/clear
    SLICE_X64Y19         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.729    14.359    inst_Clock_Divider/clock_divide_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  5.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.933%)  route 0.092ns (33.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inst_Display_Controller/clock_divide_counter_reg[14]/Q
                         net (fo=4, routed)           0.092     1.698    inst_Display_Controller/clock_divide_counter_reg[14]
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.743 r  inst_Display_Controller/display[1]_i_1/O
                         net (fo=1, routed)           0.000     1.743    inst_Display_Controller/display[1]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  inst_Display_Controller/display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  inst_Display_Controller/display_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.092     1.570    inst_Display_Controller/display_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.693%)  route 0.093ns (33.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inst_Display_Controller/clock_divide_counter_reg[14]/Q
                         net (fo=4, routed)           0.093     1.699    inst_Display_Controller/clock_divide_counter_reg[14]
    SLICE_X62Y25         LUT5 (Prop_lut5_I2_O)        0.045     1.744 r  inst_Display_Controller/display[0]_i_1/O
                         net (fo=1, routed)           0.000     1.744    inst_Display_Controller/display[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  inst_Display_Controller/display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  inst_Display_Controller/display_reg[0]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.091     1.569    inst_Display_Controller/display_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_Display_Controller/clock_divide_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    inst_Display_Controller/clock_divide_counter_reg_n_0_[3]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  inst_Display_Controller/clock_divide_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.825    inst_Display_Controller/clock_divide_counter_reg[0]_i_2_n_4
    SLICE_X63Y22         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    inst_Display_Controller/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_Display_Controller/clock_divide_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.715    inst_Display_Controller/clock_divide_counter_reg_n_0_[7]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.823    inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0_n_4
    SLICE_X63Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    inst_Display_Controller/clock_divide_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_Display_Controller/clock_divide_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.712    inst_Display_Controller/clock_divide_counter_reg_n_0_[4]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.827    inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0_n_7
    SLICE_X63Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    inst_Display_Controller/clock_divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_Display_Controller/clock_divide_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.719    inst_Display_Controller/clock_divide_counter_reg_n_0_[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  inst_Display_Controller/clock_divide_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.830    inst_Display_Controller/clock_divide_counter_reg[0]_i_2_n_5
    SLICE_X63Y22         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    inst_Display_Controller/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_Display_Controller/clock_divide_counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.717    inst_Display_Controller/clock_divide_counter_reg_n_0_[6]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.828    inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0_n_5
    SLICE_X63Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    inst_Display_Controller/clock_divide_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inst_Display_Controller/clock_divide_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.725    inst_Display_Controller/clock_divide_counter_reg[11]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  inst_Display_Controller/clock_divide_counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.833    inst_Display_Controller/clock_divide_counter_reg[8]_i_1__0_n_4
    SLICE_X63Y24         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    inst_Display_Controller/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.470    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.760    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  inst_Clock_Divider/clock_divide_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    inst_Clock_Divider/clock_divide_counter_reg[4]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    inst_Clock_Divider/clock_divide_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.586     1.469    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  inst_Clock_Divider/clock_divide_counter_reg[10]/Q
                         net (fo=3, routed)           0.126     1.759    inst_Clock_Divider/clock_divide_counter_reg[10]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  inst_Clock_Divider/clock_divide_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    inst_Clock_Divider/clock_divide_counter_reg[8]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     1.982    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    inst_Clock_Divider/clock_divide_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   inst_Clock_Divider/clock_divide_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   inst_Clock_Divider/clock_divide_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   inst_Clock_Divider/clock_divide_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   inst_Clock_Divider/clock_divide_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   inst_Clock_Divider/clock_divide_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   inst_Clock_Divider/clock_divide_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   inst_Clock_Divider/clock_divide_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   inst_Clock_Divider/clock_divide_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   inst_Clock_Divider/clock_divide_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   inst_Clock_Divider/clock_divide_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   inst_Clock_Divider/clock_divide_counter_reg[25]/C



