# Reading pref.tcl
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -gui work.testbench -do "questa.tcl" -voptargs="+acc" -l 01_sum/out/sim.log -wlf 01_sum/out/sim.wlf 
# Start time: 15:08:25 on May 04,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.sum(fast)
# do questa.tcl
# testbench
# 01_sum/out
# 1
# ** Error: BAD
#    Time: 20 ns  Scope: testbench File: 01_sum/testbench.sv Line: 19
# ** Note: $stop    : 01_sum/testbench.sv(20)
#    Time: 20 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at 01_sum/testbench.sv line 20
# 0 ns
# 21 ns
# End time: 15:13:56 on May 04,2024, Elapsed time: 0:05:31
# Errors: 1, Warnings: 0
