// Seed: 277163374
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    output tri id_2,
    input wor id_3
);
  assign id_1 = id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    id_20,
    input wand id_1,
    input supply0 id_2,
    input wand id_3,
    input wand id_4,
    output wand id_5,
    output wire id_6,
    input wand id_7,
    output tri id_8,
    input tri id_9,
    output supply0 id_10,
    input wor id_11,
    input tri id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15,
    input wand id_16,
    output wire id_17,
    input tri id_18
);
  always if (id_12) @(posedge (id_18)) id_17 = -1;
  wire id_21;
  assign id_6  = id_4;
  assign id_14 = -1;
  wire id_22;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_8,
      id_2
  );
endmodule
