{
    "nl": "/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-25-57/32-openroad-cts/shifter.nl.v",
    "pnl": "/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-25-57/32-openroad-cts/shifter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-25-57/32-openroad-cts/shifter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-25-57/32-openroad-cts/shifter.odb",
    "sdc": "/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-25-57/32-openroad-cts/shifter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-25-57/11-openroad-staprepnr/shifter__nom_tt_025C_1v80.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-25-57/05-yosys-jsonheader/shifter.h.json",
    "vh": "/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-25-57/27-odb-writeverilogheader/shifter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 1,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1042,
        "design__instance__area": 9001.13,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 13,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.000506843,
        "power__switching__total": 0.000140148,
        "power__leakage__total": 5.39276e-09,
        "power__total": 0.000646996,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.025935,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.025935,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.082416,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 18.7513,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.082416,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 24.239,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 13,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.025935,
        "clock__skew__worst_setup": 0.025935,
        "timing__hold__ws": 0.082416,
        "timing__setup__ws": 18.7513,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.082416,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 24.239,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 145.27 155.99",
        "design__core__bbox": "5.52 10.88 139.38 144.16",
        "design__io": 260,
        "design__die__area": 22660.7,
        "design__core__area": 17840.9,
        "design__instance__count__stdcell": 1042,
        "design__instance__area__stdcell": 9001.13,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.504523,
        "design__instance__utilization__stdcell": 0.504523,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 819.166,
        "design__instance__displacement__mean": 0.718,
        "design__instance__displacement__max": 34.48,
        "route__wirelength__estimated": 26982.6,
        "design__violations": 0
    }
}