Source Block: hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@218:228@HdlStmAssign
reg [NUM_IRQS-1:0] up_irq_enable = {NUM_IRQS{1'b0}};
reg [NUM_IRQS-1:0] up_irq_source = 'h00;
reg [NUM_IRQS-1:0] up_irq_clear;
wire [NUM_IRQS-1:0] up_irq_pending;

assign up_irq_pending = up_irq_source & up_irq_enable;

always @(posedge up_clk) begin
  if (up_reset == 1'b1) begin
    irq <= 1'b0;
  end else begin

Diff Content:
- 223 assign up_irq_pending = up_irq_source & up_irq_enable;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@214:224
  end
end

/* Interupt handling */
reg [NUM_IRQS-1:0] up_irq_enable = {NUM_IRQS{1'b0}};
reg [NUM_IRQS-1:0] up_irq_source = 'h00;
reg [NUM_IRQS-1:0] up_irq_clear;
wire [NUM_IRQS-1:0] up_irq_pending;

assign up_irq_pending = up_irq_source & up_irq_enable;


Clone Blocks 2:
hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@213:223
    device_extra_cfg <= up_dev_extra_cfg;
  end
end

/* Interupt handling */
reg [NUM_IRQS-1:0] up_irq_enable = {NUM_IRQS{1'b0}};
reg [NUM_IRQS-1:0] up_irq_source = 'h00;
reg [NUM_IRQS-1:0] up_irq_clear;
wire [NUM_IRQS-1:0] up_irq_pending;

assign up_irq_pending = up_irq_source & up_irq_enable;

Clone Blocks 3:
hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@216:226

/* Interupt handling */
reg [NUM_IRQS-1:0] up_irq_enable = {NUM_IRQS{1'b0}};
reg [NUM_IRQS-1:0] up_irq_source = 'h00;
reg [NUM_IRQS-1:0] up_irq_clear;
wire [NUM_IRQS-1:0] up_irq_pending;

assign up_irq_pending = up_irq_source & up_irq_enable;

always @(posedge up_clk) begin
  if (up_reset == 1'b1) begin

Clone Blocks 4:
hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@220:236
reg [NUM_IRQS-1:0] up_irq_clear;
wire [NUM_IRQS-1:0] up_irq_pending;

assign up_irq_pending = up_irq_source & up_irq_enable;

always @(posedge up_clk) begin
  if (up_reset == 1'b1) begin
    irq <= 1'b0;
  end else begin
    irq <= |up_irq_pending;
  end
end

always @(posedge up_clk) begin
  if (up_reset == 1'b1) begin
    up_irq_source <= 'h00;
  end else begin

Clone Blocks 5:
hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@215:225
end

/* Interupt handling */
reg [NUM_IRQS-1:0] up_irq_enable = {NUM_IRQS{1'b0}};
reg [NUM_IRQS-1:0] up_irq_source = 'h00;
reg [NUM_IRQS-1:0] up_irq_clear;
wire [NUM_IRQS-1:0] up_irq_pending;

assign up_irq_pending = up_irq_source & up_irq_enable;

always @(posedge up_clk) begin

