Vivado Simulator 2019.2
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: sim_ov7670vga.design_1_wrapper_inst.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: sim_ov7670vga.design_1_wrapper_inst.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: sim_ov7670vga.design_1_wrapper_inst.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: sim_ov7670vga.design_1_wrapper_inst.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: sim_ov7670vga.design_1_wrapper_inst.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: sim_ov7670vga.design_1_wrapper_inst.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: sim_ov7670vga.design_1_wrapper_inst.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: sim_ov7670vga.design_1_wrapper_inst.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: sim_ov7670vga.design_1_wrapper_inst.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
Block Memory Generator module sim_ov7670vga.design_1_wrapper_inst.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0 else checking line ......x
WARNING: 10 ns sim_ov7670vga.design_1_wrapper_inst.design_1_i.processing_system7_0.inst.M_AXI_GP0.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
blk_mem_gen_v8_4_4 collision detected at time: 1561990246, Instance: sim_ov7670vga.design_1_wrapper_inst.blk_mem_gen_0_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 9ce, B  read address: 9ce
$stop called at time : 33300627780 ps : File "C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sim_1/new/sim_ov7670vga.v" Line 121
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
