# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Multiplexer_8_to_1/sources/Decoder_2_to_4.vhd" \
"../../../../../Multiplexer_8_to_1/sources/Decoder_3_to_8.vhd" \
"../../../../../Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/Reg_bank_sim.vhd" \

# Do not sort compile order
nosort
