<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="top_kernel.wdb" id="1">
         <top_modules>
            <top_module name="apa_top_kernel_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0ns"></ZoomStartTime>
      <ZoomEndTime time="2000ns"></ZoomEndTime>
      <Cursor1Time time="0ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="257"></NameColumnWidth>
      <ValueColumnWidth column_width="84"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="2" />
   <wvobject type="group" fp_name="HLS Process Summary Group">
      <obj_property name="label">HLS Process Summary</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel//AESL_inst_top_kernel_activity">
         <obj_property name="label">AESL_inst_top_kernel_activity</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="UseFullPath">true</obj_property>
         <obj_property name="ElementShortName">AESL_inst_top_kernel_activity</obj_property>
         <obj_property name="ObjectShortName">AESL_inst_top_kernel_activity</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
         <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
         <obj_property name="CustomSignalColor">turquoise</obj_property>
         <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
         <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel//AESL_inst_top_kernel_activity.dataflowTxWaveData.Cycles</obj_property>
         <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel//AESL_inst_top_kernel_activity.dataflowTxWaveData.OutStanding</obj_property>
         <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel//AESL_inst_top_kernel_activity.dataflowTxTooltipData</obj_property>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/entry_proc_U0_activity">
            <obj_property name="label">entry_proc_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">entry_proc_U0_activity</obj_property>
            <obj_property name="ObjectShortName">entry_proc_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/entry_proc_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/entry_proc_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/entry_proc_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/read_input_U0_activity">
            <obj_property name="label">read_input_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">read_input_U0_activity</obj_property>
            <obj_property name="ObjectShortName">read_input_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/read_input_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/read_input_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/read_input_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/stencil_stage_1_U0_activity">
            <obj_property name="label">stencil_stage_1_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_1_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_1_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/stencil_stage_1_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/stencil_stage_1_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/stencil_stage_1_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/stencil_stage_2_U0_activity">
            <obj_property name="label">stencil_stage_2_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_2_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_2_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/stencil_stage_2_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/stencil_stage_2_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/stencil_stage_2_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/stencil_stage_3_U0_activity">
            <obj_property name="label">stencil_stage_3_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_3_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_3_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/stencil_stage_3_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/stencil_stage_3_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/stencil_stage_3_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/stencil_stage_4_U0_activity">
            <obj_property name="label">stencil_stage_4_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_4_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_4_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/stencil_stage_4_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/stencil_stage_4_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/stencil_stage_4_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/stencil_stage_5_U0_activity">
            <obj_property name="label">stencil_stage_5_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_5_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_5_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/stencil_stage_5_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/stencil_stage_5_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/stencil_stage_5_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/stencil_stage_6_U0_activity">
            <obj_property name="label">stencil_stage_6_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_6_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_6_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/stencil_stage_6_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/stencil_stage_6_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/stencil_stage_6_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/stencil_stage_7_U0_activity">
            <obj_property name="label">stencil_stage_7_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_7_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_7_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/stencil_stage_7_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/stencil_stage_7_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/stencil_stage_7_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/stencil_stage_8_U0_activity">
            <obj_property name="label">stencil_stage_8_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_8_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_8_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/stencil_stage_8_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/stencil_stage_8_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/stencil_stage_8_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/stencil_stage_9_U0_activity">
            <obj_property name="label">stencil_stage_9_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_9_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_9_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/stencil_stage_9_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/stencil_stage_9_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/stencil_stage_9_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/stencil_stage_10_U0_activity">
            <obj_property name="label">stencil_stage_10_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_10_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_10_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/stencil_stage_10_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/stencil_stage_10_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/stencil_stage_10_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/stencil_stage_11_U0_activity">
            <obj_property name="label">stencil_stage_11_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_11_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_11_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/stencil_stage_11_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/stencil_stage_11_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/stencil_stage_11_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/stencil_stage_12_U0_activity">
            <obj_property name="label">stencil_stage_12_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_12_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_12_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/stencil_stage_12_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/stencil_stage_12_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/stencil_stage_12_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/stencil_stage_13_U0_activity">
            <obj_property name="label">stencil_stage_13_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_13_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_13_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/stencil_stage_13_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/stencil_stage_13_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/stencil_stage_13_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/stencil_stage_14_U0_activity">
            <obj_property name="label">stencil_stage_14_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_14_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_14_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/stencil_stage_14_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/stencil_stage_14_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/stencil_stage_14_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/stencil_stage_15_U0_activity">
            <obj_property name="label">stencil_stage_15_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_15_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_15_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/stencil_stage_15_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/stencil_stage_15_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/stencil_stage_15_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/stencil_stage_16_U0_activity">
            <obj_property name="label">stencil_stage_16_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_16_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_16_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/stencil_stage_16_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/stencil_stage_16_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/stencil_stage_16_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/stencil_stage_17_U0_activity">
            <obj_property name="label">stencil_stage_17_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_17_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_17_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/stencil_stage_17_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/stencil_stage_17_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/stencil_stage_17_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/stencil_stage_18_U0_activity">
            <obj_property name="label">stencil_stage_18_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_18_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_18_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/stencil_stage_18_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/stencil_stage_18_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/stencil_stage_18_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/stencil_stage_19_U0_activity">
            <obj_property name="label">stencil_stage_19_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_19_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_19_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/stencil_stage_19_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/stencil_stage_19_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/stencil_stage_19_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/stencil_stage_20_U0_activity">
            <obj_property name="label">stencil_stage_20_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_20_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_20_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/stencil_stage_20_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/stencil_stage_20_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/stencil_stage_20_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/stencil_stage_21_U0_activity">
            <obj_property name="label">stencil_stage_21_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_21_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_21_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/stencil_stage_21_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/stencil_stage_21_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/stencil_stage_21_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/stencil_stage_22_U0_activity">
            <obj_property name="label">stencil_stage_22_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_22_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_22_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/stencil_stage_22_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/stencil_stage_22_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/stencil_stage_22_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/stencil_stage_23_U0_activity">
            <obj_property name="label">stencil_stage_23_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_23_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_23_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/stencil_stage_23_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/stencil_stage_23_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/stencil_stage_23_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/stencil_stage_24_U0_activity">
            <obj_property name="label">stencil_stage_24_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_24_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_24_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/stencil_stage_24_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/stencil_stage_24_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/stencil_stage_24_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/stencil_stage_25_U0_activity">
            <obj_property name="label">stencil_stage_25_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_25_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_25_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/stencil_stage_25_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/stencil_stage_25_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/stencil_stage_25_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/stencil_stage_26_U0_activity">
            <obj_property name="label">stencil_stage_26_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_26_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_26_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/stencil_stage_26_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/stencil_stage_26_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/stencil_stage_26_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/stencil_stage_27_U0_activity">
            <obj_property name="label">stencil_stage_27_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_27_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_27_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/stencil_stage_27_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/stencil_stage_27_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/stencil_stage_27_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/stencil_stage_28_U0_activity">
            <obj_property name="label">stencil_stage_28_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_28_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_28_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/stencil_stage_28_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/stencil_stage_28_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/stencil_stage_28_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/stencil_stage_29_U0_activity">
            <obj_property name="label">stencil_stage_29_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_29_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_29_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/stencil_stage_29_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/stencil_stage_29_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/stencil_stage_29_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/stencil_stage_U0_activity">
            <obj_property name="label">stencil_stage_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">stencil_stage_U0_activity</obj_property>
            <obj_property name="ObjectShortName">stencil_stage_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/stencil_stage_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/stencil_stage_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/stencil_stage_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/write_output_U0_activity">
            <obj_property name="label">write_output_U0_activity</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="UseFullPath">true</obj_property>
            <obj_property name="ElementShortName">write_output_U0_activity</obj_property>
            <obj_property name="ObjectShortName">write_output_U0_activity</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
            <obj_property name="EnumTransactionColorTable">0=blank ffff=blank 0bad=#FF0000</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="CustomSignalColor">turquoise</obj_property>
            <obj_property name="EnumTransactionValueTable">65535=blank</obj_property>
            <obj_property name="Render_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/write_output_U0_activity.dataflowTxWaveData.Cycles</obj_property>
            <obj_property name="Value_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/write_output_U0_activity.dataflowTxWaveData.OutStanding</obj_property>
            <obj_property name="Detail_Data">/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/write_output_U0_activity.dataflowTxTooltipData</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel//AESL_inst_top_kernel_activity">
      <obj_property name="ElementShortName">AESL_inst_top_kernel_activity</obj_property>
      <obj_property name="ObjectShortName">AESL_inst_top_kernel_activity</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="AESL_inst_top_kernel_group">
      <obj_property name="label">AESL_inst_top_kernel</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/entry_proc_U0_activity">
         <obj_property name="ElementShortName">entry_proc_U0_activity</obj_property>
         <obj_property name="ObjectShortName">entry_proc_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/read_input_U0_activity">
         <obj_property name="ElementShortName">read_input_U0_activity</obj_property>
         <obj_property name="ObjectShortName">read_input_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/stencil_stage_1_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_1_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_1_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/stencil_stage_2_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_2_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_2_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/stencil_stage_3_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_3_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_3_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/stencil_stage_4_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_4_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_4_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/stencil_stage_5_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_5_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_5_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/stencil_stage_6_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_6_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_6_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/stencil_stage_7_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_7_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_7_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/stencil_stage_8_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_8_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_8_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/stencil_stage_9_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_9_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_9_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/stencil_stage_10_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_10_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_10_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/stencil_stage_11_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_11_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_11_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/stencil_stage_12_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_12_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_12_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/stencil_stage_13_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_13_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_13_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/stencil_stage_14_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_14_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_14_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/stencil_stage_15_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_15_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_15_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/stencil_stage_16_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_16_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_16_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/stencil_stage_17_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_17_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_17_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/stencil_stage_18_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_18_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_18_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/stencil_stage_19_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_19_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_19_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/stencil_stage_20_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_20_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_20_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/stencil_stage_21_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_21_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_21_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/stencil_stage_22_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_22_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_22_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/stencil_stage_23_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_23_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_23_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/stencil_stage_24_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_24_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_24_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/stencil_stage_25_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_25_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_25_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/stencil_stage_26_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_26_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_26_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/stencil_stage_27_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_27_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_27_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/stencil_stage_28_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_28_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_28_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/stencil_stage_29_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_29_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_29_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/stencil_stage_U0_activity">
         <obj_property name="ElementShortName">stencil_stage_U0_activity</obj_property>
         <obj_property name="ObjectShortName">stencil_stage_U0_activity</obj_property>
      </wvobject>
      <wvobject type="protoinst" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/write_output_U0_activity">
         <obj_property name="ElementShortName">write_output_U0_activity</obj_property>
         <obj_property name="ObjectShortName">write_output_U0_activity</obj_property>
      </wvobject>
      <wvobject type="group" fp_name="AESL_inst_top_kernel_Handshake_group">
         <obj_property name="label">Block-level handshake</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/ap_start">
            <obj_property name="ElementShortName">ap_start</obj_property>
            <obj_property name="ObjectShortName">ap_start</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/ap_ready">
            <obj_property name="ElementShortName">ap_ready</obj_property>
            <obj_property name="ObjectShortName">ap_ready</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/ap_done">
            <obj_property name="ElementShortName">ap_done</obj_property>
            <obj_property name="ObjectShortName">ap_done</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="entry_proc_U0_group">
         <obj_property name="label">entry_proc_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="entry_proc_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="entry_proc_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="entry_proc_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="A_out_c_group">
               <obj_property name="label">A_out_c(A_out_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/A_out_c_blk_n">
                  <obj_property name="ElementShortName">A_out_c_blk_n</obj_property>
                  <obj_property name="ObjectShortName">A_out_c_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/A_out_c_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/A_out_c_full_n">
                  <obj_property name="ElementShortName">A_out_c_full_n</obj_property>
                  <obj_property name="ObjectShortName">A_out_c_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/entry_proc_U0/A_out_c_write">
                  <obj_property name="ElementShortName">A_out_c_write</obj_property>
                  <obj_property name="ObjectShortName">A_out_c_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="read_input_U0_group">
         <obj_property name="label">read_input_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="read_input_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="read_input_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="read_input_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_0_group">
               <obj_property name="label">inter_strm_0(inter_strm_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/inter_strm_0_blk_n">
                  <obj_property name="ElementShortName">inter_strm_0_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_0_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/inter_strm_0_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/inter_strm_0_full_n">
                  <obj_property name="ElementShortName">inter_strm_0_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_0_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/read_input_U0/inter_strm_0_write">
                  <obj_property name="ElementShortName">inter_strm_0_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_0_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_1_U0_group">
         <obj_property name="label">stencil_stage_1_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_1_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_0_group">
               <obj_property name="label">inter_strm_0(inter_strm_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/inter_strm_0_blk_n">
                  <obj_property name="ElementShortName">inter_strm_0_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_0_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/inter_strm_0_dout">
                  <obj_property name="ElementShortName">inter_strm_0_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_0_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/inter_strm_0_empty_n">
                  <obj_property name="ElementShortName">inter_strm_0_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_0_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/inter_strm_0_read">
                  <obj_property name="ElementShortName">inter_strm_0_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_0_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_1_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_1_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_1_group">
               <obj_property name="label">inter_strm_1(inter_strm_1_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/inter_strm_1_blk_n">
                  <obj_property name="ElementShortName">inter_strm_1_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_1_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/inter_strm_1_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/inter_strm_1_full_n">
                  <obj_property name="ElementShortName">inter_strm_1_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_1_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_1_U0/inter_strm_1_write">
                  <obj_property name="ElementShortName">inter_strm_1_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_1_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_2_U0_group">
         <obj_property name="label">stencil_stage_2_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_2_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_1_group">
               <obj_property name="label">inter_strm_1(inter_strm_1_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/inter_strm_1_blk_n">
                  <obj_property name="ElementShortName">inter_strm_1_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_1_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/inter_strm_1_dout">
                  <obj_property name="ElementShortName">inter_strm_1_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_1_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/inter_strm_1_empty_n">
                  <obj_property name="ElementShortName">inter_strm_1_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_1_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/inter_strm_1_read">
                  <obj_property name="ElementShortName">inter_strm_1_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_1_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_2_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_2_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_2_group">
               <obj_property name="label">inter_strm_2(inter_strm_2_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/inter_strm_2_blk_n">
                  <obj_property name="ElementShortName">inter_strm_2_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_2_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/inter_strm_2_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/inter_strm_2_full_n">
                  <obj_property name="ElementShortName">inter_strm_2_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_2_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_2_U0/inter_strm_2_write">
                  <obj_property name="ElementShortName">inter_strm_2_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_2_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_3_U0_group">
         <obj_property name="label">stencil_stage_3_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_3_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_2_group">
               <obj_property name="label">inter_strm_2(inter_strm_2_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/inter_strm_2_blk_n">
                  <obj_property name="ElementShortName">inter_strm_2_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_2_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/inter_strm_2_dout">
                  <obj_property name="ElementShortName">inter_strm_2_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_2_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/inter_strm_2_empty_n">
                  <obj_property name="ElementShortName">inter_strm_2_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_2_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/inter_strm_2_read">
                  <obj_property name="ElementShortName">inter_strm_2_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_2_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_3_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_3_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_3_group">
               <obj_property name="label">inter_strm_3(inter_strm_3_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/inter_strm_3_blk_n">
                  <obj_property name="ElementShortName">inter_strm_3_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_3_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/inter_strm_3_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/inter_strm_3_full_n">
                  <obj_property name="ElementShortName">inter_strm_3_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_3_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_3_U0/inter_strm_3_write">
                  <obj_property name="ElementShortName">inter_strm_3_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_3_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_4_U0_group">
         <obj_property name="label">stencil_stage_4_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_4_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_3_group">
               <obj_property name="label">inter_strm_3(inter_strm_3_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/inter_strm_3_blk_n">
                  <obj_property name="ElementShortName">inter_strm_3_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_3_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/inter_strm_3_dout">
                  <obj_property name="ElementShortName">inter_strm_3_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_3_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/inter_strm_3_empty_n">
                  <obj_property name="ElementShortName">inter_strm_3_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_3_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/inter_strm_3_read">
                  <obj_property name="ElementShortName">inter_strm_3_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_3_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_4_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_4_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_4_group">
               <obj_property name="label">inter_strm_4(inter_strm_4_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/inter_strm_4_blk_n">
                  <obj_property name="ElementShortName">inter_strm_4_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_4_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/inter_strm_4_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/inter_strm_4_full_n">
                  <obj_property name="ElementShortName">inter_strm_4_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_4_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_4_U0/inter_strm_4_write">
                  <obj_property name="ElementShortName">inter_strm_4_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_4_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_5_U0_group">
         <obj_property name="label">stencil_stage_5_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_5_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_4_group">
               <obj_property name="label">inter_strm_4(inter_strm_4_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/inter_strm_4_blk_n">
                  <obj_property name="ElementShortName">inter_strm_4_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_4_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/inter_strm_4_dout">
                  <obj_property name="ElementShortName">inter_strm_4_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_4_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/inter_strm_4_empty_n">
                  <obj_property name="ElementShortName">inter_strm_4_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_4_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/inter_strm_4_read">
                  <obj_property name="ElementShortName">inter_strm_4_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_4_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_5_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_5_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_5_group">
               <obj_property name="label">inter_strm_5(inter_strm_5_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/inter_strm_5_blk_n">
                  <obj_property name="ElementShortName">inter_strm_5_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_5_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/inter_strm_5_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/inter_strm_5_full_n">
                  <obj_property name="ElementShortName">inter_strm_5_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_5_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_5_U0/inter_strm_5_write">
                  <obj_property name="ElementShortName">inter_strm_5_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_5_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_6_U0_group">
         <obj_property name="label">stencil_stage_6_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_6_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_5_group">
               <obj_property name="label">inter_strm_5(inter_strm_5_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/inter_strm_5_blk_n">
                  <obj_property name="ElementShortName">inter_strm_5_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_5_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/inter_strm_5_dout">
                  <obj_property name="ElementShortName">inter_strm_5_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_5_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/inter_strm_5_empty_n">
                  <obj_property name="ElementShortName">inter_strm_5_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_5_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/inter_strm_5_read">
                  <obj_property name="ElementShortName">inter_strm_5_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_5_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_6_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_6_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_6_group">
               <obj_property name="label">inter_strm_6(inter_strm_6_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/inter_strm_6_blk_n">
                  <obj_property name="ElementShortName">inter_strm_6_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_6_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/inter_strm_6_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/inter_strm_6_full_n">
                  <obj_property name="ElementShortName">inter_strm_6_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_6_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_6_U0/inter_strm_6_write">
                  <obj_property name="ElementShortName">inter_strm_6_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_6_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_7_U0_group">
         <obj_property name="label">stencil_stage_7_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_7_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_6_group">
               <obj_property name="label">inter_strm_6(inter_strm_6_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/inter_strm_6_blk_n">
                  <obj_property name="ElementShortName">inter_strm_6_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_6_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/inter_strm_6_dout">
                  <obj_property name="ElementShortName">inter_strm_6_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_6_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/inter_strm_6_empty_n">
                  <obj_property name="ElementShortName">inter_strm_6_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_6_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/inter_strm_6_read">
                  <obj_property name="ElementShortName">inter_strm_6_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_6_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_7_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_7_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_7_group">
               <obj_property name="label">inter_strm_7(inter_strm_7_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/inter_strm_7_blk_n">
                  <obj_property name="ElementShortName">inter_strm_7_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_7_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/inter_strm_7_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/inter_strm_7_full_n">
                  <obj_property name="ElementShortName">inter_strm_7_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_7_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_7_U0/inter_strm_7_write">
                  <obj_property name="ElementShortName">inter_strm_7_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_7_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_8_U0_group">
         <obj_property name="label">stencil_stage_8_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_8_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_7_group">
               <obj_property name="label">inter_strm_7(inter_strm_7_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/inter_strm_7_blk_n">
                  <obj_property name="ElementShortName">inter_strm_7_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_7_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/inter_strm_7_dout">
                  <obj_property name="ElementShortName">inter_strm_7_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_7_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/inter_strm_7_empty_n">
                  <obj_property name="ElementShortName">inter_strm_7_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_7_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/inter_strm_7_read">
                  <obj_property name="ElementShortName">inter_strm_7_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_7_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_8_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_8_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_8_group">
               <obj_property name="label">inter_strm_8(inter_strm_8_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/inter_strm_8_blk_n">
                  <obj_property name="ElementShortName">inter_strm_8_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_8_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/inter_strm_8_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/inter_strm_8_full_n">
                  <obj_property name="ElementShortName">inter_strm_8_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_8_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_8_U0/inter_strm_8_write">
                  <obj_property name="ElementShortName">inter_strm_8_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_8_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_9_U0_group">
         <obj_property name="label">stencil_stage_9_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_9_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_8_group">
               <obj_property name="label">inter_strm_8(inter_strm_8_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/inter_strm_8_blk_n">
                  <obj_property name="ElementShortName">inter_strm_8_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_8_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/inter_strm_8_dout">
                  <obj_property name="ElementShortName">inter_strm_8_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_8_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/inter_strm_8_empty_n">
                  <obj_property name="ElementShortName">inter_strm_8_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_8_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/inter_strm_8_read">
                  <obj_property name="ElementShortName">inter_strm_8_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_8_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_9_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_9_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_9_group">
               <obj_property name="label">inter_strm_9(inter_strm_9_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/inter_strm_9_blk_n">
                  <obj_property name="ElementShortName">inter_strm_9_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_9_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/inter_strm_9_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/inter_strm_9_full_n">
                  <obj_property name="ElementShortName">inter_strm_9_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_9_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_9_U0/inter_strm_9_write">
                  <obj_property name="ElementShortName">inter_strm_9_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_9_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_10_U0_group">
         <obj_property name="label">stencil_stage_10_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_10_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_9_group">
               <obj_property name="label">inter_strm_9(inter_strm_9_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/inter_strm_9_blk_n">
                  <obj_property name="ElementShortName">inter_strm_9_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_9_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/inter_strm_9_dout">
                  <obj_property name="ElementShortName">inter_strm_9_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_9_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/inter_strm_9_empty_n">
                  <obj_property name="ElementShortName">inter_strm_9_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_9_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/inter_strm_9_read">
                  <obj_property name="ElementShortName">inter_strm_9_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_9_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_10_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_10_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_10_group">
               <obj_property name="label">inter_strm_10(inter_strm_10_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/inter_strm_10_blk_n">
                  <obj_property name="ElementShortName">inter_strm_10_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_10_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/inter_strm_10_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/inter_strm_10_full_n">
                  <obj_property name="ElementShortName">inter_strm_10_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_10_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_10_U0/inter_strm_10_write">
                  <obj_property name="ElementShortName">inter_strm_10_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_10_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_11_U0_group">
         <obj_property name="label">stencil_stage_11_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_11_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_10_group">
               <obj_property name="label">inter_strm_10(inter_strm_10_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/inter_strm_10_blk_n">
                  <obj_property name="ElementShortName">inter_strm_10_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_10_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/inter_strm_10_dout">
                  <obj_property name="ElementShortName">inter_strm_10_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_10_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/inter_strm_10_empty_n">
                  <obj_property name="ElementShortName">inter_strm_10_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_10_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/inter_strm_10_read">
                  <obj_property name="ElementShortName">inter_strm_10_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_10_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_11_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_11_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_11_group">
               <obj_property name="label">inter_strm_11(inter_strm_11_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/inter_strm_11_blk_n">
                  <obj_property name="ElementShortName">inter_strm_11_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_11_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/inter_strm_11_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/inter_strm_11_full_n">
                  <obj_property name="ElementShortName">inter_strm_11_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_11_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_11_U0/inter_strm_11_write">
                  <obj_property name="ElementShortName">inter_strm_11_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_11_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_12_U0_group">
         <obj_property name="label">stencil_stage_12_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_12_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_11_group">
               <obj_property name="label">inter_strm_11(inter_strm_11_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/inter_strm_11_blk_n">
                  <obj_property name="ElementShortName">inter_strm_11_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_11_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/inter_strm_11_dout">
                  <obj_property name="ElementShortName">inter_strm_11_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_11_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/inter_strm_11_empty_n">
                  <obj_property name="ElementShortName">inter_strm_11_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_11_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/inter_strm_11_read">
                  <obj_property name="ElementShortName">inter_strm_11_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_11_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_12_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_12_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_12_group">
               <obj_property name="label">inter_strm_12(inter_strm_12_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/inter_strm_12_blk_n">
                  <obj_property name="ElementShortName">inter_strm_12_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_12_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/inter_strm_12_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/inter_strm_12_full_n">
                  <obj_property name="ElementShortName">inter_strm_12_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_12_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_12_U0/inter_strm_12_write">
                  <obj_property name="ElementShortName">inter_strm_12_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_12_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_13_U0_group">
         <obj_property name="label">stencil_stage_13_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_13_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_12_group">
               <obj_property name="label">inter_strm_12(inter_strm_12_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/inter_strm_12_blk_n">
                  <obj_property name="ElementShortName">inter_strm_12_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_12_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/inter_strm_12_dout">
                  <obj_property name="ElementShortName">inter_strm_12_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_12_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/inter_strm_12_empty_n">
                  <obj_property name="ElementShortName">inter_strm_12_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_12_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/inter_strm_12_read">
                  <obj_property name="ElementShortName">inter_strm_12_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_12_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_13_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_13_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_13_group">
               <obj_property name="label">inter_strm_13(inter_strm_13_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/inter_strm_13_blk_n">
                  <obj_property name="ElementShortName">inter_strm_13_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_13_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/inter_strm_13_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/inter_strm_13_full_n">
                  <obj_property name="ElementShortName">inter_strm_13_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_13_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_13_U0/inter_strm_13_write">
                  <obj_property name="ElementShortName">inter_strm_13_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_13_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_14_U0_group">
         <obj_property name="label">stencil_stage_14_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_14_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_13_group">
               <obj_property name="label">inter_strm_13(inter_strm_13_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/inter_strm_13_blk_n">
                  <obj_property name="ElementShortName">inter_strm_13_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_13_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/inter_strm_13_dout">
                  <obj_property name="ElementShortName">inter_strm_13_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_13_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/inter_strm_13_empty_n">
                  <obj_property name="ElementShortName">inter_strm_13_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_13_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/inter_strm_13_read">
                  <obj_property name="ElementShortName">inter_strm_13_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_13_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_14_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_14_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_14_group">
               <obj_property name="label">inter_strm_14(inter_strm_14_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/inter_strm_14_blk_n">
                  <obj_property name="ElementShortName">inter_strm_14_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_14_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/inter_strm_14_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/inter_strm_14_full_n">
                  <obj_property name="ElementShortName">inter_strm_14_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_14_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_14_U0/inter_strm_14_write">
                  <obj_property name="ElementShortName">inter_strm_14_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_14_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_15_U0_group">
         <obj_property name="label">stencil_stage_15_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_15_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_14_group">
               <obj_property name="label">inter_strm_14(inter_strm_14_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/inter_strm_14_blk_n">
                  <obj_property name="ElementShortName">inter_strm_14_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_14_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/inter_strm_14_dout">
                  <obj_property name="ElementShortName">inter_strm_14_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_14_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/inter_strm_14_empty_n">
                  <obj_property name="ElementShortName">inter_strm_14_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_14_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/inter_strm_14_read">
                  <obj_property name="ElementShortName">inter_strm_14_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_14_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_15_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_15_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_15_group">
               <obj_property name="label">inter_strm_15(inter_strm_15_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/inter_strm_15_blk_n">
                  <obj_property name="ElementShortName">inter_strm_15_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_15_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/inter_strm_15_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/inter_strm_15_full_n">
                  <obj_property name="ElementShortName">inter_strm_15_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_15_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_15_U0/inter_strm_15_write">
                  <obj_property name="ElementShortName">inter_strm_15_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_15_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_16_U0_group">
         <obj_property name="label">stencil_stage_16_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_16_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_15_group">
               <obj_property name="label">inter_strm_15(inter_strm_15_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/inter_strm_15_blk_n">
                  <obj_property name="ElementShortName">inter_strm_15_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_15_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/inter_strm_15_dout">
                  <obj_property name="ElementShortName">inter_strm_15_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_15_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/inter_strm_15_empty_n">
                  <obj_property name="ElementShortName">inter_strm_15_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_15_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/inter_strm_15_read">
                  <obj_property name="ElementShortName">inter_strm_15_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_15_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_16_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_16_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_16_group">
               <obj_property name="label">inter_strm_16(inter_strm_16_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/inter_strm_16_blk_n">
                  <obj_property name="ElementShortName">inter_strm_16_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_16_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/inter_strm_16_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/inter_strm_16_full_n">
                  <obj_property name="ElementShortName">inter_strm_16_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_16_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_16_U0/inter_strm_16_write">
                  <obj_property name="ElementShortName">inter_strm_16_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_16_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_17_U0_group">
         <obj_property name="label">stencil_stage_17_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_17_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_16_group">
               <obj_property name="label">inter_strm_16(inter_strm_16_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/inter_strm_16_blk_n">
                  <obj_property name="ElementShortName">inter_strm_16_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_16_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/inter_strm_16_dout">
                  <obj_property name="ElementShortName">inter_strm_16_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_16_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/inter_strm_16_empty_n">
                  <obj_property name="ElementShortName">inter_strm_16_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_16_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/inter_strm_16_read">
                  <obj_property name="ElementShortName">inter_strm_16_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_16_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_17_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_17_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_17_group">
               <obj_property name="label">inter_strm_17(inter_strm_17_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/inter_strm_17_blk_n">
                  <obj_property name="ElementShortName">inter_strm_17_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_17_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/inter_strm_17_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/inter_strm_17_full_n">
                  <obj_property name="ElementShortName">inter_strm_17_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_17_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_17_U0/inter_strm_17_write">
                  <obj_property name="ElementShortName">inter_strm_17_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_17_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_18_U0_group">
         <obj_property name="label">stencil_stage_18_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_18_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_17_group">
               <obj_property name="label">inter_strm_17(inter_strm_17_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/inter_strm_17_blk_n">
                  <obj_property name="ElementShortName">inter_strm_17_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_17_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/inter_strm_17_dout">
                  <obj_property name="ElementShortName">inter_strm_17_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_17_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/inter_strm_17_empty_n">
                  <obj_property name="ElementShortName">inter_strm_17_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_17_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/inter_strm_17_read">
                  <obj_property name="ElementShortName">inter_strm_17_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_17_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_18_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_18_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_18_group">
               <obj_property name="label">inter_strm_18(inter_strm_18_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/inter_strm_18_blk_n">
                  <obj_property name="ElementShortName">inter_strm_18_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_18_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/inter_strm_18_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/inter_strm_18_full_n">
                  <obj_property name="ElementShortName">inter_strm_18_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_18_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_18_U0/inter_strm_18_write">
                  <obj_property name="ElementShortName">inter_strm_18_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_18_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_19_U0_group">
         <obj_property name="label">stencil_stage_19_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_19_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_18_group">
               <obj_property name="label">inter_strm_18(inter_strm_18_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/inter_strm_18_blk_n">
                  <obj_property name="ElementShortName">inter_strm_18_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_18_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/inter_strm_18_dout">
                  <obj_property name="ElementShortName">inter_strm_18_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_18_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/inter_strm_18_empty_n">
                  <obj_property name="ElementShortName">inter_strm_18_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_18_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/inter_strm_18_read">
                  <obj_property name="ElementShortName">inter_strm_18_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_18_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_19_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_19_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_19_group">
               <obj_property name="label">inter_strm_19(inter_strm_19_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/inter_strm_19_blk_n">
                  <obj_property name="ElementShortName">inter_strm_19_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_19_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/inter_strm_19_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/inter_strm_19_full_n">
                  <obj_property name="ElementShortName">inter_strm_19_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_19_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_19_U0/inter_strm_19_write">
                  <obj_property name="ElementShortName">inter_strm_19_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_19_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_20_U0_group">
         <obj_property name="label">stencil_stage_20_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_20_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_19_group">
               <obj_property name="label">inter_strm_19(inter_strm_19_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/inter_strm_19_blk_n">
                  <obj_property name="ElementShortName">inter_strm_19_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_19_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/inter_strm_19_dout">
                  <obj_property name="ElementShortName">inter_strm_19_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_19_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/inter_strm_19_empty_n">
                  <obj_property name="ElementShortName">inter_strm_19_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_19_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/inter_strm_19_read">
                  <obj_property name="ElementShortName">inter_strm_19_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_19_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_20_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_20_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_20_group">
               <obj_property name="label">inter_strm_20(inter_strm_20_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/inter_strm_20_blk_n">
                  <obj_property name="ElementShortName">inter_strm_20_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_20_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/inter_strm_20_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/inter_strm_20_full_n">
                  <obj_property name="ElementShortName">inter_strm_20_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_20_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_20_U0/inter_strm_20_write">
                  <obj_property name="ElementShortName">inter_strm_20_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_20_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_21_U0_group">
         <obj_property name="label">stencil_stage_21_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_21_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_20_group">
               <obj_property name="label">inter_strm_20(inter_strm_20_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/inter_strm_20_blk_n">
                  <obj_property name="ElementShortName">inter_strm_20_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_20_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/inter_strm_20_dout">
                  <obj_property name="ElementShortName">inter_strm_20_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_20_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/inter_strm_20_empty_n">
                  <obj_property name="ElementShortName">inter_strm_20_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_20_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/inter_strm_20_read">
                  <obj_property name="ElementShortName">inter_strm_20_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_20_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_21_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_21_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_21_group">
               <obj_property name="label">inter_strm_21(inter_strm_21_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/inter_strm_21_blk_n">
                  <obj_property name="ElementShortName">inter_strm_21_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_21_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/inter_strm_21_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/inter_strm_21_full_n">
                  <obj_property name="ElementShortName">inter_strm_21_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_21_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_21_U0/inter_strm_21_write">
                  <obj_property name="ElementShortName">inter_strm_21_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_21_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_22_U0_group">
         <obj_property name="label">stencil_stage_22_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_22_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_21_group">
               <obj_property name="label">inter_strm_21(inter_strm_21_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/inter_strm_21_blk_n">
                  <obj_property name="ElementShortName">inter_strm_21_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_21_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/inter_strm_21_dout">
                  <obj_property name="ElementShortName">inter_strm_21_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_21_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/inter_strm_21_empty_n">
                  <obj_property name="ElementShortName">inter_strm_21_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_21_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/inter_strm_21_read">
                  <obj_property name="ElementShortName">inter_strm_21_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_21_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_22_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_22_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_22_group">
               <obj_property name="label">inter_strm_22(inter_strm_22_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/inter_strm_22_blk_n">
                  <obj_property name="ElementShortName">inter_strm_22_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_22_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/inter_strm_22_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/inter_strm_22_full_n">
                  <obj_property name="ElementShortName">inter_strm_22_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_22_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_22_U0/inter_strm_22_write">
                  <obj_property name="ElementShortName">inter_strm_22_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_22_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_23_U0_group">
         <obj_property name="label">stencil_stage_23_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_23_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_22_group">
               <obj_property name="label">inter_strm_22(inter_strm_22_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/inter_strm_22_blk_n">
                  <obj_property name="ElementShortName">inter_strm_22_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_22_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/inter_strm_22_dout">
                  <obj_property name="ElementShortName">inter_strm_22_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_22_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/inter_strm_22_empty_n">
                  <obj_property name="ElementShortName">inter_strm_22_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_22_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/inter_strm_22_read">
                  <obj_property name="ElementShortName">inter_strm_22_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_22_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_23_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_23_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_23_group">
               <obj_property name="label">inter_strm_23(inter_strm_23_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/inter_strm_23_blk_n">
                  <obj_property name="ElementShortName">inter_strm_23_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_23_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/inter_strm_23_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/inter_strm_23_full_n">
                  <obj_property name="ElementShortName">inter_strm_23_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_23_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_23_U0/inter_strm_23_write">
                  <obj_property name="ElementShortName">inter_strm_23_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_23_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_24_U0_group">
         <obj_property name="label">stencil_stage_24_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_24_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_23_group">
               <obj_property name="label">inter_strm_23(inter_strm_23_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/inter_strm_23_blk_n">
                  <obj_property name="ElementShortName">inter_strm_23_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_23_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/inter_strm_23_dout">
                  <obj_property name="ElementShortName">inter_strm_23_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_23_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/inter_strm_23_empty_n">
                  <obj_property name="ElementShortName">inter_strm_23_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_23_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/inter_strm_23_read">
                  <obj_property name="ElementShortName">inter_strm_23_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_23_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_24_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_24_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_24_group">
               <obj_property name="label">inter_strm_24(inter_strm_24_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/inter_strm_24_blk_n">
                  <obj_property name="ElementShortName">inter_strm_24_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_24_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/inter_strm_24_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/inter_strm_24_full_n">
                  <obj_property name="ElementShortName">inter_strm_24_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_24_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_24_U0/inter_strm_24_write">
                  <obj_property name="ElementShortName">inter_strm_24_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_24_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_25_U0_group">
         <obj_property name="label">stencil_stage_25_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_25_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_24_group">
               <obj_property name="label">inter_strm_24(inter_strm_24_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/inter_strm_24_blk_n">
                  <obj_property name="ElementShortName">inter_strm_24_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_24_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/inter_strm_24_dout">
                  <obj_property name="ElementShortName">inter_strm_24_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_24_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/inter_strm_24_empty_n">
                  <obj_property name="ElementShortName">inter_strm_24_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_24_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/inter_strm_24_read">
                  <obj_property name="ElementShortName">inter_strm_24_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_24_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_25_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_25_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_25_group">
               <obj_property name="label">inter_strm_25(inter_strm_25_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/inter_strm_25_blk_n">
                  <obj_property name="ElementShortName">inter_strm_25_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_25_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/inter_strm_25_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/inter_strm_25_full_n">
                  <obj_property name="ElementShortName">inter_strm_25_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_25_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_25_U0/inter_strm_25_write">
                  <obj_property name="ElementShortName">inter_strm_25_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_25_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_26_U0_group">
         <obj_property name="label">stencil_stage_26_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_26_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_25_group">
               <obj_property name="label">inter_strm_25(inter_strm_25_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/inter_strm_25_blk_n">
                  <obj_property name="ElementShortName">inter_strm_25_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_25_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/inter_strm_25_dout">
                  <obj_property name="ElementShortName">inter_strm_25_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_25_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/inter_strm_25_empty_n">
                  <obj_property name="ElementShortName">inter_strm_25_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_25_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/inter_strm_25_read">
                  <obj_property name="ElementShortName">inter_strm_25_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_25_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_26_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_26_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_26_group">
               <obj_property name="label">inter_strm_26(inter_strm_26_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/inter_strm_26_blk_n">
                  <obj_property name="ElementShortName">inter_strm_26_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_26_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/inter_strm_26_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/inter_strm_26_full_n">
                  <obj_property name="ElementShortName">inter_strm_26_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_26_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_26_U0/inter_strm_26_write">
                  <obj_property name="ElementShortName">inter_strm_26_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_26_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_27_U0_group">
         <obj_property name="label">stencil_stage_27_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_27_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_26_group">
               <obj_property name="label">inter_strm_26(inter_strm_26_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/inter_strm_26_blk_n">
                  <obj_property name="ElementShortName">inter_strm_26_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_26_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/inter_strm_26_dout">
                  <obj_property name="ElementShortName">inter_strm_26_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_26_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/inter_strm_26_empty_n">
                  <obj_property name="ElementShortName">inter_strm_26_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_26_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/inter_strm_26_read">
                  <obj_property name="ElementShortName">inter_strm_26_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_26_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_27_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_27_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_27_group">
               <obj_property name="label">inter_strm_27(inter_strm_27_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/inter_strm_27_blk_n">
                  <obj_property name="ElementShortName">inter_strm_27_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_27_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/inter_strm_27_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/inter_strm_27_full_n">
                  <obj_property name="ElementShortName">inter_strm_27_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_27_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_27_U0/inter_strm_27_write">
                  <obj_property name="ElementShortName">inter_strm_27_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_27_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_28_U0_group">
         <obj_property name="label">stencil_stage_28_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_28_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_27_group">
               <obj_property name="label">inter_strm_27(inter_strm_27_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/inter_strm_27_blk_n">
                  <obj_property name="ElementShortName">inter_strm_27_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_27_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/inter_strm_27_dout">
                  <obj_property name="ElementShortName">inter_strm_27_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_27_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/inter_strm_27_empty_n">
                  <obj_property name="ElementShortName">inter_strm_27_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_27_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/inter_strm_27_read">
                  <obj_property name="ElementShortName">inter_strm_27_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_27_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_28_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_28_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_28_group">
               <obj_property name="label">inter_strm_28(inter_strm_28_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/inter_strm_28_blk_n">
                  <obj_property name="ElementShortName">inter_strm_28_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_28_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/inter_strm_28_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/inter_strm_28_full_n">
                  <obj_property name="ElementShortName">inter_strm_28_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_28_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_28_U0/inter_strm_28_write">
                  <obj_property name="ElementShortName">inter_strm_28_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_28_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_29_U0_group">
         <obj_property name="label">stencil_stage_29_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_29_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_28_group">
               <obj_property name="label">inter_strm_28(inter_strm_28_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/inter_strm_28_blk_n">
                  <obj_property name="ElementShortName">inter_strm_28_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_28_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/inter_strm_28_dout">
                  <obj_property name="ElementShortName">inter_strm_28_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_28_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/inter_strm_28_empty_n">
                  <obj_property name="ElementShortName">inter_strm_28_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_28_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/inter_strm_28_read">
                  <obj_property name="ElementShortName">inter_strm_28_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_28_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_29_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/real_start">
               <obj_property name="ElementShortName">real_start</obj_property>
               <obj_property name="ObjectShortName">real_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_29_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_29_group">
               <obj_property name="label">inter_strm_29(inter_strm_29_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/inter_strm_29_blk_n">
                  <obj_property name="ElementShortName">inter_strm_29_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_29_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/inter_strm_29_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/inter_strm_29_full_n">
                  <obj_property name="ElementShortName">inter_strm_29_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_29_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_29_U0/inter_strm_29_write">
                  <obj_property name="ElementShortName">inter_strm_29_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_29_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="stencil_stage_U0_group">
         <obj_property name="label">stencil_stage_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="stencil_stage_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_29_group">
               <obj_property name="label">inter_strm_29(inter_strm_29_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/inter_strm_29_blk_n">
                  <obj_property name="ElementShortName">inter_strm_29_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_29_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/inter_strm_29_dout">
                  <obj_property name="ElementShortName">inter_strm_29_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_29_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/inter_strm_29_empty_n">
                  <obj_property name="ElementShortName">inter_strm_29_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_29_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/inter_strm_29_read">
                  <obj_property name="ElementShortName">inter_strm_29_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_29_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="stencil_stage_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_30_group">
               <obj_property name="label">inter_strm_30(inter_strm_30_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/inter_strm_30_blk_n">
                  <obj_property name="ElementShortName">inter_strm_30_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_30_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/inter_strm_30_din">
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/inter_strm_30_full_n">
                  <obj_property name="ElementShortName">inter_strm_30_full_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_30_full_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/stencil_stage_U0/inter_strm_30_write">
                  <obj_property name="ElementShortName">inter_strm_30_write</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_30_write</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="write_output_U0_group">
         <obj_property name="label">write_output_U0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="write_output_U0_Input_group">
            <obj_property name="label">Input Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="inter_strm_30_group">
               <obj_property name="label">inter_strm_30(inter_strm_30_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/inter_strm_30_blk_n">
                  <obj_property name="ElementShortName">inter_strm_30_blk_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_30_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/inter_strm_30_dout">
                  <obj_property name="ElementShortName">inter_strm_30_dout[23:0]</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_30_dout[23:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/inter_strm_30_empty_n">
                  <obj_property name="ElementShortName">inter_strm_30_empty_n</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_30_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/inter_strm_30_read">
                  <obj_property name="ElementShortName">inter_strm_30_read</obj_property>
                  <obj_property name="ObjectShortName">inter_strm_30_read</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="out_r_group">
               <obj_property name="label">out_r(A_out_c_U, FIFO)</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/out_r_blk_n">
                  <obj_property name="ElementShortName">out_r_blk_n</obj_property>
                  <obj_property name="ObjectShortName">out_r_blk_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/out_r_dout">
                  <obj_property name="ElementShortName">out_r_dout[63:0]</obj_property>
                  <obj_property name="ObjectShortName">out_r_dout[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/out_r_empty_n">
                  <obj_property name="ElementShortName">out_r_empty_n</obj_property>
                  <obj_property name="ObjectShortName">out_r_empty_n</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/out_r_read">
                  <obj_property name="ElementShortName">out_r_read</obj_property>
                  <obj_property name="ObjectShortName">out_r_read</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="write_output_U0_Handshake_group">
            <obj_property name="label">Block-level handshake</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/ap_start">
               <obj_property name="ElementShortName">ap_start</obj_property>
               <obj_property name="ObjectShortName">ap_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/ap_ready">
               <obj_property name="ElementShortName">ap_ready</obj_property>
               <obj_property name="ObjectShortName">ap_ready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/ap_done">
               <obj_property name="ElementShortName">ap_done</obj_property>
               <obj_property name="ObjectShortName">ap_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/apatb_top_kernel_top/AESL_inst_top_kernel/write_output_U0/ap_continue">
               <obj_property name="ElementShortName">ap_continue</obj_property>
               <obj_property name="ObjectShortName">ap_continue</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="write_output_U0_Output_group">
            <obj_property name="label">Output Channels</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
</wave_config>
