PH reset_gen_pkg NULL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/reset_gen.vhd sub00/vhpl04 1277991589
AR score_counter score_counter_arch //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_counter.vhd sub00/vhpl01 1277991584
AR bin_to_bcd_dec bin_to_bcd_dec_arch //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/bin_to_bcd_dec.vhd sub00/vhpl10 1277991586
AR reset_gen arch_reset_gen //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/reset_gen.vhd sub00/vhpl07 1277991592
EN reset_gen NULL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/reset_gen.vhd sub00/vhpl06 1277991591
EN score_counter NULL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_counter.vhd sub00/vhpl00 1277991583
PH debounce_pkg NULL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/debounce.vhd sub00/vhpl12 1277991595
AR debounce debounce_arch //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/debounce.vhd sub00/vhpl15 1277991598
EN debounce NULL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/debounce.vhd sub00/vhpl14 1277991597
EN bin_to_bcd_dec NULL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/bin_to_bcd_dec.vhd sub00/vhpl09 1277991585
EN seven_seg_dec NULL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/seven_seg_dec.vhd sub00/vhpl02 1277991587
EN score_display_top NULL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display_top.vhd sub00/vhpl16 1277991599
AR score_display_top score_display_top_arch //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display_top.vhd sub00/vhpl17 1277991600
PB debounce_pkg debounce_pkg //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/debounce.vhd sub00/vhpl13 1277991596
EN score_display NULL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display.vhd sub00/vhpl08 1277991593
AR score_display score_display_arch //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display.vhd sub00/vhpl11 1277991594
PB reset_gen_pkg reset_gen_pkg //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/reset_gen.vhd sub00/vhpl05 1277991590
AR seven_seg_dec seven_seg_dec_arch //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/seven_seg_dec.vhd sub00/vhpl03 1277991588
