{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669933261425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669933261427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 17:21:00 2022 " "Processing started: Thu Dec 01 17:21:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669933261427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933261427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl5_karim_elgammal -c karim_elgammal_comparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl5_karim_elgammal -c karim_elgammal_comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933261427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669933261927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_comparator-beh " "Found design unit 1: karim_elgammal_comparator-beh" {  } { { "karim_elgammal_comparator.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268851 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_comparator " "Found entity 1: karim_elgammal_comparator" {  } { { "karim_elgammal_comparator.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_jkff-beh " "Found design unit 1: karim_elgammal_jkff-beh" {  } { { "karim_elgammal_jkff.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_jkff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268855 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_jkff " "Found entity 1: karim_elgammal_jkff" {  } { { "karim_elgammal_jkff.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_jkff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_counter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file karim_elgammal_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_jkff_Re-beh " "Found design unit 1: karim_elgammal_jkff_Re-beh" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268858 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 karim_elgammal_counter-struct " "Found design unit 2: karim_elgammal_counter-struct" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268858 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_jkff_Re " "Found entity 1: karim_elgammal_jkff_Re" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268858 ""} { "Info" "ISGN_ENTITY_NAME" "2 karim_elgammal_counter " "Found entity 2: karim_elgammal_counter" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_clock_divider-beh " "Found design unit 1: karim_elgammal_clock_divider-beh" {  } { { "karim_elgammal_clock_divider.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268867 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_clock_divider " "Found entity 1: karim_elgammal_clock_divider" {  } { { "karim_elgammal_clock_divider.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_wrapper.vhd 4 2 " "Found 4 design units, including 2 entities, in source file karim_elgammal_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-beh " "Found design unit 1: seven_segment_decoder-beh" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 karim_elgammal_wrapper-struct " "Found design unit 2: karim_elgammal_wrapper-struct" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268884 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268884 ""} { "Info" "ISGN_ENTITY_NAME" "2 karim_elgammal_wrapper " "Found entity 2: karim_elgammal_wrapper" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_minifsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_minifsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_miniFSM-beh " "Found design unit 1: karim_elgammal_miniFSM-beh" {  } { { "karim_elgammal_miniFSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268887 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_miniFSM " "Found entity 1: karim_elgammal_miniFSM" {  } { { "karim_elgammal_miniFSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_minifsm2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_minifsm2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_miniFSM2-beh " "Found design unit 1: karim_elgammal_miniFSM2-beh" {  } { { "karim_elgammal_miniFSM2.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268891 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_miniFSM2 " "Found entity 1: karim_elgammal_miniFSM2" {  } { { "karim_elgammal_miniFSM2.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_FSM-beh " "Found design unit 1: karim_elgammal_FSM-beh" {  } { { "karim_elgammal_FSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268895 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_FSM " "Found entity 1: karim_elgammal_FSM" {  } { { "karim_elgammal_FSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_sequence_detector-beh " "Found design unit 1: karim_elgammal_sequence_detector-beh" {  } { { "karim_elgammal_sequence_detector.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268898 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_sequence_detector " "Found entity 1: karim_elgammal_sequence_detector" {  } { { "karim_elgammal_sequence_detector.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268903 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "karim_elgammal_wrapper " "Elaborating entity \"karim_elgammal_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669933268939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_clock_divider karim_elgammal_clock_divider:clk_div " "Elaborating entity \"karim_elgammal_clock_divider\" for hierarchy \"karim_elgammal_clock_divider:clk_div\"" {  } { { "karim_elgammal_wrapper.vhd" "clk_div" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:seqgen " "Elaborating entity \"ROM\" for hierarchy \"ROM:seqgen\"" {  } { { "karim_elgammal_wrapper.vhd" "seqgen" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268951 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sevenSegment_ROM ROM.vhd(18) " "VHDL Signal Declaration warning at ROM.vhd(18): used explicit default value for signal \"sevenSegment_ROM\" because signal was never assigned a value" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669933268956 "|karim_elgammal_wrapper|ROM:seqgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_sequence_detector karim_elgammal_sequence_detector:seqcounter " "Elaborating entity \"karim_elgammal_sequence_detector\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\"" {  } { { "karim_elgammal_wrapper.vhd" "seqcounter" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_FSM karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect " "Elaborating entity \"karim_elgammal_FSM\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\"" {  } { { "karim_elgammal_sequence_detector.vhd" "seq_detect" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_miniFSM karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM:miniFSM1 " "Elaborating entity \"karim_elgammal_miniFSM\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM:miniFSM1\"" {  } { { "karim_elgammal_FSM.vhd" "miniFSM1" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_miniFSM2 karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM2:miniFSM2 " "Elaborating entity \"karim_elgammal_miniFSM2\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM2:miniFSM2\"" {  } { { "karim_elgammal_FSM.vhd" "miniFSM2" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_counter karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1 " "Elaborating entity \"karim_elgammal_counter\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1\"" {  } { { "karim_elgammal_sequence_detector.vhd" "counter1" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_jkff_Re karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1\|karim_elgammal_jkff_Re:j0 " "Elaborating entity \"karim_elgammal_jkff_Re\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1\|karim_elgammal_jkff_Re:j0\"" {  } { { "karim_elgammal_counter.vhd" "j0" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:hexdis0 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:hexdis0\"" {  } { { "karim_elgammal_wrapper.vhd" "hexdis0" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268981 ""}
{ "Warning" "WSSC_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TIMING_NETLIST" "" "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" {  } {  } 0 330000 "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1669933269554 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[0\] Low " "Register ROM:seqgen\|cnt\[0\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[7\] Low " "Register ROM:seqgen\|cnt\[7\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[2\] Low " "Register ROM:seqgen\|cnt\[2\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[6\] Low " "Register ROM:seqgen\|cnt\[6\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[4\] Low " "Register ROM:seqgen\|cnt\[4\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[5\] Low " "Register ROM:seqgen\|cnt\[5\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[3\] Low " "Register ROM:seqgen\|cnt\[3\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[1\] Low " "Register ROM:seqgen\|cnt\[1\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1669933269904 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669933270286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669933270671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933270671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669933270992 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669933270992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669933270992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669933270992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669933271111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 17:21:11 2022 " "Processing ended: Thu Dec 01 17:21:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669933271111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669933271111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669933271111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933271111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669933275435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669933275436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 17:21:14 2022 " "Processing started: Thu Dec 01 17:21:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669933275436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669933275436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vhdl5_karim_elgammal -c karim_elgammal_comparator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vhdl5_karim_elgammal -c karim_elgammal_comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669933275436 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669933275556 ""}
{ "Info" "0" "" "Project  = vhdl5_karim_elgammal" {  } {  } 0 0 "Project  = vhdl5_karim_elgammal" 0 0 "Fitter" 0 0 1669933275556 ""}
{ "Info" "0" "" "Revision = karim_elgammal_comparator" {  } {  } 0 0 "Revision = karim_elgammal_comparator" 0 0 "Fitter" 0 0 1669933275556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669933275711 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "karim_elgammal_comparator 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"karim_elgammal_comparator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669933275927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669933275964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669933275964 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669933276335 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669933276444 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1669933284738 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 26 global CLKCTRL_G6 " "clk~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669933284788 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1669933284788 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933284788 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669933284790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669933284790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669933284791 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669933284791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669933284791 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669933284792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669933284792 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669933284794 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669933284794 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933284828 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/karim_elgammal_sdc.sdc " "Reading SDC File: 'output_files/karim_elgammal_sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1669933288994 ""}
{ "Error" "ESTA_TCL_ERROR_INFO" "invalid command name \"reset\"\n    while executing\n\"unknown_original reset\"\n    (\"eval\" body line 1)\n    invoked from within\n\"eval unknown_original \$cmd \$args\"\n    (procedure \"::unknown\" line 7)\n    invoked from within\n\"reset\"\n    invoked from within\n\"set_max_delay -from \[reset\] -to \[get_ports HEX0\[*\]\] 5\"\n    (file \"output_files/karim_elgammal_sdc.sdc\" line 1) " "invalid command name \"reset\"\n    while executing\n\"unknown_original reset\"\n    (\"eval\" body line 1)\n    invoked from within\n\"eval unknown_original \$cmd \$args\"\n    (procedure \"::unknown\" line 7)\n    invoked from within\n\"reset\"\n    invoked from within\n\"set_max_delay -from \[reset\] -to \[get_ports HEX0\[*\]\] 5\"\n    (file \"output_files/karim_elgammal_sdc.sdc\" line 1)" {  } {  } 0 332000 "%1!s!" 0 0 "Fitter" 0 -1 1669933289022 ""}
{ "Critical Warning" "WSTA_READ_SDC_FAILED" "" "Read_sdc failed due to errors in the SDC file" {  } {  } 1 332008 "Read_sdc failed due to errors in the SDC file" 0 0 "Fitter" 0 -1 1669933289022 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669933289023 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669933289025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669933289025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669933289028 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1669933289097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933290201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669933291955 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669933293221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933293222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669933294493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "H:/vhdl5_karim_elgammal/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669933296977 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669933296977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669933299057 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669933299057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933299063 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669933299947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669933300261 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669933300547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669933300771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669933301041 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933302959 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/vhdl5_karim_elgammal/output_files/karim_elgammal_comparator.fit.smsg " "Generated suppressed messages file H:/vhdl5_karim_elgammal/output_files/karim_elgammal_comparator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669933303216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1  2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "7225 " "Peak virtual memory: 7225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669933304439 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 01 17:21:44 2022 " "Processing ended: Thu Dec 01 17:21:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669933304439 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669933304439 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669933304439 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669933304439 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669933306463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669933261425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669933261427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 17:21:00 2022 " "Processing started: Thu Dec 01 17:21:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669933261427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933261427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl5_karim_elgammal -c karim_elgammal_comparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl5_karim_elgammal -c karim_elgammal_comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933261427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669933261927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_comparator-beh " "Found design unit 1: karim_elgammal_comparator-beh" {  } { { "karim_elgammal_comparator.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268851 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_comparator " "Found entity 1: karim_elgammal_comparator" {  } { { "karim_elgammal_comparator.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_jkff-beh " "Found design unit 1: karim_elgammal_jkff-beh" {  } { { "karim_elgammal_jkff.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_jkff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268855 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_jkff " "Found entity 1: karim_elgammal_jkff" {  } { { "karim_elgammal_jkff.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_jkff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_counter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file karim_elgammal_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_jkff_Re-beh " "Found design unit 1: karim_elgammal_jkff_Re-beh" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268858 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 karim_elgammal_counter-struct " "Found design unit 2: karim_elgammal_counter-struct" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268858 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_jkff_Re " "Found entity 1: karim_elgammal_jkff_Re" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268858 ""} { "Info" "ISGN_ENTITY_NAME" "2 karim_elgammal_counter " "Found entity 2: karim_elgammal_counter" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_clock_divider-beh " "Found design unit 1: karim_elgammal_clock_divider-beh" {  } { { "karim_elgammal_clock_divider.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268867 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_clock_divider " "Found entity 1: karim_elgammal_clock_divider" {  } { { "karim_elgammal_clock_divider.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_wrapper.vhd 4 2 " "Found 4 design units, including 2 entities, in source file karim_elgammal_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-beh " "Found design unit 1: seven_segment_decoder-beh" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 karim_elgammal_wrapper-struct " "Found design unit 2: karim_elgammal_wrapper-struct" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268884 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268884 ""} { "Info" "ISGN_ENTITY_NAME" "2 karim_elgammal_wrapper " "Found entity 2: karim_elgammal_wrapper" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_minifsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_minifsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_miniFSM-beh " "Found design unit 1: karim_elgammal_miniFSM-beh" {  } { { "karim_elgammal_miniFSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268887 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_miniFSM " "Found entity 1: karim_elgammal_miniFSM" {  } { { "karim_elgammal_miniFSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_minifsm2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_minifsm2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_miniFSM2-beh " "Found design unit 1: karim_elgammal_miniFSM2-beh" {  } { { "karim_elgammal_miniFSM2.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268891 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_miniFSM2 " "Found entity 1: karim_elgammal_miniFSM2" {  } { { "karim_elgammal_miniFSM2.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_FSM-beh " "Found design unit 1: karim_elgammal_FSM-beh" {  } { { "karim_elgammal_FSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268895 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_FSM " "Found entity 1: karim_elgammal_FSM" {  } { { "karim_elgammal_FSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_sequence_detector-beh " "Found design unit 1: karim_elgammal_sequence_detector-beh" {  } { { "karim_elgammal_sequence_detector.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268898 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_sequence_detector " "Found entity 1: karim_elgammal_sequence_detector" {  } { { "karim_elgammal_sequence_detector.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268903 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669933268903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933268903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "karim_elgammal_wrapper " "Elaborating entity \"karim_elgammal_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669933268939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_clock_divider karim_elgammal_clock_divider:clk_div " "Elaborating entity \"karim_elgammal_clock_divider\" for hierarchy \"karim_elgammal_clock_divider:clk_div\"" {  } { { "karim_elgammal_wrapper.vhd" "clk_div" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:seqgen " "Elaborating entity \"ROM\" for hierarchy \"ROM:seqgen\"" {  } { { "karim_elgammal_wrapper.vhd" "seqgen" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268951 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sevenSegment_ROM ROM.vhd(18) " "VHDL Signal Declaration warning at ROM.vhd(18): used explicit default value for signal \"sevenSegment_ROM\" because signal was never assigned a value" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669933268956 "|karim_elgammal_wrapper|ROM:seqgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_sequence_detector karim_elgammal_sequence_detector:seqcounter " "Elaborating entity \"karim_elgammal_sequence_detector\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\"" {  } { { "karim_elgammal_wrapper.vhd" "seqcounter" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_FSM karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect " "Elaborating entity \"karim_elgammal_FSM\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\"" {  } { { "karim_elgammal_sequence_detector.vhd" "seq_detect" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_miniFSM karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM:miniFSM1 " "Elaborating entity \"karim_elgammal_miniFSM\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM:miniFSM1\"" {  } { { "karim_elgammal_FSM.vhd" "miniFSM1" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_miniFSM2 karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM2:miniFSM2 " "Elaborating entity \"karim_elgammal_miniFSM2\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM2:miniFSM2\"" {  } { { "karim_elgammal_FSM.vhd" "miniFSM2" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_counter karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1 " "Elaborating entity \"karim_elgammal_counter\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1\"" {  } { { "karim_elgammal_sequence_detector.vhd" "counter1" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_jkff_Re karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1\|karim_elgammal_jkff_Re:j0 " "Elaborating entity \"karim_elgammal_jkff_Re\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1\|karim_elgammal_jkff_Re:j0\"" {  } { { "karim_elgammal_counter.vhd" "j0" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:hexdis0 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:hexdis0\"" {  } { { "karim_elgammal_wrapper.vhd" "hexdis0" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933268981 ""}
{ "Warning" "WSSC_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TIMING_NETLIST" "" "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" {  } {  } 0 330000 "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1669933269554 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[0\] Low " "Register ROM:seqgen\|cnt\[0\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[7\] Low " "Register ROM:seqgen\|cnt\[7\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[2\] Low " "Register ROM:seqgen\|cnt\[2\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[6\] Low " "Register ROM:seqgen\|cnt\[6\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[4\] Low " "Register ROM:seqgen\|cnt\[4\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[5\] Low " "Register ROM:seqgen\|cnt\[5\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[3\] Low " "Register ROM:seqgen\|cnt\[3\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[1\] Low " "Register ROM:seqgen\|cnt\[1\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669933269904 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1669933269904 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669933270286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669933270671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669933270671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669933270992 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669933270992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669933270992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669933270992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669933271111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 17:21:11 2022 " "Processing ended: Thu Dec 01 17:21:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669933271111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669933271111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669933271111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669933271111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669933275711 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "karim_elgammal_comparator 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"karim_elgammal_comparator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669933275927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669933275964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669933275964 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669933276335 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669933276444 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1669933284738 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 26 global CLKCTRL_G6 " "clk~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669933284788 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1669933284788 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933284788 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669933284790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669933284790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669933284791 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669933284791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669933284791 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669933284792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669933284792 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669933284794 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669933284794 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933284828 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/karim_elgammal_sdc.sdc " "Reading SDC File: 'output_files/karim_elgammal_sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1669933288994 ""}
{ "Error" "ESTA_TCL_ERROR_INFO" "invalid command name \"reset\"\n    while executing\n\"unknown_original reset\"\n    (\"eval\" body line 1)\n    invoked from within\n\"eval unknown_original \$cmd \$args\"\n    (procedure \"::unknown\" line 7)\n    invoked from within\n\"reset\"\n    invoked from within\n\"set_max_delay -from \[reset\] -to \[get_ports HEX0\[*\]\] 5\"\n    (file \"output_files/karim_elgammal_sdc.sdc\" line 1) " "invalid command name \"reset\"\n    while executing\n\"unknown_original reset\"\n    (\"eval\" body line 1)\n    invoked from within\n\"eval unknown_original \$cmd \$args\"\n    (procedure \"::unknown\" line 7)\n    invoked from within\n\"reset\"\n    invoked from within\n\"set_max_delay -from \[reset\] -to \[get_ports HEX0\[*\]\] 5\"\n    (file \"output_files/karim_elgammal_sdc.sdc\" line 1)" {  } {  } 0 332000 "%1!s!" 0 0 "Fitter" 0 -1 1669933289022 ""}
{ "Critical Warning" "WSTA_READ_SDC_FAILED" "" "Read_sdc failed due to errors in the SDC file" {  } {  } 1 332008 "Read_sdc failed due to errors in the SDC file" 0 0 "Fitter" 0 -1 1669933289022 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669933289023 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669933289025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669933289025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669933289028 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1669933289097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933290201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669933291955 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669933293221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933293222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669933294493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "H:/vhdl5_karim_elgammal/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669933296977 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669933296977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669933299057 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669933299057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933299063 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669933299947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669933300261 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669933300547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669933300771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669933301041 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669933302959 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/vhdl5_karim_elgammal/output_files/karim_elgammal_comparator.fit.smsg " "Generated suppressed messages file H:/vhdl5_karim_elgammal/output_files/karim_elgammal_comparator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669933303216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1  2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "7225 " "Peak virtual memory: 7225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669933304439 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 01 17:21:44 2022 " "Processing ended: Thu Dec 01 17:21:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669933304439 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669933304439 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669933304439 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669933304439 ""}
