Analysis & Synthesis report for Cyclone_OSG
Thu Feb 11 14:46:30 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: UART_Rx:comb_12
 12. Port Connectivity Checks: "Delay:DL16"
 13. Port Connectivity Checks: "Delay:DL15"
 14. Port Connectivity Checks: "Delay:DL14"
 15. Port Connectivity Checks: "Delay:DL13"
 16. Port Connectivity Checks: "Delay:DL12"
 17. Port Connectivity Checks: "Delay:DL11"
 18. Port Connectivity Checks: "Delay:DL10"
 19. Port Connectivity Checks: "Delay:DL9"
 20. Port Connectivity Checks: "Delay:DL8"
 21. Port Connectivity Checks: "Delay:DL7"
 22. Port Connectivity Checks: "Delay:DL6"
 23. Port Connectivity Checks: "Delay:DL5"
 24. Port Connectivity Checks: "Delay:DL4"
 25. Port Connectivity Checks: "Delay:DL3"
 26. Port Connectivity Checks: "Delay:DL2"
 27. Port Connectivity Checks: "Pulse:PL2"
 28. Port Connectivity Checks: "Delay:DL1"
 29. Port Connectivity Checks: "Pulse:PL1"
 30. Port Connectivity Checks: "RAM:comb_13"
 31. Port Connectivity Checks: "UART_Rx:comb_12"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 11 14:46:30 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Cyclone_OSG                                 ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,755                                       ;
;     Total combinational functions  ; 5,275                                       ;
;     Dedicated logic registers      ; 3,432                                       ;
; Total registers                    ; 3432                                        ;
; Total pins                         ; 20                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; main               ; Cyclone_OSG        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                          ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------+---------+
; main.v                           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v    ;         ;
; Delay.v                          ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Delay.v   ;         ;
; DLST.v                           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v    ;         ;
; Pulse.v                          ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v   ;         ;
; RAM.v                            ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v     ;         ;
; Start.v                          ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Start.v   ;         ;
; uart_rx.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 6,755     ;
;                                             ;           ;
; Total combinational functions               ; 5275      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1751      ;
;     -- 3 input functions                    ; 938       ;
;     -- <=2 input functions                  ; 2586      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2674      ;
;     -- arithmetic mode                      ; 2601      ;
;                                             ;           ;
; Total registers                             ; 3432      ;
;     -- Dedicated logic registers            ; 3432      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 20        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3410      ;
; Total fan-out                               ; 26641     ;
; Average fan-out                             ; 3.05      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                        ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name   ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+-------------+--------------+
; |main                      ; 5275 (1)            ; 3432 (0)                  ; 0           ; 0            ; 0       ; 0         ; 20   ; 0            ; |main                 ; main        ; work         ;
;    |DLST:ST1|              ; 49 (49)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DLST:ST1        ; DLST        ; work         ;
;    |Delay:DL10|            ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL10      ; Delay       ; work         ;
;    |Delay:DL11|            ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL11      ; Delay       ; work         ;
;    |Delay:DL12|            ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL12      ; Delay       ; work         ;
;    |Delay:DL13|            ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL13      ; Delay       ; work         ;
;    |Delay:DL14|            ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL14      ; Delay       ; work         ;
;    |Delay:DL15|            ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL15      ; Delay       ; work         ;
;    |Delay:DL16|            ; 126 (126)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL16      ; Delay       ; work         ;
;    |Delay:DL1|             ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL1       ; Delay       ; work         ;
;    |Delay:DL2|             ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL2       ; Delay       ; work         ;
;    |Delay:DL3|             ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL3       ; Delay       ; work         ;
;    |Delay:DL4|             ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL4       ; Delay       ; work         ;
;    |Delay:DL5|             ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL5       ; Delay       ; work         ;
;    |Delay:DL6|             ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL6       ; Delay       ; work         ;
;    |Delay:DL7|             ; 123 (123)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL7       ; Delay       ; work         ;
;    |Delay:DL8|             ; 126 (126)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL8       ; Delay       ; work         ;
;    |Delay:DL9|             ; 130 (130)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Delay:DL9       ; Delay       ; work         ;
;    |Pulse:PL10|            ; 190 (190)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL10      ; Pulse       ; work         ;
;    |Pulse:PL11|            ; 189 (189)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL11      ; Pulse       ; work         ;
;    |Pulse:PL12|            ; 190 (190)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL12      ; Pulse       ; work         ;
;    |Pulse:PL13|            ; 192 (192)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL13      ; Pulse       ; work         ;
;    |Pulse:PL14|            ; 189 (189)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL14      ; Pulse       ; work         ;
;    |Pulse:PL15|            ; 189 (189)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL15      ; Pulse       ; work         ;
;    |Pulse:PL16|            ; 190 (190)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL16      ; Pulse       ; work         ;
;    |Pulse:PL1|             ; 183 (183)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL1       ; Pulse       ; work         ;
;    |Pulse:PL2|             ; 189 (189)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL2       ; Pulse       ; work         ;
;    |Pulse:PL3|             ; 194 (194)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL3       ; Pulse       ; work         ;
;    |Pulse:PL4|             ; 189 (189)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL4       ; Pulse       ; work         ;
;    |Pulse:PL5|             ; 194 (194)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL5       ; Pulse       ; work         ;
;    |Pulse:PL6|             ; 190 (190)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL6       ; Pulse       ; work         ;
;    |Pulse:PL7|             ; 189 (189)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL7       ; Pulse       ; work         ;
;    |Pulse:PL8|             ; 189 (189)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL8       ; Pulse       ; work         ;
;    |Pulse:PL9|             ; 189 (189)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Pulse:PL9       ; Pulse       ; work         ;
;    |RAM:comb_13|           ; 153 (153)           ; 1481 (1481)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:comb_13     ; RAM         ; work         ;
;    |Start:comb_11|         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Start:comb_11   ; Start       ; work         ;
;    |UART_Rx:comb_12|       ; 55 (55)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|UART_Rx:comb_12 ; UART_Rx     ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3432  ;
; Number of registers using Synchronous Clear  ; 1540  ;
; Number of registers using Synchronous Load   ; 315   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2745  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; UART_Rx:comb_12|wr_addr[5]             ; 28      ;
; UART_Rx:comb_12|wr                     ; 7       ;
; UART_Rx:comb_12|wr_addr[4]             ; 9       ;
; UART_Rx:comb_12|wr_addr[0]             ; 88      ;
; UART_Rx:comb_12|wr_addr[6]             ; 88      ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|UART_Rx:comb_12|wr_addr[2] ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL1|cnt2[5]          ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL2|cnt2[18]         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL3|cnt2[0]          ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL4|cnt2[10]         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL5|cnt2[11]         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL6|cnt2[20]         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL7|cnt2[11]         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL8|cnt2[3]          ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL9|cnt2[4]          ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL10|cnt2[20]        ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL11|cnt2[0]         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL12|cnt2[6]         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL13|cnt2[1]         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL14|cnt2[4]         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL15|cnt2[18]        ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |main|Delay:DL16|cnt2[2]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|RAM:comb_13|DATA[0][1]     ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL1|cnt1[5]          ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL2|cnt1[16]         ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL3|cnt1[17]         ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL4|cnt1[11]         ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL5|cnt1[9]          ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL6|cnt1[5]          ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL7|cnt1[25]         ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL8|cnt1[19]         ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL9|cnt1[14]         ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL10|cnt1[15]        ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL11|cnt1[17]        ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL12|cnt1[8]         ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL13|cnt1[4]         ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL14|cnt1[13]        ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL15|cnt1[9]         ;
; 6:1                ; 35 bits   ; 140 LEs       ; 35 LEs               ; 105 LEs                ; Yes        ; |main|Delay:DL16|cnt1[4]         ;
; 10:1               ; 37 bits   ; 222 LEs       ; 37 LEs               ; 185 LEs                ; Yes        ; |main|Pulse:PL1|cnt1[26]         ;
; 10:1               ; 21 bits   ; 126 LEs       ; 84 LEs               ; 42 LEs                 ; Yes        ; |main|Pulse:PL1|cnt2[2]          ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL2|cnt1[2]          ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL3|cnt1[35]         ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL4|cnt1[23]         ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL5|cnt1[4]          ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL6|cnt1[17]         ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL7|cnt1[0]          ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL8|cnt1[3]          ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL9|cnt1[12]         ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL10|cnt1[1]         ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL11|cnt1[9]         ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL12|cnt1[36]        ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL13|cnt1[31]        ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL14|cnt1[0]         ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL15|cnt1[11]        ;
; 13:1               ; 37 bits   ; 296 LEs       ; 37 LEs               ; 259 LEs                ; Yes        ; |main|Pulse:PL16|cnt1[20]        ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL2|cnt2[12]         ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL3|cnt2[5]          ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL4|cnt2[9]          ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL5|cnt2[7]          ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL6|cnt2[12]         ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL7|cnt2[10]         ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL8|cnt2[1]          ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL9|cnt2[17]         ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL10|cnt2[12]        ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL11|cnt2[6]         ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL12|cnt2[14]        ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL13|cnt2[9]         ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL14|cnt2[18]        ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL15|cnt2[4]         ;
; 14:1               ; 21 bits   ; 189 LEs       ; 126 LEs              ; 63 LEs                 ; Yes        ; |main|Pulse:PL16|cnt2[2]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|UART_Rx:comb_12|wr_addr[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:comb_12 ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; Fclk           ; 100000000 ; Signed Integer                  ;
; Fuart          ; 115200    ; Signed Integer                  ;
; divider        ; 434       ; Signed Integer                  ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL16"                                                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; launch_PL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; DL_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL15"                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL14"                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL13"                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL12"                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL11"                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL10"                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL9"                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL8"                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL7"                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL6"                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL5"                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL4"                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL3"                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL2"                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pulse:PL2"                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHTS ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Delay:DL1"                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DL_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; End_Flg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pulse:PL1"                                                                                                                                       ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PL_launch ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM:comb_13"                                                                                                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PL1_drt        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL1_del        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL2_drt        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL2_del        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; ch2_type_start ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND.   ;
; PL3_drt        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL3_del        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL4_drt        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL4_del        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL5_drt        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL5_del        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL6_drt        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL6_del        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL7_drt        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL7_del        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL8_drt        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL8_del        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL9_drt        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL9_del        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL10_drt       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL10_del       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL11_drt       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL11_del       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL12_drt       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL12_del       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL13_drt       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL13_del       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL14_drt       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL14_del       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL15_drt       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL15_del       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; PL16_drt       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; DL16_del       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Rx:comb_12"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; UART_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 20                          ;
; cycloneiii_ff         ; 3432                        ;
;     ENA               ; 1502                        ;
;     ENA SCLR          ; 928                         ;
;     ENA SLD           ; 315                         ;
;     SCLR              ; 612                         ;
;     plain             ; 75                          ;
; cycloneiii_lcell_comb ; 5275                        ;
;     arith             ; 2601                        ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 2327                        ;
;         3 data inputs ; 242                         ;
;     normal            ; 2674                        ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 67                          ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 696                         ;
;         4 data inputs ; 1751                        ;
;                       ;                             ;
; Max LUT depth         ; 20.10                       ;
; Average LUT depth     ; 6.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Feb 11 14:46:06 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone_OSG -c Cyclone_OSG
Warning (125092): Tcl Script File MLT.qip not found
    Info (125063): set_global_assignment -name QIP_FILE MLT.qip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file delay.v
    Info (12023): Found entity 1: Delay File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Delay.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file dlst.v
    Info (12023): Found entity 1: DLST File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pulse.v
    Info (12023): Found entity 1: Pulse File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file start.v
    Info (12023): Found entity 1: Start File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Start.v Line: 1
Warning (12019): Can't analyze file -- file UART.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/PLL.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at main.v(181): created implicit net for "control_UART_clk" File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 181
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(178): instance has no name File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 178
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(181): instance has no name File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 181
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(209): instance has no name File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 209
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "Start" for hierarchy "Start:comb_11" File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 178
Warning (12125): Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: UART_Rx File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v Line: 9
Info (12128): Elaborating entity "UART_Rx" for hierarchy "UART_Rx:comb_12" File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 181
Warning (10230): Verilog HDL assignment warning at uart_rx.v(42): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v Line: 42
Warning (10230): Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 9 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v Line: 63
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:comb_13" File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 209
Warning (10230): Verilog HDL assignment warning at RAM.v(138): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 138
Warning (10230): Verilog HDL assignment warning at RAM.v(140): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 140
Warning (10230): Verilog HDL assignment warning at RAM.v(141): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 141
Warning (10230): Verilog HDL assignment warning at RAM.v(145): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 145
Warning (10230): Verilog HDL assignment warning at RAM.v(147): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 147
Warning (10230): Verilog HDL assignment warning at RAM.v(148): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 148
Warning (10230): Verilog HDL assignment warning at RAM.v(152): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 152
Warning (10230): Verilog HDL assignment warning at RAM.v(154): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 154
Warning (10230): Verilog HDL assignment warning at RAM.v(155): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 155
Warning (10230): Verilog HDL assignment warning at RAM.v(158): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 158
Warning (10230): Verilog HDL assignment warning at RAM.v(160): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 160
Warning (10230): Verilog HDL assignment warning at RAM.v(161): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 161
Warning (10230): Verilog HDL assignment warning at RAM.v(164): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 164
Warning (10230): Verilog HDL assignment warning at RAM.v(166): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 166
Warning (10230): Verilog HDL assignment warning at RAM.v(167): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 167
Warning (10230): Verilog HDL assignment warning at RAM.v(170): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 170
Warning (10230): Verilog HDL assignment warning at RAM.v(172): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 172
Warning (10230): Verilog HDL assignment warning at RAM.v(173): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 173
Warning (10230): Verilog HDL assignment warning at RAM.v(176): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 176
Warning (10230): Verilog HDL assignment warning at RAM.v(178): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 178
Warning (10230): Verilog HDL assignment warning at RAM.v(179): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 179
Warning (10230): Verilog HDL assignment warning at RAM.v(182): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 182
Warning (10230): Verilog HDL assignment warning at RAM.v(184): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 184
Warning (10230): Verilog HDL assignment warning at RAM.v(185): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 185
Warning (10230): Verilog HDL assignment warning at RAM.v(188): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 188
Warning (10230): Verilog HDL assignment warning at RAM.v(190): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 190
Warning (10230): Verilog HDL assignment warning at RAM.v(191): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 191
Warning (10230): Verilog HDL assignment warning at RAM.v(194): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 194
Warning (10230): Verilog HDL assignment warning at RAM.v(196): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 196
Warning (10230): Verilog HDL assignment warning at RAM.v(197): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 197
Warning (10230): Verilog HDL assignment warning at RAM.v(200): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 200
Warning (10230): Verilog HDL assignment warning at RAM.v(202): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 202
Warning (10230): Verilog HDL assignment warning at RAM.v(203): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 203
Warning (10230): Verilog HDL assignment warning at RAM.v(206): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 206
Warning (10230): Verilog HDL assignment warning at RAM.v(208): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 208
Warning (10230): Verilog HDL assignment warning at RAM.v(209): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 209
Warning (10230): Verilog HDL assignment warning at RAM.v(212): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 212
Warning (10230): Verilog HDL assignment warning at RAM.v(214): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 214
Warning (10230): Verilog HDL assignment warning at RAM.v(215): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 215
Warning (10230): Verilog HDL assignment warning at RAM.v(218): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 218
Warning (10230): Verilog HDL assignment warning at RAM.v(220): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 220
Warning (10230): Verilog HDL assignment warning at RAM.v(221): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 221
Warning (10230): Verilog HDL assignment warning at RAM.v(224): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 224
Warning (10230): Verilog HDL assignment warning at RAM.v(226): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 226
Warning (10230): Verilog HDL assignment warning at RAM.v(227): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 227
Warning (10230): Verilog HDL assignment warning at RAM.v(230): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 230
Warning (10230): Verilog HDL assignment warning at RAM.v(232): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 232
Warning (10230): Verilog HDL assignment warning at RAM.v(233): truncated value with size 8 to match size of target (4) File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 233
Info (12128): Elaborating entity "Pulse" for hierarchy "Pulse:PL1" File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 215
Info (12128): Elaborating entity "Delay" for hierarchy "Delay:DL1" File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 216
Info (12128): Elaborating entity "DLST" for hierarchy "DLST:ST1" File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 284
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PL1_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 40
    Warning (12110): Net "DL1_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 42
    Warning (12110): Net "PL2_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 48
    Warning (12110): Net "DL2_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 50
    Warning (12110): Net "CH2TS[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "CH2TS[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "CH2TS[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "CH2TS[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "PL3_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 56
    Warning (12110): Net "DL3_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 58
    Warning (12110): Net "PL4_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 64
    Warning (12110): Net "DL4_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 66
    Warning (12110): Net "PL5_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 72
    Warning (12110): Net "DL5_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 74
    Warning (12110): Net "PL6_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 80
    Warning (12110): Net "DL6_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 82
    Warning (12110): Net "PL7_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 88
    Warning (12110): Net "DL7_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 90
    Warning (12110): Net "PL8_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 96
    Warning (12110): Net "DL8_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 98
    Warning (12110): Net "PL9_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 104
    Warning (12110): Net "DL9_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 106
    Warning (12110): Net "PL10_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 112
    Warning (12110): Net "DL10_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 114
    Warning (12110): Net "PL11_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 120
    Warning (12110): Net "DL11_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 122
    Warning (12110): Net "PL12_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 128
    Warning (12110): Net "DL12_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 130
    Warning (12110): Net "PL13_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 136
    Warning (12110): Net "DL13_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 138
    Warning (12110): Net "PL14_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 144
    Warning (12110): Net "DL14_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 146
    Warning (12110): Net "PL15_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 152
    Warning (12110): Net "DL15_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 154
    Warning (12110): Net "PL16_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 160
    Warning (12110): Net "DL16_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 162
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PL1_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 40
    Warning (12110): Net "DL1_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 42
    Warning (12110): Net "PL2_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 48
    Warning (12110): Net "DL2_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 50
    Warning (12110): Net "CH2TS[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "CH2TS[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "CH2TS[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "CH2TS[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "PL3_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 56
    Warning (12110): Net "DL3_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 58
    Warning (12110): Net "PL4_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 64
    Warning (12110): Net "DL4_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 66
    Warning (12110): Net "PL5_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 72
    Warning (12110): Net "DL5_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 74
    Warning (12110): Net "PL6_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 80
    Warning (12110): Net "DL6_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 82
    Warning (12110): Net "PL7_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 88
    Warning (12110): Net "DL7_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 90
    Warning (12110): Net "PL8_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 96
    Warning (12110): Net "DL8_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 98
    Warning (12110): Net "PL9_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 104
    Warning (12110): Net "DL9_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 106
    Warning (12110): Net "PL10_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 112
    Warning (12110): Net "DL10_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 114
    Warning (12110): Net "PL11_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 120
    Warning (12110): Net "DL11_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 122
    Warning (12110): Net "PL12_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 128
    Warning (12110): Net "DL12_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 130
    Warning (12110): Net "PL13_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 136
    Warning (12110): Net "DL13_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 138
    Warning (12110): Net "PL14_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 144
    Warning (12110): Net "DL14_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 146
    Warning (12110): Net "PL15_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 152
    Warning (12110): Net "DL15_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 154
    Warning (12110): Net "PL16_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 160
    Warning (12110): Net "DL16_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 162
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PL1_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 40
    Warning (12110): Net "DL1_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 42
    Warning (12110): Net "PL2_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 48
    Warning (12110): Net "DL2_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 50
    Warning (12110): Net "CH2TS[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "CH2TS[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "CH2TS[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "CH2TS[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 52
    Warning (12110): Net "PL3_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 56
    Warning (12110): Net "DL3_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 58
    Warning (12110): Net "PL4_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 64
    Warning (12110): Net "DL4_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 66
    Warning (12110): Net "PL5_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 72
    Warning (12110): Net "DL5_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 74
    Warning (12110): Net "PL6_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 80
    Warning (12110): Net "DL6_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 82
    Warning (12110): Net "PL7_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 88
    Warning (12110): Net "DL7_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 90
    Warning (12110): Net "PL8_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 96
    Warning (12110): Net "DL8_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 98
    Warning (12110): Net "PL9_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 104
    Warning (12110): Net "DL9_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 106
    Warning (12110): Net "PL10_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 112
    Warning (12110): Net "DL10_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 114
    Warning (12110): Net "PL11_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 120
    Warning (12110): Net "DL11_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 122
    Warning (12110): Net "PL12_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 128
    Warning (12110): Net "DL12_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 130
    Warning (12110): Net "PL13_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 136
    Warning (12110): Net "DL13_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 138
    Warning (12110): Net "PL14_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 144
    Warning (12110): Net "DL14_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 146
    Warning (12110): Net "PL15_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 152
    Warning (12110): Net "DL15_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 154
    Warning (12110): Net "PL16_DRT[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 160
    Warning (12110): Net "DL16_DEL[16]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 162
Warning (12241): 19 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6775 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 6755 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 169 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Thu Feb 11 14:46:30 2021
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:35


