# NTU CSIE Digital System Design Lab1
Implement a 6-bit adder

## TODO
1. Implement the 1-bit full adder module using gate-level primitives in `src/full_adder.v`
2. Implement the 6-bit adder module by using 1-bit full adder module in `src/binary_adder.v`
3. Verify the design by running the testbench `src/binary_adder_tb.v`

## Submission
Change the name of folder `src` to your student id (e.g., b05902xxx) and then compress the files using zip.
