Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Dec 20 10:12:39 2017
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             264 |           97 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             401 |          192 |
| Yes          | No                    | No                     |              41 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             564 |          250 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                        Enable Signal                       |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------------------------------+------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
| ~touch_btn_IBUF_BUFG[5]                     |                                                            |                                                 |                1 |              1 |
|  MEM_CONTROLL_0/mem_pause_o_reg_i_2_n_9     |                                                            | touch_btn_IBUF_BUFG[5]                          |                1 |              1 |
|  clk_uart_IBUF_BUFG                         | SERIAL_CONTROLL_0/SERIAL_RECEIVER/tickgen/OversamplingTick |                                                 |                1 |              1 |
|  MEM_CONTROLL_0/inst_pause_o_reg_i_2_n_9    |                                                            | touch_btn_IBUF_BUFG[5]                          |                1 |              1 |
|  MEM_CONTROLL_0/state_reg[1]_i_2_n_9        |                                                            |                                                 |                1 |              2 |
|  clk_uart_IBUF_BUFG                         |                                                            | MEM_CONTROLL_0/FSM_sequential_read_state_reg[0] |                2 |              4 |
|  clk_uart_IBUF_BUFG                         | SERIAL_CONTROLL_0/SERIAL_TRANSMITTER//i__n_9               |                                                 |                2 |              4 |
|  clk_uart_IBUF_BUFG                         | SERIAL_CONTROLL_0/SERIAL_RECEIVER//i__n_9                  |                                                 |                2 |              4 |
|  clk_uart_IBUF_BUFG                         | SERIAL_CONTROLL_0/SERIAL_TRANSMITTER/tickgen/E[0]          |                                                 |                3 |              8 |
|  clk_uart_IBUF_BUFG                         | SERIAL_CONTROLL_0/SERIAL_RECEIVER/tickgen/E[0]             |                                                 |                1 |              8 |
|  clk_uart_IBUF_BUFG                         | SERIAL_CONTROLL_0/SERIAL_RECEIVER/E[0]                     |                                                 |                1 |              8 |
|  clk_uart_IBUF_BUFG                         | SERIAL_CONTROLL_0/SERIAL_RECEIVER/TxD_data_reg[7][0]       |                                                 |                3 |              8 |
|  MEM_CONTROLL_0/TxD_data_reg[7]             |                                                            | touch_btn_IBUF_BUFG[5]                          |                2 |              8 |
|  IF_to_ID_0/E[0]                            |                                                            |                                                 |                8 |             17 |
|  clk_uart_IBUF_BUFG                         |                                                            | SERIAL_CONTROLL_0/SERIAL_TRANSMITTER//i___0_n_9 |                5 |             17 |
|  MEM_CONTROLL_0/ram2_addr_o[0][0]           |                                                            |                                                 |                6 |             20 |
|  n_1_2252_BUFG                              |                                                            |                                                 |                8 |             20 |
|  MEM_CONTROLL_0/ram1_addr_o[0][0]           |                                                            |                                                 |                7 |             20 |
|  clk_uart_IBUF_BUFG                         |                                                            |                                                 |                7 |             22 |
|  ID_to_EX_0/E[0]                            |                                                            | touch_btn_IBUF_BUFG[5]                          |               14 |             32 |
|  IF_to_ID_0/link_addr_o_reg[0][0]           |                                                            | touch_btn_IBUF_BUFG[5]                          |               10 |             32 |
|  MEM_CONTROLL_0/inst_data_o_reg[31]_i_2_n_9 |                                                            | touch_btn_IBUF_BUFG[5]                          |               13 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_0[0]          |                                                            |                                                 |               13 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_1[0]          |                                                            |                                                 |               11 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31][0]           |                                                            |                                                 |               13 |             32 |
|  n_0_2364_BUFG                              |                                                            | touch_btn_IBUF_BUFG[5]                          |               14 |             32 |
|  n_6_2048_BUFG                              |                                                            | MEM_CONTROLL_0/data_o_reg[31]_i_2_n_9           |               15 |             32 |
|  n_7_2043_BUFG                              |                                                            | touch_btn_IBUF_BUFG[5]                          |               18 |             32 |
|  n_8_2878_BUFG                              |                                                            | touch_btn_IBUF_BUFG[5]                          |               15 |             32 |
|  n_4_2868_BUFG                              |                                                            |                                                 |               11 |             33 |
|  n_5_2838_BUFG                              |                                                            |                                                 |               11 |             33 |
|  n_3_2049_BUFG                              |                                                            | MEM_CONTROLL_0/ce_o_reg_i_2_n_9                 |               17 |             38 |
|  n_2_2877_BUFG                              |                                                            | touch_btn_IBUF_BUFG[5]                          |               15 |             40 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_to_WB_0/hi_o_reg[31]_0[0]                              | touch_btn_IBUF_BUFG[5]                          |               26 |             64 |
|  touch_btn_IBUF_BUFG[4]                     |                                                            | touch_btn_IBUF_BUFG[5]                          |               50 |             68 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_CONTROLL_0/pc_o_reg[31][0]                             | touch_btn_IBUF_BUFG[5]                          |               39 |             96 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_to_WB_0/p_0_in2_out                                    |                                                 |               12 |             96 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_CONTROLL_0/lo_o_reg[0][0]                              | MEM_CONTROLL_0/hilo_en_o_reg[0]                 |               49 |            103 |
|  touch_btn_IBUF_BUFG[4]                     | MEM_CONTROLL_0/pc_o_reg[31][0]                             | MEM_CONTROLL_0/reg_wt_addr_o_reg[0]             |               54 |            129 |
|  touch_btn_IBUF_BUFG[4]                     | ID_to_EX_0/reg_wt_en_o_reg_1[0]                            | MEM_CONTROLL_0/SR[0]                            |               82 |            172 |
+---------------------------------------------+------------------------------------------------------------+-------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     1 |
| 4      |                     3 |
| 8      |                     5 |
| 16+    |                    27 |
+--------+-----------------------+


