#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Apr 06 03:46:50 2017
# Process ID: 7336
# Current directory: D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.runs/synth_1
# Command line: vivado.exe -log fir.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir.tcl
# Log file: D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.runs/synth_1/fir.vds
# Journal file: D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fir.tcl -notrace
Command: synth_design -top fir -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9804 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 303.945 ; gain = 94.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:20]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'fir' (1#1) [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:20]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 340.418 ; gain = 131.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 340.418 ; gain = 131.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 340.418 ; gain = 131.188
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:71]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 363.906 ; gain = 154.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  17 Input     48 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 36    
	               23 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir 
Detailed RTL Component Info : 
+---Adders : 
	  17 Input     48 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 36    
	               23 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'xn_reg[0][23:0]' into 'xn_reg[0][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[0][23:0]' into 'xn_reg[0][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[2][23:0]' into 'xn_reg[2][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[2][23:0]' into 'xn_reg[2][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[3][23:0]' into 'xn_reg[3][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[3][23:0]' into 'xn_reg[3][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[4][23:0]' into 'xn_reg[4][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[4][23:0]' into 'xn_reg[4][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[5][23:0]' into 'xn_reg[5][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[5][23:0]' into 'xn_reg[5][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[6][23:0]' into 'xn_reg[6][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[6][23:0]' into 'xn_reg[6][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[7][23:0]' into 'xn_reg[7][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[7][23:0]' into 'xn_reg[7][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[8][23:0]' into 'xn_reg[8][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[8][23:0]' into 'xn_reg[8][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[9][23:0]' into 'xn_reg[9][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[9][23:0]' into 'xn_reg[9][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[10][23:0]' into 'xn_reg[10][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[10][23:0]' into 'xn_reg[10][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[11][23:0]' into 'xn_reg[11][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[11][23:0]' into 'xn_reg[11][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[1][23:0]' into 'xn_reg[1][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[3][23:0]' into 'xn_reg[3][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[3][23:0]' into 'xn_reg[3][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[4][23:0]' into 'xn_reg[4][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[4][23:0]' into 'xn_reg[4][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[5][23:0]' into 'xn_reg[5][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[5][23:0]' into 'xn_reg[5][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[6][23:0]' into 'xn_reg[6][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[6][23:0]' into 'xn_reg[6][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[7][23:0]' into 'xn_reg[7][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[7][23:0]' into 'xn_reg[7][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[8][23:0]' into 'xn_reg[8][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[8][23:0]' into 'xn_reg[8][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[9][23:0]' into 'xn_reg[9][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[9][23:0]' into 'xn_reg[9][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[10][23:0]' into 'xn_reg[10][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[10][23:0]' into 'xn_reg[10][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[11][23:0]' into 'xn_reg[11][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[11][23:0]' into 'xn_reg[11][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[12][23:0]' into 'xn_reg[12][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[12][23:0]' into 'xn_reg[12][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'xn_reg[13]' and it is trimmed from '24' to '1' bits. [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[1][23:0]' into 'xn_reg[1][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[12][23:0]' into 'xn_reg[12][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[2][23:0]' into 'xn_reg[2][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
INFO: [Synth 8-4471] merging register 'xn_reg[13][23:0]' into 'xn_reg[13][23:0]' [D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.srcs/sources_1/new/fir.vhd:61]
DSP Report: Generating DSP ARG0, operation Mode is: A2*(B:0x10f66).
DSP Report: register xn_reg[0] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x1ab84).
DSP Report: register xn_reg[0] is absorbed into DSP ARG0.
DSP Report: register xn_reg[1] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x1b084).
DSP Report: register xn_reg[1] is absorbed into DSP ARG0.
DSP Report: register xn_reg[2] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: C'+A''*(B:0x1b084).
DSP Report: register C is absorbed into DSP ARG0.
DSP Report: register xn_reg[1] is absorbed into DSP ARG0.
DSP Report: register xn_reg[2] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x1ff05).
DSP Report: register xn_reg[2] is absorbed into DSP ARG0.
DSP Report: register xn_reg[3] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x11cab).
DSP Report: register xn_reg[3] is absorbed into DSP ARG0.
DSP Report: register xn_reg[4] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x2db1).
DSP Report: register xn_reg[4] is absorbed into DSP ARG0.
DSP Report: register xn_reg[5] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x9fdb).
DSP Report: register xn_reg[5] is absorbed into DSP ARG0.
DSP Report: register xn_reg[6] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x1fad0).
DSP Report: register xn_reg[6] is absorbed into DSP ARG0.
DSP Report: register xn_reg[7] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x1fad0).
DSP Report: register xn_reg[7] is absorbed into DSP ARG0.
DSP Report: register xn_reg[8] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x9fdb).
DSP Report: register xn_reg[8] is absorbed into DSP ARG0.
DSP Report: register xn_reg[9] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x2db1).
DSP Report: register xn_reg[9] is absorbed into DSP ARG0.
DSP Report: register xn_reg[10] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x11cab).
DSP Report: register xn_reg[10] is absorbed into DSP ARG0.
DSP Report: register xn_reg[11] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x1ff05).
DSP Report: register xn_reg[11] is absorbed into DSP ARG0.
DSP Report: register xn_reg[12] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A''*(B:0x1b084).
DSP Report: register xn_reg[12] is absorbed into DSP ARG0.
DSP Report: register xn_reg[13] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: C'+A''*(B:0x1b084).
DSP Report: register xn_reg[12] is absorbed into DSP ARG0.
DSP Report: register xn_reg[13] is absorbed into DSP ARG0.
DSP Report: register C is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: ACIN2*(B:0x1ab84).
DSP Report: register xn_reg[14] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: ACIN2*(B:0x10f66).
DSP Report: register xn_reg[15] is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 533.031 ; gain = 323.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A2*(B:0x10f66)     | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x1ab84)    | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x1b084)    | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | C'+A''*(B:0x1b084) | 24     | 18     | 23     | -      | 42     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x1ff05)    | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x11cab)    | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x2db1)     | 24     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x9fdb)     | 24     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x1fad0)    | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x1fad0)    | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x9fdb)     | 24     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x2db1)     | 24     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x11cab)    | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x1ff05)    | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A''*(B:0x1b084)    | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | C'+A''*(B:0x1b084) | 24     | 18     | 23     | -      | 42     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|fir         | ACIN2*(B:0x1ab84)  | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | ACIN2*(B:0x10f66)  | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 533.031 ; gain = 323.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 533.031 ; gain = 323.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 533.031 ; gain = 323.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 533.031 ; gain = 323.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 533.031 ; gain = 323.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 533.031 ; gain = 323.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 533.031 ; gain = 323.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 533.031 ; gain = 323.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   207|
|3     |DSP48E1 |    16|
|4     |LUT1    |    76|
|5     |LUT2    |   402|
|6     |LUT3    |   337|
|7     |LUT4    |   278|
|8     |LUT5    |    33|
|9     |LUT6    |    76|
|10    |FDRE    |   313|
|11    |IBUF    |    25|
|12    |OBUF    |    24|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1788|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 533.031 ; gain = 323.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 533.031 ; gain = 305.063
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 533.031 ; gain = 323.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'fir' is not ideal for floorplanning, since the cellview 'fir' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 591.387 ; gain = 372.070
INFO: [Common 17-1381] The checkpoint 'D:/Users/Kevin/Documents/VHDL/fir-filter/fir_behavioral/fir_behavioral.runs/synth_1/fir.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 591.387 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 06 03:47:14 2017...
