<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_19ABC8F5-7612-4BBB-A8AD-F6564CF86ED6"><title>VCCPRIM_CORE_0P85</title><body><section id="SECTION_E7505AD6-3D5A-4C8A-8F91-D8F6CFA5B42C" /><section id="SECTION_Power_Integrity_PCH_Power_Rails_19ABC8F5-7612-4BBB-A8AD-F6564CF86ED6_E7505AD6-3D5A-4C8A-8F91-D8F6CFA5B42C_Settings"><table id="TABLE_Power_Integrity_PCH_Power_Rails_19ABC8F5-7612-4BBB-A8AD-F6564CF86ED6_E7505AD6-3D5A-4C8A-8F91-D8F6CFA5B42C_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Short all VCCPRIM_CORE_0P85 pins on Layer 1 to VCCPRIM_CORE_0P85 power rail. Recommended to place VCC &amp; VSS Vias adjacent to each others.</p></entry><entry><p>VCCPRIM_CORE_0P85_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Recommended VCCPRIM_CORE_0P85 minimum power plane width of 1.18 mm, with immediate GND reference.</p></entry><entry><p>VCCPRIM_CORE_0P85_2</p></entry></row><row><entry><p>3</p></entry><entry><p>Place 0.85 V voltage regulator feedback sense point (i.e. differential pair) close to VCCPRIM_CORE_0P85 BGAs.</p></entry><entry><p>VCCPRIM_CORE_0P85_2</p></entry></row><row><entry><p>4</p></entry><entry><p>Power entry for VCCA_XTAL_PLL_0P85 is through VCCPRIM_CORE_0P85 &amp; is sensitive.  Isolation recommendation as in reference design.</p></entry><entry><p>VCCPRIM_CORE_0P85_3</p></entry></row><row><entry><p>5</p></entry><entry><p>High level platform merging scheme.</p></entry><entry><p>VCCPRIM_CORE_0P85_4</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_core_0p85_1_1"><title>VCCPRIM_CORE_0P85_1</title><image href="FIG_vccprim_core_0p85_1_1.PNG" scalefit="yes" id="IMG_vccprim_core_0p85_1_1_PNG" /></fig><fig id="FIG_vccprim_core_0p85_2_1"><title>VCCPRIM_CORE_0P85_2</title><image href="FIG_vccprim_core_0p85_2_1.PNG" scalefit="yes" id="IMG_vccprim_core_0p85_2_1_PNG" /></fig><fig id="FIG_vccprim_core_0p85_3_1"><title>VCCPRIM_CORE_0P85_3</title><image href="FIG_vccprim_core_0p85_3_1.PNG" scalefit="yes" id="IMG_vccprim_core_0p85_3_1_PNG" /></fig><fig id="FIG_vccprim_core_0p85_4_1"><title>VCCPRIM_CORE_0P85_4</title><image href="FIG_vccprim_core_0p85_4_1.PNG" scalefit="yes" id="IMG_vccprim_core_0p85_4_1_PNG" /></fig><table id="TABLE_Power_Integrity_PCH_Power_Rails_19ABC8F5-7612-4BBB-A8AD-F6564CF86ED6_E7505AD6-3D5A-4C8A-8F91-D8F6CFA5B42C_Settings_2" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side</p></entry><entry><p>0603</p></entry><entry><p>47uF</p></entry><entry><p>1</p></entry><entry><p>Place Cap_1 &lt; 8 mm from package edge.</p></entry><entry><p>VCCPRIM_CORE_0P85_1</p></entry></row><row><entry><p>Primary side</p></entry><entry><p>0603</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>Place Cap_2 &lt; 13 mm from package edge.</p></entry><entry><p>VCCPRIM_CORE_0P85_1</p></entry></row></tbody></tgroup></table></section></body></topic>