

================================================================
== Vivado HLS Report for 'aes_main'
================================================================
* Date:           Sat Apr 10 23:28:08 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES_Solutions
* Solution:       inline
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.706|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2966|  3126|  2966|  3126|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+------+------+------+------+---------+
        |                    |         |   Latency   |   Interval  | Pipeline|
        |      Instance      |  Module |  min |  max |  min |  max |   Type  |
        +--------------------+---------+------+------+------+------+---------+
        |grp_decrypt_fu_237  |decrypt  |  1860|  1940|  1860|  1940|   none  |
        |grp_encrypt_fu_261  |encrypt  |  1095|  1175|  1095|  1175|   none  |
        +--------------------+---------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        9|      -|    2063|   7489|    0|
|Memory           |        6|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    639|    -|
|Register         |        -|      -|      46|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       15|      0|    2109|   8128|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|      0|       1|     15|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+---------+---------+-------+------+------+-----+
    |grp_decrypt_fu_237  |decrypt  |        5|      0|  1163|  3811|    0|
    |grp_encrypt_fu_261  |encrypt  |        4|      0|   900|  3678|    0|
    +--------------------+---------+---------+-------+------+------+-----+
    |Total               |         |        9|      0|  2063|  7489|    0|
    +--------------------+---------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |key_U      |aes_main_key      |        2|  0|   0|    0|    32|   32|     1|         1024|
    |statemt_U  |aes_main_statemt  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |word_U     |aes_main_word     |        2|  0|   0|    0|   480|   32|     1|        15360|
    +-----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                  |        6|  0|   0|    0|   544|   96|     3|        17408|
    +-----------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  56|         13|    1|         13|
    |key_address0      |  50|         11|    5|         55|
    |key_address1      |  44|          9|    5|         45|
    |key_ce0           |  21|          4|    1|          4|
    |key_d0            |  41|          8|   32|        256|
    |key_d1            |  44|          9|   32|        288|
    |main_result       |   9|          2|   32|         64|
    |statemt_address0  |  50|         11|    5|         55|
    |statemt_address1  |  50|         11|    5|         55|
    |statemt_ce0       |  21|          4|    1|          4|
    |statemt_ce1       |  21|          4|    1|          4|
    |statemt_d0        |  50|         11|   32|        352|
    |statemt_d1        |  50|         11|   32|        352|
    |statemt_we0       |  21|          4|    1|          4|
    |statemt_we1       |  21|          4|    1|          4|
    |word_address0     |  15|          3|    9|         27|
    |word_address1     |  15|          3|    9|         27|
    |word_ce0          |  15|          3|    1|          3|
    |word_ce1          |  15|          3|    1|          3|
    |word_d0           |  15|          3|   32|         96|
    |word_we0          |  15|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             | 639|        134|  239|       1714|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |grp_decrypt_fu_237_ap_start_reg  |   1|   0|    1|          0|
    |grp_encrypt_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |main_result                      |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  46|   0|   46|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_return  | out |   32| ap_ctrl_hs |   aes_main   | return value |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "store i32 50, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 0), align 16" [aes/aes.c:83]   --->   Operation 13 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "store i32 67, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 1), align 4" [aes/aes.c:84]   --->   Operation 14 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "store i32 43, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 0), align 16" [aes/aes.c:100]   --->   Operation 15 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "store i32 126, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 1), align 4" [aes/aes.c:101]   --->   Operation 16 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 17 [1/1] (3.25ns)   --->   "store i32 246, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 2), align 8" [aes/aes.c:85]   --->   Operation 17 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 18 [1/1] (3.25ns)   --->   "store i32 168, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 3), align 4" [aes/aes.c:86]   --->   Operation 18 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 19 [1/1] (3.25ns)   --->   "store i32 21, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 2), align 8" [aes/aes.c:102]   --->   Operation 19 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 20 [1/1] (3.25ns)   --->   "store i32 22, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 3), align 4" [aes/aes.c:103]   --->   Operation 20 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 21 [1/1] (3.25ns)   --->   "store i32 136, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 4), align 16" [aes/aes.c:87]   --->   Operation 21 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 22 [1/1] (3.25ns)   --->   "store i32 90, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 5), align 4" [aes/aes.c:88]   --->   Operation 22 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 23 [1/1] (3.25ns)   --->   "store i32 40, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 4), align 16" [aes/aes.c:104]   --->   Operation 23 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 24 [1/1] (3.25ns)   --->   "store i32 174, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 5), align 4" [aes/aes.c:105]   --->   Operation 24 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 25 [1/1] (3.25ns)   --->   "store i32 48, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 6), align 8" [aes/aes.c:89]   --->   Operation 25 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 26 [1/1] (3.25ns)   --->   "store i32 141, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 7), align 4" [aes/aes.c:90]   --->   Operation 26 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 27 [1/1] (3.25ns)   --->   "store i32 210, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 6), align 8" [aes/aes.c:106]   --->   Operation 27 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 28 [1/1] (3.25ns)   --->   "store i32 166, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 7), align 4" [aes/aes.c:107]   --->   Operation 28 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 29 [1/1] (3.25ns)   --->   "store i32 49, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 8), align 16" [aes/aes.c:91]   --->   Operation 29 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 30 [1/1] (3.25ns)   --->   "store i32 49, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 9), align 4" [aes/aes.c:92]   --->   Operation 30 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 31 [1/1] (3.25ns)   --->   "store i32 171, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 8), align 16" [aes/aes.c:108]   --->   Operation 31 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 32 [1/1] (3.25ns)   --->   "store i32 247, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 9), align 4" [aes/aes.c:109]   --->   Operation 32 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 33 [1/1] (3.25ns)   --->   "store i32 152, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 10), align 8" [aes/aes.c:93]   --->   Operation 33 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 34 [1/1] (3.25ns)   --->   "store i32 162, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 11), align 4" [aes/aes.c:94]   --->   Operation 34 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 35 [1/1] (3.25ns)   --->   "store i32 21, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 10), align 8" [aes/aes.c:110]   --->   Operation 35 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 36 [1/1] (3.25ns)   --->   "store i32 136, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 11), align 4" [aes/aes.c:111]   --->   Operation 36 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 37 [1/1] (3.25ns)   --->   "store i32 224, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 12), align 16" [aes/aes.c:95]   --->   Operation 37 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 38 [1/1] (3.25ns)   --->   "store i32 55, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 13), align 4" [aes/aes.c:96]   --->   Operation 38 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 39 [1/1] (3.25ns)   --->   "store i32 9, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 12), align 16" [aes/aes.c:112]   --->   Operation 39 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 40 [1/1] (3.25ns)   --->   "store i32 207, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 13), align 4" [aes/aes.c:113]   --->   Operation 40 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 41 [1/1] (3.25ns)   --->   "store i32 7, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 14), align 8" [aes/aes.c:97]   --->   Operation 41 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 42 [1/1] (3.25ns)   --->   "store i32 52, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 15), align 4" [aes/aes.c:98]   --->   Operation 42 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 43 [1/1] (3.25ns)   --->   "store i32 79, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 14), align 8" [aes/aes.c:114]   --->   Operation 43 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 44 [1/1] (3.25ns)   --->   "store i32 60, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 15), align 4" [aes/aes.c:115]   --->   Operation 44 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @encrypt([32 x i32]* @statemt, [32 x i32]* @key) nounwind" [aes/aes.c:117]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @encrypt([32 x i32]* @statemt, [32 x i32]* @key) nounwind" [aes/aes.c:117]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 47 [2/2] (0.00ns)   --->   "call fastcc void @decrypt([32 x i32]* @statemt, [32 x i32]* @key) nounwind" [aes/aes.c:118]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !79"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @aes_main_str) nounwind"   --->   Operation 49 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @decrypt([32 x i32]* @statemt, [32 x i32]* @key) nounwind" [aes/aes.c:118]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "ret i32 0" [aes/aes.c:119]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ word]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ Rcon0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ round_val]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ nb]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ out_enc_statemt]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ main_result]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ statemt]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ key]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ invSbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_dec_statemt]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
store_ln83        (store        ) [ 0000000000000]
store_ln84        (store        ) [ 0000000000000]
store_ln100       (store        ) [ 0000000000000]
store_ln101       (store        ) [ 0000000000000]
store_ln85        (store        ) [ 0000000000000]
store_ln86        (store        ) [ 0000000000000]
store_ln102       (store        ) [ 0000000000000]
store_ln103       (store        ) [ 0000000000000]
store_ln87        (store        ) [ 0000000000000]
store_ln88        (store        ) [ 0000000000000]
store_ln104       (store        ) [ 0000000000000]
store_ln105       (store        ) [ 0000000000000]
store_ln89        (store        ) [ 0000000000000]
store_ln90        (store        ) [ 0000000000000]
store_ln106       (store        ) [ 0000000000000]
store_ln107       (store        ) [ 0000000000000]
store_ln91        (store        ) [ 0000000000000]
store_ln92        (store        ) [ 0000000000000]
store_ln108       (store        ) [ 0000000000000]
store_ln109       (store        ) [ 0000000000000]
store_ln93        (store        ) [ 0000000000000]
store_ln94        (store        ) [ 0000000000000]
store_ln110       (store        ) [ 0000000000000]
store_ln111       (store        ) [ 0000000000000]
store_ln95        (store        ) [ 0000000000000]
store_ln96        (store        ) [ 0000000000000]
store_ln112       (store        ) [ 0000000000000]
store_ln113       (store        ) [ 0000000000000]
store_ln97        (store        ) [ 0000000000000]
store_ln98        (store        ) [ 0000000000000]
store_ln114       (store        ) [ 0000000000000]
store_ln115       (store        ) [ 0000000000000]
call_ln117        (call         ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000]
call_ln118        (call         ) [ 0000000000000]
ret_ln119         (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="word">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Sbox">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sbox"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Rcon0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="round_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nb">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_enc_statemt">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_enc_statemt"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="main_result">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_result"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="statemt">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="statemt"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="key">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="invSbox">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invSbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_dec_statemt">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_dec_statemt"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encrypt"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decrypt"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_main_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="32" slack="0"/>
<pin id="164" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="166" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 store_ln84/1 store_ln85/2 store_ln86/2 store_ln87/3 store_ln88/3 store_ln89/4 store_ln90/4 store_ln91/5 store_ln92/5 store_ln93/6 store_ln94/6 store_ln95/7 store_ln96/7 store_ln97/8 store_ln98/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="176" dir="0" index="4" bw="32" slack="0"/>
<pin id="177" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="179" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 store_ln101/1 store_ln102/2 store_ln103/2 store_ln104/3 store_ln105/3 store_ln106/4 store_ln107/4 store_ln108/5 store_ln109/5 store_ln110/6 store_ln111/6 store_ln112/7 store_ln113/7 store_ln114/8 store_ln115/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_decrypt_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="32" slack="0"/>
<pin id="241" dir="0" index="3" bw="32" slack="0"/>
<pin id="242" dir="0" index="4" bw="8" slack="0"/>
<pin id="243" dir="0" index="5" bw="8" slack="0"/>
<pin id="244" dir="0" index="6" bw="5" slack="0"/>
<pin id="245" dir="0" index="7" bw="4" slack="0"/>
<pin id="246" dir="0" index="8" bw="8" slack="0"/>
<pin id="247" dir="0" index="9" bw="8" slack="0"/>
<pin id="248" dir="0" index="10" bw="32" slack="0"/>
<pin id="249" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/11 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_encrypt_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="0" index="3" bw="32" slack="0"/>
<pin id="266" dir="0" index="4" bw="8" slack="0"/>
<pin id="267" dir="0" index="5" bw="8" slack="0"/>
<pin id="268" dir="0" index="6" bw="5" slack="0"/>
<pin id="269" dir="0" index="7" bw="4" slack="0"/>
<pin id="270" dir="0" index="8" bw="8" slack="0"/>
<pin id="271" dir="0" index="9" bw="32" slack="0"/>
<pin id="272" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="189"><net_src comp="52" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="195"><net_src comp="64" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="200"><net_src comp="74" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="201"><net_src comp="76" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="202"><net_src comp="78" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="203"><net_src comp="80" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="204"><net_src comp="82" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="205"><net_src comp="84" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="206"><net_src comp="86" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="207"><net_src comp="88" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="208"><net_src comp="86" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="209"><net_src comp="90" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="210"><net_src comp="92" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="211"><net_src comp="94" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="212"><net_src comp="96" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="213"><net_src comp="98" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="214"><net_src comp="100" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="215"><net_src comp="102" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="216"><net_src comp="104" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="217"><net_src comp="106" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="218"><net_src comp="108" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="220"><net_src comp="110" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="221"><net_src comp="112" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="222"><net_src comp="114" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="223"><net_src comp="116" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="224"><net_src comp="118" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="225"><net_src comp="120" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="226"><net_src comp="122" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="227"><net_src comp="124" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="228"><net_src comp="126" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="229"><net_src comp="128" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="230"><net_src comp="130" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="231"><net_src comp="132" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="232"><net_src comp="134" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="233"><net_src comp="136" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="234"><net_src comp="138" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="235"><net_src comp="140" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="236"><net_src comp="142" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="250"><net_src comp="146" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="254"><net_src comp="2" pin="0"/><net_sink comp="237" pin=4"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="237" pin=5"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="237" pin=6"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="237" pin=7"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="237" pin=8"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="237" pin=9"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="237" pin=10"/></net>

<net id="273"><net_src comp="144" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="278"><net_src comp="4" pin="0"/><net_sink comp="261" pin=5"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="261" pin=6"/></net>

<net id="280"><net_src comp="8" pin="0"/><net_sink comp="261" pin=7"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="261" pin=8"/></net>

<net id="282"><net_src comp="12" pin="0"/><net_sink comp="261" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: word | {9 10 11 12 }
	Port: round_val | {9 10 11 12 }
	Port: nb | {9 10 11 12 }
	Port: main_result | {9 10 11 12 }
	Port: statemt | {1 2 3 4 5 6 7 8 9 10 11 12 }
	Port: key | {1 2 3 4 5 6 7 8 }
 - Input state : 
	Port: aes_main : word | {9 10 11 12 }
	Port: aes_main : Sbox | {9 10 11 12 }
	Port: aes_main : Rcon0 | {9 10 11 12 }
	Port: aes_main : out_enc_statemt | {9 10 }
	Port: aes_main : main_result | {9 10 11 12 }
	Port: aes_main : statemt | {9 10 11 12 }
	Port: aes_main : key | {9 10 11 12 }
	Port: aes_main : invSbox | {11 12 }
	Port: aes_main : out_dec_statemt | {11 12 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|---------|---------|
| Operation|   Functional Unit  |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------|---------|---------|---------|---------|---------|
|   call   | grp_decrypt_fu_237 |    2    | 55.9142 |   2194  |   3613  |    0    |
|          | grp_encrypt_fu_261 |    2    |  57.117 |   2148  |   3486  |    0    |
|----------|--------------------|---------|---------|---------|---------|---------|
|   Total  |                    |    4    | 113.031 |   4342  |   7099  |    0    |
|----------|--------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|     Rcon0     |    0   |    8   |    4   |    -   |
|      Sbox     |    2   |    0   |    0   |    -   |
|    invSbox    |    1   |    0   |    0   |    -   |
|      key      |    2   |    0   |    0   |    0   |
|out_dec_statemt|    0   |    8   |    2   |    -   |
|out_enc_statemt|    0   |    8   |    2   |    -   |
|    statemt    |    2   |    0   |    0   |    0   |
|      word     |    2   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    9   |   24   |    8   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_156 |  p0  |   8  |  32  |   256  ||    15   |
| grp_access_fu_156 |  p1  |   8  |  32  |   256  ||    15   |
| grp_access_fu_156 |  p2  |   8  |   0  |    0   ||    15   |
| grp_access_fu_156 |  p4  |   8  |  32  |   256  ||    15   |
| grp_access_fu_169 |  p0  |   8  |  32  |   256  ||    15   |
| grp_access_fu_169 |  p1  |   7  |  32  |   224  ||    15   |
| grp_access_fu_169 |  p2  |   8  |   0  |    0   ||    15   |
| grp_access_fu_169 |  p4  |   8  |  32  |   256  ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1504  || 15.9865 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   113  |  4342  |  7099  |    0   |
|   Memory  |    9   |    -   |   24   |    8   |    0   |
|Multiplexer|    -   |   15   |    -   |   120  |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   13   |   129  |  4366  |  7227  |    0   |
+-----------+--------+--------+--------+--------+--------+
