#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jul  4 13:52:49 2022
# Process ID: 11552
# Current directory: C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7100 C:\Users\angel\OneDriveUsm\MisDatos\Teaching\UsmWork\PartTimeProf\ELO212LabSigDig_2022_1\Vivado_lab_sesions\SesionLab10\Initial_Test_Uart\TestUart.xpr
# Log file: C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/vivado.log
# Journal file: C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.xpr
import_files -norecurse {C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Material_GitHub/ELO212-reference-modules/UART_reference_files/UART_ME_reference/UART_master.srcs/sources/uart/uart_tx.v C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Material_GitHub/ELO212-reference-modules/UART_reference_files/UART_ME_reference/UART_master.srcs/sources/uart/uart_basic.v C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Material_GitHub/ELO212-reference-modules/UART_reference_files/UART_ME_reference/UART_master.srcs/sources/uart/data_sync.v C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Material_GitHub/ELO212-reference-modules/UART_reference_files/UART_ME_reference/UART_master.srcs/sources/uart/uart_baud_tick_gen.v C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Material_GitHub/ELO212-reference-modules/UART_reference_files/UART_ME_reference/UART_master.srcs/sources/uart/uart_rx.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/angel/Downloads/Constraints.xdc
import_files -fileset constrs_1 C:/Users/angel/Downloads/Constraints.xdc
file mkdir C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/new
close [ open C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/new/Main.sv w ]
add_files C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/new/Main.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
import_files -norecurse C:/Users/angel/Downloads/PB_Debouncer_FSM.sv
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.runs/impl_1/Main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.runs/impl_1/Main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.runs/impl_1/Main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.runs/impl_1/Main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/angel/OneDriveUsm/MisDatos/Teaching/UsmWork/PartTimeProf/ELO212LabSigDig_2022_1/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.runs/impl_1/Main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
close_project
