<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2013-06-08, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>131269</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5305</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.872</twMinPer></twConstHead><twPathRptBanner iPaths="62" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_51 (SLICE_X56Y76.C1), 62 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_13</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_51</twDest><twTotPathDel>7.572</twTotPathDel><twClkSkew dest = "1.137" src = "1.355">0.218</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_13</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_51</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_read_len&lt;13&gt;</twComp><twBEL>E2M/EC/tx_read_len_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>E2M/EC/tx_read_len&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N452</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>E2M/EC/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_cmp_eq0000177</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">2.024</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N3051</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">2.299</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_51_mux000015</twComp><twBEL>E2M/EC/tx_packet_payload_51_mux000015</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>E2M/EC/tx_packet_payload_51_mux000015</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;52&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_51_mux000068</twBEL><twBEL>E2M/EC/tx_packet_payload_51</twBEL></twPathDel><twLogDel>0.856</twLogDel><twRouteDel>6.716</twRouteDel><twTotDel>7.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_11</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_51</twDest><twTotPathDel>7.394</twTotPathDel><twClkSkew dest = "1.137" src = "1.362">0.225</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_11</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_51</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X39Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X39Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_read_len_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y51.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N452</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>E2M/EC/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_cmp_eq0000177</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">2.024</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N3051</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">2.299</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_51_mux000015</twComp><twBEL>E2M/EC/tx_packet_payload_51_mux000015</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>E2M/EC/tx_packet_payload_51_mux000015</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;52&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_51_mux000068</twBEL><twBEL>E2M/EC/tx_packet_payload_51</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>6.559</twRouteDel><twTotDel>7.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_12</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_51</twDest><twTotPathDel>7.333</twTotPathDel><twClkSkew dest = "1.137" src = "1.355">0.218</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_12</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_51</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_read_len&lt;13&gt;</twComp><twBEL>E2M/EC/tx_read_len_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>E2M/EC/tx_read_len&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N452</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>E2M/EC/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_cmp_eq0000177</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">2.024</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N3051</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">2.299</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_51_mux000015</twComp><twBEL>E2M/EC/tx_packet_payload_51_mux000015</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>E2M/EC/tx_packet_payload_51_mux000015</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;52&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_51_mux000068</twBEL><twBEL>E2M/EC/tx_packet_payload_51</twBEL></twPathDel><twLogDel>0.856</twLogDel><twRouteDel>6.477</twRouteDel><twTotDel>7.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="67" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_38 (SLICE_X52Y73.C6), 67 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_23</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_38</twDest><twTotPathDel>7.610</twTotPathDel><twClkSkew dest = "1.113" src = "1.275">0.162</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_mem_length_23</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_38</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X45Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X45Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;26&gt;</twComp><twBEL>E2M/EC/rx_mem_length_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.880</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N433</twComp><twBEL>E2M/EC/rx_state_cmp_eq0032247_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y61.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>E2M/EC/N596</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>E2M/EC/N259</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N1491</twComp><twBEL>E2M/EC/tx_packet_payload_32_mux0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y76.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/N343</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_mem_start_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_38_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>E2M/EC/tx_packet_payload_38_mux000021</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;40&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_38_mux000047</twBEL><twBEL>E2M/EC/tx_packet_payload_38</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>6.775</twRouteDel><twTotDel>7.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_13</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_38</twDest><twTotPathDel>7.482</twTotPathDel><twClkSkew dest = "1.113" src = "1.370">0.257</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_mem_length_13</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_38</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X45Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X45Y59.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;14&gt;</twComp><twBEL>E2M/EC/rx_mem_length_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.101</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/resetControllerClockDomain</twComp><twBEL>E2M/EC/rx_state_cmp_eq003270</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq003270</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>E2M/EC/N259</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N1491</twComp><twBEL>E2M/EC/tx_packet_payload_32_mux0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y76.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/N343</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_mem_start_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_38_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>E2M/EC/tx_packet_payload_38_mux000021</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;40&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_38_mux000047</twBEL><twBEL>E2M/EC/tx_packet_payload_38</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>6.647</twRouteDel><twTotDel>7.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.221</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_6</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_38</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "1.113" src = "1.387">0.274</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_mem_length_6</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_38</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;5&gt;</twComp><twBEL>E2M/EC/rx_mem_length_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq003234</twComp><twBEL>E2M/EC/rx_state_cmp_eq003234</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq003234</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>E2M/EC/N259</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N1491</twComp><twBEL>E2M/EC/tx_packet_payload_32_mux0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y76.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/N343</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_mem_start_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_38_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>E2M/EC/tx_packet_payload_38_mux000021</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;40&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_38_mux000047</twBEL><twBEL>E2M/EC/tx_packet_payload_38</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>6.488</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="219" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_src_add_15 (SLICE_X89Y58.A1), 219 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_13</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_15</twDest><twTotPathDel>7.775</twTotPathDel><twClkSkew dest = "1.370" src = "1.355">-0.015</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_13</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X40Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_read_len&lt;13&gt;</twComp><twBEL>E2M/EC/tx_read_len_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>E2M/EC/tx_read_len&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N452</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>E2M/EC/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_cmp_eq0000177</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">2.024</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N3051</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N389</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>E2M/EC/N355</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;10&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>E2M/EC/N1631</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;18&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;15&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_15</twBEL></twPathDel><twLogDel>0.967</twLogDel><twRouteDel>6.808</twRouteDel><twTotDel>7.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="FF">E2M/EC/rx_state_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_15</twDest><twTotPathDel>7.793</twTotPathDel><twClkSkew dest = "1.370" src = "1.243">-0.127</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_state_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X63Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X63Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_state&lt;0&gt;</twComp><twBEL>E2M/EC/rx_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>159</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>E2M/EC/rx_state&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N346</twComp><twBEL>E2M/EC/tx_header_counter_mux0000&lt;4&gt;6221</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y66.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>E2M/EC/N346</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N391</twComp><twBEL>E2M/EC/ethToFifoCommand_mux0000&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>E2M/EC/N377</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N443</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>E2M/EC/N443</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N389</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>E2M/EC/N389</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N389</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>E2M/EC/N355</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;10&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>E2M/EC/N1631</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;18&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;15&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_15</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>6.753</twRouteDel><twTotDel>7.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_11</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_15</twDest><twTotPathDel>7.597</twTotPathDel><twClkSkew dest = "1.370" src = "1.362">-0.008</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_11</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X39Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X39Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_read_len_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y51.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N452</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>E2M/EC/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_cmp_eq0000177</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">2.024</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N3051</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N389</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>E2M/EC/N355</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;10&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>E2M/EC/N1631</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;18&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;15&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_15</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>6.651</twRouteDel><twTotDel>7.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_4 (SLICE_X95Y76.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_4</twDest><twTotPathDel>0.474</twTotPathDel><twClkSkew dest = "0.662" src = "0.617">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.257</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_4</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.257</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (SLICE_X105Y66.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3</twDest><twTotPathDel>0.481</twTotPathDel><twClkSkew dest = "0.712" src = "0.662">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X103Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X103Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_mux0000&lt;3&gt;1</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_7 (SLICE_X95Y76.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_7</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew dest = "0.662" src = "0.617">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_mux0000&lt;7&gt;1</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_7</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.258</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" locationPin="RAMB36_X1Y9.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="34" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU" locationPin="RAMB36_X1Y9.CLKARDCLKU" clockNet="clk_125_eth"/><twPinLimit anchorID="35" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" locationPin="RAMB36_X1Y11.CLKARDCLKL" clockNet="clk_125_eth"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.054</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X55Y97.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.078</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X55Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X55Y97.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twSrcClk><twPathDel><twSite>SLICE_X55Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINLOWPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;7&gt;/SR" logResource="E2M/delayCtrl0Reset_4/SR" locationPin="SLICE_X54Y97.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="43" type="MINHIGHPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;7&gt;/SR" logResource="E2M/delayCtrl0Reset_4/SR" locationPin="SLICE_X54Y97.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="44" type="MINLOWPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;7&gt;/SR" logResource="E2M/delayCtrl0Reset_5/SR" locationPin="SLICE_X54Y97.SR" clockNet="E2M/hardResetClockLockLow_inv"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twConstName><twItemCnt>5692</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1793</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.727</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2 (SLICE_X55Y65.C6), 4 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType="FF">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twTotPathDel>5.079</twTotPathDel><twClkSkew dest = "1.118" src = "1.688">0.570</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType='FF'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.CASCADEOUTLATB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.570</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y8.CASCADEINLATB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y8.DOBDOL0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb4</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/inputMemoryExternalReadData&lt;3&gt;</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31</twBEL><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twBEL></twPathDel><twLogDel>2.968</twLogDel><twRouteDel>2.111</twRouteDel><twTotDel>5.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType="FF">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twTotPathDel>5.079</twTotPathDel><twClkSkew dest = "1.118" src = "1.684">0.566</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType='FF'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.CASCADEOUTLATB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.570</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y8.CASCADEINLATB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y8.DOBDOL0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb4</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/inputMemoryExternalReadData&lt;3&gt;</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31</twBEL><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twBEL></twPathDel><twLogDel>2.968</twLogDel><twRouteDel>2.111</twRouteDel><twTotDel>5.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.986</twSlack><twSrc BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twSrc><twDest BELType="FF">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twTotPathDel>4.330</twTotPathDel><twClkSkew dest = "1.118" src = "1.612">0.494</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twSrc><twDest BELType='FF'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X3Y8.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X3Y8.DOBDOL0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb4</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/inputMemoryExternalReadData&lt;3&gt;</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31</twBEL><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twBEL></twPathDel><twLogDel>2.219</twLogDel><twRouteDel>2.111</twRouteDel><twTotDel>4.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/memCount_5 (SLICE_X32Y49.C1), 27 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">sh/outputMemoryWriteAdd_0</twSrc><twDest BELType="FF">sh/memCount_5</twDest><twTotPathDel>5.532</twTotPathDel><twClkSkew dest = "0.511" src = "0.514">0.003</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/outputMemoryWriteAdd_0</twSrc><twDest BELType='FF'>sh/memCount_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X47Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>sh/outputMemoryWriteAdd_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>outputMemoryWriteAdd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>outputMemoryWriteReq</twComp><twBEL>sh/currState_cmp_eq001070</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>sh/currState_cmp_eq001070</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/currState_cmp_eq0010</twComp><twBEL>sh/currState_cmp_eq001087</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>sh/currState_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/N24</twComp><twBEL>sh/memCount_mux0000&lt;0&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>sh/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>outputMemoryWriteAdd&lt;5&gt;</twComp><twBEL>sh/outputMemoryWriteAdd_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>sh/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>sh/memCount&lt;5&gt;</twComp><twBEL>sh/memCount_mux0000&lt;0&gt;1</twBEL><twBEL>sh/memCount_5</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>4.697</twRouteDel><twTotDel>5.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.396</twSlack><twSrc BELType="FF">sh/outputMemoryWriteAdd_12</twSrc><twDest BELType="FF">sh/memCount_5</twDest><twTotPathDel>5.416</twTotPathDel><twClkSkew dest = "0.511" src = "0.509">-0.002</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/outputMemoryWriteAdd_12</twSrc><twDest BELType='FF'>sh/memCount_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X44Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X44Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>outputMemoryWriteAdd&lt;12&gt;</twComp><twBEL>sh/outputMemoryWriteAdd_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>outputMemoryWriteAdd&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>outputMemoryWriteReq</twComp><twBEL>sh/currState_cmp_eq001070</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>sh/currState_cmp_eq001070</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/currState_cmp_eq0010</twComp><twBEL>sh/currState_cmp_eq001087</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>sh/currState_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/N24</twComp><twBEL>sh/memCount_mux0000&lt;0&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>sh/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>outputMemoryWriteAdd&lt;5&gt;</twComp><twBEL>sh/outputMemoryWriteAdd_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>sh/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>sh/memCount&lt;5&gt;</twComp><twBEL>sh/memCount_mux0000&lt;0&gt;1</twBEL><twBEL>sh/memCount_5</twBEL></twPathDel><twLogDel>0.856</twLogDel><twRouteDel>4.560</twRouteDel><twTotDel>5.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">sh/outputMemoryWriteAdd_10</twSrc><twDest BELType="FF">sh/memCount_5</twDest><twTotPathDel>5.336</twTotPathDel><twClkSkew dest = "0.511" src = "0.509">-0.002</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/outputMemoryWriteAdd_10</twSrc><twDest BELType='FF'>sh/memCount_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X44Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X44Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>outputMemoryWriteAdd&lt;12&gt;</twComp><twBEL>sh/outputMemoryWriteAdd_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>outputMemoryWriteAdd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>outputMemoryWriteReq</twComp><twBEL>sh/currState_cmp_eq001070</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>sh/currState_cmp_eq001070</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/currState_cmp_eq0010</twComp><twBEL>sh/currState_cmp_eq001087</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>sh/currState_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/N24</twComp><twBEL>sh/memCount_mux0000&lt;0&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>sh/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>outputMemoryWriteAdd&lt;5&gt;</twComp><twBEL>sh/outputMemoryWriteAdd_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>sh/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>sh/memCount&lt;5&gt;</twComp><twBEL>sh/memCount_mux0000&lt;0&gt;1</twBEL><twBEL>sh/memCount_5</twBEL></twPathDel><twLogDel>0.856</twLogDel><twRouteDel>4.480</twRouteDel><twTotDel>5.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2 (SLICE_X55Y65.C5), 4 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType="FF">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twTotPathDel>5.010</twTotPathDel><twClkSkew dest = "1.118" src = "1.570">0.452</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType='FF'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X2Y6.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X2Y6.CASCADEOUTLATB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.570</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.CASCADEINLATB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y7.DOBDOL0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb3</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/inputMemoryExternalReadData&lt;3&gt;</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31</twBEL><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twBEL></twPathDel><twLogDel>2.968</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>5.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType="FF">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twTotPathDel>5.010</twTotPathDel><twClkSkew dest = "1.118" src = "1.560">0.442</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType='FF'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X2Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X2Y6.CASCADEOUTLATB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.570</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y7.CASCADEINLATB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y7.DOBDOL0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb3</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/inputMemoryExternalReadData&lt;3&gt;</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31</twBEL><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twBEL></twPathDel><twLogDel>2.968</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>5.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.084</twSlack><twSrc BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twSrc><twDest BELType="FF">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twTotPathDel>4.261</twTotPathDel><twClkSkew dest = "1.118" src = "1.583">0.465</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twSrc><twDest BELType='FF'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X2Y7.DOBDOL0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb3</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/inputMemoryExternalReadData&lt;3&gt;</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31</twBEL><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2</twBEL></twPathDel><twLogDel>2.219</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>4.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/softResetToggleUserSide_1 (SLICE_X47Y49.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">E2M/EC/softResetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/softResetToggleUserSide_1</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/softResetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/softResetToggleUserSide_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X47Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/softResetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/softResetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>E2M/EC/softResetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>E2M/EC/softResetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/softResetToggleUserSide_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/resp_wait_count_4 (SLICE_X24Y53.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.500</twSlack><twSrc BELType="FF">sh/resp_wait_count_4</twSrc><twDest BELType="FF">sh/resp_wait_count_4</twDest><twTotPathDel>0.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/resp_wait_count_4</twSrc><twDest BELType='FF'>sh/resp_wait_count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X24Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>sh/resp_wait_count&lt;4&gt;</twComp><twBEL>sh/resp_wait_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>sh/resp_wait_count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.217</twDelInfo><twComp>sh/resp_wait_count&lt;4&gt;</twComp><twBEL>sh/resp_wait_count_mux0000&lt;4&gt;1</twBEL><twBEL>sh/resp_wait_count_4</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/inputMemoryReadAdd_13 (SLICE_X43Y55.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.502</twSlack><twSrc BELType="FF">sh/inputMemoryReadAdd_13</twSrc><twDest BELType="FF">sh/inputMemoryReadAdd_13</twDest><twTotPathDel>0.502</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/inputMemoryReadAdd_13</twSrc><twDest BELType='FF'>sh/inputMemoryReadAdd_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X43Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>inputMemoryReadAdd&lt;13&gt;</twComp><twBEL>sh/inputMemoryReadAdd_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.D6</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>inputMemoryReadAdd&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>inputMemoryReadAdd&lt;13&gt;</twComp><twBEL>sh/inputMemoryReadAdd_mux0000&lt;3&gt;1</twBEL><twBEL>sh/inputMemoryReadAdd_13</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" locationPin="RAMB36_X1Y9.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU" locationPin="RAMB36_X1Y9.CLKBWRCLKU" clockNet="clk_user_interface"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" locationPin="RAMB36_X1Y11.CLKBWRCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.545</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_2</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.563</twTotPathDel><twClkSkew dest = "0.718" src = "0.664">-0.054</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_2</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sysACE_MPADD_4_OBUF</twComp><twBEL>E2M/EC/sysACE_MPADD_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDIL2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>sysACE_MPADD_2_OBUF</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>0.750</twRouteDel><twTotDel>1.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y15.ENARDENL), 2 paths
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.546</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>1.554</twTotPathDel><twClkSkew dest = "0.698" src = "0.652">-0.046</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y15.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>0.626</twRouteDel><twTotDel>1.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.564</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>1.554</twTotPathDel><twClkSkew dest = "0.716" src = "0.652">-0.064</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y15.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>0.626</twRouteDel><twTotDel>1.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.662</twSlack><twSrc BELType="FF">E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.455</twTotPathDel><twClkSkew dest = "0.718" src = "0.655">-0.063</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>0.527</twRouteDel><twTotDel>1.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.503</twTotPathDel><twClkSkew dest = "0.772" src = "0.609">-0.163</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.484</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckc_WREN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.484</twRouteDel><twTotDel>0.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>3.8</twPctLog><twPctRoute>96.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL5), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_5</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.580</twTotPathDel><twClkSkew dest = "0.772" src = "0.586">-0.186</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_5</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X91Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sysACE_MPADD_5_OBUF</twComp><twBEL>E2M/EC/sysACE_MPADD_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDIL5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.452</twDelInfo><twComp>sysACE_MPADD_5_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.452</twRouteDel><twTotDel>0.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y15.ENARDENL), 2 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.594</twTotPathDel><twClkSkew dest = "0.770" src = "0.606">-0.164</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.575</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y15.CLKARDCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>0.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>3.2</twPctLog><twPctRoute>96.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.450</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.594</twTotPathDel><twClkSkew dest = "0.750" src = "0.606">-0.144</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.575</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y15.REGCLKARDRCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.575</twRouteDel><twTotDel>0.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>3.2</twPctLog><twPctRoute>96.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="91"><twPinLimitBanner>Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_WRCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" logResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" locationPin="RAMB36_X3Y16.CLKBWRCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_RDCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" logResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" locationPin="RAMB36_X3Y15.CLKARDCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="94" type="MINLOWPULSE" name="Tcl" slack="29.382" period="30.200" constraintValue="15.100" deviceLimit="0.409" physResource="E2M/EC/sysACECounter&lt;2&gt;/CLK" logResource="E2M/EC/sysACECounter_2/CK" locationPin="SLICE_X86Y76.CLK" clockNet="E2M/EC/sysACE_clk_o"/></twPinLimitRpt></twConst><twConst anchorID="95" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.697</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>19.743</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twTotPathDel>3.697</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X93Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sysACE_MPWE_OBUF</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>sysACE_MPWE_OBUF</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.384</twLogDel><twRouteDel>1.313</twRouteDel><twTotDel>3.697</twTotDel><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="98"><twSlack>3.399</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X93Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>sysACE_MPWE_OBUF</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>sysACE_MPWE_OBUF</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>1.208</twRouteDel><twTotDel>3.399</twTotDel><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="99" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.061</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>19.379</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twTotPathDel>4.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X93Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sysACE_MPOE_OBUF</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>sysACE_MPOE_OBUF</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.403</twLogDel><twRouteDel>1.658</twRouteDel><twTotDel>4.061</twTotDel><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="102"><twSlack>3.732</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X93Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>sysACE_MPOE_OBUF</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>sysACE_MPOE_OBUF</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.207</twLogDel><twRouteDel>1.525</twRouteDel><twTotDel>3.732</twTotDel><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="103" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP         &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.847</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL12), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>0.313</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.847</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>J5.PAD</twSrcSite><twPathDel><twSite>J5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>sysACE_MPDATA&lt;12&gt;</twComp><twBEL>sysACE_MPDATA&lt;12&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B12/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.264</twLogDel><twRouteDel>1.583</twRouteDel><twTotDel>2.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL9), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>0.334</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;9&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.826</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;9&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>L5.PAD</twSrcSite><twPathDel><twSite>L5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>sysACE_MPDATA&lt;9&gt;</twComp><twBEL>sysACE_MPDATA&lt;9&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B9/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.247</twLogDel><twRouteDel>1.579</twRouteDel><twTotDel>2.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL10), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>0.340</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.820</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>L4.PAD</twSrcSite><twPathDel><twSite>L4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>sysACE_MPDATA&lt;10&gt;</twComp><twBEL>sysACE_MPDATA&lt;10&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B10/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.566</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.254</twLogDel><twRouteDel>1.566</twRouteDel><twTotDel>2.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP
        &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X90Y82.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="110"><twSlack>1.308</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/sysACEToFifoWrite</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/sysACEToFifoWrite</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X3Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y82.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite_mux00001</twBEL><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>0.557</twRouteDel><twTotDel>1.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X89Y80.C6), 1 path
</twPathRptBanner><twRacePath anchorID="111"><twSlack>1.382</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/sysACE_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/sysACE_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X3Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/EC/sysACE_state_FSM_FFd1</twComp><twBEL>E2M/EC/sysACE_state_FSM_FFd1-In1</twBEL><twBEL>E2M/EC/sysACE_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.753</twLogDel><twRouteDel>0.629</twRouteDel><twTotDel>1.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL1), 1 path
</twPathRptBanner><twRacePath anchorID="112"><twSlack>1.747</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;1&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;1&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>T8.PAD</twSrcSite><twPathDel><twSite>T8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>sysACE_MPDATA&lt;1&gt;</twComp><twBEL>sysACE_MPDATA&lt;1&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B1/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twRising">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.201</twRouteDel><twTotDel>1.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="113" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>1872</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>435</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.370</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.530</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.417</twTotPathDel><twClkSkew dest = "1.598" src = "1.516">-0.082</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y198.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r&lt;0&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.650</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.650</twRouteDel><twTotDel>7.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.932</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.026</twTotPathDel><twClkSkew dest = "1.598" src = "1.505">-0.093</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y186.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii_rx_er_0_r</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXER</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.259</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii_rx_er_0_r</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_ERROR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.259</twRouteDel><twTotDel>7.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.146</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>6.804</twTotPathDel><twClkSkew dest = "1.598" src = "1.513">-0.085</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y194.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r&lt;4&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.037</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii_rxd_0_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.037</twRouteDel><twTotDel>6.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1 (SLICE_X81Y82.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.475</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1</twDest><twTotPathDel>0.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X81Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X81Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y82.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_9 (SLICE_X73Y86.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.500</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_9</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew dest = "0.141" src = "0.132">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X72Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_9</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_8 (SLICE_X73Y86.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.504</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_8</twDest><twTotPathDel>0.513</twTotPathDel><twClkSkew dest = "0.141" src = "0.132">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X72Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.309</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_8</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="126"><twPinLimitBanner>Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="127" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X2Y15.CLKARDCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="128" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X2Y15.REGCLKARDRCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="129" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAU" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X2Y15.CLKARDCLKU" clockNet="E2M/gmii_rx_clk_delay"/></twPinLimitRpt></twConst><twConst anchorID="130" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>7</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.115</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X94Y59.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathFromToDelay"><twSlack>6.885</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twTotPathDel>1.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.663</twRouteDel><twTotDel>1.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X96Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathFromToDelay"><twSlack>6.922</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twTotPathDel>1.078</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.640</twRouteDel><twTotDel>1.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X106Y59.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathFromToDelay"><twSlack>7.069</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twTotPathDel>0.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X107Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>0.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X99Y76.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="137"><twSlack>0.547</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X99Y59.A4), 1 path
</twPathRptBanner><twRacePath anchorID="138"><twSlack>0.550</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X107Y56.B4), 1 path
</twPathRptBanner><twRacePath anchorID="139"><twSlack>0.553</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.335</twRouteDel><twTotDel>0.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="140" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.722</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X78Y61.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathFromToDelay"><twSlack>5.278</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twTotPathDel>2.722</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X93Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y61.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>1.537</twRouteDel><twTotDel>2.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X80Y62.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathFromToDelay"><twSlack>5.982</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>2.018</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X93Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>1.467</twRouteDel><twTotDel>2.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X97Y67.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathFromToDelay"><twSlack>6.885</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twTotPathDel>1.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.661</twRouteDel><twTotDel>1.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X97Y67.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="147"><twSlack>0.804</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.608</twRouteDel><twTotDel>0.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X80Y62.A5), 1 path
</twPathRptBanner><twRacePath anchorID="148"><twSlack>1.631</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X93Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>1.349</twRouteDel><twTotDel>1.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X78Y61.SR), 1 path
</twPathRptBanner><twRacePath anchorID="149"><twSlack>2.210</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X93Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N10</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y61.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.796</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>2.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="150" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.226</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X103Y65.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathFromToDelay"><twSlack>0.774</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twDest><twTotPathDel>4.226</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X101Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y70.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.265</twRouteDel><twTotDel>4.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X103Y65.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathFromToDelay"><twSlack>0.774</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twDest><twTotPathDel>4.226</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X101Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y70.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.265</twRouteDel><twTotDel>4.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X103Y65.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathFromToDelay"><twSlack>0.774</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twDest><twTotPathDel>4.226</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X101Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y70.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.265</twRouteDel><twTotDel>4.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X107Y59.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="157"><twSlack>0.468</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X106Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X106Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X93Y57.DX), 1 path
</twPathRptBanner><twRacePath anchorID="158"><twSlack>0.604</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y57.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7 (SLICE_X102Y74.C6), 1 path
</twPathRptBanner><twRacePath anchorID="159"><twSlack>0.691</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7-In1</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.472</twRouteDel><twTotDel>0.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="160" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.225</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X100Y63.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathFromToDelay"><twSlack>8.775</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twTotPathDel>1.065</twTotPathDel><twClkSkew dest = "0.665" src = "0.743">0.078</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X102Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y63.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y63.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>0.633</twRouteDel><twTotDel>1.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X100Y63.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathFromToDelay"><twSlack>8.809</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>1.031</twTotPathDel><twClkSkew dest = "0.665" src = "0.743">0.078</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X102Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y63.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y63.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.593</twRouteDel><twTotDel>1.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X100Y63.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathFromToDelay"><twSlack>8.913</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>0.927</twTotPathDel><twClkSkew dest = "0.665" src = "0.743">0.078</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X102Y65.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y63.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y63.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.445</twLogDel><twRouteDel>0.482</twRouteDel><twTotDel>0.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP
        &quot;tx_addr_wr_0&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X100Y58.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="167"><twSlack>0.404</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twClkSkew dest = "0.712" src = "0.665">0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X103Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X102Y60.BX), 1 path
</twPathRptBanner><twRacePath anchorID="168"><twSlack>0.406</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twClkSkew dest = "0.755" src = "0.678">0.077</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X105Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y60.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X102Y60.CX), 1 path
</twPathRptBanner><twRacePath anchorID="169"><twSlack>0.412</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twClkSkew dest = "0.755" src = "0.678">0.077</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X105Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="170" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.782</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X77Y79.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathFromToDelay"><twSlack>7.218</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twTotPathDel>0.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X76Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X76Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.782</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X77Y79.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="173"><twSlack>0.497</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X76Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X76Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="174" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="175" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.171</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X70Y90.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>3.829</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twDest><twTotPathDel>1.146</twTotPathDel><twClkSkew dest = "0.139" src = "0.129">-0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X71Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y90.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.694</twRouteDel><twTotDel>1.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X70Y89.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>3.882</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twTotPathDel>1.066</twTotPathDel><twClkSkew dest = "0.139" src = "0.156">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X70Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y89.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.627</twRouteDel><twTotDel>1.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X70Y89.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>3.998</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twDest><twTotPathDel>0.950</twTotPathDel><twClkSkew dest = "0.139" src = "0.156">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X70Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y89.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.496</twRouteDel><twTotDel>0.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X71Y99.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="182"><twSlack>0.415</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twClkSkew dest = "0.529" src = "0.479">0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X69Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y99.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X71Y99.AX), 1 path
</twPathRptBanner><twRacePath anchorID="183"><twSlack>0.424</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twClkSkew dest = "0.529" src = "0.479">0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X69Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X71Y99.DX), 1 path
</twPathRptBanner><twRacePath anchorID="184"><twSlack>0.429</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twClkSkew dest = "0.529" src = "0.479">0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X69Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="185" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP         &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>45868</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>602</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.999</twMaxDel></twConstHead><twPathRptBanner iPaths="991" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X56Y55.A1), 991 paths
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathFromToDelay"><twSlack>0.001</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>7.999</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X37Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;5&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;4&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>E2M/EC/_sub0001&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.002</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;235</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>2.610</twLogDel><twRouteDel>5.389</twRouteDel><twTotDel>7.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathFromToDelay"><twSlack>0.010</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>7.990</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;2&gt;_rt</twBEL><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y52.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002270</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>E2M/EC/N543</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW41</twBEL><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>E2M/EC/N543</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;235</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>1.909</twLogDel><twRouteDel>6.081</twRouteDel><twTotDel>7.990</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathFromToDelay"><twSlack>0.054</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_7</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>7.946</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_7</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X37Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;7&gt;_rt</twBEL><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y52.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002270</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>E2M/EC/N543</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW41</twBEL><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>E2M/EC/N543</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;235</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>1.759</twLogDel><twRouteDel>6.187</twRouteDel><twTotDel>7.946</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="991" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_5 (SLICE_X56Y55.B1), 991 paths
</twPathRptBanner><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathFromToDelay"><twSlack>0.010</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_5</twDest><twTotPathDel>7.990</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_5</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X37Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;5&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;4&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>E2M/EC/_sub0001&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.002</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;235</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;5&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_5</twBEL></twPathDel><twLogDel>2.606</twLogDel><twRouteDel>5.384</twRouteDel><twTotDel>7.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathFromToDelay"><twSlack>0.019</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_5</twDest><twTotPathDel>7.981</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;2&gt;_rt</twBEL><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y52.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002270</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>E2M/EC/N543</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW41</twBEL><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>E2M/EC/N543</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;235</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;5&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_5</twBEL></twPathDel><twLogDel>1.905</twLogDel><twRouteDel>6.076</twRouteDel><twTotDel>7.981</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>0.063</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_7</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_5</twDest><twTotPathDel>7.937</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_7</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X37Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;7&gt;_rt</twBEL><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y52.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002270</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>E2M/EC/N543</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW41</twBEL><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>E2M/EC/N543</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;235</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;5&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_5</twBEL></twPathDel><twLogDel>1.755</twLogDel><twRouteDel>6.182</twRouteDel><twTotDel>7.937</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="991" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_15 (SLICE_X59Y55.A1), 991 paths
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>0.016</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_15</twDest><twTotPathDel>7.984</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X37Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X37Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;5&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;4&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>E2M/EC/_sub0001&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y55.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.002</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;235</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;15&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_15</twBEL></twPathDel><twLogDel>2.629</twLogDel><twRouteDel>5.355</twRouteDel><twTotDel>7.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>0.025</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_15</twDest><twTotPathDel>7.975</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;2&gt;_rt</twBEL><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y52.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002270</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>E2M/EC/N543</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW41</twBEL><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>E2M/EC/N543</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;235</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;15&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_15</twBEL></twPathDel><twLogDel>1.928</twLogDel><twRouteDel>6.047</twRouteDel><twTotDel>7.975</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathFromToDelay"><twSlack>0.069</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_7</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_15</twDest><twTotPathDel>7.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_7</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X37Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;7&gt;_rt</twBEL><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y52.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Madd_tx_curr_bytes_left_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002223</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp><twBEL>E2M/EC/tx_header_buffer_len_cmp_gt0002270</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_cmp_gt0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>E2M/EC/N543</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW41</twBEL><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;211_SW4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>E2M/EC/N543</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;235</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;15&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_15</twBEL></twPathDel><twLogDel>1.778</twLogDel><twRouteDel>6.153</twRouteDel><twTotDel>7.931</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP
        &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X56Y55.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="204"><twSlack>0.489</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X56Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_11 (SLICE_X38Y61.A6), 1 path
</twPathRptBanner><twRacePath anchorID="205"><twSlack>0.492</twSlack><twSrc BELType="FF">E2M/EC/tx_packet_payload_11</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_packet_payload_11</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X38Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;14&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;14&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_11_mux0000</twBEL><twBEL>E2M/EC/tx_packet_payload_11</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_8 (SLICE_X56Y56.C6), 1 path
</twPathRptBanner><twRacePath anchorID="206"><twSlack>0.495</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_8</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_8</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X56Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;10&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.217</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;10&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;8&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_8</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="207" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP         &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.175</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X45Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathFromToDelay"><twSlack>5.825</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twTotPathDel>2.175</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X38Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>inputMemoryReadAck</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.402</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X34Y54.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathFromToDelay"><twSlack>5.866</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twTotPathDel>2.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X38Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.361</twRouteDel><twTotDel>2.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP
        &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X34Y54.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="212"><twSlack>1.799</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X38Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y54.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>1.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X45Y55.CE), 1 path
</twPathRptBanner><twRacePath anchorID="213"><twSlack>1.837</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X38Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y55.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>inputMemoryReadAck</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.290</twRouteDel><twTotDel>1.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="214" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>11983</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3288</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.000</twMaxDel></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_read_len_2 (SLICE_X36Y49.A2), 4 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>0.000</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_2</twDest><twTotPathDel>8.000</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X82Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X82Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>231</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N3161</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;12&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>E2M/EC/N3161</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N216</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>E2M/EC/N340</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;13&gt;23</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;13&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;75</twBEL><twBEL>E2M/EC/tx_read_len_2</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>7.167</twRouteDel><twTotDel>8.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>0.518</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_2</twDest><twTotPathDel>7.482</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X78Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X78Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>231</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N3161</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;12&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>E2M/EC/N3161</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N216</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>E2M/EC/N340</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;13&gt;23</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;13&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;75</twBEL><twBEL>E2M/EC/tx_read_len_2</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>6.649</twRouteDel><twTotDel>7.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathFromToDelay"><twSlack>0.520</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_2</twDest><twTotPathDel>7.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X80Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X80Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>231</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N3161</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;12&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>E2M/EC/N3161</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N216</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>E2M/EC/N340</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;13&gt;23</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;13&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;75</twBEL><twBEL>E2M/EC/tx_read_len_2</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>6.626</twRouteDel><twTotDel>7.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_read_len_4 (SLICE_X37Y49.B2), 6 paths
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathFromToDelay"><twSlack>0.243</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_4</twDest><twTotPathDel>7.757</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X82Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X82Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.C3</twSite><twDelType>net</twDelType><twFanCnt>231</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N619</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">2.819</twDelInfo><twComp>E2M/EC/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N541</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;11&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>E2M/EC/N325</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_read_len&lt;5&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;11&gt;</twBEL><twBEL>E2M/EC/tx_read_len_4</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>6.998</twRouteDel><twTotDel>7.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathFromToDelay"><twSlack>0.681</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_4</twDest><twTotPathDel>7.319</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X56Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X56Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/rx_ll_src_rdy_in</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.D3</twSite><twDelType>net</twDelType><twFanCnt>118</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>E2M/rx_ll_src_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_cmp_eq0000</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>E2M/EC/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N619</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">2.819</twDelInfo><twComp>E2M/EC/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N541</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;11&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>E2M/EC/N325</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_read_len&lt;5&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;11&gt;</twBEL><twBEL>E2M/EC/tx_read_len_4</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>6.445</twRouteDel><twTotDel>7.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathFromToDelay"><twSlack>0.761</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_4</twDest><twTotPathDel>7.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X78Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X78Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.C3</twSite><twDelType>net</twDelType><twFanCnt>231</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N619</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">2.819</twDelInfo><twComp>E2M/EC/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N541</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;11&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>E2M/EC/N325</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_read_len&lt;5&gt;</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;11&gt;</twBEL><twBEL>E2M/EC/tx_read_len_4</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>6.480</twRouteDel><twTotDel>7.239</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_13 (SLICE_X38Y61.C2), 12 paths
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathFromToDelay"><twSlack>0.343</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_13</twDest><twTotPathDel>7.657</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X82Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X82Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>231</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N3161</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;12&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>E2M/EC/N3161</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N216</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>E2M/EC/N340</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>E2M/EC/N602</twComp><twBEL>E2M/EC/tx_packet_payload_13_mux0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>E2M/EC/N602</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;14&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_13_mux0000</twBEL><twBEL>E2M/EC/tx_packet_payload_13</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>6.566</twRouteDel><twTotDel>7.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathFromToDelay"><twSlack>0.861</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_13</twDest><twTotPathDel>7.139</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X78Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X78Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>231</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N3161</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;12&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>E2M/EC/N3161</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N216</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>E2M/EC/N340</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>E2M/EC/N602</twComp><twBEL>E2M/EC/tx_packet_payload_13_mux0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>E2M/EC/N602</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;14&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_13_mux0000</twBEL><twBEL>E2M/EC/tx_packet_payload_13</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>6.048</twRouteDel><twTotDel>7.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathFromToDelay"><twSlack>0.863</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_13</twDest><twTotPathDel>7.137</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X80Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X80Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>231</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N3161</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;12&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>E2M/EC/N3161</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N216</twComp><twBEL>E2M/EC/tx_read_len_mux0000&lt;13&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>E2M/EC/N340</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y57.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>E2M/EC/N602</twComp><twBEL>E2M/EC/tx_packet_payload_13_mux0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>E2M/EC/N602</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;14&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_13_mux0000</twBEL><twBEL>E2M/EC/tx_packet_payload_13</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>6.025</twRouteDel><twTotDel>7.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (SLICE_X71Y88.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="233"><twSlack>0.457</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X71Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/rx_pre_reset_0_i_1 (SLICE_X67Y87.BX), 1 path
</twPathRptBanner><twRacePath anchorID="234"><twSlack>0.465</twSlack><twSrc BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_0</twSrc><twDest BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_0</twSrc><twDest BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X67Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;3&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y87.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;3&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/rx_reset_0_i (SLICE_X69Y88.BX), 1 path
</twPathRptBanner><twRacePath anchorID="235"><twSlack>0.465</twSlack><twSrc BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_5</twSrc><twDest BELType="FF">E2M/emac_ll/rx_reset_0_i</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_5</twSrc><twDest BELType='FF'>E2M/emac_ll/rx_reset_0_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X67Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y88.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/rx_reset_0_i</twComp><twBEL>E2M/emac_ll/rx_reset_0_i</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twUnmetConstCnt anchorID="236">0</twUnmetConstCnt><twDataSheet anchorID="237" twNameLen="17"><twSUH2ClkList anchorID="238" twDestWidth="17" twPhaseWidth="19"><twDest>sysACE_CLK</twDest><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.143</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.934</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.151</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.942</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.097</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.896</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.089</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.889</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.971</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.776</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.064</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.863</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.860</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.674</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.874</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.688</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;8&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.878</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.690</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;9&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.836</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.654</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;10&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.842</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.660</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;11&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.844</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.662</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;12&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.637</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;13&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.082</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.880</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;14&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.917</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;15&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.045</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.848</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="239" twDestWidth="11" twPhaseWidth="19"><twSrc>sysACE_CLK</twSrc><twClk2Out  twOutPad = "sysACE_MPOE" twMinTime = "7.386" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysACE_MPWE" twMinTime = "7.054" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.262" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="240" twDestWidth="13"><twDest>CLK_100</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>8.000</twRiseRise><twRiseFall>4.591</twRiseFall></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>0.782</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="241" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>1.134</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>7.370</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="242" twDestWidth="10"><twDest>sysACE_CLK</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>5.385</twRiseRise></twClk2SU><twClk2SU><twSrc>sysACE_CLK</twSrc><twRiseRise>4.322</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="243"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>196923</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>15993</twConnCnt></twConstCov><twStats anchorID="244"><twMinPer>8.000</twMinPer><twFootnote number="1" /><twMaxFreq>125.000</twMaxFreq><twMaxFromToDel>8.000</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jul 16 01:06:48 2014 </twTimestamp></twFoot><twClientInfo anchorID="245"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 502 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
