Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Oct 15 22:18:14 2018
| Host         : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.100       -0.821                      9                 2322        0.073        0.000                      0                 2322        3.000        0.000                       0                  2176  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 4.545}        9.091           110.000         
  w_clkfbout_clk_wiz_gen  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen        -0.100       -0.821                      9                 2322        0.073        0.000                      0                 2322        3.565        0.000                       0                  2172  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            9  Failing Endpoints,  Worst Slack       -0.100ns,  Total Violation       -0.821ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.306ns (27.558%)  route 6.062ns (72.442%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__0/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b7__113/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b7__113_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__136_i_17/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__136_i_17_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__136_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage6/in_byte71_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage6/g0_b0__136_i_9/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage6/g0_b0__136_i_9_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.208 r  gcm_aes_instance/stage6/g0_b0__136_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage6/g3_b0__136/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage6/g3_b0__136_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_115/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_115_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage6/sel__0_i_44/O
                         net (fo=2, unplaced)         1.122     5.858    gcm_aes_instance/stage6/fn_gf_multiply2352_return[6]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.982 r  gcm_aes_instance/stage6/sel__0_i_7__0/O
                         net (fo=1, unplaced)         0.800     6.782    gcm_aes_instance/stage7/w_s6_encrypted_cb[41]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.306ns (27.558%)  route 6.062ns (72.442%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__0/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b7__113/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b7__113_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__136_i_17/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__136_i_17_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__136_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage6/in_byte71_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage6/g0_b0__136_i_9/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage6/g0_b0__136_i_9_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.208 r  gcm_aes_instance/stage6/g0_b0__136_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage6/g3_b2__136/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage6/g3_b2__136_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_99/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_99_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage6/sel__0_i_34/O
                         net (fo=2, unplaced)         1.122     5.858    gcm_aes_instance/stage6/fn_gf_multiply2352_return[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.982 r  gcm_aes_instance/stage6/sel__0_i_5__0/O
                         net (fo=1, unplaced)         0.800     6.782    gcm_aes_instance/stage7/w_s6_encrypted_cb[43]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.306ns (27.558%)  route 6.062ns (72.442%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__0/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b7__113/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b7__113_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__136_i_17/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__136_i_17_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__136_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage6/in_byte71_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage6/g0_b0__136_i_9/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage6/g0_b0__136_i_9_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.208 r  gcm_aes_instance/stage6/g0_b0__136_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage6/g3_b3__136/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage6/g3_b3__136_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage6/sel__0_i_30/O
                         net (fo=2, unplaced)         1.122     5.858    gcm_aes_instance/stage6/fn_gf_multiply2352_return[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.982 r  gcm_aes_instance/stage6/sel__0_i_4__0/O
                         net (fo=1, unplaced)         0.800     6.782    gcm_aes_instance/stage7/w_s6_encrypted_cb[44]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.306ns (27.558%)  route 6.062ns (72.442%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__0/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b7__113/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b7__113_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__136_i_17/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__136_i_17_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__136_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage6/in_byte71_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage6/g0_b0__136_i_9/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage6/g0_b0__136_i_9_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.208 r  gcm_aes_instance/stage6/g0_b0__136_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage6/g3_b0__136/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage6/g3_b0__136_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_115/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_115_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage6/sel__0_i_44/O
                         net (fo=2, unplaced)         1.122     5.858    gcm_aes_instance/stage6/fn_gf_multiply2352_return[6]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.982 r  gcm_aes_instance/stage6/sel__0_i_15__0/O
                         net (fo=1, unplaced)         0.800     6.782    gcm_aes_instance/stage7/w_s6_encrypted_cb[33]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.306ns (27.558%)  route 6.062ns (72.442%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__0/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b7__113/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b7__113_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__136_i_17/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__136_i_17_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__136_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage6/in_byte71_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage6/g0_b0__136_i_9/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage6/g0_b0__136_i_9_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.208 r  gcm_aes_instance/stage6/g0_b0__136_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage6/g3_b2__136/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage6/g3_b2__136_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_99/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_99_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage6/sel__0_i_34/O
                         net (fo=2, unplaced)         1.122     5.858    gcm_aes_instance/stage6/fn_gf_multiply2352_return[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.982 r  gcm_aes_instance/stage6/sel__0_i_13__0/O
                         net (fo=1, unplaced)         0.800     6.782    gcm_aes_instance/stage7/w_s6_encrypted_cb[35]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.306ns (27.558%)  route 6.062ns (72.442%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__0/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b7__113/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b7__113_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__136_i_17/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__136_i_17_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__136_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage6/in_byte71_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage6/g0_b0__136_i_9/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage6/g0_b0__136_i_9_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.208 r  gcm_aes_instance/stage6/g0_b0__136_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage6/g3_b3__136/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage6/g3_b3__136_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage6/sel__0_i_30/O
                         net (fo=2, unplaced)         1.122     5.858    gcm_aes_instance/stage6/fn_gf_multiply2352_return[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.982 r  gcm_aes_instance/stage6/sel__0_i_12__0/O
                         net (fo=1, unplaced)         0.800     6.782    gcm_aes_instance/stage7/w_s6_encrypted_cb[36]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__9/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 2.306ns (27.641%)  route 6.037ns (72.359%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__9/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__9/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b1__122/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b1__122_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__141_i_16/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__141_i_16_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__141_i_9/O
                         net (fo=4, unplaced)         0.741     1.291    gcm_aes_instance/stage6/fn_gf_multiply2346_return[5]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.610 r  gcm_aes_instance/stage6/g0_b0__139_i_12/O
                         net (fo=2, unplaced)         0.460     2.070    gcm_aes_instance/stage6/g0_b0__139_i_12_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.194 r  gcm_aes_instance/stage6/g0_b0__140_i_2/O
                         net (fo=32, unplaced)        0.973     3.167    gcm_aes_instance/stage6/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  gcm_aes_instance/stage6/g3_b0__140/O
                         net (fo=1, unplaced)         0.000     3.291    gcm_aes_instance/stage6/g3_b0__140_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.508 r  gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_115/O
                         net (fo=2, unplaced)         0.916     4.424    gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_115_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.722 r  gcm_aes_instance/stage6/sel__2_i_44__0/O
                         net (fo=1, unplaced)         1.111     5.833    gcm_aes_instance/stage6/fn_gf_multiply2356_return[6]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.957 r  gcm_aes_instance/stage6/sel__2_i_7__0/O
                         net (fo=1, unplaced)         0.800     6.757    gcm_aes_instance/stage7/w_s6_encrypted_cb[25]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__9/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 2.306ns (27.641%)  route 6.037ns (72.359%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__9/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__9/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b1__122/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b1__122_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__141_i_16/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__141_i_16_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__141_i_9/O
                         net (fo=4, unplaced)         0.741     1.291    gcm_aes_instance/stage6/fn_gf_multiply2346_return[5]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.610 r  gcm_aes_instance/stage6/g0_b0__139_i_12/O
                         net (fo=2, unplaced)         0.460     2.070    gcm_aes_instance/stage6/g0_b0__139_i_12_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.194 r  gcm_aes_instance/stage6/g0_b0__140_i_2/O
                         net (fo=32, unplaced)        0.973     3.167    gcm_aes_instance/stage6/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  gcm_aes_instance/stage6/g3_b2__140/O
                         net (fo=1, unplaced)         0.000     3.291    gcm_aes_instance/stage6/g3_b2__140_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.508 r  gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_99/O
                         net (fo=2, unplaced)         0.916     4.424    gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_99_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.722 r  gcm_aes_instance/stage6/sel__2_i_34/O
                         net (fo=1, unplaced)         1.111     5.833    gcm_aes_instance/stage6/fn_gf_multiply2356_return[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.957 r  gcm_aes_instance/stage6/sel__2_i_5__0/O
                         net (fo=1, unplaced)         0.800     6.757    gcm_aes_instance/stage7/w_s6_encrypted_cb[27]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__9/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 2.306ns (27.641%)  route 6.037ns (72.359%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__9/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__9/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b1__122/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b1__122_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__141_i_16/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__141_i_16_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__141_i_9/O
                         net (fo=4, unplaced)         0.741     1.291    gcm_aes_instance/stage6/fn_gf_multiply2346_return[5]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.610 r  gcm_aes_instance/stage6/g0_b0__139_i_12/O
                         net (fo=2, unplaced)         0.460     2.070    gcm_aes_instance/stage6/g0_b0__139_i_12_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.194 r  gcm_aes_instance/stage6/g0_b0__140_i_2/O
                         net (fo=32, unplaced)        0.973     3.167    gcm_aes_instance/stage6/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  gcm_aes_instance/stage6/g3_b3__140/O
                         net (fo=1, unplaced)         0.000     3.291    gcm_aes_instance/stage6/g3_b3__140_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.508 r  gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_89/O
                         net (fo=2, unplaced)         0.916     4.424    gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_89_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.722 r  gcm_aes_instance/stage6/sel__2_i_30/O
                         net (fo=1, unplaced)         1.111     5.833    gcm_aes_instance/stage6/fn_gf_multiply2356_return[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.957 r  gcm_aes_instance/stage6/sel__2_i_4__0/O
                         net (fo=1, unplaced)         0.800     6.757    gcm_aes_instance/stage7/w_s6_encrypted_cb[28]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__5/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 2.182ns (26.421%)  route 6.077ns (73.579%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__5/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__5/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b1__70/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b1__70_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__87_i_42/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__87_i_42_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__87_i_13/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage4/in_byte73_in[6]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage4/g0_b0__90_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage4/SBOX14_out[34]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage4/g3_b3__90/O
                         net (fo=2, unplaced)         0.000     3.200    gcm_aes_instance/stage4/g3_b3__90_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_126/O
                         net (fo=3, unplaced)         0.923     4.340    gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_126_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.638 r  gcm_aes_instance/stage4/sel__10_i_52/O
                         net (fo=1, unplaced)         1.111     5.749    gcm_aes_instance/stage4/sel__10_i_52_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.873 r  gcm_aes_instance/stage4/sel__10_i_13/O
                         net (fo=1, unplaced)         0.800     6.673    gcm_aes_instance/stage5/w_s4_encrypted_cb[108]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__12/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 2.182ns (26.443%)  route 6.070ns (73.557%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__12/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__12/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b2__125/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b2__125_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__131_i_43/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__131_i_43_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__131_i_15/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage6/in_byte79_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage6/g0_b0__132_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage6/SBOX14_out[82]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage6/g3_b0__132/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage6/g3_b0__132_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_115/O
                         net (fo=2, unplaced)         0.916     4.333    gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_115_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.631 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_44__0/O
                         net (fo=1, unplaced)         1.111     5.742    gcm_aes_instance/stage6/fn_gf_multiply2348_return[6]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.866 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_7__0/O
                         net (fo=1, unplaced)         0.800     6.666    gcm_aes_instance/stage7/w_s6_encrypted_cb[57]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__12/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 2.182ns (26.443%)  route 6.070ns (73.557%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__12/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__12/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b2__125/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b2__125_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__131_i_43/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__131_i_43_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__131_i_15/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage6/in_byte79_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage6/g0_b0__132_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage6/SBOX14_out[82]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage6/g3_b2__132/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage6/g3_b2__132_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_99/O
                         net (fo=2, unplaced)         0.916     4.333    gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_99_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.631 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_34/O
                         net (fo=1, unplaced)         1.111     5.742    gcm_aes_instance/stage6/fn_gf_multiply2348_return[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.866 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_5__0/O
                         net (fo=1, unplaced)         0.800     6.666    gcm_aes_instance/stage7/w_s6_encrypted_cb[59]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__12/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 2.182ns (26.443%)  route 6.070ns (73.557%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__12/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__12/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b2__125/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b2__125_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__131_i_43/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__131_i_43_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__131_i_15/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage6/in_byte79_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage6/g0_b0__132_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage6/SBOX14_out[82]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage6/g3_b3__132/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage6/g3_b3__132_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_89/O
                         net (fo=2, unplaced)         0.916     4.333    gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_89_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.631 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_30/O
                         net (fo=1, unplaced)         1.111     5.742    gcm_aes_instance/stage6/fn_gf_multiply2348_return[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.866 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_4__0/O
                         net (fo=1, unplaced)         0.800     6.666    gcm_aes_instance/stage7/w_s6_encrypted_cb[60]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__2/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 2.306ns (28.313%)  route 5.839ns (71.687%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__2/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__2/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b1__67/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b1__67_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__83_i_54/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__83_i_54_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__83_i_19/O
                         net (fo=4, unplaced)         0.741     1.291    gcm_aes_instance/stage4/in_byte77_in[6]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.610 r  gcm_aes_instance/stage4/g0_b0__84_i_8/O
                         net (fo=2, unplaced)         0.460     2.070    gcm_aes_instance/stage4/g0_b0__84_i_8_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.194 r  gcm_aes_instance/stage4/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973     3.167    gcm_aes_instance/stage4/SBOX14_out[73]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  gcm_aes_instance/stage4/g3_b0__85/O
                         net (fo=1, unplaced)         0.000     3.291    gcm_aes_instance/stage4/g3_b0__85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.508 r  gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_122/O
                         net (fo=2, unplaced)         0.916     4.424    gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_122_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.722 r  gcm_aes_instance/stage4/sel__10_i_56/O
                         net (fo=2, unplaced)         0.913     5.635    gcm_aes_instance/stage4/fn_gf_multiply2187_return[6]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.759 r  gcm_aes_instance/stage4/sel__10_i_15/O
                         net (fo=1, unplaced)         0.800     6.559    gcm_aes_instance/stage5/w_s4_encrypted_cb[110]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__2/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 2.306ns (28.313%)  route 5.839ns (71.687%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__2/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__2/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b1__67/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b1__67_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__83_i_54/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__83_i_54_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__83_i_19/O
                         net (fo=4, unplaced)         0.741     1.291    gcm_aes_instance/stage4/in_byte77_in[6]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.610 r  gcm_aes_instance/stage4/g0_b0__84_i_8/O
                         net (fo=2, unplaced)         0.460     2.070    gcm_aes_instance/stage4/g0_b0__84_i_8_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.194 r  gcm_aes_instance/stage4/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973     3.167    gcm_aes_instance/stage4/SBOX14_out[73]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  gcm_aes_instance/stage4/g3_b3__85/O
                         net (fo=1, unplaced)         0.000     3.291    gcm_aes_instance/stage4/g3_b3__85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.508 r  gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_100/O
                         net (fo=2, unplaced)         0.916     4.424    gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_100_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.722 r  gcm_aes_instance/stage4/sel__10_i_50/O
                         net (fo=2, unplaced)         0.913     5.635    gcm_aes_instance/stage4/fn_gf_multiply2187_return[3]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.759 r  gcm_aes_instance/stage4/sel__10_i_12/O
                         net (fo=1, unplaced)         0.800     6.559    gcm_aes_instance/stage5/w_s4_encrypted_cb[107]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__2/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 2.306ns (28.313%)  route 5.839ns (71.687%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__2/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__2/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b1__67/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b1__67_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__83_i_54/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__83_i_54_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__83_i_19/O
                         net (fo=4, unplaced)         0.741     1.291    gcm_aes_instance/stage4/in_byte77_in[6]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.610 r  gcm_aes_instance/stage4/g0_b0__84_i_8/O
                         net (fo=2, unplaced)         0.460     2.070    gcm_aes_instance/stage4/g0_b0__84_i_8_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.194 r  gcm_aes_instance/stage4/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973     3.167    gcm_aes_instance/stage4/SBOX14_out[73]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  gcm_aes_instance/stage4/g3_b0__85/O
                         net (fo=1, unplaced)         0.000     3.291    gcm_aes_instance/stage4/g3_b0__85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.508 r  gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_122/O
                         net (fo=2, unplaced)         0.916     4.424    gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_122_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.722 r  gcm_aes_instance/stage4/sel__10_i_56/O
                         net (fo=2, unplaced)         0.913     5.635    gcm_aes_instance/stage4/fn_gf_multiply2187_return[6]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.759 r  gcm_aes_instance/stage4/sel__12_i_7/O
                         net (fo=1, unplaced)         0.800     6.559    gcm_aes_instance/stage5/w_s4_encrypted_cb[118]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__12
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__2/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__12/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 2.306ns (28.313%)  route 5.839ns (71.687%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__2/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__2/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b1__67/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b1__67_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__83_i_54/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__83_i_54_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__83_i_19/O
                         net (fo=4, unplaced)         0.741     1.291    gcm_aes_instance/stage4/in_byte77_in[6]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.610 r  gcm_aes_instance/stage4/g0_b0__84_i_8/O
                         net (fo=2, unplaced)         0.460     2.070    gcm_aes_instance/stage4/g0_b0__84_i_8_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.194 r  gcm_aes_instance/stage4/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973     3.167    gcm_aes_instance/stage4/SBOX14_out[73]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  gcm_aes_instance/stage4/g3_b2__85/O
                         net (fo=1, unplaced)         0.000     3.291    gcm_aes_instance/stage4/g3_b2__85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.508 r  gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_107/O
                         net (fo=2, unplaced)         0.916     4.424    gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_107_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.722 r  gcm_aes_instance/stage4/sel__10_i_53/O
                         net (fo=2, unplaced)         0.913     5.635    gcm_aes_instance/stage4/fn_gf_multiply2187_return[4]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.759 r  gcm_aes_instance/stage4/sel__12_i_5/O
                         net (fo=1, unplaced)         0.800     6.559    gcm_aes_instance/stage5/w_s4_encrypted_cb[116]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__12
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__2/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__12/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 2.306ns (28.313%)  route 5.839ns (71.687%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__2/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__2/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b1__67/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b1__67_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__83_i_54/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__83_i_54_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__83_i_19/O
                         net (fo=4, unplaced)         0.741     1.291    gcm_aes_instance/stage4/in_byte77_in[6]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.610 r  gcm_aes_instance/stage4/g0_b0__84_i_8/O
                         net (fo=2, unplaced)         0.460     2.070    gcm_aes_instance/stage4/g0_b0__84_i_8_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.194 r  gcm_aes_instance/stage4/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973     3.167    gcm_aes_instance/stage4/SBOX14_out[73]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  gcm_aes_instance/stage4/g3_b3__85/O
                         net (fo=1, unplaced)         0.000     3.291    gcm_aes_instance/stage4/g3_b3__85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.508 r  gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_100/O
                         net (fo=2, unplaced)         0.916     4.424    gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_100_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.722 r  gcm_aes_instance/stage4/sel__10_i_50/O
                         net (fo=2, unplaced)         0.913     5.635    gcm_aes_instance/stage4/fn_gf_multiply2187_return[3]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.759 r  gcm_aes_instance/stage4/sel__12_i_4/O
                         net (fo=1, unplaced)         0.800     6.559    gcm_aes_instance/stage5/w_s4_encrypted_cb[115]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__12
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__8/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 2.182ns (26.899%)  route 5.930ns (73.101%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__8/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__8/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b1__121/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b1__121_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__128_i_14/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__128_i_14_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__128_i_8/O
                         net (fo=4, unplaced)         1.021     1.571    gcm_aes_instance/stage6/in_byte87_in[6]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.890 r  gcm_aes_instance/stage6/g0_b0__129_i_3/O
                         net (fo=32, unplaced)        1.182     3.072    gcm_aes_instance/stage6/SBOX14_out[106]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  gcm_aes_instance/stage6/g3_b0__129/O
                         net (fo=1, unplaced)         0.000     3.196    gcm_aes_instance/stage6/g3_b0__129_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.413 r  gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_121/O
                         net (fo=2, unplaced)         0.916     4.329    gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_121_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.627 r  gcm_aes_instance/stage6/sel__2_i_47/O
                         net (fo=2, unplaced)         0.975     5.602    gcm_aes_instance/stage6/fn_gf_multiply2357_return[6]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.726 r  gcm_aes_instance/stage6/sel__2_i_15__0/O
                         net (fo=1, unplaced)         0.800     6.526    gcm_aes_instance/stage7/w_s6_encrypted_cb[17]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__8/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 2.182ns (26.899%)  route 5.930ns (73.101%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__8/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__8/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b1__121/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b1__121_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__128_i_14/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__128_i_14_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__128_i_8/O
                         net (fo=4, unplaced)         1.021     1.571    gcm_aes_instance/stage6/in_byte87_in[6]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.890 r  gcm_aes_instance/stage6/g0_b0__129_i_3/O
                         net (fo=32, unplaced)        1.182     3.072    gcm_aes_instance/stage6/SBOX14_out[106]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  gcm_aes_instance/stage6/g3_b2__129/O
                         net (fo=1, unplaced)         0.000     3.196    gcm_aes_instance/stage6/g3_b2__129_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.413 r  gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_105/O
                         net (fo=2, unplaced)         0.916     4.329    gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_105_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.627 r  gcm_aes_instance/stage6/sel__2_i_38/O
                         net (fo=2, unplaced)         0.975     5.602    gcm_aes_instance/stage6/fn_gf_multiply2357_return[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.726 r  gcm_aes_instance/stage6/sel__2_i_13__0/O
                         net (fo=1, unplaced)         0.800     6.526    gcm_aes_instance/stage7/w_s6_encrypted_cb[19]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__8/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 2.182ns (26.899%)  route 5.930ns (73.101%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__8/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__8/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b1__121/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b1__121_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__128_i_14/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__128_i_14_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__128_i_8/O
                         net (fo=4, unplaced)         1.021     1.571    gcm_aes_instance/stage6/in_byte87_in[6]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.890 r  gcm_aes_instance/stage6/g0_b0__129_i_3/O
                         net (fo=32, unplaced)        1.182     3.072    gcm_aes_instance/stage6/SBOX14_out[106]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  gcm_aes_instance/stage6/g3_b3__129/O
                         net (fo=1, unplaced)         0.000     3.196    gcm_aes_instance/stage6/g3_b3__129_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.413 r  gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_97/O
                         net (fo=2, unplaced)         0.916     4.329    gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_97_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.627 r  gcm_aes_instance/stage6/sel__2_i_33__0/O
                         net (fo=2, unplaced)         0.975     5.602    gcm_aes_instance/stage6/fn_gf_multiply2357_return[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.726 r  gcm_aes_instance/stage6/sel__2_i_12__0/O
                         net (fo=1, unplaced)         0.800     6.526    gcm_aes_instance/stage7/w_s6_encrypted_cb[20]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__11/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 2.210ns (27.302%)  route 5.885ns (72.698%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__11/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__11/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b2__124/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b2__124_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__135_i_43/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__135_i_43_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__135_i_15/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage6/in_byte70_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage6/g0_b0__138_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage6/SBOX14_out[34]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage6/g1_b7__138/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage6/g1_b7__138_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.445 r  gcm_aes_instance/stage6/SBOX_inferred__42/sel__4_i_64/O
                         net (fo=7, unplaced)         0.940     4.385    gcm_aes_instance/stage6/SBOX_inferred__42/sel__4_i_64_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.683 r  gcm_aes_instance/stage6/sel__4_i_55/O
                         net (fo=1, unplaced)         0.902     5.585    gcm_aes_instance/stage6/sel__4_i_55_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.709 r  gcm_aes_instance/stage6/sel__4_i_15__0/O
                         net (fo=1, unplaced)         0.800     6.509    gcm_aes_instance/stage7/w_s6_encrypted_cb[1]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__11/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 2.210ns (27.302%)  route 5.885ns (72.698%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__11/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__11/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b2__124/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b2__124_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__135_i_43/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__135_i_43_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__135_i_15/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage6/in_byte70_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage6/g0_b0__138_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage6/SBOX14_out[34]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage6/g1_b7__138/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage6/g1_b7__138_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.445 r  gcm_aes_instance/stage6/SBOX_inferred__42/sel__4_i_64/O
                         net (fo=7, unplaced)         0.940     4.385    gcm_aes_instance/stage6/SBOX_inferred__42/sel__4_i_64_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.683 r  gcm_aes_instance/stage6/sel__4_i_53/O
                         net (fo=1, unplaced)         0.902     5.585    gcm_aes_instance/stage6/sel__4_i_53_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.709 r  gcm_aes_instance/stage6/sel__4_i_13__0/O
                         net (fo=1, unplaced)         0.800     6.509    gcm_aes_instance/stage7/w_s6_encrypted_cb[3]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__11/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 2.210ns (27.302%)  route 5.885ns (72.698%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__11/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__11/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b2__124/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b2__124_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__135_i_43/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__135_i_43_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__135_i_15/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage6/in_byte70_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage6/g0_b0__138_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage6/SBOX14_out[34]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage6/g1_b7__138/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage6/g1_b7__138_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.445 r  gcm_aes_instance/stage6/SBOX_inferred__42/sel__4_i_64/O
                         net (fo=7, unplaced)         0.940     4.385    gcm_aes_instance/stage6/SBOX_inferred__42/sel__4_i_64_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.683 r  gcm_aes_instance/stage6/sel__4_i_52/O
                         net (fo=1, unplaced)         0.902     5.585    gcm_aes_instance/stage6/sel__4_i_52_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.709 r  gcm_aes_instance/stage6/sel__4_i_12__0/O
                         net (fo=1, unplaced)         0.800     6.509    gcm_aes_instance/stage7/w_s6_encrypted_cb[4]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__12/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 2.210ns (27.315%)  route 5.881ns (72.685%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__12/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__12/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b2__77/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b2__77_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__83_i_48/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__83_i_48_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__83_i_16/O
                         net (fo=4, unplaced)         1.021     1.571    gcm_aes_instance/stage4/in_byte79_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.890 r  gcm_aes_instance/stage4/g0_b0__86_i_3/O
                         net (fo=32, unplaced)        1.182     3.072    gcm_aes_instance/stage4/SBOX14_out[66]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  gcm_aes_instance/stage4/g1_b7__86/O
                         net (fo=1, unplaced)         0.000     3.196    gcm_aes_instance/stage4/g1_b7__86_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.441 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59/O
                         net (fo=7, unplaced)         0.940     4.381    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.679 r  gcm_aes_instance/stage4/sel__8_i_25/O
                         net (fo=1, unplaced)         0.902     5.581    gcm_aes_instance/stage4/sel__8_i_25_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.705 r  gcm_aes_instance/stage4/sel__8_i_15/O
                         net (fo=1, unplaced)         0.800     6.505    gcm_aes_instance/stage5/w_s4_encrypted_cb[94]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__12/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 2.210ns (27.315%)  route 5.881ns (72.685%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__12/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__12/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b2__77/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b2__77_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__83_i_48/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__83_i_48_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__83_i_16/O
                         net (fo=4, unplaced)         1.021     1.571    gcm_aes_instance/stage4/in_byte79_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.890 r  gcm_aes_instance/stage4/g0_b0__86_i_3/O
                         net (fo=32, unplaced)        1.182     3.072    gcm_aes_instance/stage4/SBOX14_out[66]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  gcm_aes_instance/stage4/g1_b7__86/O
                         net (fo=1, unplaced)         0.000     3.196    gcm_aes_instance/stage4/g1_b7__86_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.441 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59/O
                         net (fo=7, unplaced)         0.940     4.381    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.679 r  gcm_aes_instance/stage4/sel__8_i_24/O
                         net (fo=1, unplaced)         0.902     5.581    gcm_aes_instance/stage4/sel__8_i_24_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.705 r  gcm_aes_instance/stage4/sel__8_i_13/O
                         net (fo=1, unplaced)         0.800     6.505    gcm_aes_instance/stage5/w_s4_encrypted_cb[92]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__12/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 2.210ns (27.315%)  route 5.881ns (72.685%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__12/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__12/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b2__77/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b2__77_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__83_i_48/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__83_i_48_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__83_i_16/O
                         net (fo=4, unplaced)         1.021     1.571    gcm_aes_instance/stage4/in_byte79_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.890 r  gcm_aes_instance/stage4/g0_b0__86_i_3/O
                         net (fo=32, unplaced)        1.182     3.072    gcm_aes_instance/stage4/SBOX14_out[66]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  gcm_aes_instance/stage4/g1_b7__86/O
                         net (fo=1, unplaced)         0.000     3.196    gcm_aes_instance/stage4/g1_b7__86_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.441 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59/O
                         net (fo=7, unplaced)         0.940     4.381    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.679 r  gcm_aes_instance/stage4/sel__8_i_23/O
                         net (fo=1, unplaced)         0.902     5.581    gcm_aes_instance/stage4/sel__8_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.705 r  gcm_aes_instance/stage4/sel__8_i_12/O
                         net (fo=1, unplaced)         0.800     6.505    gcm_aes_instance/stage5/w_s4_encrypted_cb[91]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__10/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 2.210ns (27.339%)  route 5.874ns (72.661%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__10/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__10/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b1__123/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b1__123_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__139_i_49/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__139_i_49_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__139_i_18/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage6/in_byte61_in[6]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage6/g0_b0__142_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage6/SBOX14_out[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage6/g1_b7__142/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage6/g1_b7__142_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.445 r  gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65/O
                         net (fo=4, unplaced)         0.929     4.374    gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.672 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_57/O
                         net (fo=1, unplaced)         0.902     5.574    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_57_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.698 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_15__0/O
                         net (fo=1, unplaced)         0.800     6.498    gcm_aes_instance/stage7/w_s6_encrypted_cb[49]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__10/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 2.210ns (27.339%)  route 5.874ns (72.661%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__10/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__10/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b1__123/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b1__123_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__139_i_49/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__139_i_49_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__139_i_18/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage6/in_byte61_in[6]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage6/g0_b0__142_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage6/SBOX14_out[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage6/g1_b7__142/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage6/g1_b7__142_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.445 r  gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65/O
                         net (fo=4, unplaced)         0.929     4.374    gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.672 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_55__0/O
                         net (fo=1, unplaced)         0.902     5.574    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_55__0_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.698 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_13__0/O
                         net (fo=1, unplaced)         0.800     6.498    gcm_aes_instance/stage7/w_s6_encrypted_cb[51]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__10/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 2.210ns (27.339%)  route 5.874ns (72.661%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__10/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__10/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b1__123/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b1__123_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__139_i_49/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__139_i_49_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__139_i_18/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage6/in_byte61_in[6]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage6/g0_b0__142_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage6/SBOX14_out[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage6/g1_b7__142/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage6/g1_b7__142_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.445 r  gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65/O
                         net (fo=4, unplaced)         0.929     4.374    gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.672 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_53/O
                         net (fo=1, unplaced)         0.902     5.574    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_53_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.698 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_12__0/O
                         net (fo=1, unplaced)         0.800     6.498    gcm_aes_instance/stage7/w_s6_encrypted_cb[52]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__6/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 2.182ns (27.093%)  route 5.872ns (72.907%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__6/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__6/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b2__71/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b2__71_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__87_i_60/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__87_i_60_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__87_i_23/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage4/in_byte69_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage4/g0_b0__89_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage4/SBOX14_out[42]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage4/g3_b0__89/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage4/g3_b0__89_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_124/O
                         net (fo=2, unplaced)         0.916     4.333    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_124_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.631 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_58/O
                         net (fo=2, unplaced)         0.913     5.544    gcm_aes_instance/stage4/fn_gf_multiply2175_return[6]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.668 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_15/O
                         net (fo=1, unplaced)         0.800     6.468    gcm_aes_instance/stage5/w_s4_encrypted_cb[14]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__6/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 2.182ns (27.093%)  route 5.872ns (72.907%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__6/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__6/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b2__71/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b2__71_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__87_i_60/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__87_i_60_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__87_i_23/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage4/in_byte69_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage4/g0_b0__89_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage4/SBOX14_out[42]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage4/g3_b2__89/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage4/g3_b2__89_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_111/O
                         net (fo=2, unplaced)         0.916     4.333    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_111_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.631 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_54/O
                         net (fo=2, unplaced)         0.913     5.544    gcm_aes_instance/stage4/fn_gf_multiply2175_return[4]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.668 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.800     6.468    gcm_aes_instance/stage5/w_s4_encrypted_cb[12]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__6/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 2.182ns (27.093%)  route 5.872ns (72.907%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__6/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__6/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b2__71/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b2__71_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__87_i_60/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__87_i_60_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__87_i_23/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage4/in_byte69_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage4/g0_b0__89_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage4/SBOX14_out[42]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage4/g3_b3__89/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage4/g3_b3__89_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_104/O
                         net (fo=2, unplaced)         0.916     4.333    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_104_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.631 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_50/O
                         net (fo=2, unplaced)         0.913     5.544    gcm_aes_instance/stage4/fn_gf_multiply2175_return[3]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.668 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_12/O
                         net (fo=1, unplaced)         0.800     6.468    gcm_aes_instance/stage5/w_s4_encrypted_cb[11]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__6/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 2.182ns (27.093%)  route 5.872ns (72.907%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__6/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__6/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b2__71/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b2__71_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__87_i_60/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__87_i_60_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__87_i_23/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage4/in_byte69_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage4/g0_b0__89_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage4/SBOX14_out[42]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage4/g3_b0__89/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage4/g3_b0__89_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_124/O
                         net (fo=2, unplaced)         0.916     4.333    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_124_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.631 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_58/O
                         net (fo=2, unplaced)         0.913     5.544    gcm_aes_instance/stage4/fn_gf_multiply2175_return[6]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.668 r  gcm_aes_instance/stage4/sel__0_i_7/O
                         net (fo=1, unplaced)         0.800     6.468    gcm_aes_instance/stage5/w_s4_encrypted_cb[22]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__0
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__6/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 2.182ns (27.093%)  route 5.872ns (72.907%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__6/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__6/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b2__71/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b2__71_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__87_i_60/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__87_i_60_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__87_i_23/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage4/in_byte69_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage4/g0_b0__89_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage4/SBOX14_out[42]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage4/g3_b2__89/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage4/g3_b2__89_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_111/O
                         net (fo=2, unplaced)         0.916     4.333    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_111_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.631 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_54/O
                         net (fo=2, unplaced)         0.913     5.544    gcm_aes_instance/stage4/fn_gf_multiply2175_return[4]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.668 r  gcm_aes_instance/stage4/sel__0_i_5/O
                         net (fo=1, unplaced)         0.800     6.468    gcm_aes_instance/stage5/w_s4_encrypted_cb[20]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__0
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__6/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 2.182ns (27.093%)  route 5.872ns (72.907%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__6/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__6/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b2__71/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b2__71_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__87_i_60/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__87_i_60_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__87_i_23/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage4/in_byte69_in[5]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage4/g0_b0__89_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage4/SBOX14_out[42]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage4/g3_b3__89/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage4/g3_b3__89_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_104/O
                         net (fo=2, unplaced)         0.916     4.333    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_104_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.631 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_50/O
                         net (fo=2, unplaced)         0.913     5.544    gcm_aes_instance/stage4/fn_gf_multiply2175_return[3]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.668 r  gcm_aes_instance/stage4/sel__0_i_4/O
                         net (fo=1, unplaced)         0.800     6.468    gcm_aes_instance/stage5/w_s4_encrypted_cb[19]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__0
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__93_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[9]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b0__93/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b0__93_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_124/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_124_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__2_i_57/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2179_return[6]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__2_i_15/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[46]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__2
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__93_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[9]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b2__93/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b2__93_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_111/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_111_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__2_i_53/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2179_return[4]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__2_i_13/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[44]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__2
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__93_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[9]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b3__93/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b3__93_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_104/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_104_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__2_i_49/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2179_return[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__2_i_12/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[43]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__2
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__93_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[9]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b0__93/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b0__93_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_124/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_124_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__2_i_57/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2179_return[6]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__4_i_7/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[54]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__93_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[9]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b2__93/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b2__93_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_111/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_111_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__2_i_53/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2179_return[4]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__4_i_5/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[52]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__93_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[9]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b3__93/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b3__93_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_104/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_104_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__2_i_49/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2179_return[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__4_i_4/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[51]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b0__92/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b0__92_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_117/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_117_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__6_i_45/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2182_return[6]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__6_i_7/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[70]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b2__92/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b2__92_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_101/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_101_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__6_i_35/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2182_return[4]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__6_i_5/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[68]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b3__92/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b3__92_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_91/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_91_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__6_i_31/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2182_return[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__6_i_4/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[67]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b0__92/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b0__92_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_117/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_117_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__6_i_45/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2182_return[6]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__6_i_15/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[78]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b2__92/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b2__92_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_101/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_101_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__6_i_35/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2182_return[4]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__6_i_13/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[76]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.306ns (29.110%)  route 5.616ns (70.890%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage4/sel[0]__4/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage4/sel[0]__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage4/g1_b7__69/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage4/g1_b7__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage4/g0_b0__92_i_15/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage4/g0_b0__92_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage4/g0_b0__92_i_7/O
                         net (fo=8, unplaced)         0.755     1.305    gcm_aes_instance/stage4/in_byte63_in[0]
                         LUT4 (Prop_lut4_I0_O)        0.319     1.624 r  gcm_aes_instance/stage4/g0_b0__92_i_8/O
                         net (fo=2, unplaced)         0.460     2.084    gcm_aes_instance/stage4/g0_b0__92_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.208 r  gcm_aes_instance/stage4/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973     3.181    gcm_aes_instance/stage4/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.305 r  gcm_aes_instance/stage4/g3_b3__92/O
                         net (fo=1, unplaced)         0.000     3.305    gcm_aes_instance/stage4/g3_b3__92_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.522 r  gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_91/O
                         net (fo=2, unplaced)         0.916     4.438    gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_91_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.736 r  gcm_aes_instance/stage4/sel__6_i_31/O
                         net (fo=2, unplaced)         0.676     5.412    gcm_aes_instance/stage4/fn_gf_multiply2182_return[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  gcm_aes_instance/stage4/sel__6_i_12/O
                         net (fo=1, unplaced)         0.800     6.336    gcm_aes_instance/stage5/w_s4_encrypted_cb[75]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKBWRCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__1/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 2.182ns (27.954%)  route 5.624ns (72.046%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__1/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__1/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b1__114/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b1__114_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__131_i_39/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__131_i_39_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__131_i_13/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage6/in_byte81_in[6]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage6/g0_b0__133_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage6/SBOX14_out[74]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage6/g3_b0__133/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage6/g3_b0__133_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage6/SBOX_inferred__37/sel__4_i_117/O
                         net (fo=2, unplaced)         0.916     4.333    gcm_aes_instance/stage6/SBOX_inferred__37/sel__4_i_117_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.631 r  gcm_aes_instance/stage6/sel__4_i_46/O
                         net (fo=1, unplaced)         0.665     5.296    gcm_aes_instance/stage6/fn_gf_multiply2361_return[6]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.420 r  gcm_aes_instance/stage6/sel__4_i_7__0/O
                         net (fo=1, unplaced)         0.800     6.220    gcm_aes_instance/stage7/w_s6_encrypted_cb[9]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__1/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 2.182ns (27.954%)  route 5.624ns (72.046%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__1/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage6/sel[0]__1/Q
                         net (fo=32, unplaced)        1.036    -0.094    gcm_aes_instance/stage6/sel[0]__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.201 r  gcm_aes_instance/stage6/g1_b1__114/O
                         net (fo=1, unplaced)         0.000     0.201    gcm_aes_instance/stage6/g1_b1__114_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.446 r  gcm_aes_instance/stage6/g0_b0__131_i_39/O
                         net (fo=1, unplaced)         0.000     0.446    gcm_aes_instance/stage6/g0_b0__131_i_39_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.550 r  gcm_aes_instance/stage6/g0_b0__131_i_13/O
                         net (fo=5, unplaced)         1.025     1.575    gcm_aes_instance/stage6/in_byte81_in[6]
                         LUT6 (Prop_lut6_I0_O)        0.319     1.894 r  gcm_aes_instance/stage6/g0_b0__133_i_3/O
                         net (fo=32, unplaced)        1.182     3.076    gcm_aes_instance/stage6/SBOX14_out[74]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.200 r  gcm_aes_instance/stage6/g3_b3__133/O
                         net (fo=1, unplaced)         0.000     3.200    gcm_aes_instance/stage6/g3_b3__133_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.417 r  gcm_aes_instance/stage6/SBOX_inferred__37/sel__4_i_90/O
                         net (fo=2, unplaced)         0.916     4.333    gcm_aes_instance/stage6/SBOX_inferred__37/sel__4_i_90_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.631 r  gcm_aes_instance/stage6/sel__4_i_31/O
                         net (fo=1, unplaced)         0.665     5.296    gcm_aes_instance/stage6/fn_gf_multiply2361_return[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.420 r  gcm_aes_instance/stage6/sel__4_i_4__0/O
                         net (fo=1, unplaced)         0.800     6.220    gcm_aes_instance/stage7/w_s6_encrypted_cb[12]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.439     6.830    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKARDCLK
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.683    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  0.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[0]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[0]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[1]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[1]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[2]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[2]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[3]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[3]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[11]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[11]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[8]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[15]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[15]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[12]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[3]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[3]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[0]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[7]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[7]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[4]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[0]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[0]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[12]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[12]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[12]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[16]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[16]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[16]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[16]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[16]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[4]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[4]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[4]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[8]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[8]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[8]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[984]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1144]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[984]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[984]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[135]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1144]_i_1/O
                         net (fo=9, unplaced)         0.000    -0.584    gcm_aes_instance/stage6/D[39]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1144]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1144]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1144]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[985]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1145]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[985]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[985]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[134]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1145]_i_1/O
                         net (fo=17, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[38]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1145]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1145]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1145]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[986]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1146]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[986]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[986]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[133]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1146]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[37]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1146]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1146]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1146]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[987]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1147]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[987]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[987]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[132]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1147]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[36]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1147]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1147]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1147]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[988]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1148]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[988]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[988]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[131]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1148]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[35]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1148]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1148]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1148]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[989]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1149]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[989]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[989]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[130]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1149]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[34]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1149]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1149]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1149]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[990]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1150]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[990]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[990]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[129]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1150]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[33]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1150]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1150]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1150]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[991]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1151]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[991]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[991]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[128]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1151]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[32]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1151]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1151]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1151]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1073]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1105]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1073]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1073]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1073]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1105]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[54]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1105]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1105]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1105]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1074]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1106]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1074]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1074]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1074]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1106]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[53]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1106]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1106]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1106]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1075]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1075]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1075]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1107]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[52]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1107]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1107]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1108]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1076]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1076]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1076]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1108]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[51]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1108]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1108]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1108]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1077]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1077]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1077]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1077]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1109]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[50]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1109]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1109]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1078]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1078]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1078]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1110]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[49]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1110]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1110]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1079]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1079]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1079]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1079]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1111]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[48]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1111]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1111]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[977]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1137]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[977]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[977]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[142]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1137]_i_1/O
                         net (fo=17, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[46]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1137]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1137]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1137]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[978]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1138]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[978]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[978]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[141]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1138]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[45]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1138]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1138]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1138]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[979]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1139]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[979]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[979]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[140]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1139]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[44]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1139]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1139]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1139]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[980]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1140]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[980]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[980]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[139]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1140]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[43]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1140]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1140]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1140]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[981]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1141]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[981]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[981]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[138]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1141]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[42]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1141]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1141]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1141]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[982]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1142]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[982]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[982]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[137]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1142]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[41]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1142]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1142]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1142]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[983]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1143]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[983]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[983]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[136]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1143]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[40]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1143]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1143]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1143]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.249ns (63.537%)  route 0.143ns (36.463%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.143    -0.675    u/s[1]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.630 r  u/clkdiv[16]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.630    u/clkdiv[16]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.567 r  u/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.567    u/clkdiv_reg[16]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[13]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[13]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[12]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[12]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[12]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[17]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[17]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[16]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[16]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[16]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[0]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[5]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[5]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[4]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[4]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[4]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[9]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[9]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[8]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[8]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[8]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[10]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[10]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[8]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[8]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[8]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[10]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[14]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[14]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[12]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[12]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[12]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[14]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[2]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[2]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[0]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[0]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[0]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[6]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[6]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[4]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[4]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[4]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[6]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1097]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1065]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1065]/Q
                         net (fo=5, unplaced)         0.143    -0.675    gcm_aes_instance/keyexpan4/i_key_schedule[70]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.577 r  gcm_aes_instance/keyexpan4/r_key_schedule[1097]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/stage6/D[62]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1097]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1097]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1097]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1098]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1066]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1066]/Q
                         net (fo=5, unplaced)         0.143    -0.675    gcm_aes_instance/keyexpan4/i_key_schedule[69]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.577 r  gcm_aes_instance/keyexpan4/r_key_schedule[1098]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/stage6/D[61]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1098]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1098]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1098]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1099]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1067]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1067]/Q
                         net (fo=5, unplaced)         0.143    -0.675    gcm_aes_instance/keyexpan4/i_key_schedule[68]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.577 r  gcm_aes_instance/keyexpan4/r_key_schedule[1099]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/stage6/D[60]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1099]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1099]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1099]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1068]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1068]/Q
                         net (fo=5, unplaced)         0.143    -0.675    gcm_aes_instance/keyexpan4/i_key_schedule[67]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.577 r  gcm_aes_instance/keyexpan4/r_key_schedule[1100]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/stage6/D[59]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1100]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1100]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1069]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1069]/Q
                         net (fo=5, unplaced)         0.143    -0.675    gcm_aes_instance/keyexpan4/i_key_schedule[66]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.577 r  gcm_aes_instance/keyexpan4/r_key_schedule[1101]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/stage6/D[58]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1101]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1101]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 4.545 }
Period(ns):         9.091
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage7/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage7/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage7/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage7/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage7/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage7/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage5/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.091       6.936                clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.091       7.842                clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/keyexpan2/r_key_schedule_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/keyexpan3/r_key_schedule_reg[384]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1152]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1153]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1154]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1155]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1156]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1157]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1158]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1159]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1192]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1193]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1194]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1195]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1196]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1197]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1198]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1199]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1280]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1281]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1282]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                gcm_aes_instance/stage7/r_key_schedule_reg[1283]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.091       204.269              clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan2/r_key_schedule_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[384]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1152]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1153]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1154]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1155]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1156]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1157]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1158]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1159]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1192]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1193]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1194]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1195]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1196]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1197]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1198]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1199]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1280]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1281]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1282]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1283]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1284]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[387]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[388]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[389]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[390]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[391]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[397]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[398]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[399]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[400]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[401]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[402]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[403]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[404]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[405]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[406]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[407]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[408]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.545       3.565                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan2/r_key_schedule_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan2/r_key_schedule_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[384]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[384]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1152]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1152]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1153]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1153]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1154]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1154]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1155]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1155]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1156]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1156]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1157]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1157]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1158]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1158]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1159]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1159]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1192]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1192]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1193]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1193]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1194]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1194]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1195]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1195]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1196]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1196]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1197]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1197]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1198]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1198]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1199]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1199]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1280]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                gcm_aes_instance/stage7/r_key_schedule_reg[1280]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845               clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360              clk_gen_instance/mmcm_adv_inst/CLKFBOUT



