Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 17 09:59:58 2018
| Host         : LAPTOP-26490T87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 55 register/latch pins with no clock driven by root clock pin: mysell_machine/press/clk_change_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.055        0.000                      0                   45        0.263        0.000                      0                   45        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.055        0.000                      0                   45        0.263        0.000                      0                   45        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 mysell_machine/press/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.704ns (20.366%)  route 2.753ns (79.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.625     4.984    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  mysell_machine/press/counter_reg[19]/Q
                         net (fo=2, routed)           1.096     6.536    mysell_machine/press/counter_reg[19]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     6.660 r  mysell_machine/press/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     7.460    mysell_machine/press/counter[0]_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  mysell_machine/press/counter[0]_i_1__0/O
                         net (fo=23, routed)          0.856     8.440    mysell_machine/press/clear
    SLICE_X52Y97         FDRE                                         r  mysell_machine/press/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.505    14.691    mysell_machine/press/clk
    SLICE_X52Y97         FDRE                                         r  mysell_machine/press/counter_reg[20]/C
                         clock pessimism              0.269    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429    14.495    mysell_machine/press/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 mysell_machine/press/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.704ns (20.366%)  route 2.753ns (79.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.625     4.984    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  mysell_machine/press/counter_reg[19]/Q
                         net (fo=2, routed)           1.096     6.536    mysell_machine/press/counter_reg[19]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     6.660 r  mysell_machine/press/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     7.460    mysell_machine/press/counter[0]_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  mysell_machine/press/counter[0]_i_1__0/O
                         net (fo=23, routed)          0.856     8.440    mysell_machine/press/clear
    SLICE_X52Y97         FDRE                                         r  mysell_machine/press/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.505    14.691    mysell_machine/press/clk
    SLICE_X52Y97         FDRE                                         r  mysell_machine/press/counter_reg[21]/C
                         clock pessimism              0.269    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429    14.495    mysell_machine/press/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 mysell_machine/press/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.152%)  route 2.624ns (78.848%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.625     4.984    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  mysell_machine/press/counter_reg[19]/Q
                         net (fo=2, routed)           1.096     6.536    mysell_machine/press/counter_reg[19]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     6.660 r  mysell_machine/press/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     7.460    mysell_machine/press/counter[0]_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  mysell_machine/press/counter[0]_i_1__0/O
                         net (fo=23, routed)          0.728     8.312    mysell_machine/press/clear
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.504    14.690    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[16]/C
                         clock pessimism              0.294    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.519    mysell_machine/press/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 mysell_machine/press/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.152%)  route 2.624ns (78.848%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.625     4.984    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  mysell_machine/press/counter_reg[19]/Q
                         net (fo=2, routed)           1.096     6.536    mysell_machine/press/counter_reg[19]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     6.660 r  mysell_machine/press/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     7.460    mysell_machine/press/counter[0]_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  mysell_machine/press/counter[0]_i_1__0/O
                         net (fo=23, routed)          0.728     8.312    mysell_machine/press/clear
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.504    14.690    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[17]/C
                         clock pessimism              0.294    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.519    mysell_machine/press/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 mysell_machine/press/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.152%)  route 2.624ns (78.848%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.625     4.984    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  mysell_machine/press/counter_reg[19]/Q
                         net (fo=2, routed)           1.096     6.536    mysell_machine/press/counter_reg[19]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     6.660 r  mysell_machine/press/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     7.460    mysell_machine/press/counter[0]_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  mysell_machine/press/counter[0]_i_1__0/O
                         net (fo=23, routed)          0.728     8.312    mysell_machine/press/clear
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.504    14.690    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[18]/C
                         clock pessimism              0.294    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.519    mysell_machine/press/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 mysell_machine/press/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.152%)  route 2.624ns (78.848%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.625     4.984    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  mysell_machine/press/counter_reg[19]/Q
                         net (fo=2, routed)           1.096     6.536    mysell_machine/press/counter_reg[19]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     6.660 r  mysell_machine/press/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     7.460    mysell_machine/press/counter[0]_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  mysell_machine/press/counter[0]_i_1__0/O
                         net (fo=23, routed)          0.728     8.312    mysell_machine/press/clear
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.504    14.690    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
                         clock pessimism              0.294    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.519    mysell_machine/press/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 mysell_machine/press/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/clk_change_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.828ns (22.494%)  route 2.853ns (77.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.625     4.984    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  mysell_machine/press/counter_reg[19]/Q
                         net (fo=2, routed)           1.096     6.536    mysell_machine/press/counter_reg[19]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     6.660 r  mysell_machine/press/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     7.460    mysell_machine/press/counter[0]_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  mysell_machine/press/counter[0]_i_1__0/O
                         net (fo=23, routed)          0.957     8.541    mysell_machine/press/clear
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.665 r  mysell_machine/press/clk_change_i_1/O
                         net (fo=1, routed)           0.000     8.665    mysell_machine/press/clk_change_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  mysell_machine/press/clk_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.504    14.690    mysell_machine/press/clk
    SLICE_X53Y96         FDRE                                         r  mysell_machine/press/clk_change_reg/C
                         clock pessimism              0.272    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    14.955    mysell_machine/press/clk_change_reg
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 mysell_machine/press/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.902%)  route 2.510ns (78.098%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.625     4.984    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  mysell_machine/press/counter_reg[19]/Q
                         net (fo=2, routed)           1.096     6.536    mysell_machine/press/counter_reg[19]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     6.660 r  mysell_machine/press/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     7.460    mysell_machine/press/counter[0]_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  mysell_machine/press/counter[0]_i_1__0/O
                         net (fo=23, routed)          0.614     8.198    mysell_machine/press/clear
    SLICE_X52Y93         FDRE                                         r  mysell_machine/press/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.504    14.690    mysell_machine/press/clk
    SLICE_X52Y93         FDRE                                         r  mysell_machine/press/counter_reg[4]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.429    14.494    mysell_machine/press/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 mysell_machine/press/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.902%)  route 2.510ns (78.098%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.625     4.984    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  mysell_machine/press/counter_reg[19]/Q
                         net (fo=2, routed)           1.096     6.536    mysell_machine/press/counter_reg[19]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     6.660 r  mysell_machine/press/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     7.460    mysell_machine/press/counter[0]_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  mysell_machine/press/counter[0]_i_1__0/O
                         net (fo=23, routed)          0.614     8.198    mysell_machine/press/clear
    SLICE_X52Y93         FDRE                                         r  mysell_machine/press/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.504    14.690    mysell_machine/press/clk
    SLICE_X52Y93         FDRE                                         r  mysell_machine/press/counter_reg[5]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.429    14.494    mysell_machine/press/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 mysell_machine/press/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.902%)  route 2.510ns (78.098%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.625     4.984    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  mysell_machine/press/counter_reg[19]/Q
                         net (fo=2, routed)           1.096     6.536    mysell_machine/press/counter_reg[19]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     6.660 r  mysell_machine/press/counter[0]_i_6/O
                         net (fo=1, routed)           0.800     7.460    mysell_machine/press/counter[0]_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  mysell_machine/press/counter[0]_i_1__0/O
                         net (fo=23, routed)          0.614     8.198    mysell_machine/press/clear
    SLICE_X52Y93         FDRE                                         r  mysell_machine/press/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.504    14.690    mysell_machine/press/clk
    SLICE_X52Y93         FDRE                                         r  mysell_machine/press/counter_reg[6]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.429    14.494    mysell_machine/press/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mysell_machine/press/clk_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/clk_change_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.564     1.397    mysell_machine/press/clk
    SLICE_X53Y96         FDRE                                         r  mysell_machine/press/clk_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  mysell_machine/press/clk_change_reg/Q
                         net (fo=2, routed)           0.168     1.707    mysell_machine/press/clk_change_reg_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.752 r  mysell_machine/press/clk_change_i_1/O
                         net (fo=1, routed)           0.000     1.752    mysell_machine/press/clk_change_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  mysell_machine/press/clk_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.834     1.903    mysell_machine/press/clk
    SLICE_X53Y96         FDRE                                         r  mysell_machine/press/clk_change_reg/C
                         clock pessimism             -0.505     1.397    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.488    mysell_machine/press/clk_change_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mysell_machine/press/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.396    mysell_machine/press/clk
    SLICE_X52Y92         FDRE                                         r  mysell_machine/press/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  mysell_machine/press/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.670    mysell_machine/press/counter_reg[2]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.781 r  mysell_machine/press/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.781    mysell_machine/press/counter_reg[0]_i_2_n_5
    SLICE_X52Y92         FDRE                                         r  mysell_machine/press/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.833     1.902    mysell_machine/press/clk
    SLICE_X52Y92         FDRE                                         r  mysell_machine/press/counter_reg[2]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105     1.501    mysell_machine/press/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mysell_machine/press/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.564     1.397    mysell_machine/press/clk
    SLICE_X52Y94         FDRE                                         r  mysell_machine/press/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  mysell_machine/press/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.671    mysell_machine/press/counter_reg[10]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  mysell_machine/press/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.782    mysell_machine/press/counter_reg[8]_i_1_n_5
    SLICE_X52Y94         FDRE                                         r  mysell_machine/press/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.834     1.903    mysell_machine/press/clk
    SLICE_X52Y94         FDRE                                         r  mysell_machine/press/counter_reg[10]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.502    mysell_machine/press/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mysell_machine/press/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.564     1.397    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  mysell_machine/press/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.671    mysell_machine/press/counter_reg[18]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  mysell_machine/press/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.782    mysell_machine/press/counter_reg[16]_i_1_n_5
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.834     1.903    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[18]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.502    mysell_machine/press/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 mysell_machine/press/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.564     1.397    mysell_machine/press/clk
    SLICE_X52Y95         FDRE                                         r  mysell_machine/press/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  mysell_machine/press/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     1.672    mysell_machine/press/counter_reg[14]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.783 r  mysell_machine/press/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.783    mysell_machine/press/counter_reg[12]_i_1_n_5
    SLICE_X52Y95         FDRE                                         r  mysell_machine/press/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.834     1.903    mysell_machine/press/clk
    SLICE_X52Y95         FDRE                                         r  mysell_machine/press/counter_reg[14]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.502    mysell_machine/press/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 mysell_machine/press/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.564     1.397    mysell_machine/press/clk
    SLICE_X52Y93         FDRE                                         r  mysell_machine/press/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  mysell_machine/press/counter_reg[6]/Q
                         net (fo=2, routed)           0.134     1.672    mysell_machine/press/counter_reg[6]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.783 r  mysell_machine/press/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.783    mysell_machine/press/counter_reg[4]_i_1_n_5
    SLICE_X52Y93         FDRE                                         r  mysell_machine/press/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.834     1.903    mysell_machine/press/clk
    SLICE_X52Y93         FDRE                                         r  mysell_machine/press/counter_reg[6]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     1.502    mysell_machine/press/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 mysell_machine/press/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.396    mysell_machine/press/clk
    SLICE_X52Y92         FDRE                                         r  mysell_machine/press/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  mysell_machine/press/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.670    mysell_machine/press/counter_reg[2]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.814 r  mysell_machine/press/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.814    mysell_machine/press/counter_reg[0]_i_2_n_4
    SLICE_X52Y92         FDRE                                         r  mysell_machine/press/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.833     1.902    mysell_machine/press/clk
    SLICE_X52Y92         FDRE                                         r  mysell_machine/press/counter_reg[3]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105     1.501    mysell_machine/press/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 mysell_machine/press/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.564     1.397    mysell_machine/press/clk
    SLICE_X52Y94         FDRE                                         r  mysell_machine/press/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  mysell_machine/press/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.671    mysell_machine/press/counter_reg[10]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.815 r  mysell_machine/press/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    mysell_machine/press/counter_reg[8]_i_1_n_4
    SLICE_X52Y94         FDRE                                         r  mysell_machine/press/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.834     1.903    mysell_machine/press/clk
    SLICE_X52Y94         FDRE                                         r  mysell_machine/press/counter_reg[11]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.502    mysell_machine/press/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 mysell_machine/press/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.564     1.397    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  mysell_machine/press/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.671    mysell_machine/press/counter_reg[18]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.815 r  mysell_machine/press/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    mysell_machine/press/counter_reg[16]_i_1_n_4
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.834     1.903    mysell_machine/press/clk
    SLICE_X52Y96         FDRE                                         r  mysell_machine/press/counter_reg[19]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.502    mysell_machine/press/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 mysell_machine/press/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mysell_machine/press/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.564     1.397    mysell_machine/press/clk
    SLICE_X52Y95         FDRE                                         r  mysell_machine/press/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  mysell_machine/press/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     1.672    mysell_machine/press/counter_reg[14]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.816 r  mysell_machine/press/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    mysell_machine/press/counter_reg[12]_i_1_n_4
    SLICE_X52Y95         FDRE                                         r  mysell_machine/press/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.834     1.903    mysell_machine/press/clk
    SLICE_X52Y95         FDRE                                         r  mysell_machine/press/counter_reg[15]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.502    mysell_machine/press/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    mysell_machine/press/clk_change_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y92    mysell_machine/press/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    mysell_machine/press/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    mysell_machine/press/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    mysell_machine/press/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    mysell_machine/press/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    mysell_machine/press/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    mysell_machine/press/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    mysell_machine/press/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    mysell_machine/press/clk_change_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    mysell_machine/press/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    mysell_machine/press/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    mysell_machine/press/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    mysell_machine/press/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    mysell_machine/press/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    mysell_machine/press/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    mysell_machine/press/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    mysell_machine/press/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    mysell_machine/press/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    mysell_machine/press/clk_change_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    mysell_machine/press/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    mysell_machine/press/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    mysell_machine/press/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    mysell_machine/press/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    mysell_machine/press/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    mysell_machine/press/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    mysell_machine/press/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    mysell_machine/press/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    mysell_machine/press/counter_reg[16]/C



