/*
 * Copyright 2026 Aurora Silicon
 * SPDX-License-Identifier: MIT
 */

#include <stdio.h>
#include "agx_compiler.h"
#include "agx_debug.h"
#include "agx_nir.h"
#include "agx_nir_texture.h"

#include "nir.h"
#include "nir_builder.h"
#include "util/u_debug.h"

/* Geometry and tessellation shaders run as compute on G16G and, like vertex
 * shaders, have no derivatives: they may only use explicit-LOD forms. */
static bool
g17p_explicit_lod_stage(mesa_shader_stage stage)
{
   return stage == MESA_SHADER_VERTEX || stage == MESA_SHADER_GEOMETRY ||
          stage == MESA_SHADER_TESS_CTRL || stage == MESA_SHADER_TESS_EVAL;
}

static bool
g17p_register_sample_offset(const nir_tex_instr *tex)
{
   const int offset = nir_tex_instr_src_index(tex, nir_tex_src_backend2);
   return offset >= 0 && (tex->is_shadow ||
      tex->sampler_dim == GLSL_SAMPLER_DIM_3D ||
      !nir_src_is_const(tex->src[offset].src));
}

static bool
g17p_sample_shape(const nir_tex_instr *tex)
{
   const bool three_d = tex->sampler_dim == GLSL_SAMPLER_DIM_3D;
   const bool cube = tex->sampler_dim == GLSL_SAMPLER_DIM_CUBE;
   const bool gather = tex->op == nir_texop_tg4;
   const bool query = tex->op == nir_texop_lod;
   const bool gradient = tex->op == nir_texop_txd;
   /* Native witnesses (2026-09-15): sample_compare(gradient2d) on 2D and
    * 2D-array depth textures, calculate_*_lod on cube/cube-array/3D and
    * sample(bias()) on cube/cube-array. Cube gradients and shadow queries
    * stay refused. */
   if (gradient && cube)
      return false;
   if ((tex->op != nir_texop_tex && tex->op != nir_texop_txb &&
       tex->op != nir_texop_txl && !gather && !query && !gradient) ||
       (tex->sampler_dim != GLSL_SAMPLER_DIM_2D && !three_d &&
        !(cube &&
          (tex->op == nir_texop_tex || tex->op == nir_texop_txl || gather ||
           tex->op == nir_texop_txb || query))) ||
       tex->coord_components != (query ? ((cube || three_d) ? 3 : 2) :
                                cube && tex->is_array ? 4 :
                                (tex->is_array || cube || three_d) ? 3 : 2) ||
       (tex->backend_flags & ~(AGX_TEXTURE_FLAG_CLAMP_TO_0 |
                               AGX_TEXTURE_FLAG_NO_CLAMP)) != 0 ||
       tex->backend_flags == (AGX_TEXTURE_FLAG_CLAMP_TO_0 |
                              AGX_TEXTURE_FLAG_NO_CLAMP) ||
       (tex->dest_type != nir_type_float32 &&
        tex->dest_type != nir_type_int32 &&
        tex->dest_type != nir_type_uint32) ||
       tex->def.num_components != (query ? 2 : tex->is_shadow && !gather ? 1 : 4) + tex->is_sparse ||
       tex->def.bit_size != 32)
      return false;

   if (three_d) {
      const int lod = nir_tex_instr_src_index(tex, nir_tex_src_lod);
      if (tex->is_array || tex->is_shadow ||
          (tex->op != nir_texop_tex && tex->op != nir_texop_txb && !gradient &&
           !query && (tex->op != nir_texop_txl || lod < 0)))
         return false;
   }

   const bool packed_min = nir_tex_instr_src_index(tex, nir_tex_src_lod_bias_min_agx) >= 0;
   const bool separate_min = nir_tex_instr_src_index(tex, nir_tex_src_min_lod) >= 0;
   const bool has_bias = packed_min || nir_tex_instr_src_index(tex, nir_tex_src_bias) >= 0;
   const bool has_lod = nir_tex_instr_src_index(tex, nir_tex_src_lod) >= 0;
   const int compare = nir_tex_instr_src_index(tex, nir_tex_src_comparator);
   const int offset = nir_tex_instr_src_index(tex, nir_tex_src_backend2);
   const bool literal_offset = !cube && !three_d &&
      !tex->is_shadow && offset >= 0 &&
      nir_src_is_const(tex->src[offset].src) &&
      nir_src_as_uint(tex->src[offset].src) <= 0xff;
   const bool dynamic_offset = offset >= 0 && !literal_offset &&
      !cube &&
      (tex->op == nir_texop_tex || tex->op == nir_texop_txl ||
       tex->op == nir_texop_txb || tex->op == nir_texop_txd) &&
      nir_src_num_components(tex->src[offset].src) == 1 &&
      nir_src_bit_size(tex->src[offset].src) == 32;
   if ((query ? compare >= 0 : tex->is_shadow != (compare >= 0)) ||
       (compare >= 0 && (nir_src_bit_size(tex->src[compare].src) != 32 ||
                        nir_src_num_components(tex->src[compare].src) != 1)) ||
       tex->num_srcs != ((has_bias || has_lod) ? 4 : 3) + tex->is_shadow + (literal_offset || dynamic_offset) + 2 * gradient + separate_min ||
       has_lod != (tex->op == nir_texop_txl) ||
       (has_bias != (tex->op == nir_texop_txb) && !query && !packed_min))
      return false;

   if (gradient) {
      for (unsigned i = 0; i < 2; ++i) {
         int src = nir_tex_instr_src_index(tex, i ? nir_tex_src_ddy : nir_tex_src_ddx);
         if (src < 0 || nir_src_bit_size(tex->src[src].src) != 32 ||
             nir_src_num_components(tex->src[src].src) != (three_d ? 3 : 2))
            return false;
      }
   }

   if (query && has_bias) {
      int bias = nir_tex_instr_src_index(tex, nir_tex_src_bias);
      if (nir_src_num_components(tex->src[bias].src) != 1 ||
          nir_src_bit_size(tex->src[bias].src) != 16)
         return false;
   }

   int coord = nir_tex_instr_src_index(tex, nir_tex_src_coord);
   if (coord < 0)
      coord = nir_tex_instr_src_index(tex, nir_tex_src_backend1);

   return coord >= 0 &&
          nir_src_num_components(tex->src[coord].src) ==
             tex->coord_components &&
          nir_src_bit_size(tex->src[coord].src) == 32 &&
          nir_tex_instr_src_index(tex, nir_tex_src_texture_handle) >= 0 &&
          nir_tex_instr_src_index(tex, nir_tex_src_sampler_handle) >= 0;
}

static bool
g17p_handle_binding(const nir_tex_instr *tex, nir_tex_src_type source,
                    nir_intrinsic_op intrinsic, uint8_t *set,
                    uint32_t *offset_B)
{
   const int index = nir_tex_instr_src_index(tex, source);
   if (index < 0)
      return false;

   nir_intrinsic_instr *handle = nir_src_as_intrinsic(tex->src[index].src);
   if (!handle || handle->intrinsic != intrinsic ||
       nir_intrinsic_desc_set(handle) > UINT8_MAX ||
       !nir_src_is_const(handle->src[0]))
      return false;

   *set = nir_intrinsic_desc_set(handle);
   *offset_B = nir_src_as_uint(handle->src[0]);
   return true;
}

static bool
g17p_handle_offset(const nir_tex_instr *tex, nir_tex_src_type source,
                   nir_intrinsic_op intrinsic, uint32_t *offset_B)
{
   uint8_t set;
   return g17p_handle_binding(tex, source, intrinsic, &set, offset_B) &&
          set == 0;
}

static bool
g17p_is_set_address(nir_def *def, uint8_t set)
{
   nir_scalar address = nir_scalar_resolved(def, 0);
   nir_intrinsic_instr *load =
      nir_def_as_intrinsic_or_null(address.def);

   return address.comp == 0 && load &&
          load->intrinsic == nir_intrinsic_load_descriptor_set_agx &&
          nir_intrinsic_desc_set(load) == set;
}

static bool
g17p_is_constant_scalar(nir_scalar offset, uint32_t expected)
{
   offset = nir_scalar_chase_movs(offset);
   if (nir_scalar_is_const(offset))
      return nir_scalar_as_uint(offset) == expected;

   nir_alu_instr *convert = nir_def_as_alu_or_null(offset.def);
   if (offset.comp != 0 || !convert || convert->op != nir_op_u2u64)
      return false;

   return g17p_is_constant_scalar(nir_scalar_chase_alu_src(offset, 0),
                                  expected);
}

static bool
g17p_is_constant_offset(nir_def *def, uint32_t expected)
{
   return g17p_is_constant_scalar(nir_get_scalar(def, 0), expected);
}

/* Match only the driver-generated software LOD-bias field belonging to this
 * sampled descriptor. API samplers carry the same bias in their G17P native
 * sampler word, so this zero-valued software load must not become a txb.
 */
static bool
g17p_is_sampler_bias(const nir_tex_instr *tex, uint8_t set,
                     uint32_t expected_offset_B)
{
   const int index = nir_tex_instr_src_index(tex, nir_tex_src_bias);
   if (index < 0)
      return tex->op == nir_texop_tex || tex->op == nir_texop_txl;

   nir_intrinsic_instr *load = nir_src_as_intrinsic(tex->src[index].src);
   if (!load || load->def.num_components != 1 || load->def.bit_size != 16)
      return false;

   if (load->intrinsic == nir_intrinsic_load_global_constant_offset ||
       load->intrinsic == nir_intrinsic_load_global_constant_bounded) {
      return g17p_is_set_address(load->src[0].ssa, set) &&
             g17p_is_constant_offset(load->src[1].ssa, expected_offset_B);
   }

   if (load->intrinsic != nir_intrinsic_load_global_constant)
      return false;

   nir_scalar address = nir_scalar_resolved(load->src[0].ssa, 0);
   nir_alu_instr *add = nir_def_as_alu_or_null(address.def);
   if (address.comp != 0 || !add || add->op != nir_op_iadd)
      return false;

   nir_scalar lhs = nir_scalar_chase_alu_src(address, 0);
   nir_scalar rhs = nir_scalar_chase_alu_src(address, 1);

   return (g17p_is_set_address(lhs.def, set) &&
           g17p_is_constant_scalar(rhs, expected_offset_B)) ||
          (g17p_is_set_address(rhs.def, set) &&
           g17p_is_constant_scalar(lhs, expected_offset_B));
}

/* The native texture/sampler table prefix is separate from the fragment
 * push-root ABI. Residual descriptor accesses need their own lowering, but a
 * root load used by push constants is valid alongside this sampled resource. */
static bool
g17p_has_descriptor_access(const nir_shader *shader)
{
   nir_foreach_function_impl(impl, shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_intrinsic)
               continue;

            const nir_intrinsic_op op =
               nir_instr_as_intrinsic(instr)->intrinsic;
            if (op == nir_intrinsic_bindless_image_agx ||
                op == nir_intrinsic_bindless_sampler_agx ||
                op == nir_intrinsic_load_descriptor_set_agx)
               return true;
         }
      }
   }

   return false;
}

bool
agx_nir_lower_g17p_combined_sampler(
   nir_shader *shader, struct agx_g17p_combined_sampler_binding *binding)
{
   if (!shader || !binding ||
       (shader->info.stage != MESA_SHADER_FRAGMENT &&
        shader->info.stage != MESA_SHADER_COMPUTE))
      return false;

   nir_tex_instr *sample = NULL;
   nir_foreach_function_impl(impl, shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            /* This ABI binds u0 to one inline sampled descriptor. Indexed
             * image writes require u0 to address the shared descriptor heap;
             * leave such kernels to the indexed sampler/image lowering. */
            if (instr->type == nir_instr_type_intrinsic &&
                nir_instr_as_intrinsic(instr)->intrinsic ==
                   nir_intrinsic_bindless_image_store)
               return false;
            if (instr->type != nir_instr_type_tex)
               continue;

            if (sample || !g17p_sample_shape(nir_instr_as_tex(instr)) ||
                g17p_register_sample_offset(nir_instr_as_tex(instr)))
               return false;
            sample = nir_instr_as_tex(instr);
         }
      }
   }

   if (!sample)
      return false;

   uint32_t texture_offset_B, sampler_state_offset_B;
   if (!g17p_handle_offset(sample, nir_tex_src_texture_handle,
                           nir_intrinsic_bindless_image_agx,
                           &texture_offset_B) ||
       !g17p_handle_offset(sample, nir_tex_src_sampler_handle,
                           nir_intrinsic_bindless_sampler_agx,
                           &sampler_state_offset_B))
      return false;

   /* Gen9 sampled descriptors contain one 32-byte texture followed by the
    * eight-byte native sampler word and its 16-bit global-heap index.
    */
   if ((texture_offset_B & 7) != 0 ||
       sampler_state_offset_B != texture_offset_B + 32)
      return false;

   /* The Gen9 software LOD bias is at byte 12 of sampler state. */
   if (!g17p_is_sampler_bias(sample, 0, sampler_state_offset_B + 12))
      return false;

   nir_steal_tex_src(sample, nir_tex_src_texture_handle);
   nir_steal_tex_src(sample, nir_tex_src_sampler_handle);
   if (sample->op == nir_texop_txb) {
      nir_steal_tex_src(sample, nir_tex_src_bias);
      sample->op = nir_texop_tex;
   }
   sample->texture_index = 0;
   /* HAL200's bounded fragment ABI binds independent texture/sampler table
    * pointers. Each table is rebased to the selected API resource, so both
    * hardware indices are zero; the legacy texel-fetch reservation is not
    * an extra entry in this sampler table.
    */
   sample->sampler_index = 0;

   NIR_PASS(_, shader, nir_opt_dce);
   /* The initial fragment ABI replaces the whole descriptor root. Compute
    * reserves the same native texture/sampler pointer prefix but may keep
    * unrelated SSBO descriptors in the ordinary root. */
   if (shader->info.stage == MESA_SHADER_FRAGMENT &&
       g17p_has_descriptor_access(shader))
      return false;

   *binding = (struct agx_g17p_combined_sampler_binding){
      .texture_offset_B = texture_offset_B,
      .sampler_index_offset_B = sampler_state_offset_B + 8,
   };
   return true;
}


bool
agx_nir_lower_g17p_repeated_sampler(
   nir_shader *shader, struct agx_g17p_combined_sampler_binding *binding)
{
   if (!shader || !binding || shader->info.stage != MESA_SHADER_FRAGMENT)
      return false;

   unsigned samples = 0;
   uint32_t texture_offset_B = 0, sampler_state_offset_B = 0;
   nir_foreach_function_impl(impl, shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_tex)
               continue;
            nir_tex_instr *tex = nir_instr_as_tex(instr);
            uint32_t texture, sampler;
            if (debug_get_bool_option("AGX_NATIVE_REPEATED_SAMPLER_AUDIT", false)) {
               uint8_t ts = 255, ss = 255;
               uint32_t to = UINT32_MAX, so = UINT32_MAX;
               bool th = g17p_handle_binding(tex, nir_tex_src_texture_handle,
                         nir_intrinsic_bindless_image_agx, &ts, &to);
               bool sh = g17p_handle_binding(tex, nir_tex_src_sampler_handle,
                         nir_intrinsic_bindless_sampler_agx, &ss, &so);
               fprintf(stderr, "REPEATED_SAMPLER sample=%u op=%u shape=%u offset=%u"
                       " texture=%u:%u:%u sampler=%u:%u:%u\n", samples,
                       tex->op, g17p_sample_shape(tex),
                       g17p_register_sample_offset(tex), th, ts, to, sh, ss, so);
            }
            if (!g17p_sample_shape(tex) || g17p_register_sample_offset(tex) ||
                !g17p_handle_offset(tex, nir_tex_src_texture_handle,
                                   nir_intrinsic_bindless_image_agx, &texture) ||
                !g17p_handle_offset(tex, nir_tex_src_sampler_handle,
                                   nir_intrinsic_bindless_sampler_agx, &sampler) ||
                (texture & 7) || texture > UINT32_MAX - 44 ||
                sampler != texture + 32 ||
                (nir_tex_instr_src_index(tex, nir_tex_src_bias) >= 0 &&
                 !g17p_is_sampler_bias(tex, 0, sampler + 12)) ||
                (samples && (texture != texture_offset_B ||
                             sampler != sampler_state_offset_B)))
               return false;
            texture_offset_B = texture;
            sampler_state_offset_B = sampler;
            ++samples;
         }
      }
   }

   if (samples < 2)
      return false;

   nir_foreach_function_impl(impl, shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_tex)
               continue;
            nir_tex_instr *tex = nir_instr_as_tex(instr);
            nir_steal_tex_src(tex, nir_tex_src_texture_handle);
            nir_steal_tex_src(tex, nir_tex_src_sampler_handle);
            if (tex->op == nir_texop_txb) {
               nir_steal_tex_src(tex, nir_tex_src_bias);
               tex->op = nir_texop_tex;
            }
            tex->texture_index = tex->sampler_index = 0;
         }
      }
   }

   NIR_PASS(_, shader, nir_opt_dce);
   nir_foreach_function_impl(impl, shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_intrinsic)
               continue;
            nir_intrinsic_op op = nir_instr_as_intrinsic(instr)->intrinsic;
            if (op == nir_intrinsic_bindless_image_agx ||
                op == nir_intrinsic_bindless_sampler_agx)
               return false;
         }
      }
   }

   *binding = (struct agx_g17p_combined_sampler_binding){
      .texture_offset_B = texture_offset_B,
      .sampler_index_offset_B = sampler_state_offset_B + 8,
   };
   return true;
}

/* Ordinary native integer-coordinate read. The descriptor selects float,
 * signed, or unsigned texel interpretation; the result is a 32-bit register
 * value in each case. Input attachments arrive as 2D-array reads. */
static bool
g17p_indexed_fetch_shape(const nir_tex_instr *tex, bool allow_lod)
{
   int coord = nir_tex_instr_src_index(tex, nir_tex_src_backend1);
   if (coord < 0)
      coord = nir_tex_instr_src_index(tex, nir_tex_src_coord);

   /* Buffer textures are lowered to a 2D hardware texture before this pass.
    * That lowering deliberately preserves coord_components == 1 while its
    * backend coordinate is the remapped vec2.  Admit exactly that canonical
    * mismatch alongside ordinary 2D/2D-array fetches.
    */
   const bool lowered_buffer =
      tex->sampler_dim == GLSL_SAMPLER_DIM_2D && !tex->is_array &&
      tex->coord_components == 1 && coord >= 0 &&
      tex->src[coord].src.ssa->num_components == 2;

   const bool three_d = tex->sampler_dim == GLSL_SAMPLER_DIM_3D;
   const bool ms = tex->op == nir_texop_txf_ms && tex->sampler_dim == GLSL_SAMPLER_DIM_MS;
   if ((!ms && (tex->op != nir_texop_txf || (tex->sampler_dim != GLSL_SAMPLER_DIM_2D && !three_d))) ||
       (three_d && tex->is_array) || tex->is_shadow || tex->texture_index ||
       tex->sampler_index || tex->def.bit_size != 32 ||
       tex->def.num_components != (tex->is_sparse ? 5 : 4) ||
       (tex->dest_type != nir_type_float32 && tex->dest_type != nir_type_int32 &&
        tex->dest_type != nir_type_uint32) ||
       (!lowered_buffer &&
        tex->coord_components != (tex->is_array || three_d ? 3 : 2)) ||
       (tex->backend_flags & ~AGX_TEXTURE_FLAG_NO_CLAMP))
      return false;
   const int handle = nir_tex_instr_src_index(tex, nir_tex_src_texture_handle);
   const int lod = nir_tex_instr_src_index(tex, nir_tex_src_lod);
   if (ms) {
      /* Input-attachment lowering can leave a redundant zero LOD on txf_ms. */
      const bool zero_lod = lod >= 0 && nir_src_is_const(tex->src[lod].src) &&
                            nir_src_as_uint(tex->src[lod].src) == 0;
      return handle >= 0 && (lod < 0 || zero_lod) && coord >= 0 &&
             tex->num_srcs == (zero_lod ? 3 : 2) &&
             nir_src_bit_size(tex->src[coord].src) == 32 &&
             nir_src_num_components(tex->src[coord].src) == 3;
   }
   return handle >= 0 && lod >= 0 && coord >= 0 && tex->num_srcs == 3 &&
      ((nir_src_is_const(tex->src[lod].src) &&
        nir_src_as_uint(tex->src[lod].src) == 0) ||
       allow_lod) &&
      nir_src_bit_size(tex->src[coord].src) == 32 &&
      nir_src_num_components(tex->src[coord].src) ==
         (lowered_buffer ? 2 : tex->coord_components);
}

/* Descriptor lowering normally wraps the software heap index in a bindless
 * sampler. The custom-border zero-clamp sample already carries the companion
 * index directly: its descriptor load and nonnegative runtime branch must
 * remain intact. Both indices include the same AGX2 reservation of 28. */
static nir_def *
g17p_sample_heap_index(const nir_tex_instr *tex)
{
   const int index = nir_tex_instr_src_index(tex, nir_tex_src_sampler_handle);
   if (index < 0)
      return NULL;

   nir_src handle = tex->src[index].src;
   nir_intrinsic_instr *sampler = nir_src_as_intrinsic(handle);
   nir_def *value = NULL;
   if (sampler && sampler->intrinsic == nir_intrinsic_bindless_sampler_agx)
      value = sampler->src[1].ssa;
   else if (tex->backend_flags & AGX_TEXTURE_FLAG_CLAMP_TO_0)
      value = handle.ssa;

   return value && value->num_components == 1 && value->bit_size == 16
             ? value : NULL;
}

/* Native indexed samples consume zero-extended heap indices, loaded by the
 * GPU from the descriptor set. Keep descriptor-set roots alive so updates
 * after command recording and dynamically selected array elements are visible.
 */
bool
agx_nir_lower_g17p_indexed_samplers(nir_shader *shader)
{
   if (!shader || (shader->info.stage != MESA_SHADER_FRAGMENT &&
                   shader->info.stage != MESA_SHADER_COMPUTE &&
                   !g17p_explicit_lod_stage(shader->info.stage)))
      return false;

   unsigned native_image_reads = 0;

   /* Image loads use the storage view's read descriptor in the same heap.
    * Convert them before classifying samples so a shader containing only
    * image accesses also selects the indexed resource ABI. */
   nir_foreach_function_impl(impl, shader) {
      nir_builder b = nir_builder_create(impl);
      bool progress = false;
      nir_foreach_block(block, impl) {
         nir_foreach_instr_safe(instr, block) {
            if (instr->type != nir_instr_type_intrinsic)
               continue;
            nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr);
            const bool sparse = intr->intrinsic == nir_intrinsic_bindless_image_sparse_load;
            if (intr->intrinsic != nir_intrinsic_bindless_image_load && !sparse)
               continue;
            nir_intrinsic_instr *handle = nir_src_as_intrinsic(intr->src[0]);
            /* Storage cubes address an integer face/layer, not a sampling
             * direction. Their read descriptors are ordinary 2D arrays. */
            const enum glsl_sampler_dim image_dim = nir_intrinsic_image_dim(intr);
            const bool cube = image_dim == GLSL_SAMPLER_DIM_CUBE;
            const enum glsl_sampler_dim dim = cube ? GLSL_SAMPLER_DIM_2D : image_dim;
            const bool array = cube || nir_intrinsic_image_array(intr);
            const bool ms = dim == GLSL_SAMPLER_DIM_MS;
            if (!handle || handle->intrinsic != nir_intrinsic_bindless_image_agx ||
                (dim != GLSL_SAMPLER_DIM_2D && dim != GLSL_SAMPLER_DIM_3D && !ms) ||
                (dim == GLSL_SAMPLER_DIM_3D && array) ||
                intr->def.num_components > (sparse ? 5 : 4) ||
                intr->def.bit_size != 32 ||
                (!ms && (!nir_src_is_const(intr->src[2]) || nir_src_as_uint(intr->src[2]) != 0)) ||
                !nir_src_is_const(intr->src[3]) || nir_src_as_uint(intr->src[3]) != 0)
               return false;
            b.cursor = nir_before_instr(instr);
            /* Storage reads retain memory semantics even without coherent
             * or volatile. A pure texture fetch can move past an in-place
             * image write and read the new sample instead of the old one.
             * Keep the memory opcode while selecting the native read heap. */
            nir_def *set = nir_load_descriptor_set_agx(&b,
               nir_intrinsic_desc_set(handle));
            nir_def *offset = nir_iadd_imm(&b, handle->src[0].ssa,
               AGX_G17P_SAMPLED_HEAP_INDEX_OFFSET);
            nir_def *address = nir_iadd(&b, set, nir_u2u64(&b, offset));
            nir_def *index = nir_load_global_constant(&b, 1, 32, address,
               .align_mul = 4);
            nir_rewrite_image_intrinsic(intr, nir_u2u64(&b, index),
                                         nir_image_intrinsic_type_default);
            nir_intrinsic_set_range_base(intr, 0);
            nir_intrinsic_set_image_dim(intr, dim);
            nir_intrinsic_set_image_array(intr, array);
            native_image_reads++;
            progress = true;
         }
      }
      nir_progress(progress, impl, nir_metadata_control_flow);
   }

   unsigned samples = 0, storage_writes = 0;
   nir_foreach_function_impl(impl, shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type == nir_instr_type_intrinsic &&
                nir_instr_as_intrinsic(instr)->intrinsic ==
                   nir_intrinsic_bindless_image_store)
               storage_writes++;
            if (instr->type != nir_instr_type_tex)
               continue;
            nir_tex_instr *tex = nir_instr_as_tex(instr);
            const bool fetch = g17p_indexed_fetch_shape(
               tex, shader->info.stage == MESA_SHADER_FRAGMENT ||
                    shader->info.stage == MESA_SHADER_COMPUTE ||
                    g17p_explicit_lod_stage(shader->info.stage));
            /* Vertex stages have no derivatives. Explicit-LOD sampling and
             * base-level gathers use the same native forms as compute. */
            if (g17p_explicit_lod_stage(shader->info.stage) && !fetch &&
                tex->op != nir_texop_txl && tex->op != nir_texop_txd &&
                tex->op != nir_texop_tg4)
               return false;
            if (!fetch && (!g17p_sample_shape(tex) ||
                           (tex->op != nir_texop_tex && tex->op != nir_texop_txl &&
                            tex->op != nir_texop_lod && tex->op != nir_texop_txd &&
                            tex->op != nir_texop_tg4 &&
                            !(tex->op == nir_texop_txb &&
                              (tex->sampler_dim == GLSL_SAMPLER_DIM_2D ||
                               tex->sampler_dim == GLSL_SAMPLER_DIM_3D ||
                               tex->sampler_dim == GLSL_SAMPLER_DIM_CUBE))))) {
               if (getenv("AGX_NATIVE_RESOURCE_DIAGNOSTICS")) {
                  fprintf(stderr, "Native indexed texture shape refused: op=%u dim=%u flags=%u coords=%u sources=%u\n",
                          tex->op, tex->sampler_dim, tex->backend_flags,
                          tex->coord_components, tex->num_srcs);
                  nir_print_instr(instr, stderr);
               }
               return false;
            }
            nir_intrinsic_instr *image = nir_src_as_intrinsic(
               tex->src[nir_tex_instr_src_index(tex, nir_tex_src_texture_handle)].src);
            if (!image || image->intrinsic != nir_intrinsic_bindless_image_agx ||
                (!fetch && !g17p_sample_heap_index(tex)))
               return false;
            samples++;
         }
      }
   }
   /* Storage-only shaders need the same heap/root ABI. Their stores
    * are validated and lowered by the subsequent bindless-storage pass. */
   if (!samples && !storage_writes && !native_image_reads)
      return false;

   nir_foreach_function_impl(impl, shader) {
      nir_builder b = nir_builder_create(impl);
      nir_foreach_block(block, impl) {
         nir_foreach_instr_safe(instr, block) {
            if (instr->type != nir_instr_type_tex)
               continue;
            nir_tex_instr *tex = nir_instr_as_tex(instr);
            b.cursor = nir_before_instr(instr);
            const int offset_index = nir_tex_instr_src_index(tex, nir_tex_src_backend2);
            if (offset_index >= 0 &&
                (tex->sampler_dim == GLSL_SAMPLER_DIM_3D || tex->is_shadow ||
                 !nir_src_is_const(tex->src[offset_index].src))) {
               /* Native offset bank6 has X at bit12, Y at bit28, Z at bit0.
                * Leave bits16..27 clear for the packed level/bias. */
               nir_def *offset = tex->src[offset_index].src.ssa;
               nir_def *x = nir_ishl_imm(&b, nir_iand_imm(&b, offset, 0xf), 12);
               nir_def *y = nir_ishl_imm(&b, nir_iand_imm(&b, offset, 0xf0), 24);
               nir_def *z = tex->sampler_dim == GLSL_SAMPLER_DIM_3D ?
                  nir_iand_imm(&b, nir_ushr_imm(&b, offset, 8), 0xf) : nir_imm_int(&b, 0);
               nir_src_rewrite(&tex->src[offset_index].src, nir_ior(&b, nir_ior(&b, x, y), z));
            }
            /* M3 needs the software sampler bias in native LOD queries.
             * HAL200 samplers already supply it, so their software bias is
             * zero. Remove only the constant no-op, preserving dynamic bias. */
            const int bias_index = nir_tex_instr_src_index(tex, nir_tex_src_bias);
            if (tex->op == nir_texop_lod && bias_index >= 0 &&
                nir_src_is_const(tex->src[bias_index].src) &&
                nir_src_as_float(tex->src[bias_index].src) == 0.0f)
               nir_steal_tex_src(tex, nir_tex_src_bias);
            /* A query on a depth texture has no comparator: it is the
             * ordinary two-component LOD calculation. */
            if (tex->op == nir_texop_lod)
               tex->is_shadow = false;
            nir_intrinsic_instr *image = nir_src_as_intrinsic(
               tex->src[nir_tex_instr_src_index(tex, nir_tex_src_texture_handle)].src);
            const bool fetch = tex->op == nir_texop_txf || tex->op == nir_texop_txf_ms;
            nir_def *sampler = fetch ? NULL : g17p_sample_heap_index(tex);
            nir_def *set = nir_load_descriptor_set_agx(&b, nir_intrinsic_desc_set(image));
            /* Descriptor offsets are 32-bit and valid sets fit far below
             * 4GiB. Add the field offset before widening so native LDDEV can
             * consume base+byte-index without a separate 64-bit base add. */
            /* Keep buffer fetches on the original field: their 2D lowering
             * has a different software tail. Only genuine 2D array samples
             * select the array descriptor instead of a plain-2D alias. */
            const unsigned heap_offset =
               tex->sampler_dim == GLSL_SAMPLER_DIM_2D && tex->is_array ?
               AGX_G17P_SAMPLED_ARRAY_HEAP_INDEX_OFFSET :
               AGX_G17P_SAMPLED_HEAP_INDEX_OFFSET;
            nir_def *offset = nir_iadd_imm(&b, image->src[0].ssa, heap_offset);
            nir_def *address = nir_iadd(&b, set, nir_u2u64(&b, offset));
            nir_def *texture_index = nir_load_global_constant(&b, 1, 32, address, .align_mul = 4);
            /* The software sampler index includes AGX2's reservation of 28.
             * Native G17P heaps are zero-based, as the immediate path is. */
            texture_index = nir_u2u64(&b, texture_index);
            nir_steal_tex_src(tex, nir_tex_src_texture_handle);
            nir_tex_instr_add_src(tex, nir_tex_src_texture_offset, texture_index);
            if (!fetch) {
               nir_def *sampler_index = nir_iadd_imm(
                  &b, nir_u2u32(&b, sampler), -28);
               sampler_index = nir_u2u64(&b, sampler_index);
               nir_steal_tex_src(tex, nir_tex_src_sampler_handle);
               nir_tex_instr_add_src(tex, nir_tex_src_sampler_handle, sampler_index);
            }
            /* Fetch uses native sampler0, reserved in the same device heap
             * that ordinary samples use, so mixed reads share one prefix. */
         }
      }
      nir_progress(true, impl, nir_metadata_control_flow);
   }
   NIR_PASS(_, shader, nir_opt_dce);
   return true;
}

static bool
g17p_cube_sample_shape(const nir_tex_instr *tex)
{
   const bool level = tex->op == nir_texop_txl;
   const bool gather = tex->op == nir_texop_tg4;
   const bool bias = tex->op == nir_texop_txb;
   const bool query = tex->op == nir_texop_lod;
   const int lod = nir_tex_instr_src_index(tex, nir_tex_src_lod);
   const bool has_bias = nir_tex_instr_src_index(tex, nir_tex_src_bias) >= 0 ||
      nir_tex_instr_src_index(tex, nir_tex_src_lod_bias_min_agx) >= 0;
   /* Bias samples and LOD queries project like implicit samples; the
    * query's zero software bias is removed by the native sampler pass. */
   if ((tex->op != nir_texop_tex && !level && !gather && !bias && !query) ||
       (level && lod < 0) || (bias && !has_bias) ||
       tex->sampler_dim != GLSL_SAMPLER_DIM_CUBE ||
       tex->coord_components != (tex->is_array && !query ? 4 : 3) ||
       tex->num_srcs != ((level || has_bias) ? 4 : 3) + tex->is_shadow ||
       (tex->backend_flags & ~AGX_TEXTURE_FLAG_CLAMP_TO_0) != 0 ||
       (tex->dest_type != nir_type_float32 &&
        tex->dest_type != nir_type_int32 &&
        tex->dest_type != nir_type_uint32) ||
       tex->def.num_components != (query ? 2 : tex->is_shadow && !gather ? 1 : 4) + tex->is_sparse ||
       tex->def.bit_size != 32 ||
       nir_tex_instr_src_index(tex, nir_tex_src_texture_handle) < 0 ||
       nir_tex_instr_src_index(tex, nir_tex_src_sampler_handle) < 0)
      return false;

   int coord = nir_tex_instr_src_index(tex, nir_tex_src_coord);
   if (coord < 0)
      coord = nir_tex_instr_src_index(tex, nir_tex_src_backend1);

   return coord >= 0 &&
          nir_src_num_components(tex->src[coord].src) == (tex->is_array && !query ? 4 : 3) &&
          nir_src_bit_size(tex->src[coord].src) == 32;
}

/* Project cube samples to UV plus an integer face and optional cube index. Preserve
 * explicit levels through the projection, independently of the result type. M4's
 * native cube SMP takes these projected operands and retains cube-aware
 * filtering and derivatives. The earlier G17P path remains a 2D-array sample;
 * M4 runtime qualification does not establish native cube support on G17P. */
bool
agx_nir_lower_g17p_cube_samples(nir_shader *shader, bool native_cube)
{
   if (!shader || (!g17p_explicit_lod_stage(shader->info.stage) &&
                   shader->info.stage != MESA_SHADER_FRAGMENT &&
                   shader->info.stage != MESA_SHADER_COMPUTE))
      return false;

   unsigned cubes = 0;
   nir_foreach_function_impl(impl, shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_tex)
               continue;

            nir_tex_instr *tex = nir_instr_as_tex(instr);
            if (tex->sampler_dim != GLSL_SAMPLER_DIM_CUBE)
               continue;
            if (((tex->is_array || tex->op == nir_texop_tg4) && !native_cube) ||
                !g17p_cube_sample_shape(tex))
               return false;
            cubes++;
         }
      }
   }

   if (!cubes)
      return false;

   nir_foreach_function_impl(impl, shader) {
      nir_builder b = nir_builder_create(impl);
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_tex)
               continue;

            nir_tex_instr *tex = nir_instr_as_tex(instr);
            if (tex->sampler_dim != GLSL_SAMPLER_DIM_CUBE)
               continue;

            int coord_index = nir_tex_instr_src_index(tex, nir_tex_src_coord);
            if (coord_index < 0)
               coord_index =
                  nir_tex_instr_src_index(tex, nir_tex_src_backend1);

            nir_def *coord = tex->src[coord_index].src.ssa;
            b.cursor = nir_before_instr(instr);
            nir_def *x = nir_channel(&b, coord, 0);
            nir_def *y = nir_channel(&b, coord, 1);
            nir_def *z = nir_channel(&b, coord, 2);
            nir_def *ax = nir_fabs(&b, x);
            nir_def *ay = nir_fabs(&b, y);
            nir_def *az = nir_fabs(&b, z);
            nir_def *half = nir_imm_float(&b, 0.5f);
            nir_def *use_x = nir_iand(&b, nir_fge(&b, ax, ay),
                                      nir_fge(&b, ax, az));
            nir_def *use_y = nir_fge(&b, ay, az);
            nir_def *x_positive = nir_fge_imm(&b, x, 0.0f);
            nir_def *y_positive = nir_fge_imm(&b, y, 0.0f);
            nir_def *z_positive = nir_fge_imm(&b, z, 0.0f);

            /* Select the major axis before dividing. Evaluating reciprocal
             * magnitudes for all three axes generates infinities and NaNs
             * for ordinary axis-aligned directions. Only the selected face
             * contributes to the sample coordinates. */
            nir_def *sc_x = nir_bcsel(&b, x_positive, nir_fneg(&b, z), z);
            nir_def *sc_z = nir_bcsel(&b, z_positive, x, nir_fneg(&b, x));
            nir_def *tc_y = nir_bcsel(&b, y_positive, z, nir_fneg(&b, z));
            nir_def *sc = nir_bcsel(&b, use_x, sc_x,
                                    nir_bcsel(&b, use_y, x, sc_z));
            nir_def *tc = nir_bcsel(&b, use_x, nir_fneg(&b, y),
                                    nir_bcsel(&b, use_y, tc_y, nir_fneg(&b, y)));
            nir_def *ma = nir_fmax(&b, ax, nir_fmax(&b, ay, az));
            nir_def *scale = nir_fmul(&b, nir_frcp(&b, ma), half);
            nir_def *face_x = nir_bcsel(&b, x_positive,
                                        nir_imm_int(&b, 0), nir_imm_int(&b, 1));
            nir_def *face_y = nir_bcsel(&b, y_positive,
                                        nir_imm_int(&b, 2), nir_imm_int(&b, 3));
            nir_def *face_z = nir_bcsel(&b, z_positive,
                                        nir_imm_int(&b, 4), nir_imm_int(&b, 5));
            nir_def *face = nir_bcsel(&b, use_x, face_x,
                                      nir_bcsel(&b, use_y, face_y, face_z));
            if (native_cube && !tex->is_array &&
                nir_tex_instr_src_index(tex, nir_tex_src_lod_bias_min_agx) >= 0)
               face = nir_ishl_imm(&b, face, 12);
            nir_def *mapped = nir_vec3(&b, nir_ffma(&b, sc, scale, half),
                                       nir_ffma(&b, tc, scale, half), face);

            if (tex->is_array && tex->op != nir_texop_lod) {
               /* Ordinary texture lowering already rounded, clamped and
                * converted the array index; preserve its integer bits.
                * LOD queries carry no layer (implicit zero natively). */
               mapped = nir_vec4(&b, nir_channel(&b, mapped, 0),
                                  nir_channel(&b, mapped, 1), face,
                                  nir_channel(&b, coord, 3));
            }
            nir_src_rewrite(&tex->src[coord_index].src, mapped);
            /* This runs after ordinary texture-source lowering. Native
             * backend coordinates contain float x/y and an integer layer;
             * float face bits truncate to zero in PACK_SMPIR's layer field.
             * Mark early callers as lowered too, avoiding a second f2u. */
            tex->src[coord_index].src_type = nir_tex_src_backend1;
            tex->sampler_dim = native_cube ? GLSL_SAMPLER_DIM_CUBE
                                           : GLSL_SAMPLER_DIM_2D;
            tex->is_array |= !native_cube;
            tex->array_is_lowered_cube = !native_cube;
         }
      }

      nir_progress(true, impl, nir_metadata_control_flow);
   }

   NIR_PASS(_, shader, nir_opt_dce);
   return true;
}

static bool
g17p_txf_shape(const nir_tex_instr *tex)
{
   if (tex->op != nir_texop_txf ||
       tex->sampler_dim != GLSL_SAMPLER_DIM_2D || tex->is_shadow ||
       tex->is_sparse || (tex->coord_components != 2 &&
                          tex->coord_components != 3) ||
       tex->is_array != (tex->coord_components == 3) ||
       (tex->backend_flags & ~AGX_TEXTURE_FLAG_NO_CLAMP) != 0 ||
       tex->dest_type != nir_type_uint32 || tex->def.num_components != 4 ||
       tex->def.bit_size != 32 || tex->texture_index != 0 ||
       tex->sampler_index != 0)
      return false;

   const int handle =
      nir_tex_instr_src_index(tex, nir_tex_src_texture_handle);
   const int lod = nir_tex_instr_src_index(tex, nir_tex_src_lod);
   int coord = nir_tex_instr_src_index(tex, nir_tex_src_coord);
   if (coord < 0)
      coord = nir_tex_instr_src_index(tex, nir_tex_src_backend1);

   if (handle < 0 || lod < 0 || coord < 0 || tex->num_srcs != 3 ||
       nir_tex_instr_src_index(tex, nir_tex_src_sampler_handle) >= 0 ||
       nir_tex_instr_src_index(tex, nir_tex_src_sampler_offset) >= 0 ||
       nir_tex_instr_src_index(tex, nir_tex_src_texture_offset) >= 0 ||
       !nir_src_is_const(tex->src[lod].src) ||
       nir_src_as_uint(tex->src[lod].src) != 0)
      return false;

   return nir_src_num_components(tex->src[coord].src) ==
             tex->coord_components &&
          nir_src_bit_size(tex->src[coord].src) == 32;
}

static bool
g17p_has_bindless_texture_access(const nir_shader *shader)
{
   nir_foreach_function_impl(impl, shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_intrinsic)
               continue;

            const nir_intrinsic_op op =
               nir_instr_as_intrinsic(instr)->intrinsic;
            if (op == nir_intrinsic_bindless_image_agx ||
                op == nir_intrinsic_bindless_sampler_agx)
               return true;
         }
      }
   }

   return false;
}

/* A robustness bounds check lowers imageSize() into a descriptor crawl before
 * storage-image specialization runs.  The load/store handles are removed by
 * the specialization, but that read-only crawl still owns a bindless image
 * handle.  Admit only the same constant texture descriptor and only when every
 * use is the compiler's descriptor-address intrinsic; any residual texture,
 * sampler, or independently indexed image access still fails closed. */
static bool
g17p_has_unsupported_storage_descriptor_access(const nir_shader *shader,
                                                uint32_t texture_offset_B)
{
   nir_foreach_function_impl(impl, shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_intrinsic)
               continue;

            nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr);
            if (intr->intrinsic == nir_intrinsic_bindless_sampler_agx)
               return true;
            if (intr->intrinsic != nir_intrinsic_bindless_image_agx)
               continue;

            if (nir_intrinsic_desc_set(intr) != 0 ||
                !nir_src_is_const(intr->src[0]) ||
                nir_src_as_uint(intr->src[0]) != texture_offset_B)
               return true;

            nir_foreach_use(use, &intr->def) {
               nir_instr *parent = nir_src_parent_instr(use);
               if (parent->type != nir_instr_type_intrinsic)
                  return true;

               nir_intrinsic_instr *user = nir_instr_as_intrinsic(parent);
               if (user->intrinsic !=
                      nir_intrinsic_load_from_texture_handle_agx ||
                   user->def.num_components != 1 || user->def.bit_size != 64)
                  return true;
            }
         }
      }
   }

   return false;
}

bool
agx_nir_lower_g17p_txf(nir_shader *shader,
                        struct agx_g17p_txf_binding *binding)
{
   if (!shader || !binding || shader->info.stage != MESA_SHADER_COMPUTE)
      return false;

   nir_tex_instr *fetch = NULL;
   nir_foreach_function_impl(impl, shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_tex)
               continue;

            if (fetch || !g17p_txf_shape(nir_instr_as_tex(instr)))
               return false;
            fetch = nir_instr_as_tex(instr);
         }
      }
   }

   if (!fetch)
      return false;

   uint32_t texture_offset_B;
   if (!g17p_handle_offset(fetch, nir_tex_src_texture_handle,
                           nir_intrinsic_bindless_image_agx,
                           &texture_offset_B) ||
       (texture_offset_B & 7) != 0)
      return false;

   nir_steal_tex_src(fetch, nir_tex_src_texture_handle);
   fetch->texture_index = 0;

   NIR_PASS(_, shader, nir_opt_dce);
   if (g17p_has_bindless_texture_access(shader))
      return false;

   *binding = (struct agx_g17p_txf_binding){
      .texture_offset_B = texture_offset_B,
   };
   return true;
}

static bool
g17p_storage_handle_binding(const nir_intrinsic_instr *intr, uint8_t *set,
                            uint32_t *offset_B)
{
   nir_intrinsic_instr *handle = nir_src_as_intrinsic(intr->src[0]);
   if (!handle || handle->intrinsic != nir_intrinsic_bindless_image_agx ||
       nir_intrinsic_desc_set(handle) > UINT8_MAX ||
       !nir_src_is_const(handle->src[0]))
      return false;

   *set = nir_intrinsic_desc_set(handle);
   *offset_B = nir_src_as_uint(handle->src[0]);
   return true;
}

static bool
g17p_storage_handle_offset(const nir_intrinsic_instr *intr,
                           uint32_t *offset_B)
{
   uint8_t set;
   return g17p_storage_handle_binding(intr, &set, offset_B) && set == 0;
}

/* Native imgwci accepts a zero-extended descriptor-heap index in a GPR
 * pair. Load it from the bound descriptor set on the GPU so descriptor arrays
 * and updates use their current contents. Sampled and storage descriptors
 * share the native 32-byte heap addressed through u0.
 */
bool
agx_nir_lower_g17p_bindless_storage(nir_shader *shader)
{
   if (shader->info.stage != MESA_SHADER_COMPUTE &&
       shader->info.stage != MESA_SHADER_FRAGMENT &&
       !g17p_explicit_lod_stage(shader->info.stage))
      return false;
   bool progress = false;
   nir_foreach_function_impl(impl, shader) {
      nir_builder b = nir_builder_create(impl);
      nir_foreach_block(block, impl) {
         nir_foreach_instr_safe(instr, block) {
            if (instr->type != nir_instr_type_intrinsic)
               continue;
            nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr);
            if (intr->intrinsic != nir_intrinsic_bindless_image_store)
               continue;
            const bool cube = nir_intrinsic_image_dim(intr) == GLSL_SAMPLER_DIM_CUBE;
            const enum pipe_format format = nir_intrinsic_format(intr);
            nir_intrinsic_instr *handle = nir_src_as_intrinsic(intr->src[0]);
            if (!handle || handle->intrinsic != nir_intrinsic_bindless_image_agx ||
                (nir_intrinsic_image_dim(intr) != GLSL_SAMPLER_DIM_2D &&
                 nir_intrinsic_image_dim(intr) != GLSL_SAMPLER_DIM_3D && !cube) ||
                (nir_intrinsic_image_array(intr) && !cube &&
                 nir_intrinsic_image_dim(intr) != GLSL_SAMPLER_DIM_2D) ||
                (format != PIPE_FORMAT_R10G10B10A2_UINT &&
                 format != PIPE_FORMAT_B10G10R10A2_UINT &&
                 format != PIPE_FORMAT_R8_UINT &&
                 format != PIPE_FORMAT_R8G8_UINT &&
                 format != PIPE_FORMAT_R8G8_UNORM &&
                 format != PIPE_FORMAT_R16_UNORM &&
                 format != PIPE_FORMAT_R32_UINT &&
                 format != PIPE_FORMAT_R32_SINT &&
                 format != PIPE_FORMAT_R32G32_UINT &&
                 format != PIPE_FORMAT_R32G32_SINT &&
                 format != PIPE_FORMAT_R32G32B32A32_SINT &&
                 format != PIPE_FORMAT_R16_SINT &&
                 format != PIPE_FORMAT_R16G16_UINT &&
                 format != PIPE_FORMAT_R16G16_SINT &&
                 format != PIPE_FORMAT_R8G8B8A8_UINT &&
                 format != PIPE_FORMAT_R8_SINT &&
                 format != PIPE_FORMAT_R8G8_SINT &&
                 format != PIPE_FORMAT_R8G8B8A8_SINT &&
                 format != PIPE_FORMAT_R16_UINT &&
                 format != PIPE_FORMAT_R16G16B16A16_SINT &&
                 format != PIPE_FORMAT_R16G16B16A16_UINT &&
                 format != PIPE_FORMAT_R32G32B32A32_UINT &&
                 format != PIPE_FORMAT_R11G11B10_FLOAT &&
                 format != PIPE_FORMAT_R32_FLOAT &&
                 format != PIPE_FORMAT_R32G32_FLOAT &&
                 format != PIPE_FORMAT_R32G32B32A32_FLOAT &&
                 format != PIPE_FORMAT_R16G16_UNORM &&
                 format != PIPE_FORMAT_R16_SNORM &&
                 format != PIPE_FORMAT_R16G16_SNORM &&
                 format != PIPE_FORMAT_R16G16B16A16_UNORM &&
                 format != PIPE_FORMAT_R16G16B16A16_SNORM &&
                 format != PIPE_FORMAT_R8_UNORM &&
                 format != PIPE_FORMAT_R8_SNORM &&
                 format != PIPE_FORMAT_R8G8_SNORM &&
                 format != PIPE_FORMAT_R8G8B8A8_UNORM &&
                 format != PIPE_FORMAT_B8G8R8A8_UNORM &&
                 format != PIPE_FORMAT_R8G8B8A8_SNORM &&
                 format != PIPE_FORMAT_R10G10B10A2_UNORM &&
                 /* Same RGB10A2 store lane layout as R10G10B10A2; the PBE
                  * descriptor swizzles, as for the accepted UINT twin
                  * (dynamic_rendering ... multisample_resolve.
                  * a2r10g10b10_unorm_pack32.max_attachments_8_samples_4). */
                 format != PIPE_FORMAT_B10G10R10A2_UNORM &&
                 format != PIPE_FORMAT_R5G6B5_UNORM &&
                 format != PIPE_FORMAT_B5G6R5_UNORM &&
                 format != PIPE_FORMAT_R16_FLOAT &&
                 format != PIPE_FORMAT_R16G16_FLOAT &&
                 format != PIPE_FORMAT_R16G16B16A16_FLOAT &&
                 !(format == PIPE_FORMAT_NONE &&
                   (nir_intrinsic_src_type(intr) == nir_type_float32 ||
                    nir_intrinsic_src_type(intr) == nir_type_int32 ||
                    nir_intrinsic_src_type(intr) == nir_type_uint32)))) {
               if (agx_compiler_debug & AGX_DBG_SHADERS)
                  fprintf(stderr,
                          "G17P bindless store left legacy: handle=%s dim=%u "
                          "array=%u format=%u src_type=%u\n",
                          handle ? nir_intrinsic_infos[handle->intrinsic].name
                                 : "none",
                          nir_intrinsic_image_dim(intr),
                          nir_intrinsic_image_array(intr), format,
                          nir_intrinsic_src_type(intr));
               continue;
            }
            /* Storage cube coordinates address faces as ordinary array
             * layers, including a non-array cube's six faces. */
            if (cube) {
               nir_intrinsic_set_image_dim(intr, GLSL_SAMPLER_DIM_2D);
               nir_intrinsic_set_image_array(intr, true);
            }
            b.cursor = nir_before_instr(instr);
            nir_def *set = nir_load_descriptor_set_agx(&b, nir_intrinsic_desc_set(handle));
            if (nir_intrinsic_image_array(intr)) {
               /* Native array stores pack the layer into a 16-bit auxiliary
                * word. Reject negative and out-of-range layers before that
                * truncation by routing x outside the maximum image width,
                * as Apple's array-write kernel does. The inline software
                * PBE has layers-1 in bits[25:12] of the word at byte 12. */
               nir_def *pbe_address = nir_iadd(&b, set,
                  nir_u2u64(&b, nir_iadd_imm(&b, handle->src[0].ssa, 12)));
               nir_def *extent = nir_load_global_constant(&b, 1, 32,
                  pbe_address, .align_mul = 4);
               nir_def *last_layer = nir_iand_imm(&b,
                  nir_ushr_imm(&b, extent, 12), 0x3fff);
               nir_def *coords = intr->src[1].ssa;
               nir_def *valid = nir_uge(&b, last_layer, nir_channel(&b, coords, 2));
               nir_def *x = nir_bcsel(&b, valid, nir_channel(&b, coords, 0),
                                      nir_imm_int(&b, 0xffff));
               nir_src_rewrite(&intr->src[1], nir_vector_insert_imm(&b, coords, x, 0));
            }
            /* The image handle points at the inline PBE descriptor. The
             * native heap index follows the complete descriptor pair. */
            nir_def *offset = nir_iadd_imm(&b, handle->src[0].ssa,
               AGX_G17P_STORAGE_HEAP_INDEX_OFFSET - 32);
            nir_def *address = nir_iadd(&b, set, nir_u2u64(&b, offset));
            nir_def *index = nir_load_global_constant(&b, 1, 32, address,
                                                       .align_mul = 4);
            nir_rewrite_image_intrinsic(intr, nir_u2u64(&b, index),
                                        nir_image_intrinsic_type_default);
            nir_intrinsic_set_range_base(intr, 0);
            progress = true;
         }
      }
      nir_progress(progress, impl, nir_metadata_control_flow);
   }
   if (progress)
      NIR_PASS(_, shader, nir_opt_dce);
   return progress;
}

bool
agx_nir_lower_g17p_indexed_storage(
   nir_shader *shader, struct agx_g17p_indexed_storage_binding *binding)
{
   if (!shader || !binding || shader->info.stage != MESA_SHADER_COMPUTE)
      return false;

   nir_intrinsic_instr *store = NULL;
   uint8_t pbe_set = 0;
   uint32_t pbe_offset_B = 0;
   nir_foreach_function_impl(impl, shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_intrinsic)
               continue;

            nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr);
            if (intr->intrinsic == nir_intrinsic_bindless_image_store) {
               const enum pipe_format format = nir_intrinsic_format(intr);
               if (store ||
                   nir_intrinsic_image_dim(intr) != GLSL_SAMPLER_DIM_2D ||
                   nir_intrinsic_image_array(intr) ||
                   (format != PIPE_FORMAT_R8G8B8A8_UNORM &&
                    format != PIPE_FORMAT_R10G10B10A2_UNORM &&
                    format != PIPE_FORMAT_R16G16_FLOAT) ||
                   nir_src_num_components(intr->src[1]) != 4 ||
                   nir_src_bit_size(intr->src[1]) != 32 ||
                   nir_src_num_components(intr->src[3]) != 4 ||
                   nir_src_bit_size(intr->src[3]) != 32 ||
                   !nir_src_is_const(intr->src[2]) ||
                   nir_src_as_uint(intr->src[2]) != 0 ||
                   !nir_src_is_const(intr->src[4]) ||
                   nir_src_as_uint(intr->src[4]) != 0 ||
                   (nir_intrinsic_access(intr) &
                    (ACCESS_COHERENT | ACCESS_VOLATILE)) ||
                   !g17p_storage_handle_binding(intr, &pbe_set,
                                                 &pbe_offset_B) ||
                   (pbe_offset_B & 7) != 0)
                  return false;
               store = intr;
            } else if (intr->intrinsic == nir_intrinsic_bindless_image_load ||
                       intr->intrinsic ==
                          nir_intrinsic_bindless_image_sparse_load ||
                       intr->intrinsic == nir_intrinsic_bindless_image_atomic ||
                       intr->intrinsic ==
                          nir_intrinsic_bindless_image_atomic_swap ||
                       intr->intrinsic == nir_intrinsic_bindless_image_size ||
                       intr->intrinsic == nir_intrinsic_bindless_image_samples) {
               return false;
            }
         }
      }
   }

   if (!store)
      return false;

   nir_builder b = nir_builder_at(nir_before_instr(&store->instr));
   nir_rewrite_image_intrinsic(store, nir_imm_intN_t(&b, 1, 16),
                               nir_image_intrinsic_type_default);
   nir_intrinsic_set_range_base(store, 0);
   nir_progress(true, nir_shader_get_entrypoint(shader),
                nir_metadata_control_flow);
   NIR_PASS(_, shader, nir_opt_dce);

   *binding = (struct agx_g17p_indexed_storage_binding){
      .pbe_offset_B = pbe_offset_B,
      .pbe_set = pbe_set,
   };
   return true;
}

static bool
g17p_storage_image_shape(const nir_intrinsic_instr *intr, bool load)
{
   if (intr->intrinsic != (load ? nir_intrinsic_bindless_image_load
                                : nir_intrinsic_bindless_image_store) ||
       nir_intrinsic_image_dim(intr) != GLSL_SAMPLER_DIM_2D ||
       nir_intrinsic_image_array(intr) ||
       nir_intrinsic_format(intr) != PIPE_FORMAT_R8G8B8A8_UINT ||
       nir_src_num_components(intr->src[1]) != 4 ||
       nir_src_bit_size(intr->src[1]) != 32 ||
       !nir_src_is_const(intr->src[2]) ||
       nir_src_as_uint(intr->src[2]) != 0)
      return false;

   if (load) {
      return intr->def.num_components == 4 && intr->def.bit_size == 32 &&
             !nir_intrinsic_image_array(intr) &&
             nir_src_is_const(intr->src[3]) &&
             nir_src_as_uint(intr->src[3]) == 0 &&
             !(nir_intrinsic_access(intr) &
               (ACCESS_COHERENT | ACCESS_VOLATILE));
   }

   return nir_src_num_components(intr->src[3]) == 4 &&
          nir_src_bit_size(intr->src[3]) == 32 &&
          nir_src_is_const(intr->src[4]) &&
          nir_src_as_uint(intr->src[4]) == 0 &&
          !(nir_intrinsic_access(intr) &
            (ACCESS_COHERENT | ACCESS_VOLATILE));
}

static bool
g17p_storage_zero_select_from_load(nir_def *value, nir_def *load,
                                   unsigned component)
{
   nir_alu_instr *select = nir_def_as_alu_or_null(value);
   if (!select || select->op != nir_op_bcsel ||
       select->src[2].src.ssa != load ||
       select->src[2].swizzle[0] != component)
      return false;

   nir_def *zero = select->src[1].src.ssa;
   for (unsigned c = 0; c < zero->num_components; ++c) {
      if (!nir_scalar_is_zero(nir_scalar_resolved(zero, c)))
         return false;
   }

   return true;
}

static bool
g17p_storage_value_from_load(nir_def *value, nir_def *load)
{
   if (value == load)
      return true;

   nir_alu_instr *vec = nir_def_as_alu_or_null(value);
   if (!vec || vec->op != nir_op_vec4 || value->num_components != 4 ||
       load->num_components != 4)
      return false;

   for (unsigned c = 0; c < 4; ++c) {
      if (!g17p_storage_zero_select_from_load(vec->src[c].src.ssa, load, c))
         return false;
   }

   return true;
}

bool
agx_nir_lower_g17p_storage_image(
   nir_shader *shader, struct agx_g17p_storage_image_binding *binding)
{
   if (!shader || !binding || shader->info.stage != MESA_SHADER_COMPUTE)
      return false;

   nir_intrinsic_instr *load = NULL, *store = NULL;
   uint32_t texture_offset_B = 0, pbe_offset_B = 0;
   unsigned impl_count = 0, block_count = 0;
   nir_foreach_function_impl(impl, shader) {
      impl_count++;
      nir_foreach_block(block, impl) {
         block_count++;
         nir_foreach_instr(instr, block) {
            if (instr->type == nir_instr_type_tex)
               return false;
            if (instr->type != nir_instr_type_intrinsic)
               continue;

            nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr);
            if (intr->intrinsic == nir_intrinsic_bindless_image_load) {
               if (load || !g17p_storage_image_shape(intr, true) ||
                   !g17p_storage_handle_offset(intr, &texture_offset_B))
                  return false;
               load = intr;
            } else if (intr->intrinsic == nir_intrinsic_bindless_image_store) {
               if (!load || store || !g17p_storage_image_shape(intr, false) ||
                   !g17p_storage_handle_offset(intr, &pbe_offset_B))
                  return false;
               store = intr;
            } else if (intr->intrinsic == nir_intrinsic_bindless_image_sparse_load ||
                       intr->intrinsic == nir_intrinsic_bindless_image_atomic ||
                       intr->intrinsic == nir_intrinsic_bindless_image_atomic_swap ||
                       intr->intrinsic == nir_intrinsic_bindless_image_size ||
                       intr->intrinsic == nir_intrinsic_bindless_image_samples) {
               return false;
            }
         }
      }
   }

   /* A Gen9 storage descriptor is texture32 followed by PBE32. Requiring this
    * exact pair proves both operations name the same API image. */
   if (impl_count != 1 || block_count != 1 || !load || !store ||
       !g17p_storage_value_from_load(store->src[3].ssa, &load->def) ||
       (texture_offset_B & 7) != 0 ||
       pbe_offset_B != texture_offset_B + 32)
      return false;

   nir_foreach_function_impl(impl, shader) {
      nir_builder b = nir_builder_create(impl);
      nir_foreach_block(block, impl) {
         nir_foreach_instr_safe(instr, block) {
            if (instr != &load->instr && instr != &store->instr)
               continue;
            nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr);
            b.cursor = nir_before_instr(instr);
            nir_src_rewrite(&intr->src[0],
                            nir_imm_intN_t(&b, 0, 16));
            intr->intrinsic = intr == load ? nir_intrinsic_image_load
                                           : nir_intrinsic_image_store;
         }
      }
      nir_progress(true, impl, nir_metadata_control_flow);
   }

   NIR_PASS(_, shader, nir_opt_dce);
   if (g17p_has_unsupported_storage_descriptor_access(shader,
                                                       texture_offset_B))
      return false;

   *binding = (struct agx_g17p_storage_image_binding){
      .texture_offset_B = texture_offset_B,
      .pbe_offset_B = pbe_offset_B,
   };
   return true;
}

static bool
g17p_sampled_storage_store_shape(const nir_intrinsic_instr *intr)
{
   return intr->intrinsic == nir_intrinsic_bindless_image_store &&
          nir_intrinsic_image_dim(intr) == GLSL_SAMPLER_DIM_2D &&
          !nir_intrinsic_image_array(intr) &&
          nir_intrinsic_format(intr) == PIPE_FORMAT_R8G8B8A8_UNORM &&
          nir_src_num_components(intr->src[1]) == 4 &&
          nir_src_bit_size(intr->src[1]) == 32 &&
          nir_src_num_components(intr->src[3]) == 4 &&
          nir_src_bit_size(intr->src[3]) == 32 &&
          nir_src_is_const(intr->src[2]) &&
          nir_src_as_uint(intr->src[2]) == 0 &&
          nir_src_is_const(intr->src[4]) &&
          nir_src_as_uint(intr->src[4]) == 0 &&
          !(nir_intrinsic_access(intr) &
            (ACCESS_COHERENT | ACCESS_VOLATILE));
}

bool
agx_nir_lower_g17p_sampled_storage(
   nir_shader *shader, struct agx_g17p_sampled_storage_binding *binding)
{
   if (!shader || !binding || shader->info.stage != MESA_SHADER_COMPUTE)
      return false;

   nir_tex_instr *sample = NULL;
   nir_intrinsic_instr *store = NULL;
   unsigned impl_count = 0, block_count = 0;
   nir_foreach_function_impl(impl, shader) {
      impl_count++;
      nir_foreach_block(block, impl) {
         block_count++;
         nir_foreach_instr(instr, block) {
            if (instr->type == nir_instr_type_tex) {
               if (sample || !g17p_sample_shape(nir_instr_as_tex(instr)) ||
                g17p_register_sample_offset(nir_instr_as_tex(instr)))
                  return false;
               sample = nir_instr_as_tex(instr);
               continue;
            }

            if (instr->type != nir_instr_type_intrinsic)
               continue;

            nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr);
            if (intr->intrinsic == nir_intrinsic_bindless_image_store) {
               if (store || !g17p_sampled_storage_store_shape(intr))
                  return false;
               store = intr;
            } else if (intr->intrinsic == nir_intrinsic_bindless_image_load ||
                       intr->intrinsic == nir_intrinsic_bindless_image_sparse_load ||
                       intr->intrinsic == nir_intrinsic_bindless_image_atomic ||
                       intr->intrinsic == nir_intrinsic_bindless_image_atomic_swap ||
                       intr->intrinsic == nir_intrinsic_bindless_image_size ||
                       intr->intrinsic == nir_intrinsic_bindless_image_samples) {
               return false;
            }
         }
      }
   }

   /* This protocol is derived from Apple's straight-line kernel with one
    * explicit level-zero sample feeding one rgba8 write.  Keep all control
    * flow and independent data transforms outside the qualified shape. */
   if (impl_count != 1 || block_count != 1 || !sample || !store ||
       store->src[3].ssa != &sample->def || sample->op != nir_texop_txl)
      return false;

   const int lod = nir_tex_instr_src_index(sample, nir_tex_src_lod);
   if (lod < 0 || !nir_src_is_const(sample->src[lod].src) ||
       nir_src_as_uint(sample->src[lod].src) != 0)
      return false;

   uint8_t texture_set, sampler_set, pbe_set;
   uint32_t texture_offset_B, sampler_state_offset_B, storage_offset_B;
   if (!g17p_handle_binding(sample, nir_tex_src_texture_handle,
                            nir_intrinsic_bindless_image_agx, &texture_set,
                            &texture_offset_B) ||
       !g17p_handle_binding(sample, nir_tex_src_sampler_handle,
                            nir_intrinsic_bindless_sampler_agx, &sampler_set,
                            &sampler_state_offset_B) ||
       !g17p_storage_handle_binding(store, &pbe_set, &storage_offset_B) ||
       texture_set != sampler_set || (texture_offset_B & 7) != 0 ||
       sampler_state_offset_B != texture_offset_B + 32 ||
       !g17p_is_sampler_bias(sample, texture_set,
                             sampler_state_offset_B + 12) ||
       (storage_offset_B & 7) != 0)
      return false;

   nir_steal_tex_src(sample, nir_tex_src_texture_handle);
   nir_steal_tex_src(sample, nir_tex_src_sampler_handle);
   if (sample->op == nir_texop_txb) {
      nir_steal_tex_src(sample, nir_tex_src_bias);
      sample->op = nir_texop_tex;
   }
   sample->texture_index = 0;
   sample->sampler_index = 0;

   nir_builder b = nir_builder_create(nir_shader_get_entrypoint(shader));
   b.cursor = nir_before_instr(&store->instr);
   nir_rewrite_image_intrinsic(store, nir_imm_intN_t(&b, 1, 16),
                               nir_image_intrinsic_type_default);
   nir_intrinsic_set_range_base(store, 0);

   NIR_PASS(_, shader, nir_opt_dce);
   if (g17p_has_bindless_texture_access(shader))
      return false;

   *binding = (struct agx_g17p_sampled_storage_binding){
      .texture_offset_B = texture_offset_B,
      .sampler_index_offset_B = sampler_state_offset_B + 8,
      .pbe_offset_B = storage_offset_B,
      .texture_set = texture_set,
      .pbe_set = pbe_set,
   };
   return true;
}
