EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 9
Title "Smart Mirror"
Date "2021-01-21"
Rev "1.0"
Comp "University of Southern Denmark"
Comment1 "SRM"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 9700 1550 1150 1500
U 6009E54D
F0 "WiFi" 50
F1 "WiFi.sch" 50
$EndSheet
$Sheet
S 8150 850  1000 1650
U 6009E6CB
F0 "SDIO" 50
F1 "SDIO.sch" 50
$EndSheet
$Sheet
S 3000 850  1000 3000
U 6009E791
F0 "Video" 50
F1 "Video.sch" 50
$EndSheet
$Sheet
S 9700 3300 1150 1650
U 6009E7FD
F0 "Flash" 50
F1 "Flash.sch" 50
$EndSheet
$Sheet
S 850  800  1150 900 
U 60251FB2
F0 "Power" 50
F1 "Power.sch" 50
$EndSheet
$Sheet
S 6900 850  1150 5000
U 6009E3C0
F0 "DDR" 50
F1 "DDR.sch" 50
F2 "DDR_D13" B L 6900 1150 50 
F3 "DDR_D15" B L 6900 950 50 
F4 "DDR_D12" B L 6900 1250 50 
F5 "DDR_D14" B L 6900 1050 50 
F6 "DDR_D11" B L 6900 1350 50 
F7 "DDR_D9" B L 6900 1550 50 
F8 "DDR_D10" B L 6900 1450 50 
F9 "DDR_D8" B L 6900 1650 50 
F10 "DDR_D0" B L 6900 2450 50 
F11 "DDR_D2" B L 6900 2250 50 
F12 "DDR_D1" B L 6900 2350 50 
F13 "DDR_D3" B L 6900 2150 50 
F14 "DDR_D6" B L 6900 1850 50 
F15 "DDR_D4" B L 6900 2050 50 
F16 "DDR_D7" B L 6900 1750 50 
F17 "DDR_D5" B L 6900 1950 50 
F18 "DDR_A8" I L 6900 3050 50 
F19 "DDR_A13" I L 6900 2550 50 
F20 "DDR_A6" I L 6900 3250 50 
F21 "DDR_A11" I L 6900 2750 50 
F22 "DDR_A9" I L 6900 2950 50 
F23 "DDR_A7" I L 6900 3150 50 
F24 "DDR_A4" I L 6900 3450 50 
F25 "DDR_A1" I L 6900 3750 50 
F26 "DDR_A2" I L 6900 3650 50 
F27 "DDR_A5" I L 6900 3350 50 
F28 "DDR_A0" I L 6900 3850 50 
F29 "DDR_A3" I L 6900 3550 50 
F30 "DDR_A12" I L 6900 2650 50 
F31 "DDR_A10" I L 6900 2850 50 
F32 "DDR_BA1" I L 6900 4050 50 
F33 "DDR_BA2" I L 6900 3950 50 
F34 "DDR_BA0" I L 6900 4150 50 
F35 "~DDR_WE" I L 6900 4250 50 
F36 "~DDR_CS" I L 6900 4350 50 
F37 "DDR_CKE" I L 6900 4650 50 
F38 "~DDR_CK" I L 6900 4850 50 
F39 "~DDR_CAS" I L 6900 4450 50 
F40 "DDR_CK" I L 6900 4750 50 
F41 "~DDR_RAS" I L 6900 4550 50 
F42 "~DDR_UDQS" B L 6900 5050 50 
F43 "DDR_UDQS" B L 6900 4950 50 
F44 "DDR_UDM" I L 6900 5150 50 
F45 "DDR_LDM" I L 6900 5250 50 
F46 "DDR_LDQS" B L 6900 5350 50 
F47 "~DDR_LDQS" B L 6900 5450 50 
F48 "DDR_RST" I L 6900 5550 50 
F49 "DDR_ODT" I L 6900 5650 50 
F50 "DRAM_VREF" O L 6900 5750 50 
$EndSheet
Wire Wire Line
	6900 5750 6650 5750
Wire Wire Line
	6650 5550 6900 5550
Wire Wire Line
	6650 950  6900 950 
Wire Wire Line
	6900 1050 6650 1050
Wire Wire Line
	6650 1150 6900 1150
Wire Wire Line
	6900 1250 6650 1250
Wire Wire Line
	6650 1350 6900 1350
Wire Wire Line
	6900 1450 6650 1450
Wire Wire Line
	6650 1550 6900 1550
Wire Wire Line
	6900 1650 6650 1650
Wire Wire Line
	6650 1750 6900 1750
Wire Wire Line
	6900 1850 6650 1850
Wire Wire Line
	6650 1950 6900 1950
Wire Wire Line
	6900 2050 6650 2050
Wire Wire Line
	6650 2150 6900 2150
Wire Wire Line
	6900 2250 6650 2250
Wire Wire Line
	6650 2350 6900 2350
Wire Wire Line
	6900 2450 6650 2450
$Sheet
S 4200 850  2450 5000
U 6009E1D9
F0 "Processor" 50
F1 "Processor.sch" 50
F2 "DRAM_VREF" I R 6650 5750 50 
F3 "DRAM_RESET" O R 6650 5550 50 
F4 "DRAM_D4" B R 6650 2050 50 
F5 "DRAM_D3" B R 6650 2150 50 
F6 "DRAM_D1" B R 6650 2350 50 
F7 "DRAM_D10" B R 6650 1450 50 
F8 "DRAM_D7" B R 6650 1750 50 
F9 "DRAM_D9" B R 6650 1550 50 
F10 "DRAM_D8" B R 6650 1650 50 
F11 "DRAM_D5" B R 6650 1950 50 
F12 "DRAM_D2" B R 6650 2250 50 
F13 "DRAM_D6" B R 6650 1850 50 
F14 "DRAM_D0" B R 6650 2450 50 
F15 "DRAM_D14" B R 6650 1050 50 
F16 "DRAM_D15" B R 6650 950 50 
F17 "DRAM_D12" B R 6650 1250 50 
F18 "DRAM_D13" B R 6650 1150 50 
F19 "DRAM_D11" B R 6650 1350 50 
F20 "DRAM_A10" O R 6650 2850 50 
F21 "DRAM_A3" O R 6650 3550 50 
F22 "DRAM_A0" O R 6650 3850 50 
F23 "DRAM_A12" O R 6650 2650 50 
F24 "DRAM_A9" O R 6650 2950 50 
F25 "DRAM_A5" O R 6650 3350 50 
F26 "DRAM_A4" O R 6650 3450 50 
F27 "DRAM_A11" O R 6650 2750 50 
F28 "DRAM_A2" O R 6650 3650 50 
F29 "DRAM_A6" O R 6650 3250 50 
F30 "DRAM_A1" O R 6650 3750 50 
F31 "DRAM_A13" O R 6650 2550 50 
F32 "DRAM_A7" O R 6650 3150 50 
F33 "DRAM_A8" O R 6650 3050 50 
F34 "~DRAM_CLK0" O R 6650 4850 50 
F35 "DRAM_CLK0" O R 6650 4750 50 
F36 "~DRAM_CS" O R 6650 4350 50 
F37 "DRAM_ODT" O R 6650 5650 50 
F38 "DRAM_CKE" O R 6650 4650 50 
F39 "DRAM_BA0" O R 6650 4150 50 
F40 "~DRAM_RAS" O R 6650 4550 50 
F41 "DRAM_BA2" O R 6650 3950 50 
F42 "~DRAM_CAS" O R 6650 4450 50 
F43 "~DRAM_WE" O R 6650 4250 50 
F44 "DRAM_BA1" O R 6650 4050 50 
F45 "~DRAM_DQS0" B R 6650 5450 50 
F46 "DRAM_DQS0" B R 6650 5350 50 
F47 "DRAM_DQM0" O R 6650 5250 50 
F48 "DRAM_DQM1" O R 6650 5150 50 
F49 "~DRAM_DQS1" B R 6650 5050 50 
F50 "DRAM_DQS1" B R 6650 4950 50 
F51 "SD_CLK" O L 4200 4200 50 
F52 "SD_CMD" O L 4200 4300 50 
F53 "SD_D2" B L 4200 4500 50 
F54 "SD_D1" B L 4200 4600 50 
F55 "SD_D0" B L 4200 4700 50 
F56 "SD_D3" B L 4200 4400 50 
F57 "~SD_CD" B L 4200 4800 50 
F58 "SD_WP" B L 4200 4900 50 
F59 "LCD_CLK" O L 4200 950 50 
F60 "LCD_D01" O L 4200 1150 50 
F61 "LCD_D06" O L 4200 1650 50 
F62 "LCD_D09" O L 4200 1950 50 
F63 "LCD_D14" O L 4200 2450 50 
F64 "LCD_D18" O L 4200 2850 50 
F65 "LCD_D22" O L 4200 3250 50 
F66 "LCD_EN" O L 4200 3450 50 
F67 "LCD_D00" O L 4200 1050 50 
F68 "LCD_D05" O L 4200 1550 50 
F69 "LCD_D08" O L 4200 1850 50 
F70 "LCD_D13" O L 4200 2350 50 
F71 "LCD_D17" O L 4200 2750 50 
F72 "LCD_D21" O L 4200 3150 50 
F73 "LCD_D23" O L 4200 3350 50 
F74 "LCD_D04" O L 4200 1450 50 
F75 "LCD_D12" O L 4200 2250 50 
F76 "LCD_D16" O L 4200 2650 50 
F77 "LCD_D20" O L 4200 3050 50 
F78 "LCD_VSYNC" O L 4200 3650 50 
F79 "LCD_HSYNC" O L 4200 3750 50 
F80 "LCD_D03" O L 4200 1350 50 
F81 "LCD_D07" O L 4200 1750 50 
F82 "LCD_D11" O L 4200 2150 50 
F83 "LCD_D15" O L 4200 2550 50 
F84 "LCD_D19" O L 4200 2950 50 
F85 "LCD_D02" O L 4200 1250 50 
F86 "LCD_D10" O L 4200 2050 50 
F87 "LCD_RESET" O L 4200 3550 50 
$EndSheet
Wire Wire Line
	6650 3850 6900 3850
Wire Wire Line
	6650 3750 6900 3750
Wire Wire Line
	6650 3650 6900 3650
Wire Wire Line
	6650 3550 6900 3550
Wire Wire Line
	6650 3450 6900 3450
Wire Wire Line
	6650 3350 6900 3350
Wire Wire Line
	6650 3250 6900 3250
Wire Wire Line
	6650 3150 6900 3150
Wire Wire Line
	6650 3050 6900 3050
Wire Wire Line
	6650 2950 6900 2950
Wire Wire Line
	6650 2850 6900 2850
Wire Wire Line
	6650 2750 6900 2750
Wire Wire Line
	6650 2650 6900 2650
Wire Wire Line
	6650 2550 6900 2550
$Sheet
S 8850 5250 1150 900 
U 613369D9
F0 "UART" 50
F1 "UART.sch" 50
$EndSheet
Wire Wire Line
	6650 5650 6900 5650
Wire Wire Line
	6900 4850 6650 4850
Wire Wire Line
	6650 4750 6900 4750
Wire Wire Line
	6900 4650 6650 4650
Wire Wire Line
	6650 4550 6900 4550
Wire Wire Line
	6900 4450 6650 4450
Wire Wire Line
	6650 4350 6900 4350
Wire Wire Line
	6900 4250 6650 4250
Wire Wire Line
	6650 4150 6900 4150
Wire Wire Line
	6900 4050 6650 4050
Wire Wire Line
	6650 3950 6900 3950
Wire Wire Line
	6650 4950 6900 4950
Wire Wire Line
	6900 5050 6650 5050
Wire Wire Line
	6650 5150 6900 5150
Wire Wire Line
	6900 5250 6650 5250
Wire Wire Line
	6650 5350 6900 5350
Wire Wire Line
	6900 5450 6650 5450
Text Notes 2050 2150 0    50   ~ 0
HDMI connector
Text Notes 10350 5750 0    50   ~ 0
USB connector
$EndSCHEMATC
