{
	"cells": [
		{
			"id": 16,
			"tex": "5005",
			"content": [
				"5005"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 12,
			"tex": "\\textbf{Core Clock (MHz)}",
			"content": [
				"Core",
				"Clock",
				"(MHz)"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 11,
			"tex": "28",
			"content": [
				"28"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 5,
			"tex": "6.1",
			"content": [
				"6.1"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 8,
			"tex": "10",
			"content": [
				"10"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 23,
			"tex": "3072",
			"content": [
				"3072"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 3,
			"tex": "\\textbf{Compute Capability}",
			"content": [
				"Compute",
				"Capability"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 18,
			"tex": "\\textbf{Mem Bus Width}",
			"content": [
				"Mem",
				"Bus",
				"Width"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 14,
			"tex": "1417",
			"content": [
				"1417"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 7,
			"tex": "8",
			"content": [
				"8"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 22,
			"tex": "2048",
			"content": [
				"2048"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 17,
			"tex": "5005",
			"content": [
				"5005"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 13,
			"tex": "1607",
			"content": [
				"1607"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 19,
			"tex": "256",
			"content": [
				"256"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 15,
			"tex": "\\textbf{Mem Clock (MHz)}",
			"content": [
				"Mem",
				"Clock",
				"(MHz)"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 20,
			"tex": "384",
			"content": [
				"384"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 10,
			"tex": "20",
			"content": [
				"20"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 6,
			"tex": "\\textbf{Global Mem (GB)}",
			"content": [
				"Global",
				"Mem",
				"(GB)"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 2,
			"tex": "TitanX",
			"content": [
				"TitanX"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 0,
			"tex": "GPU",
			"content": [
				"GPU"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 1,
			"tex": "GTX1080",
			"content": [
				"GTX1080"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 21,
			"tex": "\\textbf{L2 Cache (KB)}",
			"content": [
				"L2",
				"Cache",
				"(KB)"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 9,
			"tex": "\\textbf{\\# of SMs}",
			"content": [
				"#",
				"of",
				"SMs"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 4,
			"tex": "6.1",
			"content": [
				"6.1"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 1,
			"end_col": 1
		}
	]
}