INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mmio_controller
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'transaction_completed' is not allowed [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_controller/axi_mmio_controller.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_controller
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/gpio/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_subsys.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmio_subsystem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/rx_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-311] analyzing module tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
WARNING: [VRFC 10-8497] literal value 'h10 truncated to fit in 4 bits [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv:149]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buad_generator
INFO: [VRFC 10-311] analyzing module uart_core
INFO: [VRFC 10-311] analyzing module uart
WARNING: [VRFC 10-8497] literal value 'h10 truncated to fit in 4 bits [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/uart.sv:382]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_subsys_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmio_subsystem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mmio_subsystem' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_subsys.sv:52]
INFO: [VRFC 10-311] analyzing module mmio_subsys_tb
