#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000000000f6dab0 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0000000000f5d750_0 .net "ALUsrc", 0 0, v0000000000f6de70_0;  1 drivers
v0000000000f5d7f0_0 .net "AluOp0", 0 0, v0000000000f32950_0;  1 drivers
v0000000000f5d890_0 .net "AluOp1", 0 0, v0000000000f5d2f0_0;  1 drivers
v0000000000f5d930_0 .net "Branch", 0 0, v0000000000f5d390_0;  1 drivers
v0000000000f5d9d0_0 .net "MemRead", 0 0, v0000000000f5d430_0;  1 drivers
v0000000000f63270_0 .net "MemToReg", 0 0, v0000000000f5d4d0_0;  1 drivers
v0000000000f62910_0 .net "MemWrite", 0 0, v0000000000f5d570_0;  1 drivers
v0000000000f62f50_0 .net "RegWrite", 0 0, v0000000000f5d6b0_0;  1 drivers
v0000000000f629b0_0 .var "opc", 6 0;
S_0000000000f6dc40 .scope module, "control_test" "control" 2 27, 3 1 0, S_0000000000f6dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opc";
    .port_info 1 /OUTPUT 1 "ALUsrc";
    .port_info 2 /OUTPUT 1 "MemToReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "AluOp1";
    .port_info 8 /OUTPUT 1 "AluOp0";
v0000000000f6de70_0 .var "ALUsrc", 0 0;
v0000000000f32950_0 .var "AluOp0", 0 0;
v0000000000f5d2f0_0 .var "AluOp1", 0 0;
v0000000000f5d390_0 .var "Branch", 0 0;
v0000000000f5d430_0 .var "MemRead", 0 0;
v0000000000f5d4d0_0 .var "MemToReg", 0 0;
v0000000000f5d570_0 .var "MemWrite", 0 0;
v0000000000f5d610_0 .net "Opc", 6 0, v0000000000f629b0_0;  1 drivers
v0000000000f5d6b0_0 .var "RegWrite", 0 0;
E_0000000000f58f40 .event edge, v0000000000f5d610_0;
    .scope S_0000000000f6dc40;
T_0 ;
    %wait E_0000000000f58f40;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f6de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f5d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f5d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f32950_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f6de70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f5d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f5d6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f5d430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f32950_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f6de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f5d570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f32950_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f5d610_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f6de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f5d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f5d2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f32950_0, 0, 1;
T_0.6 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000f6dab0;
T_1 ;
    %vpi_call 2 15 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f6dab0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000000000f629b0_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000000000f629b0_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000000000f629b0_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000000000f629b0_0, 0, 7;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000000f6dab0;
T_2 ;
    %wait E_0000000000f58f40;
    %vpi_call 2 30 "$monitor", "opc: %b, ALUsrc: %b, MemToReg: %b, RegWrite: %b, MemRead: %b, MemWrite: %b, Branch: %b, AluOp1: %b, AluOp0: %b", v0000000000f629b0_0, v0000000000f5d750_0, v0000000000f63270_0, v0000000000f62f50_0, v0000000000f5d9d0_0, v0000000000f62910_0, v0000000000f5d930_0, v0000000000f5d890_0, v0000000000f5d7f0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "control_tb.v";
    "./../control.v";
