
@ 533Mhz/133/66 Sync Mode
.equ	APLL_MDIV,	444
.equ	APLL_PDIV,	4
.equ	APLL_SDIV,	0
.equ 	APLL_VAL,	(1<<31 | APLL_MDIV<<16 | APLL_PDIV<<8 | APLL_SDIV)

.equ 	MPLL_MDIV,	89
.equ 	MPLL_PDIV,	2
.equ 	MPLL_SDIV,	1
.equ 	MPLL_VAL,	(1<<31 | MPLL_MDIV<<16 | MPLL_PDIV<<8 | MPLL_SDIV)

.equ 	EPLL_MDIV,	135
.equ 	EPLL_PDIV,	3
.equ 	EPLL_SDIV,	3
.equ 	EPLL_VAL,	(1<<31 | EPLL_MDIV<<16 | EPLL_PDIV<<8 | EPLL_SDIV)

.equ 	HPLL_MDIV,	96
.equ 	HPLL_PDIV,	6
.equ 	HPLL_SDIV,	3
.equ 	HPLL_VAL,	(1<<31 | HPLL_MDIV<<16 | HPLL_PDIV<<8 | HPLL_SDIV)

@ CLK_DIV0
.equ	APLL_RATIO,	0
.equ	ARM_RATIO,	4
.equ	D0_BUS_RATIO,	8
.equ	PCLKD0_RATIO,	12
.equ	SECSS_RATIO,	16
.equ	CLK_DIV0_MASK,	0x3fff

.equ	CLK_DIV0_VAL,	((1<<APLL_RATIO)|(0<<ARM_RATIO)|(3<<D0_BUS_RATIO)|(1<<PCLKD0_RATIO)|(1<<SECSS_RATIO))
.equ	CLK_DIV1_VAL,	((1<<16)|(1<<12)|(1<<8)|(1<<4))
.equ	CLK_DIV2_VAL,	(1<<0)

@ Physical Memory Map
.equ	DMC1_MEM_CFG,		0x00010012	@/* Supports one CKE control, Chip1, Burst4, Row/Column bit */
.equ	DMC1_MEM_CFG2,		0xB45
.equ	DMC1_CHIP0_CFG,		0x150F8
.equ	DMC_DDR_32_CFG,		0x0 		@/* 32bit, DDR */

.equ	INF_REG_BASE,		0xE0108400

@ Clock & Power Controller for s5pc100
.equ	ELFIN_CLOCK_POWER_BASE,	0xE0100000
.equ	APLL_LOCK_OFFSET,	0x00
.equ	MPLL_LOCK_OFFSET,	0x04
.equ	EPLL_LOCK_OFFSET,	0x08
.equ	HPLL_LOCK_OFFSET,	0x0c
.equ	APLL_CON_OFFSET,	0x100
.equ	MPLL_CON_OFFSET,	0x104
.equ	EPLL_CON_OFFSET,	0x108
.equ	HPLL_CON_OFFSET,	0x10c
.equ	CLK_SRC0_OFFSET,	0x200
.equ	CLK_SRC1_OFFSET,	0x204
.equ	CLK_SRC2_OFFSET,	0x208
.equ	CLK_SRC3_OFFSET,	0x20c
.equ	CLK_DIV0_OFFSET,	0x300
.equ	CLK_DIV1_OFFSET,	0x304
.equ	CLK_DIV2_OFFSET,	0x308
.equ	CLK_DIV3_OFFSET,	0x30c
.equ	CLK_DIV4_OFFSET,	0x310
.equ	CLK_OUT_OFFSET,		0x400
.equ	CLK_GATE_D0_0_OFFSET,	0x500
.equ	CLK_GATE_D0_1_OFFSET,	0x504
.equ	CLK_GATE_D0_2_OFFSET,	0x508
.equ	CLK_GATE_D1_0_OFFSET,	0x520
.equ	CLK_GATE_D1_1_OFFSET,	0x524
.equ	CLK_GATE_D1_2_OFFSET,	0x528
.equ	CLK_GATE_D1_3_OFFSET,	0x52c
.equ	CLK_GATE_D1_4_OFFSET,	0x530
.equ	CLK_GATE_D1_5_OFFSET,	0x534
.equ	CLK_GATE_D2_0_OFFSET,	0x540
.equ	CLK_GATE_SCLK_0_OFFSET,	0x560
.equ	CLK_GATE_SCLK_1_OFFSET,	0x564

.equ	AHB_CON0_OFFSET,	0x100
.equ	AHB_CON1_OFFSET,	0x104
.equ	AHB_CON2_OFFSET,	0x108
.equ	SELECT_DMA_OFFSET,	0x110
.equ	SW_RST_OFFSET,		0x100000
.equ	SYS_ID_OFFSET,		0x118
.equ	MEM_SYS_CFG_OFFSET,	0x120
.equ	QOS_OVERRIDE0_OFFSET,	0x124
.equ	QOS_OVERRIDE1_OFFSET,	0x128
.equ	MEM_CFG_STAT_OFFSET,	0x12C
.equ	PWR_CFG_OFFSET,		0x804
.equ	EINT_MASK_OFFSET,	0x808
.equ	NOR_CFG_OFFSET,		0x8010
.equ	STOP_CFG_OFFSET,	0x814
.equ	SLEEP_CFG_OFFSET,	0x8018
.equ	OSC_FREQ_OFFSET,	0x820
.equ	OSC_STABLE_OFFSET,	0x824
.equ	PWR_STABLE_OFFSET,	0x828
.equ	FPC_STABLE_OFFSET,	0x82C
.equ	MTC_STABLE_OFFSET,	0x830
.equ	OTHERS_OFFSET,		0x8200
.equ	RST_STAT_OFFSET,	0x8300
.equ	WAKEUP_STAT_OFFSET,	0x8304
.equ	BLK_PWR_STAT_OFFSET,	0x8308
.equ	INF_REG0_OFFSET,	0x00
.equ	INF_REG1_OFFSET,	0x04
.equ	INF_REG2_OFFSET,	0x08
.equ	INF_REG3_OFFSET,	0x0C
.equ	INF_REG4_OFFSET,	0x10
.equ	INF_REG5_OFFSET,	0x14
.equ	INF_REG6_OFFSET,	0x18
.equ	INF_REG7_OFFSET,	0x1C

.equ	IO_RET_REL,		(1 << 31)

.equ PRO_ID_BASE,			0xE0000000
.equ PRO_ID_OFFSET,			0x00
.equ OMR_OFFSET,			0x04

/*
 * Memory controller
 */
.equ	ELFIN_SROM_BASE,	0xE7000000

/*
 * GPIO
 */
.equ	ELFIN_GPIO_BASE,	0xE0300000
.equ	GPH1CON_OFFSET,		0xc20
.equ	GPH1DAT_OFFSET,		0xc24
.equ	GPH1PUD_OFFSET,		0xc28
.equ	GPH1DRV_OFFSET,		0xc2c

/*
 * SDRAM Controller
 */
.equ APB_DMC_BASE,			0xE6000000

.equ	DMC_CONCONTROL,			0x00
.equ	DMC_MEMCONTROL,			0x04
.equ	DMC_MEMCONFIG0,			0x08
.equ	DMC_MEMCONFIG1,			0x0C
.equ	DMC_DIRECTCMD,			0x10
.equ	DMC_PRECHCONFIG,		0x14
.equ	DMC_PHYCONTROL0,		0x18
.equ	DMC_PHYCONTROL1,		0x1C
.equ	DMC_PHYCONTROL2,		0x20
.equ	DMC_PWRDNCONFIG, 		0x28
.equ	DMC_TIMINGAREF,  		0x30
.equ	DMC_TIMINGROW,   		0x34
.equ	DMC_TIMINGDATA,  		0x38
.equ	DMC_TIMINGPOWER, 		0x3C
.equ	DMC_PHYSTATUS0,  		0x40
.equ	DMC_PHYSTATUS1,  		0x44
.equ	DMC_CHIP0STATUS, 		0x48
.equ	DMC_CHIP1STATUS, 		0x4C
.equ	DMC_AREFSTATUS, 		0x50
.equ	DMC_MRSTATUS,    		0x54
.equ	DMC_PHYTEST0,    		0x58
.equ	DMC_PHYTEST1,    		0x5C
.equ	DMC_QOSCONTROL0, 		0x60
.equ	DMC_QOSCONFIG0,  		0x64
.equ	DMC_QOSCONTROL1, 		0x68
.equ	DMC_QOSCONFIG1,  		0x6C
.equ	DMC_QOSCONTROL2, 		0x70
.equ	DMC_QOSCONFIG2,  		0x74
.equ	DMC_DMC_QOSCONTROL3,	0x78
.equ	DMC_QOSCONFIG3,  		0x7C
.equ	DMC_QOSCONTROL4, 		0x80
.equ	DMC_QOSCONFIG4,  		0x84
.equ	DMC_QOSCONTROL5, 		0x88
.equ	DMC_QOSCONFIG5,  		0x8C
.equ	DMC_QOSCONTROL6, 		0x90
.equ	DMC_QOSCONFIG6,  		0x94
.equ	DMC_QOSCONTROL7, 		0x98
.equ	DMC_QOSCONFIG7,  		0x9C

