// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1519\sampleModel1519_2_sub\Mysubsystem_48.v
// Created: 2024-08-12 14:49:00
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_48
// Source Path: sampleModel1519_2_sub/Subsystem/Mysubsystem_48
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_48
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  Out1;


  wire cfblk202_out1;


  assign cfblk202_out1 = (In1 != 8'b00000000 ? 1'b1 :
              1'b0);



  assign Out1 = cfblk202_out1;

endmodule  // Mysubsystem_48

