Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 23 01:09:38 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 6829 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.354     -639.284                   1667                17468        0.053        0.000                      0                17468        2.083        0.000                       0                  6835  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_1    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_1_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1         -2.354     -639.284                   1667                17405        0.126        0.000                      0                17405        2.083        0.000                       0                  6831  
  clkfbout_clk_wiz_1                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1       -2.353     -638.084                   1655                17405        0.126        0.000                      0                17405        2.083        0.000                       0                  6831  
  clkfbout_clk_wiz_1_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1         -2.354     -639.284                   1667                17405        0.053        0.000                      0                17405  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1       -2.354     -639.284                   1667                17405        0.053        0.000                      0                17405  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_1    clk_out1_clk_wiz_1          1.308        0.000                      0                   63        0.678        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1          1.308        0.000                      0                   63        0.605        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1        1.308        0.000                      0                   63        0.605        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1_1        1.309        0.000                      0                   63        0.678        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :         1667  Failing Endpoints,  Worst Slack       -2.354ns,  Total Violation     -639.284ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 2.617ns (30.306%)  route 6.018ns (69.694%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.783     6.171    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[12]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 2.617ns (30.306%)  route 6.018ns (69.694%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.783     6.171    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[17]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[11]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[14]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[16]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[9]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.093ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 2.617ns (31.241%)  route 5.760ns (68.759%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 4.604 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.831     4.700    cpu0/if0/ifc_hit
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     4.824 r  cpu0/if0/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.433     5.257    cpu0/if0/FSM_sequential_state[3]_i_7_n_1
    SLICE_X15Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.381 r  cpu0/if0/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.532     5.913    cpu0/if0/FSM_sequential_state[3]_i_2_n_1
    SLICE_X15Y43         FDRE                                         r  cpu0/if0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.450     4.604    cpu0/if0/clk_out1
    SLICE_X15Y43         FDRE                                         r  cpu0/if0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.505     4.098    
                         clock uncertainty           -0.073     4.025    
    SLICE_X15Y43         FDRE (Setup_fdre_C_CE)      -0.205     3.820    cpu0/if0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                 -2.093    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[27]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.073     4.020    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.815    cpu0/if0/if_inst_reg[27]
  -------------------------------------------------------------------
                         required time                          3.815    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.069    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[28]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.073     4.020    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.815    cpu0/if0/if_inst_reg[28]
  -------------------------------------------------------------------
                         required time                          3.815    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.069    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[5]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.073     4.020    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.815    cpu0/if0/if_inst_reg[5]
  -------------------------------------------------------------------
                         required time                          3.815    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.539    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.285    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.539    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.285    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.539    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.285    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.539    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.285    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/CLK
                         clock pessimism             -0.215    -0.559    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.250    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/CLK
                         clock pessimism             -0.215    -0.559    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.250    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/CLK
                         clock pessimism             -0.215    -0.559    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.250    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism             -0.215    -0.559    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.250    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.491%)  route 0.148ns (47.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.565    -0.564    cpu0/mem_wb0/clk_out1
    SLICE_X8Y41          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  cpu0/mem_wb0/wb_wdata_reg[20]/Q
                         net (fo=4, routed)           0.148    -0.252    cpu0/regfile0/regs_reg_r2_0_31_18_23/DIB0
    SLICE_X10Y40         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.835    -0.334    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y40         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.195    -0.528    
    SLICE_X10Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.382    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.754%)  route 0.333ns (70.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.333    -0.098    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD1
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.539    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.230    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y2     ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y6     ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y3     ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y7     ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y4     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y6     ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y5     ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y7     ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X0Y3     ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y10    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y37     cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y37     cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y21    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y21    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y21    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y21    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y41    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y41    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y41    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y41    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y28    hci0/io_in_fifo/q_data_array_reg_320_383_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y28    hci0/io_in_fifo/q_data_array_reg_320_383_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :         1655  Failing Endpoints,  Worst Slack       -2.353ns,  Total Violation     -638.084ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 2.617ns (30.306%)  route 6.018ns (69.694%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.783     6.171    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[12]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.072     4.023    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.818    cpu0/if0/if_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 2.617ns (30.306%)  route 6.018ns (69.694%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.783     6.171    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[17]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.072     4.023    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.818    cpu0/if0/if_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[11]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.072     4.023    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.818    cpu0/if0/if_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[14]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.072     4.023    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.818    cpu0/if0/if_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[16]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.072     4.023    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.818    cpu0/if0/if_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[9]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.072     4.023    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.818    cpu0/if0/if_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.092ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 2.617ns (31.241%)  route 5.760ns (68.759%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 4.604 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.831     4.700    cpu0/if0/ifc_hit
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     4.824 r  cpu0/if0/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.433     5.257    cpu0/if0/FSM_sequential_state[3]_i_7_n_1
    SLICE_X15Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.381 r  cpu0/if0/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.532     5.913    cpu0/if0/FSM_sequential_state[3]_i_2_n_1
    SLICE_X15Y43         FDRE                                         r  cpu0/if0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.450     4.604    cpu0/if0/clk_out1
    SLICE_X15Y43         FDRE                                         r  cpu0/if0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.505     4.098    
                         clock uncertainty           -0.072     4.026    
    SLICE_X15Y43         FDRE (Setup_fdre_C_CE)      -0.205     3.821    cpu0/if0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.821    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                 -2.092    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[27]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.072     4.021    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.816    cpu0/if0/if_inst_reg[27]
  -------------------------------------------------------------------
                         required time                          3.816    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[28]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.072     4.021    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.816    cpu0/if0/if_inst_reg[28]
  -------------------------------------------------------------------
                         required time                          3.816    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[5]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.072     4.021    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.816    cpu0/if0/if_inst_reg[5]
  -------------------------------------------------------------------
                         required time                          3.816    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.539    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.285    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.539    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.285    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.539    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.285    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.539    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.285    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/CLK
                         clock pessimism             -0.215    -0.559    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.250    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/CLK
                         clock pessimism             -0.215    -0.559    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.250    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/CLK
                         clock pessimism             -0.215    -0.559    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.250    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism             -0.215    -0.559    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.250    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.491%)  route 0.148ns (47.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.565    -0.564    cpu0/mem_wb0/clk_out1
    SLICE_X8Y41          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  cpu0/mem_wb0/wb_wdata_reg[20]/Q
                         net (fo=4, routed)           0.148    -0.252    cpu0/regfile0/regs_reg_r2_0_31_18_23/DIB0
    SLICE_X10Y40         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.835    -0.334    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y40         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.195    -0.528    
    SLICE_X10Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.382    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.754%)  route 0.333ns (70.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.333    -0.098    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD1
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.539    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.230    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y2     ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y6     ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y3     ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y7     ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y4     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y6     ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y5     ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y7     ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X0Y3     ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y10    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y37    cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y37     cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y37     cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y21    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y21    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y21    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y21    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y41    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y41    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y41    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y41    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y28    hci0/io_in_fifo/q_data_array_reg_320_383_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.333       2.083      SLICE_X42Y28    hci0/io_in_fifo/q_data_array_reg_320_383_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :         1667  Failing Endpoints,  Worst Slack       -2.354ns,  Total Violation     -639.284ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 2.617ns (30.306%)  route 6.018ns (69.694%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.783     6.171    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[12]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 2.617ns (30.306%)  route 6.018ns (69.694%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.783     6.171    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[17]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[11]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[14]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[16]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[9]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.093ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 2.617ns (31.241%)  route 5.760ns (68.759%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 4.604 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.831     4.700    cpu0/if0/ifc_hit
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     4.824 r  cpu0/if0/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.433     5.257    cpu0/if0/FSM_sequential_state[3]_i_7_n_1
    SLICE_X15Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.381 r  cpu0/if0/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.532     5.913    cpu0/if0/FSM_sequential_state[3]_i_2_n_1
    SLICE_X15Y43         FDRE                                         r  cpu0/if0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.450     4.604    cpu0/if0/clk_out1
    SLICE_X15Y43         FDRE                                         r  cpu0/if0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.505     4.098    
                         clock uncertainty           -0.073     4.025    
    SLICE_X15Y43         FDRE (Setup_fdre_C_CE)      -0.205     3.820    cpu0/if0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                 -2.093    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[27]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.073     4.020    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.815    cpu0/if0/if_inst_reg[27]
  -------------------------------------------------------------------
                         required time                          3.815    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.069    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[28]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.073     4.020    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.815    cpu0/if0/if_inst_reg[28]
  -------------------------------------------------------------------
                         required time                          3.815    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.069    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[5]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.073     4.020    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.815    cpu0/if0/if_inst_reg[5]
  -------------------------------------------------------------------
                         required time                          3.815    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.073    -0.467    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.213    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.073    -0.467    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.213    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.073    -0.467    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.213    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.073    -0.467    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.213    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/CLK
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.073    -0.487    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.178    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/CLK
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.073    -0.487    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.178    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/CLK
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.073    -0.487    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.178    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.073    -0.487    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.178    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.491%)  route 0.148ns (47.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.565    -0.564    cpu0/mem_wb0/clk_out1
    SLICE_X8Y41          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  cpu0/mem_wb0/wb_wdata_reg[20]/Q
                         net (fo=4, routed)           0.148    -0.252    cpu0/regfile0/regs_reg_r2_0_31_18_23/DIB0
    SLICE_X10Y40         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.835    -0.334    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y40         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.195    -0.528    
                         clock uncertainty            0.073    -0.456    
    SLICE_X10Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.310    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.754%)  route 0.333ns (70.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.333    -0.098    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD1
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.073    -0.467    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.158    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :         1667  Failing Endpoints,  Worst Slack       -2.354ns,  Total Violation     -639.284ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 2.617ns (30.306%)  route 6.018ns (69.694%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.783     6.171    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[12]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 2.617ns (30.306%)  route 6.018ns (69.694%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.783     6.171    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y45         FDRE                                         r  cpu0/if0/if_addr_reg[17]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[11]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[14]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[16]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.617ns (30.809%)  route 5.877ns (69.191%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 4.601 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 f  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 f  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.474     4.343    cpu0/if0/ifc_hit
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  cpu0/if0/if_addr[17]_i_4/O
                         net (fo=1, routed)           0.796     5.264    cpu0/if0/if_addr[17]_i_4_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.643     6.030    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.447     4.601    cpu0/if0/clk_out1
    SLICE_X29Y44         FDRE                                         r  cpu0/if0/if_addr_reg[9]/C
                         clock pessimism             -0.505     4.095    
                         clock uncertainty           -0.073     4.022    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205     3.817    cpu0/if0/if_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.817    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.093ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 2.617ns (31.241%)  route 5.760ns (68.759%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 4.604 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.831     4.700    cpu0/if0/ifc_hit
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     4.824 r  cpu0/if0/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.433     5.257    cpu0/if0/FSM_sequential_state[3]_i_7_n_1
    SLICE_X15Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.381 r  cpu0/if0/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.532     5.913    cpu0/if0/FSM_sequential_state[3]_i_2_n_1
    SLICE_X15Y43         FDRE                                         r  cpu0/if0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.450     4.604    cpu0/if0/clk_out1
    SLICE_X15Y43         FDRE                                         r  cpu0/if0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.505     4.098    
                         clock uncertainty           -0.073     4.025    
    SLICE_X15Y43         FDRE (Setup_fdre_C_CE)      -0.205     3.820    cpu0/if0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                 -2.093    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[27]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.073     4.020    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.815    cpu0/if0/if_inst_reg[27]
  -------------------------------------------------------------------
                         required time                          3.815    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.069    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[28]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.073     4.020    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.815    cpu0/if0/if_inst_reg[28]
  -------------------------------------------------------------------
                         required time                          3.815    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.069    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[43][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/if0/if_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.617ns (31.348%)  route 5.731ns (68.652%))
  Logic Levels:           10  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 4.599 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.555    -2.464    cpu0/icache0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/icache0/cache_tag_reg[43][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -2.008 r  cpu0/icache0/cache_tag_reg[43][0]/Q
                         net (fo=1, routed)           1.378    -0.629    cpu0/icache0/cache_tag_reg_n_1_[43][0]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  cpu0/icache0/FSM_sequential_state[3]_i_605/O
                         net (fo=1, routed)           0.000    -0.505    cpu0/icache0/FSM_sequential_state[3]_i_605_n_1
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.293 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_362/O
                         net (fo=1, routed)           0.000    -0.293    cpu0/icache0/FSM_sequential_state_reg[3]_i_362_n_1
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.199 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_208/O
                         net (fo=1, routed)           0.933     0.733    cpu0/icache0/FSM_sequential_state_reg[3]_i_208_n_1
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.316     1.049 r  cpu0/icache0/FSM_sequential_state[3]_i_137/O
                         net (fo=1, routed)           0.000     1.049    cpu0/icache0/FSM_sequential_state[3]_i_137_n_1
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.261 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           1.036     2.298    cpu0/icache0/cache_tag[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.299     2.597 r  cpu0/icache0/FSM_sequential_state[3]_i_39/O
                         net (fo=1, routed)           0.000     2.597    cpu0/icache0/FSM_sequential_state[3]_i_39_n_1
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.129 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.617     3.745    cpu0/icache0/hit_o1
    SLICE_X28Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.869 r  cpu0/icache0/FSM_sequential_state[3]_i_13/O
                         net (fo=9, routed)           0.656     4.525    cpu0/if0/ifc_hit
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.649 r  cpu0/if0/pc[31]_i_4/O
                         net (fo=2, routed)           0.308     4.957    cpu0/if0/pc[31]_i_4_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.081 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.803     5.884    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.445     4.599    cpu0/if0/clk_out1
    SLICE_X33Y45         FDRE                                         r  cpu0/if0/if_inst_reg[5]/C
                         clock pessimism             -0.505     4.093    
                         clock uncertainty           -0.073     4.020    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205     3.815    cpu0/if0/if_inst_reg[5]
  -------------------------------------------------------------------
                         required time                          3.815    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.073    -0.467    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.213    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.073    -0.467    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.213    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.073    -0.467    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.213    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.179%)  route 0.272ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.272    -0.160    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD2
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.073    -0.467    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.213    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/CLK
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.073    -0.487    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.178    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/CLK
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.073    -0.487    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.178    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/CLK
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.073    -0.487    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.178    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.334%)  route 0.309ns (68.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.309    -0.122    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X42Y31         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.073    -0.487    
    SLICE_X42Y31         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.178    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.491%)  route 0.148ns (47.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.565    -0.564    cpu0/mem_wb0/clk_out1
    SLICE_X8Y41          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  cpu0/mem_wb0/wb_wdata_reg[20]/Q
                         net (fo=4, routed)           0.148    -0.252    cpu0/regfile0/regs_reg_r2_0_31_18_23/DIB0
    SLICE_X10Y40         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.835    -0.334    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y40         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.195    -0.528    
                         clock uncertainty            0.073    -0.456    
    SLICE_X10Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.310    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.754%)  route 0.333ns (70.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.557    -0.572    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X43Y32         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.333    -0.098    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD1
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y32         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.539    
                         clock uncertainty            0.073    -0.467    
    SLICE_X38Y32         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.158    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.456ns (10.390%)  route 3.933ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         3.933     1.932    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.432     4.586    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.497     4.088    
                         clock uncertainty           -0.073     4.015    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405     3.610    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.610    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.456ns (10.390%)  route 3.933ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         3.933     1.932    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.432     4.586    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.497     4.088    
                         clock uncertainty           -0.073     4.015    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405     3.610    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.610    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.821%)  route 0.477ns (77.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.477     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y34         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y34         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.537    
    SLICE_X37Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.629    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.195    -0.538    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.195    -0.538    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.195    -0.538    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.034    -0.314    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.406    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.034    -0.314    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.406    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.034    -0.314    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.406    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.034    -0.314    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.406    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.008%)  route 0.866ns (85.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.866     0.437    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y32         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y32         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.309    
    SLICE_X28Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.404    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.658%)  route 0.658ns (82.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.658     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X44Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X44Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.195    -0.536    
    SLICE_X44Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.628    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.858    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.456ns (10.390%)  route 3.933ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         3.933     1.932    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.432     4.586    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.497     4.088    
                         clock uncertainty           -0.073     4.015    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405     3.610    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.610    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.456ns (10.390%)  route 3.933ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         3.933     1.932    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.432     4.586    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.497     4.088    
                         clock uncertainty           -0.073     4.015    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405     3.610    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.610    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.821%)  route 0.477ns (77.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.477     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y34         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y34         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.073    -0.465    
    SLICE_X37Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.073    -0.466    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.073    -0.466    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.073    -0.466    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.034    -0.314    
                         clock uncertainty            0.073    -0.242    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.034    -0.314    
                         clock uncertainty            0.073    -0.242    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.034    -0.314    
                         clock uncertainty            0.073    -0.242    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.034    -0.314    
                         clock uncertainty            0.073    -0.242    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.008%)  route 0.866ns (85.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.866     0.437    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y32         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y32         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.073    -0.237    
    SLICE_X28Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.332    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.658%)  route 0.658ns (82.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.658     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X44Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X44Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.195    -0.536    
                         clock uncertainty            0.073    -0.464    
    SLICE_X44Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.556    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.785    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.073     4.013    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.608    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.456ns (10.390%)  route 3.933ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         3.933     1.932    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.432     4.586    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.497     4.088    
                         clock uncertainty           -0.073     4.015    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405     3.610    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.610    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.456ns (10.390%)  route 3.933ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         3.933     1.932    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.432     4.586    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.497     4.088    
                         clock uncertainty           -0.073     4.015    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405     3.610    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.610    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.821%)  route 0.477ns (77.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.477     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y34         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y34         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.073    -0.465    
    SLICE_X37Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.073    -0.466    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.073    -0.466    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.073    -0.466    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.034    -0.314    
                         clock uncertainty            0.073    -0.242    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.034    -0.314    
                         clock uncertainty            0.073    -0.242    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.034    -0.314    
                         clock uncertainty            0.073    -0.242    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.034    -0.314    
                         clock uncertainty            0.073    -0.242    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.008%)  route 0.866ns (85.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.866     0.437    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y32         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y32         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.073    -0.237    
    SLICE_X28Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.332    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.658%)  route 0.658ns (82.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.658     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X44Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X44Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.195    -0.536    
                         clock uncertainty            0.073    -0.464    
    SLICE_X44Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.556    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.785    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.072     4.014    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.609    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.609    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.072     4.014    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.609    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.609    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.072     4.014    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.609    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.609    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.301     2.300    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y24         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y24         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.072     4.014    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405     3.609    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.609    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.072     4.014    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.609    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.609    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.072     4.014    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.609    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.609    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.072     4.014    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.609    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.609    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.456ns (9.630%)  route 4.279ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 4.584 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         4.279     2.279    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y25         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.430     4.584    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y25         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.497     4.086    
                         clock uncertainty           -0.072     4.014    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405     3.609    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.609    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.456ns (10.390%)  route 3.933ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         3.933     1.932    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.432     4.586    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.497     4.088    
                         clock uncertainty           -0.072     4.016    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405     3.611    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.611    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_1_1 rise@6.667ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.456ns (10.390%)  route 3.933ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.586 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.562    -2.457    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.456    -2.001 f  rst_reg/Q
                         net (fo=921, routed)         3.933     1.932    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        1.432     4.586    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.497     4.088    
                         clock uncertainty           -0.072     4.016    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405     3.611    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.611    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  1.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.821%)  route 0.477ns (77.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.477     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y34         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y34         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.537    
    SLICE_X37Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.629    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.195    -0.538    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.195    -0.538    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.846%)  route 0.476ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.476     0.048    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.195    -0.538    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.034    -0.314    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.406    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.034    -0.314    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.406    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.034    -0.314    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.406    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.677%)  route 0.820ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.820     0.391    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.820    -0.349    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.034    -0.314    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.406    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.008%)  route 0.866ns (85.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.866     0.437    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y32         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.825    -0.344    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y32         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.309    
    SLICE_X28Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.404    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.658%)  route 0.658ns (82.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.560    -0.569    clk
    SLICE_X41Y37         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.428 f  rst_reg/Q
                         net (fo=921, routed)         0.658     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X44Y33         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=6829, routed)        0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X44Y33         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.195    -0.536    
    SLICE_X44Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.628    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.858    





