// REQUIRES: intel_feature_isa_avx512_vnni_int16

# RUN: llvm-mc --disassemble %s -triple=x86_64 | FileCheck %s --check-prefixes=ATT
# RUN: llvm-mc --disassemble %s -triple=x86_64 -x86-asm-syntax=intel --output-asm-variant=1 | FileCheck %s --check-prefixes=INTEL

# ATT:        vpdpwsud %ymm24, %ymm23, %ymm22
# INTEL:      vpdpwsud ymm22, ymm23, ymm24
0x62,0x82,0x46,0x20,0xd2,0xf0

# ATT:        vpdpwsud %ymm24, %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwsud ymm22 {k7}, ymm23, ymm24
0x62,0x82,0x46,0x27,0xd2,0xf0

# ATT:        vpdpwsud %ymm24, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwsud ymm22 {k7} {z}, ymm23, ymm24
0x62,0x82,0x46,0xa7,0xd2,0xf0

# ATT:        vpdpwsud %xmm24, %xmm23, %xmm22
# INTEL:      vpdpwsud xmm22, xmm23, xmm24
0x62,0x82,0x46,0x00,0xd2,0xf0

# ATT:        vpdpwsud %xmm24, %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwsud xmm22 {k7}, xmm23, xmm24
0x62,0x82,0x46,0x07,0xd2,0xf0

# ATT:        vpdpwsud %xmm24, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwsud xmm22 {k7} {z}, xmm23, xmm24
0x62,0x82,0x46,0x87,0xd2,0xf0

# ATT:        vpdpwsud  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL:      vpdpwsud ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x46,0x20,0xd2,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwsud  291(%r8,%rax,4), %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwsud ymm22 {k7}, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x46,0x27,0xd2,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwsud  (%rip){1to8}, %ymm23, %ymm22
# INTEL:      vpdpwsud ymm22, ymm23, dword ptr [rip]{1to8}
0x62,0xe2,0x46,0x30,0xd2,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwsud  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL:      vpdpwsud ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe2,0x46,0x20,0xd2,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:        vpdpwsud  4064(%rcx), %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwsud ymm22 {k7} {z}, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe2,0x46,0xa7,0xd2,0x71,0x7f

# ATT:        vpdpwsud  -512(%rdx){1to8}, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwsud ymm22 {k7} {z}, ymm23, dword ptr [rdx - 512]{1to8}
0x62,0xe2,0x46,0xb7,0xd2,0x72,0x80

# ATT:        vpdpwsud  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL:      vpdpwsud xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x46,0x00,0xd2,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwsud  291(%r8,%rax,4), %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwsud xmm22 {k7}, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x46,0x07,0xd2,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwsud  (%rip){1to4}, %xmm23, %xmm22
# INTEL:      vpdpwsud xmm22, xmm23, dword ptr [rip]{1to4}
0x62,0xe2,0x46,0x10,0xd2,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwsud  -512(,%rbp,2), %xmm23, %xmm22
# INTEL:      vpdpwsud xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe2,0x46,0x00,0xd2,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:        vpdpwsud  2032(%rcx), %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwsud xmm22 {k7} {z}, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe2,0x46,0x87,0xd2,0x71,0x7f

# ATT:        vpdpwsud  -512(%rdx){1to4}, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwsud xmm22 {k7} {z}, xmm23, dword ptr [rdx - 512]{1to4}
0x62,0xe2,0x46,0x97,0xd2,0x72,0x80

# ATT:        vpdpwsuds %ymm24, %ymm23, %ymm22
# INTEL:      vpdpwsuds ymm22, ymm23, ymm24
0x62,0x82,0x46,0x20,0xd3,0xf0

# ATT:        vpdpwsuds %ymm24, %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwsuds ymm22 {k7}, ymm23, ymm24
0x62,0x82,0x46,0x27,0xd3,0xf0

# ATT:        vpdpwsuds %ymm24, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwsuds ymm22 {k7} {z}, ymm23, ymm24
0x62,0x82,0x46,0xa7,0xd3,0xf0

# ATT:        vpdpwsuds %xmm24, %xmm23, %xmm22
# INTEL:      vpdpwsuds xmm22, xmm23, xmm24
0x62,0x82,0x46,0x00,0xd3,0xf0

# ATT:        vpdpwsuds %xmm24, %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwsuds xmm22 {k7}, xmm23, xmm24
0x62,0x82,0x46,0x07,0xd3,0xf0

# ATT:        vpdpwsuds %xmm24, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwsuds xmm22 {k7} {z}, xmm23, xmm24
0x62,0x82,0x46,0x87,0xd3,0xf0

# ATT:        vpdpwsuds  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL:      vpdpwsuds ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x46,0x20,0xd3,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwsuds  291(%r8,%rax,4), %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwsuds ymm22 {k7}, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x46,0x27,0xd3,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwsuds  (%rip){1to8}, %ymm23, %ymm22
# INTEL:      vpdpwsuds ymm22, ymm23, dword ptr [rip]{1to8}
0x62,0xe2,0x46,0x30,0xd3,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwsuds  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL:      vpdpwsuds ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe2,0x46,0x20,0xd3,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:        vpdpwsuds  4064(%rcx), %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwsuds ymm22 {k7} {z}, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe2,0x46,0xa7,0xd3,0x71,0x7f

# ATT:        vpdpwsuds  -512(%rdx){1to8}, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwsuds ymm22 {k7} {z}, ymm23, dword ptr [rdx - 512]{1to8}
0x62,0xe2,0x46,0xb7,0xd3,0x72,0x80

# ATT:        vpdpwsuds  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL:      vpdpwsuds xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x46,0x00,0xd3,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwsuds  291(%r8,%rax,4), %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwsuds xmm22 {k7}, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x46,0x07,0xd3,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwsuds  (%rip){1to4}, %xmm23, %xmm22
# INTEL:      vpdpwsuds xmm22, xmm23, dword ptr [rip]{1to4}
0x62,0xe2,0x46,0x10,0xd3,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwsuds  -512(,%rbp,2), %xmm23, %xmm22
# INTEL:      vpdpwsuds xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe2,0x46,0x00,0xd3,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:        vpdpwsuds  2032(%rcx), %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwsuds xmm22 {k7} {z}, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe2,0x46,0x87,0xd3,0x71,0x7f

# ATT:        vpdpwsuds  -512(%rdx){1to4}, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwsuds xmm22 {k7} {z}, xmm23, dword ptr [rdx - 512]{1to4}
0x62,0xe2,0x46,0x97,0xd3,0x72,0x80

# ATT:        vpdpwusd %ymm24, %ymm23, %ymm22
# INTEL:      vpdpwusd ymm22, ymm23, ymm24
0x62,0x82,0x45,0x20,0xd2,0xf0

# ATT:        vpdpwusd %ymm24, %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwusd ymm22 {k7}, ymm23, ymm24
0x62,0x82,0x45,0x27,0xd2,0xf0

# ATT:        vpdpwusd %ymm24, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwusd ymm22 {k7} {z}, ymm23, ymm24
0x62,0x82,0x45,0xa7,0xd2,0xf0

# ATT:        vpdpwusd %xmm24, %xmm23, %xmm22
# INTEL:      vpdpwusd xmm22, xmm23, xmm24
0x62,0x82,0x45,0x00,0xd2,0xf0

# ATT:        vpdpwusd %xmm24, %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwusd xmm22 {k7}, xmm23, xmm24
0x62,0x82,0x45,0x07,0xd2,0xf0

# ATT:        vpdpwusd %xmm24, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwusd xmm22 {k7} {z}, xmm23, xmm24
0x62,0x82,0x45,0x87,0xd2,0xf0

# ATT:        vpdpwusd  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL:      vpdpwusd ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x45,0x20,0xd2,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwusd  291(%r8,%rax,4), %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwusd ymm22 {k7}, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x45,0x27,0xd2,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwusd  (%rip){1to8}, %ymm23, %ymm22
# INTEL:      vpdpwusd ymm22, ymm23, dword ptr [rip]{1to8}
0x62,0xe2,0x45,0x30,0xd2,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwusd  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL:      vpdpwusd ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe2,0x45,0x20,0xd2,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:        vpdpwusd  4064(%rcx), %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwusd ymm22 {k7} {z}, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe2,0x45,0xa7,0xd2,0x71,0x7f

# ATT:        vpdpwusd  -512(%rdx){1to8}, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwusd ymm22 {k7} {z}, ymm23, dword ptr [rdx - 512]{1to8}
0x62,0xe2,0x45,0xb7,0xd2,0x72,0x80

# ATT:        vpdpwusd  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL:      vpdpwusd xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x45,0x00,0xd2,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwusd  291(%r8,%rax,4), %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwusd xmm22 {k7}, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x45,0x07,0xd2,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwusd  (%rip){1to4}, %xmm23, %xmm22
# INTEL:      vpdpwusd xmm22, xmm23, dword ptr [rip]{1to4}
0x62,0xe2,0x45,0x10,0xd2,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwusd  -512(,%rbp,2), %xmm23, %xmm22
# INTEL:      vpdpwusd xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe2,0x45,0x00,0xd2,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:        vpdpwusd  2032(%rcx), %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwusd xmm22 {k7} {z}, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe2,0x45,0x87,0xd2,0x71,0x7f

# ATT:        vpdpwusd  -512(%rdx){1to4}, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwusd xmm22 {k7} {z}, xmm23, dword ptr [rdx - 512]{1to4}
0x62,0xe2,0x45,0x97,0xd2,0x72,0x80

# ATT:        vpdpwusds %ymm24, %ymm23, %ymm22
# INTEL:      vpdpwusds ymm22, ymm23, ymm24
0x62,0x82,0x45,0x20,0xd3,0xf0

# ATT:        vpdpwusds %ymm24, %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwusds ymm22 {k7}, ymm23, ymm24
0x62,0x82,0x45,0x27,0xd3,0xf0

# ATT:        vpdpwusds %ymm24, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwusds ymm22 {k7} {z}, ymm23, ymm24
0x62,0x82,0x45,0xa7,0xd3,0xf0

# ATT:        vpdpwusds %xmm24, %xmm23, %xmm22
# INTEL:      vpdpwusds xmm22, xmm23, xmm24
0x62,0x82,0x45,0x00,0xd3,0xf0

# ATT:        vpdpwusds %xmm24, %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwusds xmm22 {k7}, xmm23, xmm24
0x62,0x82,0x45,0x07,0xd3,0xf0

# ATT:        vpdpwusds %xmm24, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwusds xmm22 {k7} {z}, xmm23, xmm24
0x62,0x82,0x45,0x87,0xd3,0xf0

# ATT:        vpdpwusds  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL:      vpdpwusds ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x45,0x20,0xd3,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwusds  291(%r8,%rax,4), %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwusds ymm22 {k7}, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x45,0x27,0xd3,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwusds  (%rip){1to8}, %ymm23, %ymm22
# INTEL:      vpdpwusds ymm22, ymm23, dword ptr [rip]{1to8}
0x62,0xe2,0x45,0x30,0xd3,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwusds  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL:      vpdpwusds ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe2,0x45,0x20,0xd3,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:        vpdpwusds  4064(%rcx), %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwusds ymm22 {k7} {z}, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe2,0x45,0xa7,0xd3,0x71,0x7f

# ATT:        vpdpwusds  -512(%rdx){1to8}, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwusds ymm22 {k7} {z}, ymm23, dword ptr [rdx - 512]{1to8}
0x62,0xe2,0x45,0xb7,0xd3,0x72,0x80

# ATT:        vpdpwusds  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL:      vpdpwusds xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x45,0x00,0xd3,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwusds  291(%r8,%rax,4), %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwusds xmm22 {k7}, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x45,0x07,0xd3,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwusds  (%rip){1to4}, %xmm23, %xmm22
# INTEL:      vpdpwusds xmm22, xmm23, dword ptr [rip]{1to4}
0x62,0xe2,0x45,0x10,0xd3,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwusds  -512(,%rbp,2), %xmm23, %xmm22
# INTEL:      vpdpwusds xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe2,0x45,0x00,0xd3,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:        vpdpwusds  2032(%rcx), %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwusds xmm22 {k7} {z}, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe2,0x45,0x87,0xd3,0x71,0x7f

# ATT:        vpdpwusds  -512(%rdx){1to4}, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwusds xmm22 {k7} {z}, xmm23, dword ptr [rdx - 512]{1to4}
0x62,0xe2,0x45,0x97,0xd3,0x72,0x80

# ATT:        vpdpwuud %ymm24, %ymm23, %ymm22
# INTEL:      vpdpwuud ymm22, ymm23, ymm24
0x62,0x82,0x44,0x20,0xd2,0xf0

# ATT:        vpdpwuud %ymm24, %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwuud ymm22 {k7}, ymm23, ymm24
0x62,0x82,0x44,0x27,0xd2,0xf0

# ATT:        vpdpwuud %ymm24, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwuud ymm22 {k7} {z}, ymm23, ymm24
0x62,0x82,0x44,0xa7,0xd2,0xf0

# ATT:        vpdpwuud %xmm24, %xmm23, %xmm22
# INTEL:      vpdpwuud xmm22, xmm23, xmm24
0x62,0x82,0x44,0x00,0xd2,0xf0

# ATT:        vpdpwuud %xmm24, %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwuud xmm22 {k7}, xmm23, xmm24
0x62,0x82,0x44,0x07,0xd2,0xf0

# ATT:        vpdpwuud %xmm24, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwuud xmm22 {k7} {z}, xmm23, xmm24
0x62,0x82,0x44,0x87,0xd2,0xf0

# ATT:        vpdpwuud  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL:      vpdpwuud ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x44,0x20,0xd2,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwuud  291(%r8,%rax,4), %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwuud ymm22 {k7}, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x44,0x27,0xd2,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwuud  (%rip){1to8}, %ymm23, %ymm22
# INTEL:      vpdpwuud ymm22, ymm23, dword ptr [rip]{1to8}
0x62,0xe2,0x44,0x30,0xd2,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwuud  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL:      vpdpwuud ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe2,0x44,0x20,0xd2,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:        vpdpwuud  4064(%rcx), %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwuud ymm22 {k7} {z}, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe2,0x44,0xa7,0xd2,0x71,0x7f

# ATT:        vpdpwuud  -512(%rdx){1to8}, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwuud ymm22 {k7} {z}, ymm23, dword ptr [rdx - 512]{1to8}
0x62,0xe2,0x44,0xb7,0xd2,0x72,0x80

# ATT:        vpdpwuud  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL:      vpdpwuud xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x44,0x00,0xd2,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwuud  291(%r8,%rax,4), %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwuud xmm22 {k7}, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x44,0x07,0xd2,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwuud  (%rip){1to4}, %xmm23, %xmm22
# INTEL:      vpdpwuud xmm22, xmm23, dword ptr [rip]{1to4}
0x62,0xe2,0x44,0x10,0xd2,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwuud  -512(,%rbp,2), %xmm23, %xmm22
# INTEL:      vpdpwuud xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe2,0x44,0x00,0xd2,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:        vpdpwuud  2032(%rcx), %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwuud xmm22 {k7} {z}, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe2,0x44,0x87,0xd2,0x71,0x7f

# ATT:        vpdpwuud  -512(%rdx){1to4}, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwuud xmm22 {k7} {z}, xmm23, dword ptr [rdx - 512]{1to4}
0x62,0xe2,0x44,0x97,0xd2,0x72,0x80

# ATT:        vpdpwuuds %ymm24, %ymm23, %ymm22
# INTEL:      vpdpwuuds ymm22, ymm23, ymm24
0x62,0x82,0x44,0x20,0xd3,0xf0

# ATT:        vpdpwuuds %ymm24, %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwuuds ymm22 {k7}, ymm23, ymm24
0x62,0x82,0x44,0x27,0xd3,0xf0

# ATT:        vpdpwuuds %ymm24, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwuuds ymm22 {k7} {z}, ymm23, ymm24
0x62,0x82,0x44,0xa7,0xd3,0xf0

# ATT:        vpdpwuuds %xmm24, %xmm23, %xmm22
# INTEL:      vpdpwuuds xmm22, xmm23, xmm24
0x62,0x82,0x44,0x00,0xd3,0xf0

# ATT:        vpdpwuuds %xmm24, %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwuuds xmm22 {k7}, xmm23, xmm24
0x62,0x82,0x44,0x07,0xd3,0xf0

# ATT:        vpdpwuuds %xmm24, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwuuds xmm22 {k7} {z}, xmm23, xmm24
0x62,0x82,0x44,0x87,0xd3,0xf0

# ATT:        vpdpwuuds  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL:      vpdpwuuds ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x44,0x20,0xd3,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwuuds  291(%r8,%rax,4), %ymm23, %ymm22 {%k7}
# INTEL:      vpdpwuuds ymm22 {k7}, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x44,0x27,0xd3,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwuuds  (%rip){1to8}, %ymm23, %ymm22
# INTEL:      vpdpwuuds ymm22, ymm23, dword ptr [rip]{1to8}
0x62,0xe2,0x44,0x30,0xd3,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwuuds  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL:      vpdpwuuds ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe2,0x44,0x20,0xd3,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:        vpdpwuuds  4064(%rcx), %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwuuds ymm22 {k7} {z}, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe2,0x44,0xa7,0xd3,0x71,0x7f

# ATT:        vpdpwuuds  -512(%rdx){1to8}, %ymm23, %ymm22 {%k7} {z}
# INTEL:      vpdpwuuds ymm22 {k7} {z}, ymm23, dword ptr [rdx - 512]{1to8}
0x62,0xe2,0x44,0xb7,0xd3,0x72,0x80

# ATT:        vpdpwuuds  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL:      vpdpwuuds xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x44,0x00,0xd3,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:        vpdpwuuds  291(%r8,%rax,4), %xmm23, %xmm22 {%k7}
# INTEL:      vpdpwuuds xmm22 {k7}, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x44,0x07,0xd3,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:        vpdpwuuds  (%rip){1to4}, %xmm23, %xmm22
# INTEL:      vpdpwuuds xmm22, xmm23, dword ptr [rip]{1to4}
0x62,0xe2,0x44,0x10,0xd3,0x35,0x00,0x00,0x00,0x00

# ATT:        vpdpwuuds  -512(,%rbp,2), %xmm23, %xmm22
# INTEL:      vpdpwuuds xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe2,0x44,0x00,0xd3,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:        vpdpwuuds  2032(%rcx), %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwuuds xmm22 {k7} {z}, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe2,0x44,0x87,0xd3,0x71,0x7f

# ATT:        vpdpwuuds  -512(%rdx){1to4}, %xmm23, %xmm22 {%k7} {z}
# INTEL:      vpdpwuuds xmm22 {k7} {z}, xmm23, dword ptr [rdx - 512]{1to4}
0x62,0xe2,0x44,0x97,0xd3,0x72,0x80

