// Seed: 1160404178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output uwire id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    output wand id_6
);
  and primCall (id_0, id_5, id_3, id_8, id_4);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output tri id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_2 ? 1'b0 : id_1;
endmodule
