// Processed by function `construct_kairos` in `verilog_tricks.py`.
// Machine A:
// Processed by function `add_clk_enable_signal` in `verilog_tricks.py`.
// Processed by function `remove_reset_signal` in `verilog_tricks.py`.
module top_A (
  ap_clk,
  ap_start,
  ap_done,
  ap_idle,
  ap_ready,
  op_0,
  op_1,
  op_7,
  op_8,
  op_9,
  op_10,
  op_15,
  op_15_ap_vld,
clk_enable
);
input clk_enable;


input ap_clk;
wire ap_rst;
assign ap_rst = op_15_ap_vld;
input ap_start;
input [3:0] op_0;
input [3:0] op_1;
input [3:0] op_10;
input [1:0] op_7;
input [7:0] op_8;
input op_9;
output ap_done;
output ap_idle;
output ap_ready;
output [31:0] op_15;
output op_15_ap_vld;


reg [1:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ain_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.bin_s1 ;
reg \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.carry_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.sum_s1 ;
reg [2:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ain_s1 ;
reg [2:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.bin_s1 ;
reg \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.carry_s1 ;
reg [2:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.sum_s1 ;
reg [2:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ain_s1 ;
reg [2:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.bin_s1 ;
reg \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.carry_s1 ;
reg [2:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.sum_s1 ;
reg [4:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ain_s1 ;
reg [4:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.bin_s1 ;
reg \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.carry_s1 ;
reg [3:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.sum_s1 ;
reg [4:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ain_s1 ;
reg [4:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.bin_s1 ;
reg \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.carry_s1 ;
reg [3:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.sum_s1 ;
reg [4:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ain_s1 ;
reg [4:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.bin_s1 ;
reg \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.carry_s1 ;
reg [3:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.sum_s1 ;
reg [5:0] add_ln691_reg_275;
reg [13:0] ap_CS_fsm = 14'h0001;
reg icmp_ln878_reg_228;
reg [8:0] op_14_V_reg_305;
reg [5:0] ret_V_1_reg_280;
reg [8:0] ret_V_2_reg_295;
reg [5:0] ret_V_reg_258;
reg [3:0] rhs_reg_238;
reg [8:0] select_ln69_reg_300;
reg [5:0] sext_ln850_reg_268;
reg [4:0] tmp_reg_263;
wire [5:0] _000_;
wire [13:0] _001_;
wire _002_;
wire [8:0] _003_;
wire [5:0] _004_;
wire [8:0] _005_;
wire [5:0] _006_;
wire [3:0] _007_;
wire [8:0] _008_;
wire [5:0] _009_;
wire [4:0] _010_;
wire [1:0] _011_;
wire _012_;
wire _013_;
wire _014_;
wire [1:0] _015_;
wire [1:0] _016_;
wire _017_;
wire [1:0] _018_;
wire [2:0] _019_;
wire [2:0] _020_;
wire [2:0] _021_;
wire [2:0] _022_;
wire _023_;
wire [2:0] _024_;
wire [3:0] _025_;
wire [3:0] _026_;
wire [2:0] _027_;
wire [2:0] _028_;
wire _029_;
wire [2:0] _030_;
wire [3:0] _031_;
wire [3:0] _032_;
wire [4:0] _033_;
wire [4:0] _034_;
wire _035_;
wire [3:0] _036_;
wire [4:0] _037_;
wire [5:0] _038_;
wire [4:0] _039_;
wire [4:0] _040_;
wire _041_;
wire [3:0] _042_;
wire [4:0] _043_;
wire [5:0] _044_;
wire [4:0] _045_;
wire [4:0] _046_;
wire _047_;
wire [3:0] _048_;
wire [4:0] _049_;
wire [5:0] _050_;
wire _051_;
wire _052_;
wire _053_;
wire _054_;
wire _055_;
wire _056_;
wire _057_;
wire _058_;
wire _059_;
wire _060_;
wire _061_;
wire _062_;
wire _063_;
wire _064_;
wire _065_;
wire \add_4ns_4ns_4_2_1_U1.ce ;
wire \add_4ns_4ns_4_2_1_U1.clk ;
wire [3:0] \add_4ns_4ns_4_2_1_U1.din0 ;
wire [3:0] \add_4ns_4ns_4_2_1_U1.din1 ;
wire [3:0] \add_4ns_4ns_4_2_1_U1.dout ;
wire \add_4ns_4ns_4_2_1_U1.reset ;
wire [3:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.a ;
wire [3:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ain_s0 ;
wire [3:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.b ;
wire [3:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.bin_s0 ;
wire \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ce ;
wire \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.clk ;
wire \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.facout_s1 ;
wire \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.facout_s2 ;
wire [1:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.fas_s1 ;
wire [1:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.fas_s2 ;
wire \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.reset ;
wire [3:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.s ;
wire [1:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.a ;
wire [1:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.b ;
wire \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.cin ;
wire \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.cout ;
wire [1:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.s ;
wire [1:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.a ;
wire [1:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.b ;
wire \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.cin ;
wire \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.cout ;
wire [1:0] \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.s ;
wire \add_6s_6ns_6_2_1_U3.ce ;
wire \add_6s_6ns_6_2_1_U3.clk ;
wire [5:0] \add_6s_6ns_6_2_1_U3.din0 ;
wire [5:0] \add_6s_6ns_6_2_1_U3.din1 ;
wire [5:0] \add_6s_6ns_6_2_1_U3.dout ;
wire \add_6s_6ns_6_2_1_U3.reset ;
wire [5:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.a ;
wire [5:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ain_s0 ;
wire [5:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.b ;
wire [5:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.bin_s0 ;
wire \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ce ;
wire \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.clk ;
wire \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.facout_s1 ;
wire \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.facout_s2 ;
wire [2:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.fas_s1 ;
wire [2:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.fas_s2 ;
wire \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.reset ;
wire [5:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.s ;
wire [2:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.a ;
wire [2:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.b ;
wire \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.cin ;
wire \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.cout ;
wire [2:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.s ;
wire [2:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.a ;
wire [2:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.b ;
wire \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.cin ;
wire \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.cout ;
wire [2:0] \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.s ;
wire \add_6s_6s_6_2_1_U2.ce ;
wire \add_6s_6s_6_2_1_U2.clk ;
wire [5:0] \add_6s_6s_6_2_1_U2.din0 ;
wire [5:0] \add_6s_6s_6_2_1_U2.din1 ;
wire [5:0] \add_6s_6s_6_2_1_U2.dout ;
wire \add_6s_6s_6_2_1_U2.reset ;
wire [5:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.a ;
wire [5:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ain_s0 ;
wire [5:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.b ;
wire [5:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.bin_s0 ;
wire \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ce ;
wire \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.clk ;
wire \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.facout_s1 ;
wire \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.facout_s2 ;
wire [2:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.fas_s1 ;
wire [2:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.fas_s2 ;
wire \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.reset ;
wire [5:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.s ;
wire [2:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.a ;
wire [2:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.b ;
wire \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.cin ;
wire \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.cout ;
wire [2:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.s ;
wire [2:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.a ;
wire [2:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.b ;
wire \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.cin ;
wire \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.cout ;
wire [2:0] \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.s ;
wire \add_9ns_9ns_9_2_1_U5.ce ;
wire \add_9ns_9ns_9_2_1_U5.clk ;
wire [8:0] \add_9ns_9ns_9_2_1_U5.din0 ;
wire [8:0] \add_9ns_9ns_9_2_1_U5.din1 ;
wire [8:0] \add_9ns_9ns_9_2_1_U5.dout ;
wire \add_9ns_9ns_9_2_1_U5.reset ;
wire [8:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.a ;
wire [8:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ain_s0 ;
wire [8:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.b ;
wire [8:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.bin_s0 ;
wire \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ce ;
wire \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.clk ;
wire \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.facout_s1 ;
wire \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.facout_s2 ;
wire [3:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.fas_s1 ;
wire [4:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.fas_s2 ;
wire \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.reset ;
wire [8:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.s ;
wire [3:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.a ;
wire [3:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.b ;
wire \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.cin ;
wire \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.cout ;
wire [3:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.s ;
wire [4:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.a ;
wire [4:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.b ;
wire \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.cin ;
wire \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.cout ;
wire [4:0] \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.s ;
wire \add_9ns_9s_9_2_1_U6.ce ;
wire \add_9ns_9s_9_2_1_U6.clk ;
wire [8:0] \add_9ns_9s_9_2_1_U6.din0 ;
wire [8:0] \add_9ns_9s_9_2_1_U6.din1 ;
wire [8:0] \add_9ns_9s_9_2_1_U6.dout ;
wire \add_9ns_9s_9_2_1_U6.reset ;
wire [8:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.a ;
wire [8:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ain_s0 ;
wire [8:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.b ;
wire [8:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.bin_s0 ;
wire \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ce ;
wire \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.clk ;
wire \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.facout_s1 ;
wire \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.facout_s2 ;
wire [3:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.fas_s1 ;
wire [4:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.fas_s2 ;
wire \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.reset ;
wire [8:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.s ;
wire [3:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.a ;
wire [3:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.b ;
wire \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.cin ;
wire \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.cout ;
wire [3:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.s ;
wire [4:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.a ;
wire [4:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.b ;
wire \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.cin ;
wire \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.cout ;
wire [4:0] \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.s ;
wire \add_9s_9s_9_2_1_U4.ce ;
wire \add_9s_9s_9_2_1_U4.clk ;
wire [8:0] \add_9s_9s_9_2_1_U4.din0 ;
wire [8:0] \add_9s_9s_9_2_1_U4.din1 ;
wire [8:0] \add_9s_9s_9_2_1_U4.dout ;
wire \add_9s_9s_9_2_1_U4.reset ;
wire [8:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.a ;
wire [8:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ain_s0 ;
wire [8:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.b ;
wire [8:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.bin_s0 ;
wire \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ce ;
wire \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.clk ;
wire \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.facout_s1 ;
wire \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.facout_s2 ;
wire [3:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.fas_s1 ;
wire [4:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.fas_s2 ;
wire \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.reset ;
wire [8:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.s ;
wire [3:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.a ;
wire [3:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.b ;
wire \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.cin ;
wire \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.cout ;
wire [3:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.s ;
wire [4:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.a ;
wire [4:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.b ;
wire \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.cin ;
wire \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.cout ;
wire [4:0] \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.s ;
wire ap_CS_fsm_state1;
wire ap_CS_fsm_state10;
wire ap_CS_fsm_state11;
wire ap_CS_fsm_state12;
wire ap_CS_fsm_state13;
wire ap_CS_fsm_state14;
wire ap_CS_fsm_state2;
wire ap_CS_fsm_state3;
wire ap_CS_fsm_state4;
wire ap_CS_fsm_state5;
wire ap_CS_fsm_state6;
wire ap_CS_fsm_state7;
wire ap_CS_fsm_state8;
wire ap_CS_fsm_state9;
wire [13:0] ap_NS_fsm;
wire ap_clk;
wire ap_done;
wire ap_idle;
wire ap_ready;
wire ap_rst;
wire ap_start;
wire [3:0] grp_fu_116_p0;
wire [3:0] grp_fu_116_p2;
wire [5:0] grp_fu_136_p0;
wire [5:0] grp_fu_136_p1;
wire [5:0] grp_fu_136_p2;
wire [5:0] grp_fu_155_p0;
wire [5:0] grp_fu_155_p2;
wire [8:0] grp_fu_191_p0;
wire [8:0] grp_fu_191_p1;
wire [8:0] grp_fu_191_p2;
wire [8:0] grp_fu_205_p2;
wire [8:0] grp_fu_213_p1;
wire [8:0] grp_fu_213_p2;
wire icmp_ln878_fu_107_p2;
wire [3:0] op_0;
wire [3:0] op_1;
wire [3:0] op_10;
wire [31:0] op_15;
wire op_15_ap_vld;
wire [1:0] op_7;
wire [7:0] op_8;
wire op_9;
wire p_Result_s_fu_161_p3;
wire [5:0] ret_V_1_fu_177_p3;
wire [4:0] rhs_1_fu_125_p3;
wire [8:0] select_ln69_fu_197_p3;
wire [5:0] select_ln850_fu_171_p3;
wire [1:0] sext_ln1192_fu_121_p0;
wire [5:0] sext_ln850_fu_152_p1;
wire [4:0] sext_ln878_fu_99_p1;
wire [1:0] trunc_ln851_fu_168_p0;
wire trunc_ln851_fu_168_p1;
wire [4:0] zext_ln878_fu_103_p1;


assign _012_ = ap_CS_fsm[0] & _014_;
assign _013_ = ap_CS_fsm[0] & ap_start;
assign _014_ = ~ ap_start;
always @(posedge \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.clk )
\add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.bin_s1  <= _016_;
always @(posedge \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.clk )
\add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ain_s1  <= _015_;
always @(posedge \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.clk )
\add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.sum_s1  <= _018_;
always @(posedge \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.clk )
\add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.carry_s1  <= _017_;
assign _016_ = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ce  ? \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.b [3:2] : \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.bin_s1 ;
assign _015_ = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ce  ? \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.a [3:2] : \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ain_s1 ;
assign _017_ = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ce  ? \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.facout_s1  : \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.carry_s1 ;
assign _018_ = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ce  ? \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.fas_s1  : \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.sum_s1 ;
assign _019_ = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.a  + \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.b ;
assign { \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.cout , \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.s  } = _019_ + \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.cin ;
assign _020_ = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.a  + \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.b ;
assign { \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.cout , \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.s  } = _020_ + \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.cin ;
always @(posedge \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.clk )
\add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.bin_s1  <= _022_;
always @(posedge \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.clk )
\add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ain_s1  <= _021_;
always @(posedge \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.clk )
\add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.sum_s1  <= _024_;
always @(posedge \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.clk )
\add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.carry_s1  <= _023_;
assign _022_ = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ce  ? \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.b [5:3] : \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.bin_s1 ;
assign _021_ = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ce  ? \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.a [5:3] : \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ain_s1 ;
assign _023_ = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ce  ? \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.facout_s1  : \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.carry_s1 ;
assign _024_ = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ce  ? \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.fas_s1  : \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.sum_s1 ;
assign _025_ = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.a  + \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.b ;
assign { \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.cout , \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.s  } = _025_ + \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.cin ;
assign _026_ = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.a  + \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.b ;
assign { \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.cout , \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.s  } = _026_ + \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.clk )
\add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.bin_s1  <= _028_;
always @(posedge \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.clk )
\add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ain_s1  <= _027_;
always @(posedge \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.clk )
\add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.sum_s1  <= _030_;
always @(posedge \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.clk )
\add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.carry_s1  <= _029_;
assign _028_ = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ce  ? \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.b [5:3] : \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.bin_s1 ;
assign _027_ = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ce  ? \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.a [5:3] : \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ain_s1 ;
assign _029_ = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ce  ? \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.facout_s1  : \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.carry_s1 ;
assign _030_ = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ce  ? \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.fas_s1  : \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.sum_s1 ;
assign _031_ = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.a  + \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.b ;
assign { \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.cout , \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.s  } = _031_ + \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.cin ;
assign _032_ = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.a  + \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.b ;
assign { \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.cout , \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.s  } = _032_ + \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.cin ;
always @(posedge \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.clk )
\add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.bin_s1  <= _034_;
always @(posedge \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.clk )
\add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ain_s1  <= _033_;
always @(posedge \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.clk )
\add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.sum_s1  <= _036_;
always @(posedge \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.clk )
\add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.carry_s1  <= _035_;
assign _034_ = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ce  ? \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.b [8:4] : \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.bin_s1 ;
assign _033_ = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ce  ? \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.a [8:4] : \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ain_s1 ;
assign _035_ = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ce  ? \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.facout_s1  : \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.carry_s1 ;
assign _036_ = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ce  ? \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.fas_s1  : \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.sum_s1 ;
assign _037_ = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.a  + \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.b ;
assign { \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.cout , \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.s  } = _037_ + \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.cin ;
assign _038_ = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.a  + \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.b ;
assign { \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.cout , \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.s  } = _038_ + \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.cin ;
always @(posedge \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.clk )
\add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.bin_s1  <= _040_;
always @(posedge \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.clk )
\add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ain_s1  <= _039_;
always @(posedge \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.clk )
\add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.sum_s1  <= _042_;
always @(posedge \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.clk )
\add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.carry_s1  <= _041_;
assign _040_ = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ce  ? \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.b [8:4] : \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.bin_s1 ;
assign _039_ = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ce  ? \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.a [8:4] : \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ain_s1 ;
assign _041_ = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ce  ? \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.facout_s1  : \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.carry_s1 ;
assign _042_ = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ce  ? \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.fas_s1  : \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.sum_s1 ;
assign _043_ = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.a  + \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.b ;
assign { \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.cout , \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.s  } = _043_ + \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.cin ;
assign _044_ = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.a  + \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.b ;
assign { \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.cout , \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.s  } = _044_ + \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.cin ;
always @(posedge \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.clk )
\add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.bin_s1  <= _046_;
always @(posedge \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.clk )
\add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ain_s1  <= _045_;
always @(posedge \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.clk )
\add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.sum_s1  <= _048_;
always @(posedge \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.clk )
\add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.carry_s1  <= _047_;
assign _046_ = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ce  ? \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.b [8:4] : \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.bin_s1 ;
assign _045_ = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ce  ? \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.a [8:4] : \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ain_s1 ;
assign _047_ = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ce  ? \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.facout_s1  : \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.carry_s1 ;
assign _048_ = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ce  ? \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.fas_s1  : \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.sum_s1 ;
assign _049_ = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.a  + \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.b ;
assign { \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.cout , \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.s  } = _049_ + \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.cin ;
assign _050_ = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.a  + \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.b ;
assign { \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.cout , \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.s  } = _050_ + \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.cin ;
assign _051_ = $signed(op_0) < $signed({ 1'h0, op_1 });
always @(posedge ap_clk)
sext_ln850_reg_268 <= _009_;
always @(posedge ap_clk)
rhs_reg_238 <= _007_;
always @(posedge ap_clk)
ret_V_reg_258 <= _006_;
always @(posedge ap_clk)
tmp_reg_263 <= _010_;
always @(posedge ap_clk)
ret_V_2_reg_295 <= _005_;
always @(posedge ap_clk)
select_ln69_reg_300 <= _008_;
always @(posedge ap_clk)
ret_V_1_reg_280 <= _004_;
always @(posedge ap_clk)
op_14_V_reg_305 <= _003_;
always @(posedge ap_clk)
icmp_ln878_reg_228 <= _002_;
always @(posedge ap_clk)
add_ln691_reg_275 <= _000_;
always @(posedge ap_clk)
ap_CS_fsm <= _001_;
assign _052_ = ap_CS_fsm == 13'h1000;
assign _053_ = ap_CS_fsm == 12'h800;
assign _054_ = ap_CS_fsm == 11'h400;
assign _055_ = ap_CS_fsm == 10'h200;
assign _056_ = ap_CS_fsm == 9'h100;
assign _057_ = ap_CS_fsm == 8'h80;
assign _058_ = ap_CS_fsm == 7'h40;
assign _059_ = ap_CS_fsm == 6'h20;
assign _060_ = ap_CS_fsm == 5'h10;
assign _061_ = ap_CS_fsm == 4'h8;
assign _062_ = ap_CS_fsm == 3'h4;
assign _063_ = ap_CS_fsm == 2'h2;
assign _064_ = ap_CS_fsm == 1'h1;
assign op_15_ap_vld = ap_CS_fsm[13] ? 1'h1 : 1'h0;
assign ap_idle = _012_ ? 1'h1 : 1'h0;
assign _009_ = ap_CS_fsm[5] ? { tmp_reg_263[4], tmp_reg_263 } : sext_ln850_reg_268;
assign _007_ = ap_CS_fsm[2] ? grp_fu_116_p2 : rhs_reg_238;
assign _010_ = ap_CS_fsm[4] ? grp_fu_136_p2[5:1] : tmp_reg_263;
assign _006_ = ap_CS_fsm[4] ? grp_fu_136_p2 : ret_V_reg_258;
assign _008_ = ap_CS_fsm[9] ? select_ln69_fu_197_p3 : select_ln69_reg_300;
assign _005_ = ap_CS_fsm[9] ? grp_fu_191_p2 : ret_V_2_reg_295;
assign _004_ = ap_CS_fsm[7] ? ret_V_1_fu_177_p3 : ret_V_1_reg_280;
assign _003_ = ap_CS_fsm[11] ? grp_fu_205_p2 : op_14_V_reg_305;
assign _002_ = ap_CS_fsm[0] ? icmp_ln878_fu_107_p2 : icmp_ln878_reg_228;
assign _000_ = ap_CS_fsm[6] ? grp_fu_155_p2 : add_ln691_reg_275;
assign _001_ = ap_rst ? 14'h0001 : ap_NS_fsm;
assign _011_ = _013_ ? 2'h2 : 2'h1;
function [13:0] _180_;
input [13:0] a;
input [195:0] b;
input [13:0] s;
case (s)
14'b00000000000001:
_180_ = b[13:0];
14'b00000000000010:
_180_ = b[27:14];
14'b00000000000100:
_180_ = b[41:28];
14'b00000000001000:
_180_ = b[55:42];
14'b00000000010000:
_180_ = b[69:56];
14'b00000000100000:
_180_ = b[83:70];
14'b00000001000000:
_180_ = b[97:84];
14'b00000010000000:
_180_ = b[111:98];
14'b00000100000000:
_180_ = b[125:112];
14'b00001000000000:
_180_ = b[139:126];
14'b00010000000000:
_180_ = b[153:140];
14'b00100000000000:
_180_ = b[167:154];
14'b01000000000000:
_180_ = b[181:168];
14'b10000000000000:
_180_ = b[195:182];
14'b00000000000000:
_180_ = a;
default:
_180_ = 14'bx;
endcase
endfunction
assign ap_NS_fsm = _180_(14'hxxxx, { 12'h000, _011_, 182'h0004002001000800400200100080040020010008000001 }, { _064_, _063_, _062_, _061_, _060_, _059_, _058_, _057_, _056_, _055_, _054_, _053_, _052_, _065_ });
assign _065_ = ap_CS_fsm == 14'h2000;
assign icmp_ln878_fu_107_p2 = _051_ ? 1'h1 : 1'h0;
assign ret_V_1_fu_177_p3 = ret_V_reg_258[5] ? select_ln850_fu_171_p3 : sext_ln850_reg_268;
assign select_ln69_fu_197_p3 = op_9 ? 9'h1ff : 9'h000;
assign select_ln850_fu_171_p3 = op_7[0] ? add_ln691_reg_275 : sext_ln850_reg_268;
assign ap_CS_fsm_state1 = ap_CS_fsm[0];
assign ap_CS_fsm_state10 = ap_CS_fsm[9];
assign ap_CS_fsm_state11 = ap_CS_fsm[10];
assign ap_CS_fsm_state12 = ap_CS_fsm[11];
assign ap_CS_fsm_state13 = ap_CS_fsm[12];
assign ap_CS_fsm_state14 = ap_CS_fsm[13];
assign ap_CS_fsm_state2 = ap_CS_fsm[1];
assign ap_CS_fsm_state3 = ap_CS_fsm[2];
assign ap_CS_fsm_state4 = ap_CS_fsm[3];
assign ap_CS_fsm_state5 = ap_CS_fsm[4];
assign ap_CS_fsm_state6 = ap_CS_fsm[5];
assign ap_CS_fsm_state7 = ap_CS_fsm[6];
assign ap_CS_fsm_state8 = ap_CS_fsm[7];
assign ap_CS_fsm_state9 = ap_CS_fsm[8];
assign ap_done = op_15_ap_vld;
assign ap_ready = op_15_ap_vld;
assign grp_fu_116_p0 = { 3'h0, icmp_ln878_reg_228 };
assign grp_fu_136_p0 = { rhs_reg_238[3], rhs_reg_238, 1'h0 };
assign grp_fu_136_p1 = { op_7[1], op_7[1], op_7[1], op_7[1], op_7 };
assign grp_fu_155_p0 = { tmp_reg_263[4], tmp_reg_263 };
assign grp_fu_191_p0 = { ret_V_1_reg_280[5], ret_V_1_reg_280[5], ret_V_1_reg_280[5], ret_V_1_reg_280 };
assign grp_fu_191_p1 = { op_8[7], op_8 };
assign grp_fu_213_p1 = { op_10[3], op_10[3], op_10[3], op_10[3], op_10[3], op_10 };
assign op_15 = { grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2[8], grp_fu_213_p2 };
assign p_Result_s_fu_161_p3 = ret_V_reg_258[5];
assign rhs_1_fu_125_p3 = { rhs_reg_238, 1'h0 };
assign sext_ln1192_fu_121_p0 = op_7;
assign sext_ln850_fu_152_p1 = { tmp_reg_263[4], tmp_reg_263 };
assign sext_ln878_fu_99_p1 = { op_0[3], op_0 };
assign trunc_ln851_fu_168_p0 = op_7;
assign trunc_ln851_fu_168_p1 = op_7[0];
assign zext_ln878_fu_103_p1 = { 1'h0, op_1 };
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ain_s0  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.a ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.bin_s0  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.b ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.s  = { \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.fas_s2 , \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.sum_s1  };
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.a  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ain_s1 ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.b  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.bin_s1 ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.cin  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.carry_s1 ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.facout_s2  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.cout ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.fas_s2  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u2.s ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.a  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.a [3:0];
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.b  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.b [3:0];
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.facout_s1  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.cout ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.fas_s1  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.u1.s ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.a  = \add_9s_9s_9_2_1_U4.din0 ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.b  = \add_9s_9s_9_2_1_U4.din1 ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.ce  = \add_9s_9s_9_2_1_U4.ce ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.clk  = \add_9s_9s_9_2_1_U4.clk ;
assign \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.reset  = \add_9s_9s_9_2_1_U4.reset ;
assign \add_9s_9s_9_2_1_U4.dout  = \add_9s_9s_9_2_1_U4.top_add_9s_9s_9_2_1_Adder_3_U.s ;
assign \add_9s_9s_9_2_1_U4.ce  = 1'h1;
assign \add_9s_9s_9_2_1_U4.clk  = ap_clk;
assign \add_9s_9s_9_2_1_U4.din0  = { ret_V_1_reg_280[5], ret_V_1_reg_280[5], ret_V_1_reg_280[5], ret_V_1_reg_280 };
assign \add_9s_9s_9_2_1_U4.din1  = { op_8[7], op_8 };
assign grp_fu_191_p2 = \add_9s_9s_9_2_1_U4.dout ;
assign \add_9s_9s_9_2_1_U4.reset  = ap_rst;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ain_s0  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.a ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.bin_s0  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.b ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.s  = { \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.fas_s2 , \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.sum_s1  };
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.a  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ain_s1 ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.b  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.bin_s1 ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.cin  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.carry_s1 ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.facout_s2  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.cout ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.fas_s2  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u2.s ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.a  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.a [3:0];
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.b  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.b [3:0];
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.cin  = 1'h0;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.facout_s1  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.cout ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.fas_s1  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.u1.s ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.a  = \add_9ns_9s_9_2_1_U6.din0 ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.b  = \add_9ns_9s_9_2_1_U6.din1 ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.ce  = \add_9ns_9s_9_2_1_U6.ce ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.clk  = \add_9ns_9s_9_2_1_U6.clk ;
assign \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.reset  = \add_9ns_9s_9_2_1_U6.reset ;
assign \add_9ns_9s_9_2_1_U6.dout  = \add_9ns_9s_9_2_1_U6.top_add_9ns_9s_9_2_1_Adder_5_U.s ;
assign \add_9ns_9s_9_2_1_U6.ce  = 1'h1;
assign \add_9ns_9s_9_2_1_U6.clk  = ap_clk;
assign \add_9ns_9s_9_2_1_U6.din0  = op_14_V_reg_305;
assign \add_9ns_9s_9_2_1_U6.din1  = { op_10[3], op_10[3], op_10[3], op_10[3], op_10[3], op_10 };
assign grp_fu_213_p2 = \add_9ns_9s_9_2_1_U6.dout ;
assign \add_9ns_9s_9_2_1_U6.reset  = ap_rst;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ain_s0  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.a ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.bin_s0  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.b ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.s  = { \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.fas_s2 , \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.sum_s1  };
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.a  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ain_s1 ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.b  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.bin_s1 ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.cin  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.carry_s1 ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.facout_s2  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.cout ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.fas_s2  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u2.s ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.a  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.a [3:0];
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.b  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.b [3:0];
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.cin  = 1'h0;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.facout_s1  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.cout ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.fas_s1  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.u1.s ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.a  = \add_9ns_9ns_9_2_1_U5.din0 ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.b  = \add_9ns_9ns_9_2_1_U5.din1 ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.ce  = \add_9ns_9ns_9_2_1_U5.ce ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.clk  = \add_9ns_9ns_9_2_1_U5.clk ;
assign \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.reset  = \add_9ns_9ns_9_2_1_U5.reset ;
assign \add_9ns_9ns_9_2_1_U5.dout  = \add_9ns_9ns_9_2_1_U5.top_add_9ns_9ns_9_2_1_Adder_4_U.s ;
assign \add_9ns_9ns_9_2_1_U5.ce  = 1'h1;
assign \add_9ns_9ns_9_2_1_U5.clk  = ap_clk;
assign \add_9ns_9ns_9_2_1_U5.din0  = ret_V_2_reg_295;
assign \add_9ns_9ns_9_2_1_U5.din1  = select_ln69_reg_300;
assign grp_fu_205_p2 = \add_9ns_9ns_9_2_1_U5.dout ;
assign \add_9ns_9ns_9_2_1_U5.reset  = ap_rst;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ain_s0  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.a ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.bin_s0  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.b ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.s  = { \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.fas_s2 , \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.sum_s1  };
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.a  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ain_s1 ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.b  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.bin_s1 ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.cin  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.carry_s1 ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.facout_s2  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.cout ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.fas_s2  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u2.s ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.a  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.a [2:0];
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.b  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.b [2:0];
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.facout_s1  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.cout ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.fas_s1  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.u1.s ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.a  = \add_6s_6s_6_2_1_U2.din0 ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.b  = \add_6s_6s_6_2_1_U2.din1 ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.ce  = \add_6s_6s_6_2_1_U2.ce ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.clk  = \add_6s_6s_6_2_1_U2.clk ;
assign \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.reset  = \add_6s_6s_6_2_1_U2.reset ;
assign \add_6s_6s_6_2_1_U2.dout  = \add_6s_6s_6_2_1_U2.top_add_6s_6s_6_2_1_Adder_1_U.s ;
assign \add_6s_6s_6_2_1_U2.ce  = 1'h1;
assign \add_6s_6s_6_2_1_U2.clk  = ap_clk;
assign \add_6s_6s_6_2_1_U2.din0  = { rhs_reg_238[3], rhs_reg_238, 1'h0 };
assign \add_6s_6s_6_2_1_U2.din1  = { op_7[1], op_7[1], op_7[1], op_7[1], op_7 };
assign grp_fu_136_p2 = \add_6s_6s_6_2_1_U2.dout ;
assign \add_6s_6s_6_2_1_U2.reset  = ap_rst;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ain_s0  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.a ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.bin_s0  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.b ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.s  = { \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.fas_s2 , \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.sum_s1  };
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.a  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ain_s1 ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.b  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.bin_s1 ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.cin  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.carry_s1 ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.facout_s2  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.cout ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.fas_s2  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u2.s ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.a  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.a [2:0];
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.b  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.b [2:0];
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.facout_s1  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.cout ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.fas_s1  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.u1.s ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.a  = \add_6s_6ns_6_2_1_U3.din0 ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.b  = \add_6s_6ns_6_2_1_U3.din1 ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.ce  = \add_6s_6ns_6_2_1_U3.ce ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.clk  = \add_6s_6ns_6_2_1_U3.clk ;
assign \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.reset  = \add_6s_6ns_6_2_1_U3.reset ;
assign \add_6s_6ns_6_2_1_U3.dout  = \add_6s_6ns_6_2_1_U3.top_add_6s_6ns_6_2_1_Adder_2_U.s ;
assign \add_6s_6ns_6_2_1_U3.ce  = 1'h1;
assign \add_6s_6ns_6_2_1_U3.clk  = ap_clk;
assign \add_6s_6ns_6_2_1_U3.din0  = { tmp_reg_263[4], tmp_reg_263 };
assign \add_6s_6ns_6_2_1_U3.din1  = 6'h01;
assign grp_fu_155_p2 = \add_6s_6ns_6_2_1_U3.dout ;
assign \add_6s_6ns_6_2_1_U3.reset  = ap_rst;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ain_s0  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.a ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.bin_s0  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.b ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.s  = { \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.fas_s2 , \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.sum_s1  };
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.a  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ain_s1 ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.b  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.bin_s1 ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.cin  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.carry_s1 ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.facout_s2  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.cout ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.fas_s2  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u2.s ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.a  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.a [1:0];
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.b  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.b [1:0];
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.cin  = 1'h0;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.facout_s1  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.cout ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.fas_s1  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.u1.s ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.a  = \add_4ns_4ns_4_2_1_U1.din0 ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.b  = \add_4ns_4ns_4_2_1_U1.din1 ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.ce  = \add_4ns_4ns_4_2_1_U1.ce ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.clk  = \add_4ns_4ns_4_2_1_U1.clk ;
assign \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.reset  = \add_4ns_4ns_4_2_1_U1.reset ;
assign \add_4ns_4ns_4_2_1_U1.dout  = \add_4ns_4ns_4_2_1_U1.top_add_4ns_4ns_4_2_1_Adder_0_U.s ;
assign \add_4ns_4ns_4_2_1_U1.ce  = 1'h1;
assign \add_4ns_4ns_4_2_1_U1.clk  = ap_clk;
assign \add_4ns_4ns_4_2_1_U1.din0  = { 3'h0, icmp_ln878_reg_228 };
assign \add_4ns_4ns_4_2_1_U1.din1  = op_1;
assign grp_fu_116_p2 = \add_4ns_4ns_4_2_1_U1.dout ;
assign \add_4ns_4ns_4_2_1_U1.reset  = ap_rst;
endmodule


// Machine B:
// Processed by function `add_clk_enable_signal` in `verilog_tricks.py`.
// Processed by function `remove_reset_signal` in `verilog_tricks.py`.
module top_B (
  ap_clk,
  ap_start,
  ap_done,
  ap_idle,
  ap_ready,
  op_0,
  op_1,
  op_7,
  op_8,
  op_9,
  op_10,
  op_15,
  op_15_ap_vld,
clk_enable
);
input clk_enable;


input ap_clk;
wire ap_rst;
assign ap_rst = op_15_ap_vld;
input ap_start;
input [3:0] op_0;
input [3:0] op_1;
input [3:0] op_10;
input [1:0] op_7;
input [7:0] op_8;
input op_9;
output ap_done;
output ap_idle;
output ap_ready;
output [31:0] op_15;
output op_15_ap_vld;


reg [5:0] add_ln691_reg_261;
reg [6:0] ap_CS_fsm = 7'h01;
reg icmp_ln878_reg_230;
reg [8:0] op_14_V_reg_271;
reg [8:0] ret_V_2_reg_266;
reg [5:0] ret_V_reg_245;
reg [3:0] rhs_reg_235;
reg [5:0] sext_ln850_reg_255;
reg [4:0] tmp_reg_250;
wire [5:0] _00_;
wire [6:0] _01_;
wire _02_;
wire [8:0] _03_;
wire [8:0] _04_;
wire [5:0] _05_;
wire [3:0] _06_;
wire [5:0] _07_;
wire [4:0] _08_;
wire [1:0] _09_;
wire _10_;
wire _11_;
wire _12_;
wire _13_;
wire _14_;
wire _15_;
wire _16_;
wire _17_;
wire _18_;
wire _19_;
wire _20_;
wire [5:0] add_ln691_fu_155_p2;
wire ap_CS_fsm_state1;
wire ap_CS_fsm_state2;
wire ap_CS_fsm_state3;
wire ap_CS_fsm_state4;
wire ap_CS_fsm_state5;
wire ap_CS_fsm_state6;
wire ap_CS_fsm_state7;
wire [6:0] ap_NS_fsm;
wire ap_clk;
wire ap_done;
wire ap_idle;
wire ap_ready;
wire ap_rst;
wire ap_start;
wire icmp_ln878_fu_107_p2;
wire [3:0] op_0;
wire [3:0] op_1;
wire [3:0] op_10;
wire [8:0] op_14_V_fu_206_p2;
wire [31:0] op_15;
wire op_15_ap_vld;
wire [1:0] op_7;
wire [7:0] op_8;
wire op_9;
wire p_Result_s_fu_161_p3;
wire [5:0] ret_V_1_fu_177_p3;
wire [8:0] ret_V_2_fu_192_p2;
wire [8:0] ret_V_3_fu_215_p2;
wire [5:0] ret_V_fu_136_p2;
wire [4:0] rhs_1_fu_125_p3;
wire [3:0] rhs_fu_116_p2;
wire [8:0] select_ln69_fu_198_p3;
wire [5:0] select_ln850_fu_171_p3;
wire [5:0] sext_ln1192_1_fu_132_p1;
wire [8:0] sext_ln1192_2_fu_188_p1;
wire [8:0] sext_ln1192_3_fu_211_p1;
wire [1:0] sext_ln1192_fu_121_p0;
wire [5:0] sext_ln1192_fu_121_p1;
wire [8:0] sext_ln831_fu_184_p1;
wire [5:0] sext_ln850_fu_152_p1;
wire [4:0] sext_ln878_fu_99_p1;
wire [1:0] trunc_ln851_fu_168_p0;
wire trunc_ln851_fu_168_p1;
wire [3:0] zext_ln731_fu_113_p1;
wire [4:0] zext_ln878_fu_103_p1;


assign add_ln691_fu_155_p2 = $signed(tmp_reg_250) + $signed(2'h1);
assign op_14_V_fu_206_p2 = ret_V_2_reg_266 + select_ln69_fu_198_p3;
assign ret_V_2_fu_192_p2 = $signed(ret_V_1_fu_177_p3) + $signed(op_8);
assign ret_V_3_fu_215_p2 = $signed(op_14_V_reg_271) + $signed(op_10);
assign ret_V_fu_136_p2 = $signed({ rhs_reg_235, 1'h0 }) + $signed(op_7);
assign rhs_fu_116_p2 = icmp_ln878_reg_230 + op_1;
assign _10_ = ap_CS_fsm[0] & _12_;
assign _11_ = ap_CS_fsm[0] & ap_start;
assign _12_ = ~ ap_start;
assign _13_ = $signed(op_0) < $signed({ 1'h0, op_1 });
always @(posedge ap_clk)
op_14_V_reg_271 <= _03_;
always @(posedge ap_clk)
icmp_ln878_reg_230 <= _02_;
always @(posedge ap_clk)
sext_ln850_reg_255 <= _07_;
always @(posedge ap_clk)
add_ln691_reg_261 <= _00_;
always @(posedge ap_clk)
ap_CS_fsm <= _01_;
always @(posedge ap_clk)
rhs_reg_235 <= _06_;
always @(posedge ap_clk)
ret_V_reg_245 <= _05_;
always @(posedge ap_clk)
tmp_reg_250 <= _08_;
always @(posedge ap_clk)
ret_V_2_reg_266 <= _04_;
assign _09_ = _11_ ? 2'h2 : 2'h1;
assign _14_ = ap_CS_fsm == 1'h1;
function [6:0] _42_;
input [6:0] a;
input [48:0] b;
input [6:0] s;
case (s)
7'b0000001:
_42_ = b[6:0];
7'b0000010:
_42_ = b[13:7];
7'b0000100:
_42_ = b[20:14];
7'b0001000:
_42_ = b[27:21];
7'b0010000:
_42_ = b[34:28];
7'b0100000:
_42_ = b[41:35];
7'b1000000:
_42_ = b[48:42];
7'b0000000:
_42_ = a;
default:
_42_ = 7'bx;
endcase
endfunction
assign ap_NS_fsm = _42_(7'hxx, { 5'h00, _09_, 42'h02082082001 }, { _14_, _20_, _19_, _18_, _17_, _16_, _15_ });
assign _15_ = ap_CS_fsm == 7'h40;
assign _16_ = ap_CS_fsm == 6'h20;
assign _17_ = ap_CS_fsm == 5'h10;
assign _18_ = ap_CS_fsm == 4'h8;
assign _19_ = ap_CS_fsm == 3'h4;
assign _20_ = ap_CS_fsm == 2'h2;
assign op_15_ap_vld = ap_CS_fsm[6] ? 1'h1 : 1'h0;
assign ap_idle = _10_ ? 1'h1 : 1'h0;
assign _06_ = ap_CS_fsm[1] ? rhs_fu_116_p2 : rhs_reg_235;
assign _08_ = ap_CS_fsm[2] ? ret_V_fu_136_p2[5:1] : tmp_reg_250;
assign _05_ = ap_CS_fsm[2] ? ret_V_fu_136_p2 : ret_V_reg_245;
assign _04_ = ap_CS_fsm[4] ? ret_V_2_fu_192_p2 : ret_V_2_reg_266;
assign _03_ = ap_CS_fsm[5] ? op_14_V_fu_206_p2 : op_14_V_reg_271;
assign _02_ = ap_CS_fsm[0] ? icmp_ln878_fu_107_p2 : icmp_ln878_reg_230;
assign _00_ = ap_CS_fsm[3] ? add_ln691_fu_155_p2 : add_ln691_reg_261;
assign _07_ = ap_CS_fsm[3] ? { tmp_reg_250[4], tmp_reg_250 } : sext_ln850_reg_255;
assign _01_ = ap_rst ? 7'h01 : ap_NS_fsm;
assign icmp_ln878_fu_107_p2 = _13_ ? 1'h1 : 1'h0;
assign ret_V_1_fu_177_p3 = ret_V_reg_245[5] ? select_ln850_fu_171_p3 : sext_ln850_reg_255;
assign select_ln69_fu_198_p3 = op_9 ? 9'h1ff : 9'h000;
assign select_ln850_fu_171_p3 = op_7[0] ? add_ln691_reg_261 : sext_ln850_reg_255;
assign ap_CS_fsm_state1 = ap_CS_fsm[0];
assign ap_CS_fsm_state2 = ap_CS_fsm[1];
assign ap_CS_fsm_state3 = ap_CS_fsm[2];
assign ap_CS_fsm_state4 = ap_CS_fsm[3];
assign ap_CS_fsm_state5 = ap_CS_fsm[4];
assign ap_CS_fsm_state6 = ap_CS_fsm[5];
assign ap_CS_fsm_state7 = ap_CS_fsm[6];
assign ap_done = op_15_ap_vld;
assign ap_ready = op_15_ap_vld;
assign op_15 = { ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2[8], ret_V_3_fu_215_p2 };
assign p_Result_s_fu_161_p3 = ret_V_reg_245[5];
assign rhs_1_fu_125_p3 = { rhs_reg_235, 1'h0 };
assign sext_ln1192_1_fu_132_p1 = { rhs_reg_235[3], rhs_reg_235, 1'h0 };
assign sext_ln1192_2_fu_188_p1 = { op_8[7], op_8 };
assign sext_ln1192_3_fu_211_p1 = { op_10[3], op_10[3], op_10[3], op_10[3], op_10[3], op_10 };
assign sext_ln1192_fu_121_p0 = op_7;
assign sext_ln1192_fu_121_p1 = { op_7[1], op_7[1], op_7[1], op_7[1], op_7 };
assign sext_ln831_fu_184_p1 = { ret_V_1_fu_177_p3[5], ret_V_1_fu_177_p3[5], ret_V_1_fu_177_p3[5], ret_V_1_fu_177_p3 };
assign sext_ln850_fu_152_p1 = { tmp_reg_250[4], tmp_reg_250 };
assign sext_ln878_fu_99_p1 = { op_0[3], op_0 };
assign trunc_ln851_fu_168_p0 = op_7;
assign trunc_ln851_fu_168_p1 = op_7[0];
assign zext_ln731_fu_113_p1 = { 3'h0, icmp_ln878_reg_230 };
assign zext_ln878_fu_103_p1 = { 1'h0, op_1 };
endmodule


// Product machine:
module top_A_times_top_B (ap_start, op_0, op_1, op_10, op_7, op_8, op_9, ap_clk, unsafe_signal);
input ap_start;
input [3:0] op_0;
input [3:0] op_1;
input [3:0] op_10;
input [1:0] op_7;
input [7:0] op_8;
input op_9;
input ap_clk;
output unsafe_signal;
reg _setup;
initial _setup = 1'b0;
always @ (posedge ap_clk) _setup <= 1'b1;
reg ap_start_internal;
always @ (posedge ap_clk) if (!_setup) ap_start_internal <= ap_start;
reg [3:0] op_0_internal;
always @ (posedge ap_clk) if (!_setup) op_0_internal <= op_0;
reg [3:0] op_1_internal;
always @ (posedge ap_clk) if (!_setup) op_1_internal <= op_1;
reg [3:0] op_10_internal;
always @ (posedge ap_clk) if (!_setup) op_10_internal <= op_10;
reg [1:0] op_7_internal;
always @ (posedge ap_clk) if (!_setup) op_7_internal <= op_7;
reg [7:0] op_8_internal;
always @ (posedge ap_clk) if (!_setup) op_8_internal <= op_8;
reg op_9_internal;
always @ (posedge ap_clk) if (!_setup) op_9_internal <= op_9;
wire ap_done_A;
wire ap_done_B;
wire ap_done_eq;
assign ap_done_eq = ap_done_A == ap_done_B;
wire ap_idle_A;
wire ap_idle_B;
wire ap_idle_eq;
assign ap_idle_eq = ap_idle_A == ap_idle_B;
wire ap_ready_A;
wire ap_ready_B;
wire ap_ready_eq;
assign ap_ready_eq = ap_ready_A == ap_ready_B;
wire [31:0] op_15_A;
wire [31:0] op_15_B;
wire op_15_eq;
assign op_15_eq = op_15_A == op_15_B;
wire op_15_ap_vld_A;
wire op_15_ap_vld_B;
wire clk_enable_A;
wire clk_enable_B;
assign clk_enable_A = _setup & (~op_15_ap_vld_A | op_15_ap_vld_B);
assign clk_enable_B = _setup;
wire divergent;
assign divergent = ~(ap_done_eq & ap_idle_eq & ap_ready_eq & op_15_eq);
assign unsafe_signal = op_15_ap_vld_A & op_15_ap_vld_B & divergent;
top_A instance_A (
    .ap_clk(ap_clk),
    .clk_enable(clk_enable_A),
    .ap_start(ap_start_internal),
    .op_0(op_0_internal),
    .op_1(op_1_internal),
    .op_10(op_10_internal),
    .op_7(op_7_internal),
    .op_8(op_8_internal),
    .op_9(op_9_internal),
    .ap_done(ap_done_A),
    .ap_idle(ap_idle_A),
    .ap_ready(ap_ready_A),
    .op_15(op_15_A),
    .op_15_ap_vld(op_15_ap_vld_A)
);
top_B instance_B (
    .ap_clk(ap_clk),
    .clk_enable(clk_enable_B),
    .ap_start(ap_start_internal),
    .op_0(op_0_internal),
    .op_1(op_1_internal),
    .op_10(op_10_internal),
    .op_7(op_7_internal),
    .op_8(op_8_internal),
    .op_9(op_9_internal),
    .ap_done(ap_done_B),
    .ap_idle(ap_idle_B),
    .ap_ready(ap_ready_B),
    .op_15(op_15_B),
    .op_15_ap_vld(op_15_ap_vld_B)
);
endmodule
