(set-logic BV)
(declare-fun x5 () (_ BitVec 8))
(declare-fun x6 () (_ BitVec 8))
(declare-fun x1 () (_ BitVec 8))
(declare-fun x2 () (_ BitVec 8))
(declare-fun x3 () (_ BitVec 8))
(declare-fun x7 () (_ BitVec 8))
(assert (and (= ((_ extract 7 0) (bvsrem ((_ sign_extend 24) x1) ((_ sign_extend 24) x2))) x7) (= x5 x6) (= x2 x5) (not (= ((_ sign_extend 24) (_ bv0 8)) ((_ sign_extend 24) x2)))))
(assert (or (forall ((x4 (_ BitVec 8))) (or (bvsge ((_ sign_extend 24) x3) ((_ sign_extend 24) x4)) (not (= ((_ sign_extend 24) ((_ extract 7 0) (bvsrem ((_ sign_extend 24) x2) ((_ sign_extend 24) x4)))) ((_ sign_extend 24) (_ bv0 8)))))) (= ((_ sign_extend 24) x2) ((_ sign_extend 24) (_ bv0 8))) (not (bvsgt ((_ sign_extend 24) x3) ((_ sign_extend 24) (_ bv0 8))))))
(assert (not (or (forall ((x4 (_ BitVec 8))) (or (bvsle ((_ sign_extend 24) x4) ((_ sign_extend 24) x3)) (not (= ((_ sign_extend 24) ((_ extract 7 0) (bvsrem ((_ sign_extend 24) x7) ((_ sign_extend 24) x4)))) ((_ sign_extend 24) (_ bv0 8)))))) (= ((_ sign_extend 24) x7) ((_ sign_extend 24) (_ bv0 8))) (bvslt ((_ sign_extend 24) x7) ((_ sign_extend 24) (_ bv0 8))) (not (bvslt ((_ sign_extend 24) (_ bv0 8)) ((_ sign_extend 24) x3))))))
(check-sat)
(get-model)
(exit)
