{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 15:00:20 2013 " "Info: Processing started: Thu Dec 19 15:00:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ulamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaMIPS-behavior " "Info: Found design unit 1: ulaMIPS-behavior" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ulaMIPS " "Info: Found entity 1: ulaMIPS" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operativamipspkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file operativamipspkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operativaMIPSpkg " "Info: Found design unit 1: operativaMIPSpkg" {  } { { "operativaMIPSpkg.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPSpkg.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" operativaMIPS.vhd(115) " "Error (10500): VHDL syntax error at operativaMIPS.vhd(115) near text \";\";  expecting \")\", or \",\"" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting \";\" operativaMIPS.vhd(120) " "Error (10500): VHDL syntax error at operativaMIPS.vhd(120) near text \"is\";  expecting \";\"" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 120 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operativamips.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file operativamips.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclomipspkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file multiciclomipspkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multicicloMIPSpkg " "Info: Found design unit 1: multicicloMIPSpkg" {  } { { "multicicloMIPSpkg.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSpkg.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclomips.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiciclomips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multicicloMIPS-behavior " "Info: Found design unit 1: multicicloMIPS-behavior" {  } { { "multicicloMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPS.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multicicloMIPS " "Info: Found entity 1: multicicloMIPS" {  } { { "multicicloMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPS.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriamips.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memoriamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriamips-SYN " "Info: Found design unit 1: memoriamips-SYN" {  } { { "memoriaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/memoriaMIPS.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memoriaMIPS " "Info: Found entity 1: memoriaMIPS" {  } { { "memoriaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/memoriaMIPS.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlemips.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlemips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleMIPS-behavior " "Info: Found design unit 1: controleMIPS-behavior" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controleMIPS " "Info: Found entity 1: controleMIPS" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bregmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behavior " "Info: Found design unit 1: bregMIPS-behavior" {  } { { "bregMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/bregMIPS.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Info: Found entity 1: bregMIPS" {  } { { "bregMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/bregMIPS.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclomipsfpga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiciclomipsfpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multicicloMIPSFPGA-behavior " "Info: Found design unit 1: multicicloMIPSFPGA-behavior" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multicicloMIPSFPGA " "Info: Found entity 1: multicicloMIPSFPGA" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setesegm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file setesegm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seteSegm-behavior " "Info: Found design unit 1: seteSegm-behavior" {  } { { "seteSegm.vhd" "" { Text "E:/multicicloMIPSFPGA/seteSegm.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seteSegm " "Info: Found entity 1: seteSegm" {  } { { "seteSegm.vhd" "" { Text "E:/multicicloMIPSFPGA/seteSegm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Error: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 19 15:00:24 2013 " "Error: Processing ended: Thu Dec 19 15:00:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
