{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638220786264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638220786265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 16:19:46 2021 " "Processing started: Mon Nov 29 16:19:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638220786265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220786265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220786265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638220786922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638220786922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.v" "" { Text "C:/processor_v3_verilog/register_8bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_8bit " "Found entity 1: mux2to1_8bit" {  } { { "mux2to1_8bit.v" "" { Text "C:/processor_v3_verilog/mux2to1_8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_2bit " "Found entity 1: mux2to1_2bit" {  } { { "mux2to1_2bit.v" "" { Text "C:/processor_v3_verilog/mux2to1_2bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5to1_8bit " "Found entity 1: mux5to1_8bit" {  } { { "mux5to1_8bit.v" "" { Text "C:/processor_v3_verilog/mux5to1_8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dualmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DualMem " "Found entity 1: DualMem" {  } { { "DualMem.v" "" { Text "C:/processor_v3_verilog/DualMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Found entity 1: multicycle" {  } { { "multicycle.v" "" { Text "C:/processor_v3_verilog/multicycle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/processor_v3_verilog/DataMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/processor_v3_verilog/ALU.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "C:/processor_v3_verilog/RF.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 2 2 " "Found 2 design units, including 2 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zExtend " "Found entity 1: zExtend" {  } { { "extend.v" "" { Text "C:/processor_v3_verilog/extend.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795706 ""} { "Info" "ISGN_ENTITY_NAME" "2 sExtend " "Found entity 2: sExtend" {  } { { "extend.v" "" { Text "C:/processor_v3_verilog/extend.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 3 3 " "Found 3 design units, including 3 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooseHEXs " "Found entity 1: chooseHEXs" {  } { { "HEX.v" "" { Text "C:/processor_v3_verilog/HEX.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795712 ""} { "Info" "ISGN_ENTITY_NAME" "2 HEXs " "Found entity 2: HEXs" {  } { { "HEX.v" "" { Text "C:/processor_v3_verilog/HEX.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795712 ""} { "Info" "ISGN_ENTITY_NAME" "3 HEX " "Found entity 3: HEX" {  } { { "HEX.v" "" { Text "C:/processor_v3_verilog/HEX.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.bdf" "" { Schematic "C:/processor_v3_verilog/memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220795721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220795721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemIn multicycle.v(188) " "Verilog HDL Implicit Net warning at multicycle.v(188): created implicit net for \"MemIn\"" {  } { { "multicycle.v" "" { Text "C:/processor_v3_verilog/multicycle.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220795722 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "MemIn packed FSM.v(41) " "Verilog HDL Port Declaration warning at FSM.v(41): port declaration for \"MemIn\" declares packed dimensions but the data type declaration does not" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 41 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1638220795724 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "MemIn FSM.v(36) " "HDL info at FSM.v(36): see declaration for object \"MemIn\"" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 36 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220795724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicycle " "Elaborating entity \"multicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638220795767 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] multicycle.v(38) " "Output port \"LEDR\[17..10\]\" at multicycle.v(38) has no driver" {  } { { "multicycle.v" "" { Text "C:/processor_v3_verilog/multicycle.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638220795772 "|multicycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXs HEXs:HEX_display " "Elaborating entity \"HEXs\" for hierarchy \"HEXs:HEX_display\"" {  } { { "multicycle.v" "HEX_display" { Text "C:/processor_v3_verilog/multicycle.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220795790 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in0 HEX.v(81) " "Verilog HDL Always Construct warning at HEX.v(81): variable \"in0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HEX.v" "" { Text "C:/processor_v3_verilog/HEX.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638220795791 "|multicycle|HEXs:HEX_display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in0 HEX.v(82) " "Verilog HDL Always Construct warning at HEX.v(82): variable \"in0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HEX.v" "" { Text "C:/processor_v3_verilog/HEX.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638220795791 "|multicycle|HEXs:HEX_display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 HEX.v(89) " "Verilog HDL Always Construct warning at HEX.v(89): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HEX.v" "" { Text "C:/processor_v3_verilog/HEX.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638220795791 "|multicycle|HEXs:HEX_display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 HEX.v(90) " "Verilog HDL Always Construct warning at HEX.v(90): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HEX.v" "" { Text "C:/processor_v3_verilog/HEX.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638220795791 "|multicycle|HEXs:HEX_display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 HEX.v(91) " "Verilog HDL Always Construct warning at HEX.v(91): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HEX.v" "" { Text "C:/processor_v3_verilog/HEX.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638220795791 "|multicycle|HEXs:HEX_display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 HEX.v(92) " "Verilog HDL Always Construct warning at HEX.v(92): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HEX.v" "" { Text "C:/processor_v3_verilog/HEX.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638220795791 "|multicycle|HEXs:HEX_display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 HEX.v(93) " "Verilog HDL Always Construct warning at HEX.v(93): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HEX.v" "" { Text "C:/processor_v3_verilog/HEX.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638220795791 "|multicycle|HEXs:HEX_display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 HEX.v(94) " "Verilog HDL Always Construct warning at HEX.v(94): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HEX.v" "" { Text "C:/processor_v3_verilog/HEX.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638220795791 "|multicycle|HEXs:HEX_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX HEXs:HEX_display\|HEX:hex0 " "Elaborating entity \"HEX\" for hierarchy \"HEXs:HEX_display\|HEX:hex0\"" {  } { { "HEX.v" "hex0" { Text "C:/processor_v3_verilog/HEX.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220795799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:Control " "Elaborating entity \"FSM\" for hierarchy \"FSM:Control\"" {  } { { "multicycle.v" "Control" { Text "C:/processor_v3_verilog/multicycle.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220795811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(120) " "Verilog HDL assignment warning at FSM.v(120): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795813 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(141) " "Verilog HDL assignment warning at FSM.v(141): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795813 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(162) " "Verilog HDL assignment warning at FSM.v(162): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795813 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(185) " "Verilog HDL assignment warning at FSM.v(185): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795813 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(207) " "Verilog HDL assignment warning at FSM.v(207): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795813 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(229) " "Verilog HDL assignment warning at FSM.v(229): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795814 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(251) " "Verilog HDL assignment warning at FSM.v(251): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795814 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(272) " "Verilog HDL assignment warning at FSM.v(272): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795814 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(293) " "Verilog HDL assignment warning at FSM.v(293): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795814 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(314) " "Verilog HDL assignment warning at FSM.v(314): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795815 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(335) " "Verilog HDL assignment warning at FSM.v(335): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795815 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(356) " "Verilog HDL assignment warning at FSM.v(356): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795815 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(377) " "Verilog HDL assignment warning at FSM.v(377): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795815 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(398) " "Verilog HDL assignment warning at FSM.v(398): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795816 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(419) " "Verilog HDL assignment warning at FSM.v(419): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795816 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(440) " "Verilog HDL assignment warning at FSM.v(440): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795816 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(461) " "Verilog HDL assignment warning at FSM.v(461): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795816 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(482) " "Verilog HDL assignment warning at FSM.v(482): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795817 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(503) " "Verilog HDL assignment warning at FSM.v(503): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795817 "|multicycle|FSM:Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 FSM.v(523) " "Verilog HDL assignment warning at FSM.v(523): truncated value with size 3 to match size of target (1)" {  } { { "FSM.v" "" { Text "C:/processor_v3_verilog/FSM.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638220795817 "|multicycle|FSM:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:DataMem " "Elaborating entity \"memory\" for hierarchy \"memory:DataMem\"" {  } { { "multicycle.v" "DataMem" { Text "C:/processor_v3_verilog/multicycle.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220795828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_8bit memory:DataMem\|mux2to1_8bit:inst3 " "Elaborating entity \"mux2to1_8bit\" for hierarchy \"memory:DataMem\|mux2to1_8bit:inst3\"" {  } { { "memory.bdf" "inst3" { Schematic "C:/processor_v3_verilog/memory.bdf" { { 48 416 552 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220795841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory memory:DataMem\|DataMemory:inst " "Elaborating entity \"DataMemory\" for hierarchy \"memory:DataMem\|DataMemory:inst\"" {  } { { "memory.bdf" "inst" { Schematic "C:/processor_v3_verilog/memory.bdf" { { 56 224 384 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220795847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:DataMem\|DataMemory:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:DataMem\|DataMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "altsyncram_component" { Text "C:/processor_v3_verilog/DataMemory.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220795944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:DataMem\|DataMemory:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:DataMem\|DataMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "" { Text "C:/processor_v3_verilog/DataMemory.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220795957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:DataMem\|DataMemory:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:DataMem\|DataMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638220795958 ""}  } { { "DataMemory.v" "" { Text "C:/processor_v3_verilog/DataMemory.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638220795958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1j1 " "Found entity 1: altsyncram_a1j1" {  } { { "db/altsyncram_a1j1.tdf" "" { Text "C:/processor_v3_verilog/db/altsyncram_a1j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220796010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220796010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1j1 memory:DataMem\|DataMemory:inst\|altsyncram:altsyncram_component\|altsyncram_a1j1:auto_generated " "Elaborating entity \"altsyncram_a1j1\" for hierarchy \"memory:DataMem\|DataMemory:inst\|altsyncram:altsyncram_component\|altsyncram_a1j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220796011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "multicycle.v" "ALU" { Text "C:/processor_v3_verilog/multicycle.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220796047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:RF_block " "Elaborating entity \"RF\" for hierarchy \"RF:RF_block\"" {  } { { "multicycle.v" "RF_block" { Text "C:/processor_v3_verilog/multicycle.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220796056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:IR_reg " "Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:IR_reg\"" {  } { { "multicycle.v" "IR_reg" { Text "C:/processor_v3_verilog/multicycle.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220796066 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 1 1 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "adder.v" "" { Text "C:/processor_v3_verilog/adder.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220796094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638220796094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:R2_adder " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:R2_adder\"" {  } { { "multicycle.v" "R2_adder" { Text "C:/processor_v3_verilog/multicycle.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220796095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_2bit mux2to1_2bit:R1Sel_mux " "Elaborating entity \"mux2to1_2bit\" for hierarchy \"mux2to1_2bit:R1Sel_mux\"" {  } { { "multicycle.v" "R1Sel_mux" { Text "C:/processor_v3_verilog/multicycle.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220796103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1_8bit mux5to1_8bit:ALU2_mux " "Elaborating entity \"mux5to1_8bit\" for hierarchy \"mux5to1_8bit:ALU2_mux\"" {  } { { "multicycle.v" "ALU2_mux" { Text "C:/processor_v3_verilog/multicycle.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638220796110 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vrf.v 1 1 " "Using design file vrf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VRF " "Found entity 1: VRF" {  } { { "vrf.v" "" { Text "C:/processor_v3_verilog/vrf.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638220796136 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638220796136 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reg1 vrf.v(49) " "Verilog HDL error at vrf.v(49): object \"reg1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vrf.v" "" { Text "C:/processor_v3_verilog/vrf.v" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1638220796137 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reg2 vrf.v(55) " "Verilog HDL error at vrf.v(55): object \"reg2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vrf.v" "" { Text "C:/processor_v3_verilog/vrf.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1638220796137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638220796235 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 29 16:19:56 2021 " "Processing ended: Mon Nov 29 16:19:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638220796235 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638220796235 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638220796235 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220796235 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 34 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 34 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638220796884 ""}
