Fitter report for DE0_NANO
Thu Oct 19 15:26:06 2017
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Thu Oct 19 15:26:05 2017      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; DE0_NANO                                   ;
; Top-level Entity Name              ; DE0_NANO                                   ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE22F17C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 597 / 22,320 ( 3 % )                       ;
;     Total combinational functions  ; 403 / 22,320 ( 2 % )                       ;
;     Dedicated logic registers      ; 407 / 22,320 ( 2 % )                       ;
; Total registers                    ; 407                                        ;
; Total pins                         ; 11 / 154 ( 7 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 4,096 / 608,256 ( < 1 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------+
; I/O Assignment Warnings           ;
+----------+------------------------+
; Pin Name ; Reason                 ;
+----------+------------------------+
; LED[0]   ; Missing drive strength ;
; LED[1]   ; Missing drive strength ;
; LED[2]   ; Missing drive strength ;
; LED[3]   ; Missing drive strength ;
; LED[4]   ; Missing drive strength ;
; LED[5]   ; Missing drive strength ;
; LED[6]   ; Missing drive strength ;
; LED[7]   ; Missing drive strength ;
+----------+------------------------+


+-----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                           ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Location     ;                ;              ; ADC_CS_N      ; PIN_A10       ; QSF Assignment ;
; Location     ;                ;              ; ADC_SADDR     ; PIN_B10       ; QSF Assignment ;
; Location     ;                ;              ; ADC_SCLK      ; PIN_B14       ; QSF Assignment ;
; Location     ;                ;              ; ADC_SDAT      ; PIN_A9        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[0]  ; PIN_P2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[10] ; PIN_N2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[11] ; PIN_N1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[12] ; PIN_L4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[1]  ; PIN_N5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[2]  ; PIN_N6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[3]  ; PIN_M8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[4]  ; PIN_P8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[5]  ; PIN_T7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[6]  ; PIN_N8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[7]  ; PIN_T6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[8]  ; PIN_R1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[9]  ; PIN_P1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[0]    ; PIN_M7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[1]    ; PIN_M6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CAS_N    ; PIN_L1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CKE      ; PIN_L7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CLK      ; PIN_R4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CS_N     ; PIN_P6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[0]   ; PIN_R6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[1]   ; PIN_T5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[0]    ; PIN_G2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[10]   ; PIN_T3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[11]   ; PIN_R3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[12]   ; PIN_R5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[13]   ; PIN_P3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[14]   ; PIN_N3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[15]   ; PIN_K1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[1]    ; PIN_G1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[2]    ; PIN_L8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[3]    ; PIN_K5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[4]    ; PIN_K2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[5]    ; PIN_J2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[6]    ; PIN_J1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[7]    ; PIN_R7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[8]    ; PIN_T4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[9]    ; PIN_T2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_RAS_N    ; PIN_L2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_WE_N     ; PIN_C2        ; QSF Assignment ;
; Location     ;                ;              ; EPCS_ASDO     ; PIN_C1        ; QSF Assignment ;
; Location     ;                ;              ; EPCS_DATA0    ; PIN_H2        ; QSF Assignment ;
; Location     ;                ;              ; EPCS_DCLK     ; PIN_H1        ; QSF Assignment ;
; Location     ;                ;              ; EPCS_NCSO     ; PIN_D2        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[0]   ; PIN_D3        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[10]  ; PIN_B6        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[11]  ; PIN_A6        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[12]  ; PIN_B7        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[13]  ; PIN_D6        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[14]  ; PIN_A7        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[15]  ; PIN_C6        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[16]  ; PIN_C8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[17]  ; PIN_E6        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[18]  ; PIN_E7        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[19]  ; PIN_D8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[1]   ; PIN_C3        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[20]  ; PIN_E8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[21]  ; PIN_F8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[22]  ; PIN_F9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[23]  ; PIN_E9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[24]  ; PIN_C9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[25]  ; PIN_D9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[26]  ; PIN_E11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[27]  ; PIN_E10       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[28]  ; PIN_C11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[29]  ; PIN_B11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[2]   ; PIN_A2        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[30]  ; PIN_A12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[31]  ; PIN_D11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[32]  ; PIN_D12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[33]  ; PIN_B12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[3]   ; PIN_A3        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[4]   ; PIN_B3        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[5]   ; PIN_B4        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[6]   ; PIN_A4        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[7]   ; PIN_B5        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[8]   ; PIN_A5        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_D[9]   ; PIN_D5        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_IN[0]  ; PIN_A8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0_IN[1]  ; PIN_B8        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[0]   ; PIN_F13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[10]  ; PIN_P11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[11]  ; PIN_R10       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[12]  ; PIN_N12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[13]  ; PIN_P9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[14]  ; PIN_N9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[15]  ; PIN_N11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[16]  ; PIN_L16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[17]  ; PIN_K16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[18]  ; PIN_R16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[19]  ; PIN_L15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[1]   ; PIN_T15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[20]  ; PIN_P15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[21]  ; PIN_P16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[22]  ; PIN_R14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[23]  ; PIN_N16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[24]  ; PIN_N15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[25]  ; PIN_P14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[26]  ; PIN_L14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[27]  ; PIN_N14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[28]  ; PIN_M10       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[29]  ; PIN_L13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[2]   ; PIN_T14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[30]  ; PIN_J16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[31]  ; PIN_K15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[32]  ; PIN_J13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[33]  ; PIN_J14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[3]   ; PIN_T13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[4]   ; PIN_R13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[5]   ; PIN_T12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[6]   ; PIN_R12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[7]   ; PIN_T11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[8]   ; PIN_T10       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_D[9]   ; PIN_R11       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_IN[0]  ; PIN_T9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1_IN[1]  ; PIN_R9        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[0]     ; PIN_A14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[10]    ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[11]    ; PIN_G16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[12]    ; PIN_G15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[1]     ; PIN_B16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[2]     ; PIN_C14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[3]     ; PIN_C16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[4]     ; PIN_C15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[5]     ; PIN_D16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[6]     ; PIN_D15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[7]     ; PIN_D14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[8]     ; PIN_F15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2[9]     ; PIN_F16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2_IN[0]  ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2_IN[1]  ; PIN_E16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_2_IN[2]  ; PIN_M16       ; QSF Assignment ;
; Location     ;                ;              ; G_SENSOR_CS_N ; PIN_G5        ; QSF Assignment ;
; Location     ;                ;              ; G_SENSOR_INT  ; PIN_M2        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SCLK      ; PIN_F2        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SDAT      ; PIN_F1        ; QSF Assignment ;
; Location     ;                ;              ; SW[0]         ; PIN_M1        ; QSF Assignment ;
; Location     ;                ;              ; SW[1]         ; PIN_T8        ; QSF Assignment ;
; Location     ;                ;              ; SW[2]         ; PIN_B9        ; QSF Assignment ;
; Location     ;                ;              ; SW[3]         ; PIN_M15       ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; ADC_CS_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; ADC_SADDR     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; ADC_SCLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; ADC_SDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[10] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[11] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[12] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[3]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[4]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[5]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[6]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[7]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[8]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_ADDR[9]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_BA[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_BA[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_CAS_N    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_CKE      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_CLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_CS_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQM[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQM[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[10]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[11]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[12]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[13]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[14]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[15]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[8]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_DQ[9]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_RAS_N    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; DRAM_WE_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; EPCS_ASDO     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; EPCS_DATA0    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; EPCS_DCLK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; EPCS_NCSO     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[10]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[11]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[12]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[13]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[14]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[15]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[16]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[17]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[18]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[19]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[20]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[21]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[22]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[23]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[24]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[25]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[26]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[27]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[28]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[29]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[2]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[30]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[31]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[32]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[33]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[3]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[4]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[5]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[6]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[7]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[8]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_D[9]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_0_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[10]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[11]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[12]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[13]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[14]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[15]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[16]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[17]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[18]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[19]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[20]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[21]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[22]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[23]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[24]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[25]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[26]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[27]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[28]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[29]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[2]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[30]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[31]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[32]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[33]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[3]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[4]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[5]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[6]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[7]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[8]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_D[9]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_1_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; GPIO_2_IN[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; G_SENSOR_CS_N ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; G_SENSOR_INT  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; I2C_SCLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; I2C_SDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; SW[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; SW[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; SW[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; DE0_NANO       ;              ; SW[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+---------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 927 ) ; 0.00 % ( 0 / 927 )         ; 0.00 % ( 0 / 927 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 927 ) ; 0.00 % ( 0 / 927 )         ; 0.00 % ( 0 / 927 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 927 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Agus/Desktop/MIPS_proy_agustin/DE0_NANO_mips/DE0_NANO.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 597 / 22,320 ( 3 % )      ;
;     -- Combinational with no register       ; 190                       ;
;     -- Register only                        ; 194                       ;
;     -- Combinational with a register        ; 213                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 175                       ;
;     -- 3 input functions                    ; 184                       ;
;     -- <=2 input functions                  ; 44                        ;
;     -- Register only                        ; 194                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 308                       ;
;     -- arithmetic mode                      ; 95                        ;
;                                             ;                           ;
; Total registers*                            ; 407 / 23,018 ( 2 % )      ;
;     -- Dedicated logic registers            ; 407 / 22,320 ( 2 % )      ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 40 / 1,395 ( 3 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 11 / 154 ( 7 % )          ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 3 / 66 ( 5 % )            ;
; Total block memory bits                     ; 4,096 / 608,256 ( < 1 % ) ;
; Total block memory implementation bits      ; 27,648 / 608,256 ( 5 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 2 / 20 ( 10 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0.9% / 1.0% / 0.9%        ;
; Peak interconnect usage (total/H/V)         ; 6.9% / 7.6% / 5.8%        ;
; Maximum fan-out                             ; 388                       ;
; Highest non-global fan-out                  ; 236                       ;
; Total fan-out                               ; 2971                      ;
; Average fan-out                             ; 2.94                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 597 / 22320 ( 3 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 190                 ; 0                              ;
;     -- Register only                        ; 194                 ; 0                              ;
;     -- Combinational with a register        ; 213                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 175                 ; 0                              ;
;     -- 3 input functions                    ; 184                 ; 0                              ;
;     -- <=2 input functions                  ; 44                  ; 0                              ;
;     -- Register only                        ; 194                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 308                 ; 0                              ;
;     -- arithmetic mode                      ; 95                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 407                 ; 0                              ;
;     -- Dedicated logic registers            ; 407 / 22320 ( 2 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 40 / 1395 ( 3 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 11                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 4096                ; 0                              ;
; Total RAM block bits                        ; 27648               ; 0                              ;
; M9K                                         ; 3 / 66 ( 4 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )      ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2975                ; 0                              ;
;     -- Registered Connections               ; 1136                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 3                   ; 0                              ;
;     -- Output Ports                         ; 8                   ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50 ; R8    ; 3        ; 27           ; 0            ; 21           ; 23                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[0]   ; J15   ; 5        ; 53           ; 14           ; 0            ; 236                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[1]   ; E1    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0] ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1] ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2] ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3] ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4] ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5] ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6] ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7] ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                    ;
+----------+----------------------+-------------------+------------------+---------------------------+
; Location ; Pin Name             ; Reserved As       ; User Signal Name ; Pin Type                  ;
+----------+----------------------+-------------------+------------------+---------------------------+
; F4       ; nSTATUS              ; -                 ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG              ; -                 ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                  ; -                 ; -                ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn ; Use as regular IO ; KEY[0]           ; Dual Purpose Pin          ;
; H14      ; CONF_DONE            ; -                 ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                ; -                 ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                ; -                 ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                ; -                 ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                ; -                 ; -                ; Dedicated Programming Pin ;
; A15      ; DIFFIO_T19n, PADD1   ; Use as regular IO ; LED[0]           ; Dual Purpose Pin          ;
+----------+----------------------+-------------------+------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % ) ; 3.3V          ; --           ;
; 2        ; 1 / 16 ( 6 % )  ; 3.3V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 18 ( 6 % )  ; 3.3V          ; --           ;
; 6        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 7        ; 4 / 24 ( 17 % ) ; 3.3V          ; --           ;
; 8        ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 239        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 236        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 232        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 225        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 220        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 188        ; 7        ; LED[3]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 179        ; 7        ; LED[1]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 191        ; 7        ; LED[0]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 237        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 226        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 221        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 189        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 180        ; 7        ; LED[2]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 6          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 245        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 200        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 174        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 173        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 10         ; 1        ; LED[4]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 246        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 234        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 201        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 178        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 170        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 169        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 26         ; 1        ; KEY[1]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 218        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 205        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 183        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ;            ;          ; GNDA2          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 13         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 8          ; 1        ; LED[5]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 162        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 159        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 17         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; H2       ; 18         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 21         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 29         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J14      ; 144        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 143        ; 5        ; KEY[0]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 36         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 140        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 38         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 40         ; 2        ; LED[7]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 79         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 134        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 137        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 68         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 81         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 43         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 52         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 63         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 117        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 133        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 132        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 50         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 53         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P15      ; 127        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 128        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 60         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 71         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 73         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 76         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 98         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 100        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 107        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 55         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 61         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 72         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 74         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 77         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 99         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 101        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 108        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 115        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 116        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_NANO                                          ; 597 (19)    ; 407 (8)                   ; 0 (0)         ; 4096        ; 3    ; 0            ; 0       ; 0         ; 11   ; 0            ; 190 (11)     ; 194 (8)           ; 213 (1)          ; |DE0_NANO                                                                                                                          ; work         ;
;    |clkDiv:clkDiv_0|                               ; 23 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |DE0_NANO|clkDiv:clkDiv_0                                                                                                          ; work         ;
;       |lpm_counter:LPM_COUNTER_component|          ; 23 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |DE0_NANO|clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component                                                                        ; work         ;
;          |cntr_rqh:auto_generated|                 ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |DE0_NANO|clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated                                                ; work         ;
;    |mips:mips_0|                                   ; 555 (0)     ; 376 (0)                   ; 0 (0)         ; 4096        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 179 (0)      ; 186 (0)           ; 190 (0)          ; |DE0_NANO|mips:mips_0                                                                                                              ; work         ;
;       |controller:controller_c|                    ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |DE0_NANO|mips:mips_0|controller:controller_c                                                                                      ; work         ;
;          |aludec:aludec_c|                         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_NANO|mips:mips_0|controller:controller_c|aludec:aludec_c                                                                      ; work         ;
;          |maindec:maindec_c|                       ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |DE0_NANO|mips:mips_0|controller:controller_c|maindec:maindec_c                                                                    ; work         ;
;       |datapath:datapath_c|                        ; 555 (0)     ; 376 (0)                   ; 0 (0)         ; 4096        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 179 (0)      ; 186 (0)           ; 190 (0)          ; |DE0_NANO|mips:mips_0|datapath:datapath_c                                                                                          ; work         ;
;          |decode:decode_c|                         ; 152 (0)     ; 148 (0)                   ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 102 (0)           ; 50 (0)           ; |DE0_NANO|mips:mips_0|datapath:datapath_c|decode:decode_c                                                                          ; work         ;
;             |regfile:registers|                    ; 152 (152)   ; 148 (148)                 ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 102 (102)         ; 50 (50)          ; |DE0_NANO|mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers                                                        ; work         ;
;                |altsyncram:memory_rtl_0|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0                                ; work         ;
;                   |altsyncram_mcc1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated ; work         ;
;                |altsyncram:memory_rtl_1|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1                                ; work         ;
;                   |altsyncram_mcc1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated ; work         ;
;          |deex:decode_execute_C|                   ; 86 (0)      ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 77 (0)           ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C                                                                    ; work         ;
;             |flopr1:AluSrc_FF|                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:AluSrc_FF                                                   ; work         ;
;             |flopr1:MemToReg_FF|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:MemToReg_FF                                                 ; work         ;
;             |flopr1:MemWrite_FF|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:MemWrite_FF                                                 ; work         ;
;             |flopr1:RegDst_FF|                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:RegDst_FF                                                   ; work         ;
;             |flopr1:RegWrite_FF|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:RegWrite_FF                                                 ; work         ;
;             |flopr:AluControl_FF|                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:AluControl_FF                                                ; work         ;
;             |flopr:PCPlus_FF|                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF                                                    ; work         ;
;             |flopr:RD1_FF|                         ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF                                                       ; work         ;
;             |flopr:RD2_FF|                         ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF                                                       ; work         ;
;             |flopr:Rt_FF|                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Rt_FF                                                        ; work         ;
;             |flopr:Signlmm_FF|                     ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF                                                   ; work         ;
;          |execute:execute_c|                       ; 209 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 167 (0)      ; 0 (0)             ; 42 (0)           ; |DE0_NANO|mips:mips_0|datapath:datapath_c|execute:execute_c                                                                        ; work         ;
;             |alu:MipsAlu|                          ; 173 (173)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 140 (140)    ; 0 (0)             ; 33 (33)          ; |DE0_NANO|mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu                                                            ; work         ;
;             |mux2:AluMux|                          ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 5 (5)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux                                                            ; work         ;
;             |mux2:RegMux|                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:RegMux                                                            ; work         ;
;          |exme:execute_memory_c|                   ; 79 (0)      ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 35 (0)            ; 44 (0)           ; |DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c                                                                    ; work         ;
;             |flopr1:Branch_FF|                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:Branch_FF                                                   ; work         ;
;             |flopr1:MemToReg_FF|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:MemToReg_FF                                                 ; work         ;
;             |flopr1:MemWrite_FF|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:MemWrite_FF                                                 ; work         ;
;             |flopr1:RegWrite_FF|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:RegWrite_FF                                                 ; work         ;
;             |flopr1:Zero_FF|                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:Zero_FF                                                     ; work         ;
;             |flopr:AluOut_FF|                      ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF                                                    ; work         ;
;             |flopr:PCBranch_FF|                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF                                                  ; work         ;
;             |flopr:WriteData_FF|                   ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF                                                 ; work         ;
;             |flopr:WriteReg_FF|                    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteReg_FF                                                  ; work         ;
;          |fetch:fetch_c|                           ; 36 (0)      ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 24 (0)           ; |DE0_NANO|mips:mips_0|datapath:datapath_c|fetch:fetch_c                                                                            ; work         ;
;             |adder:PCAdder|                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder                                                              ; work         ;
;             |flopr:PCFF|                           ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF                                                                 ; work         ;
;             |imem:IMemory|                         ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 12 (12)          ; |DE0_NANO|mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory                                                               ; work         ;
;             |mux2:JumpMux|                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|fetch:fetch_c|mux2:JumpMux                                                               ; work         ;
;          |ifde:fetch_decode_c|                     ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 14 (0)           ; |DE0_NANO|mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c                                                                      ; work         ;
;             |flopr:Instr_FF|                       ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 8 (8)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF                                                       ; work         ;
;             |flopr:PCPlus_FF|                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF                                                      ; work         ;
;          |memory:memory_c|                         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|memory:memory_c                                                                          ; work         ;
;             |dmem:mem|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem                                                                 ; work         ;
;                |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0                                            ; work         ;
;                   |altsyncram_6c81:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated             ; work         ;
;          |mewb:memory_writeback_c|                 ; 38 (0)      ; 38 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 36 (0)            ; 2 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c                                                                  ; work         ;
;             |flopr1:MemToReg_FF|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr1:MemToReg_FF                                               ; work         ;
;             |flopr1:RegWrite_FF|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr1:RegWrite_FF                                               ; work         ;
;             |flopr:AluOut_FF|                      ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF                                                  ; work         ;
;             |flopr:WriteReg_FF|                    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |DE0_NANO|mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:WriteReg_FF                                                ; work         ;
;          |writeback:writeback_c|                   ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; |DE0_NANO|mips:mips_0|datapath:datapath_c|writeback:writeback_c                                                                    ; work         ;
;             |mux2:mux|                             ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |DE0_NANO|mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux                                                           ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; KEY[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLOCK_50 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                                          ;                   ;         ;
; KEY[0]                                                                                          ;                   ;         ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[0]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[1]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[2]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[3]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[4]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[5]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[6]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[7]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[8]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[9]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[10]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[11]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[12]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[13]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[14]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[15]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[16]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[17]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[18]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[19]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[20]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[21]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[22]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[23]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[24]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[25]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[26]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[27]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[28]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[29]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[30]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[31]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[0]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[1]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[2]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[3]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[4]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[5]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[6]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[7]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:MemWrite_FF|q               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[7]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[6]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[5]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[4]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[3]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[2]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[0]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[1]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[2]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[3]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[4]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[5]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[6]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[7]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[8]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[9]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[10]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[11]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[12]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[13]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[14]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[15]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[16]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[17]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[18]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[19]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[20]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[21]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[22]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[23]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[24]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[25]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[26]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[27]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[28]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[29]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[30]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[31]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[2]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[3]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[4]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[5]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[6]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[7]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[31]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[30]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[29]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[28]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[27]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[26]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[25]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[24]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[23]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[22]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[21]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[20]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[19]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[18]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[17]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[16]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[15]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[14]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[13]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[12]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[11]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[10]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[9]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[8]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[1]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[0]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:AluControl_FF|q[0]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF|q[4]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:AluSrc_FF|q                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:AluControl_FF|q[2]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF|q[3]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF|q[2]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF|q[1]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF|q[0]              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:AluControl_FF|q[1]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:MemWrite_FF|q               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~71              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[29]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[17]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[16]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[4] ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[2] ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[8] ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[28]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[31]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[3]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[0]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~38              ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[24]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[22]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[21]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[4] ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[2] ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[8] ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[1]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[2]                  ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|ram~39                          ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[0]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr1:MemToReg_FF|q             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr1:RegWrite_FF|q             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:WriteReg_FF|q[3]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:WriteReg_FF|q[2]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:WriteReg_FF|q[1]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:WriteReg_FF|q[0]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[2]                            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[3]                            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[4]                            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[6]                            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[7]                            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[5]                            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[31]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[30]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[29]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[28]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[27]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[26]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[25]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[24]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[23]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[22]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[21]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[20]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[19]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[18]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[17]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[16]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[15]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[14]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[13]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[12]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[11]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[10]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[9]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[8]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[7]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[6]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[5]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[4]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[3]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[2]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[1]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:MemToReg_FF|q               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:RegWrite_FF|q               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteReg_FF|q[3]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteReg_FF|q[2]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteReg_FF|q[1]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteReg_FF|q[0]             ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:Zero_FF|q                   ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:Branch_FF|q                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[31]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[30]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[29]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[28]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[27]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[26]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[25]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[24]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[23]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[22]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[21]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[20]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[19]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[18]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[17]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[16]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[15]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[14]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[13]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[12]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[11]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[10]           ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[9]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[8]            ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:MemToReg_FF|q               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:RegWrite_FF|q               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Rt_FF|q[3]                   ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:RegDst_FF|q                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Rt_FF|q[1]                   ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Rt_FF|q[0]                   ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[2]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[3]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[4]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[6]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[5]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[7]               ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[2]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[3]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[4]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[6]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[5]                 ; 0                 ; 6       ;
;      - mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[7]                 ; 0                 ; 6       ;
; CLOCK_50                                                                                        ;                   ;         ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                          ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                      ; PIN_R8             ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                      ; PIN_R8             ; 22      ; Clock        ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; KEY[0]                                                                                        ; PIN_J15            ; 236     ; Async. clear ; no     ; --                   ; --               ; --                        ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; FF_X28_Y1_N23      ; 388     ; Clock        ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|Equal0~0                    ; LCCOMB_X29_Y22_N20 ; 32      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|Equal1~0                    ; LCCOMB_X26_Y23_N26 ; 32      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~106                  ; LCCOMB_X27_Y23_N10 ; 32      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~109                  ; LCCOMB_X26_Y24_N18 ; 32      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~111                  ; LCCOMB_X26_Y24_N12 ; 64      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:MemWrite_FF|q                    ; FF_X28_Y21_N27     ; 3       ; Write enable ; no     ; --                   ; --               ; --                        ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr1:RegWrite_FF|q                  ; FF_X26_Y24_N13     ; 5       ; Write enable ; no     ; --                   ; --               ; --                        ;
; process_0~10                                                                                  ; LCCOMB_X28_Y21_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                          ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                      ; PIN_R8        ; 22      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; FF_X28_Y1_N23 ; 388     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
+-----------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                   ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; KEY[0]~input                                                                                                                           ; 236     ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:AluControl_FF|q[2]                                                         ; 65      ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~111                                                           ; 64      ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:AluSrc_FF|q                                                               ; 64      ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF|q[4]                                                            ; 63      ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:AluControl_FF|q[0]                                                         ; 63      ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:AluControl_FF|q[1]                                                         ; 34      ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr1:MemToReg_FF|q                                                           ; 32      ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|ram~39                                                                        ; 32      ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~109                                                           ; 32      ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|Equal0~0                                                             ; 32      ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~38                                                            ; 32      ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~106                                                           ; 32      ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|Equal1~0                                                             ; 32      ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~71                                                            ; 32      ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[4]                                                                          ; 13      ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[3]                                                                          ; 13      ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[2]                                                                          ; 13      ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[5]                                                                          ; 12      ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[7]                                                                          ; 12      ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF|q[6]                                                                          ; 12      ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:WriteReg_FF|q[2]                                                         ; 9       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[29]                                                               ; 9       ;
; process_0~10                                                                                                                           ; 8       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[31]                                                               ; 7       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:Branch_FF|q                                                               ; 6       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:Zero_FF|q                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[1]~31                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[2]~30                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[3]~29                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[4]~28                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[5]~27                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[6]~26                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[7]~25                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[8]~24                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[9]~23                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[10]~22                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[11]~21                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[12]~20                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[13]~19                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[14]~18                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[15]~17                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[16]~16                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[17]~15                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[18]~14                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[19]~13                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[20]~12                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[21]~11                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[22]~10                                                                ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[23]~9                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[24]~8                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[25]~7                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[26]~6                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[27]~5                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[28]~4                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[29]~3                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[30]~2                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[31]~1                                                                 ; 6       ;
; mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux|y[0]~0                                                                  ; 6       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:WriteReg_FF|q[0]                                                         ; 5       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:WriteReg_FF|q[1]                                                         ; 5       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:WriteReg_FF|q[3]                                                         ; 5       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr1:RegWrite_FF|q                                                           ; 5       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[28]                                                               ; 5       ;
; ~GND                                                                                                                                   ; 4       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:RegDst_FF|q                                                               ; 4       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[2]                                                             ; 4       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[3]                                                             ; 4       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[4]                                                             ; 4       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[5]                                                             ; 4       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[6]                                                             ; 4       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[7]                                                             ; 4       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~19                                                                      ; 3       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~17                                                                      ; 3       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~16                                                                      ; 3       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~7                                                                       ; 3       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~5                                                                       ; 3       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~3                                                                       ; 3       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~1                                                                       ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF|q[0]                                                            ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF|q[1]                                                            ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF|q[2]                                                            ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF|q[3]                                                            ; 3       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:MemWrite_FF|q                                                             ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[0]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[1]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[1]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[2]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[2]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[3]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[3]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[4]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[4]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[5]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[5]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[6]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[6]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[7]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[7]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[8]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[8]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[9]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[9]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[10]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[10]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[11]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[11]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[12]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[12]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[13]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[13]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[14]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[14]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[15]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[15]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[16]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[16]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[17]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[17]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[18]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[18]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[19]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[19]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[20]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[20]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[21]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[21]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[22]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[22]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[23]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[23]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[24]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[24]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[25]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[25]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[26]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[26]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[27]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[27]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[28]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[28]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[29]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[29]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[30]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[30]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[31]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[31]                                                               ; 3       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[0]                                                                ; 3       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~8                                                                       ; 2       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~2                                                                       ; 2       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[2]                                                                ; 2       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[1]                                                                ; 2       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[0]                                                                ; 2       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[3]                                                                ; 2       ;
; mips:mips_0|controller:controller_c|maindec:maindec_c|Mux6~0                                                                           ; 2       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[16]                                                               ; 2       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[17]                                                               ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~131                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[0]~31                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~128                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[1]~30                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~127                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[2]~29                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~126                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[3]~28                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~125                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[4]~27                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~124                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[5]~26                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~123                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[6]~25                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~122                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[7]~24                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~121                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[8]~23                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~120                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[9]~22                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~119                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[10]~21                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~118                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[11]~20                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~117                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[12]~19                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~116                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[13]~18                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~115                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[14]~17                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~114                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[15]~16                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~113                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[16]~15                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~112                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[17]~14                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~111                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[18]~13                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~110                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[19]~12                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~109                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[20]~11                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~108                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[21]~10                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~107                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[22]~9                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~106                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[23]~8                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~105                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[24]~7                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~104                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[25]~6                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~103                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[26]~5                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~102                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[27]~4                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~101                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[28]~3                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~100                                                                 ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[29]~2                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~99                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[30]~1                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~98                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux|y[31]~0                                                                  ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[7]                                                          ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[6]                                                          ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[5]                                                          ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[4]                                                          ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[3]                                                          ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[2]                                                          ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[1]                                                          ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[0]                                                             ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[1]                                                             ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[8]                                                             ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[9]                                                             ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[10]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[11]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[12]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[13]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[14]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[15]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[16]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[17]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[18]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[19]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[20]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[21]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[22]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[23]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[24]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[25]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[26]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[27]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[28]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[29]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[30]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF|q[31]                                                            ; 2       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[0]                                                          ; 2       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder|y[7]~10                                                                    ; 2       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder|y[6]~8                                                                     ; 2       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder|y[5]~6                                                                     ; 2       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder|y[4]~4                                                                     ; 2       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder|y[3]~2                                                                     ; 2       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder|y[2]~0                                                                     ; 2       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|ram~39feeder                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~38feeder                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~71feeder                                                      ; 1       ;
; CLOCK_50~input                                                                                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[7]                                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[5]                                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[6]                                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[4]                                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[3]                                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF|q[2]                                                               ; 1       ;
; mips:mips_0|controller:controller_c|maindec:maindec_c|Mux0~0                                                                           ; 1       ;
; mips:mips_0|controller:controller_c|maindec:maindec_c|Mux2~1                                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[7]                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[5]                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[6]                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[4]                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[3]                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Equal0~10                                                                ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Equal0~9                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Equal0~8                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Equal0~7                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Equal0~6                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Equal0~5                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Equal0~4                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Equal0~3                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Equal0~2                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Equal0~1                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Equal0~0                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF|q[2]                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:RegMux|y[0]~3                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Rt_FF|q[0]                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:RegMux|y[1]~2                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Rt_FF|q[1]                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:RegMux|y[2]~1                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:RegMux|y[3]~0                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Rt_FF|q[3]                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:RegWrite_FF|q                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:MemToReg_FF|q                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[8]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[9]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[10]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[11]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[12]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[13]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[14]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[15]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[16]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[17]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[18]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[19]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[20]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[21]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[22]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[23]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[24]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[25]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[26]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[27]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[28]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[29]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[30]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF|q[31]                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|mux2:JumpMux|y[5]~5                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|mux2:JumpMux|y[7]~4                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|mux2:JumpMux|y[6]~3                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|mux2:JumpMux|y[4]~2                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|mux2:JumpMux|y[3]~1                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|mux2:JumpMux|y[2]~0                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteReg_FF|q[0]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteReg_FF|q[1]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteReg_FF|q[2]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteReg_FF|q[3]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:RegWrite_FF|q                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:MemToReg_FF|q                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[1]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~23                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~22                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[2]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[3]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[4]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[5]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[6]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[7]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[8]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[9]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[10]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[11]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[12]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[13]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[14]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[15]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[16]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[17]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[18]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[19]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[20]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[21]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[22]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[23]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[24]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[25]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[26]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[27]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[28]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[29]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[30]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~21                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~20                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~18                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[31]                                                          ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~15                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~14                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~13                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~12                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~11                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~10                                                                      ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~9                                                                       ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~6                                                                       ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~4                                                                       ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory|rom~0                                                                       ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~110                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF|q[0]                                                           ; 1       ;
; mips:mips_0|controller:controller_c|maindec:maindec_c|Mux2~0                                                                           ; 1       ;
; mips:mips_0|controller:controller_c|aludec:aludec_c|alucontrol[1]~2                                                                    ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[11]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~39                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[12]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~40                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[12]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~73                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[13]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~41                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[13]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~74                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[14]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~42                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[14]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~75                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[15]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~43                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[15]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~76                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[16]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~44                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[16]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~77                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[17]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~45                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[17]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~78                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[18]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~46                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[18]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~79                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[19]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~47                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[19]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~80                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[20]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~48                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[20]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~81                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[21]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~49                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[21]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~82                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[22]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~50                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[22]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~83                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[23]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~51                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[23]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~84                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[24]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~52                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[24]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~85                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[25]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~53                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[25]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~86                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[26]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~54                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[26]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~87                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[27]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~55                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[27]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~88                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[28]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~56                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[28]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~89                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[29]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~57                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[29]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~90                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[30]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~58                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[30]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~91                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[31]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~59                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[31]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~92                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[32]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~60                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[32]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~93                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[33]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~61                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[33]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~94                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[34]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~62                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[34]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~95                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[35]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~63                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[35]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~96                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[36]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~64                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[36]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~97                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[37]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~65                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[37]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~98                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[38]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~66                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[38]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~99                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[39]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~67                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[39]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~100                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[40]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~68                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[40]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~101                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[41]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~69                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[41]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~102                                                           ; 1       ;
; mips:mips_0|controller:controller_c|aludec:aludec_c|alucontrol[2]~1                                                                    ; 1       ;
; mips:mips_0|controller:controller_c|maindec:maindec_c|Mux6~1                                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[42]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~103                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[9]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~108                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[5]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[8]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[7]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[0]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~107                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[2]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[4]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[3]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[1]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[21]                                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[22]                                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF|q[24]                                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_0_bypass[42]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~70                                                            ; 1       ;
; mips:mips_0|controller:controller_c|aludec:aludec_c|alucontrol[0]~0                                                                    ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[9]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~105                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[5]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[8]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[7]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[0]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~104                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[2]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[4]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[3]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[1]                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory_rtl_1_bypass[11]                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|memory~72                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~130                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~129                                                                 ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux30~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux29~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux28~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux27~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux26~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux25~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux24~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux23~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux22~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux21~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux20~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux19~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux18~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux17~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux16~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:MemWrite_FF|q                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux15~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux14~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux13~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux12~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux11~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux10~0                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux9~0                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux8~0                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux7~0                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux6~0                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux5~0                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux4~0                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux3~0                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux2~0                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux1~0                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~31                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~30                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~29                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~28                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~27                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~26                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~25                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~24                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~23                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~22                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~21                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~20                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~19                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~18                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~17                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~16                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~15                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~14                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~13                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~12                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~11                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~10                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~9                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~8                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~7                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~6                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~5                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~4                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~3                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~2                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~1                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~0                                                                   ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Mux0~0                                                                   ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17]                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18]                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19]                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20]                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21]                                          ; 1       ;
; process_0~9                                                                                                                            ; 1       ;
; process_0~8                                                                                                                            ; 1       ;
; process_0~7                                                                                                                            ; 1       ;
; process_0~6                                                                                                                            ; 1       ;
; process_0~5                                                                                                                            ; 1       ;
; process_0~4                                                                                                                            ; 1       ;
; process_0~3                                                                                                                            ; 1       ;
; process_0~2                                                                                                                            ; 1       ;
; process_0~1                                                                                                                            ; 1       ;
; process_0~0                                                                                                                            ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22]                                          ; 1       ;
; led_s[7]                                                                                                                               ; 1       ;
; led_s[6]                                                                                                                               ; 1       ;
; led_s[5]                                                                                                                               ; 1       ;
; led_s[4]                                                                                                                               ; 1       ;
; led_s[3]                                                                                                                               ; 1       ;
; led_s[2]                                                                                                                               ; 1       ;
; led_s[1]                                                                                                                               ; 1       ;
; led_s[0]                                                                                                                               ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[7]~16                                                        ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[6]~15                                                        ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[6]~14                                                        ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[5]~13                                                        ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[5]~12                                                        ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[4]~11                                                        ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[4]~10                                                        ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[3]~9                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[3]~8                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[2]~7                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[2]~6                                                         ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[5]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[7]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder|y[6]~9                                                                     ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder|y[5]~7                                                                     ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[6]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder|y[4]~5                                                                     ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[4]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder|y[3]~3                                                                     ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[3]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder|y[2]~1                                                                     ; 1       ;
; mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF|q[2]                                                           ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a2              ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a3              ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a4              ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a5              ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a6              ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a7              ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a8              ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a9              ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a10             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a11             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a12             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a13             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a14             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a15             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a16             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a17             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a18             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a1              ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a19             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a20             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a21             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a22             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a23             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a24             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a25             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a26             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a27             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a28             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a29             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a30             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a31             ; 1       ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ram_block1a0              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[0]~31                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a1  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a2  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a3  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a4  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a5  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a6  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a7  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a8  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a9  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a10 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a11 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a12 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a13 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a14 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a15 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a16 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a17 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a18 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a19 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a20 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a21 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a22 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a23 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a24 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a25 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a26 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a27 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a28 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a29 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a30 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a31 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0  ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[1]~30                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[1]~1                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[2]~0                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[2]~2                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[3]~1                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[3]~3                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[4]~2                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[4]~4                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[5]~3                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[5]~5                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[6]~4                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[6]~6                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[7]~5                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[7]~7                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[8]~29                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[8]~8                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[9]~28                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[9]~9                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[10]~27                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[10]~10                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[11]~26                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[11]~11                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[12]~25                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[12]~12                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[13]~24                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[13]~13                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[14]~23                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[14]~14                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[15]~22                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[15]~15                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[16]~21                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[16]~16                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[17]~20                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[17]~17                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[18]~19                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[18]~18                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[19]~18                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[19]~19                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[20]~17                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[20]~20                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[21]~16                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[21]~21                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[22]~15                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[22]~22                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[23]~14                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[23]~23                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[24]~13                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[24]~24                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[25]~12                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[25]~25                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[26]~11                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[26]~26                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[27]~10                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[27]~27                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[28]~9                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[28]~28                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[29]~8                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[29]~29                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[30]~7                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[30]~30                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[31]~31                                                            ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF|q[31]~6                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[0]~0                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a1  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a2  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a3  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a4  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a5  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a6  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a7  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a8  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a9  ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a10 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a11 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a12 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a13 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a14 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a15 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a16 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a17 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a18 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a19 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a20 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a21 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a22 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a23 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a24 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a25 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a26 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a27 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a28 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a29 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a30 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a31 ; 1       ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a0  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~62                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~61                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~59                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~57                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~55                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~53                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~51                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~49                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~47                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~45                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~43                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~41                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~39                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~37                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~35                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~33                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~31                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~29                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~27                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~25                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~23                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~21                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~19                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~17                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~15                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~13                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~11                                                             ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~9                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~7                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~5                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~3                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|LessThan0~1                                                              ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~96                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~95                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~94                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~93                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~92                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~91                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~90                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~89                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~88                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~87                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~86                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~85                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~84                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~83                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~82                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~81                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~80                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~79                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~78                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~77                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~76                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~75                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~74                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~73                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~72                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~71                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~70                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~69                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~68                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~67                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~66                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~65                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~64                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~63                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~62                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~61                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~60                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~59                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~58                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~57                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~56                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~55                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~54                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~53                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~52                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~51                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~50                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~49                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~48                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~47                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~46                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~45                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~44                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~43                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~42                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~41                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~40                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~39                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~38                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~37                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~36                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~35                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~34                                                                  ; 1       ;
; mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu|Add0~33                                                                  ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita22                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita21~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita21                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita20~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita20                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita19~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita19                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita18~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita18                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita17~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita17                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita16~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita16                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita15~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita15                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita14~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita14                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita13~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita13                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita12~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita12                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita11~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita11                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita10~COUT                                     ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita10                                          ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita9~COUT                                      ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita9                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita8~COUT                                      ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita8                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita7~COUT                                      ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita7                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita6~COUT                                      ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita6                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita5~COUT                                      ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita5                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita4~COUT                                      ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita4                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita3~COUT                                      ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita3                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita2~COUT                                      ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita2                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita1~COUT                                      ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita1                                           ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita0~COUT                                      ; 1       ;
; clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita0                                           ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X22_Y22_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X22_Y23_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048 ; 64                          ; 32                          ; --                          ; --                          ; 2048                ; 1    ; None ; M9K_X22_Y21_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 901 / 71,559 ( 1 % )   ;
; C16 interconnects     ; 4 / 2,597 ( < 1 % )    ;
; C4 interconnects      ; 422 / 46,848 ( < 1 % ) ;
; Direct links          ; 106 / 71,559 ( < 1 % ) ;
; Global clocks         ; 2 / 20 ( 10 % )        ;
; Local interconnects   ; 295 / 24,624 ( 1 % )   ;
; R24 interconnects     ; 13 / 2,496 ( < 1 % )   ;
; R4 interconnects      ; 619 / 62,424 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 14.93) ; Number of LABs  (Total = 40) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 2                            ;
; 12                                          ; 2                            ;
; 13                                          ; 1                            ;
; 14                                          ; 1                            ;
; 15                                          ; 5                            ;
; 16                                          ; 28                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.90) ; Number of LABs  (Total = 40) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 34                           ;
; 1 Clock                            ; 35                           ;
; 1 Clock enable                     ; 16                           ;
; 1 Sync. clear                      ; 15                           ;
; 1 Sync. load                       ; 15                           ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 23.80) ; Number of LABs  (Total = 40) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 2                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 3                            ;
; 19                                           ; 3                            ;
; 20                                           ; 1                            ;
; 21                                           ; 2                            ;
; 22                                           ; 3                            ;
; 23                                           ; 3                            ;
; 24                                           ; 3                            ;
; 25                                           ; 0                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 0                            ;
; 32                                           ; 13                           ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.35) ; Number of LABs  (Total = 40) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 2                            ;
; 1                                               ; 3                            ;
; 2                                               ; 0                            ;
; 3                                               ; 0                            ;
; 4                                               ; 0                            ;
; 5                                               ; 1                            ;
; 6                                               ; 4                            ;
; 7                                               ; 3                            ;
; 8                                               ; 5                            ;
; 9                                               ; 4                            ;
; 10                                              ; 4                            ;
; 11                                              ; 1                            ;
; 12                                              ; 1                            ;
; 13                                              ; 2                            ;
; 14                                              ; 4                            ;
; 15                                              ; 0                            ;
; 16                                              ; 4                            ;
; 17                                              ; 1                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 18.07) ; Number of LABs  (Total = 40) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 1                            ;
; 17                                           ; 3                            ;
; 18                                           ; 2                            ;
; 19                                           ; 9                            ;
; 20                                           ; 5                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
; 33                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 11        ; 0            ; 11        ; 0            ; 0            ; 11        ; 11        ; 0            ; 11        ; 11        ; 0            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 11        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 11           ; 0         ; 11           ; 11           ; 0         ; 0         ; 11           ; 0         ; 0         ; 11           ; 11           ; 11           ; 11           ; 8            ; 11           ; 11           ; 8            ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 0         ; 11           ; 11           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE22F17C6 for design "DE0_NANO"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF|q[0] is being clocked by clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22]
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22]
Info (176353): Automatically promoted node clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_comb_bita22
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SADDR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_ASDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_NCSO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.09 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E1
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J15
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8
Info (144001): Generated suppressed messages file C:/Users/Agus/Desktop/MIPS_proy_agustin/DE0_NANO_mips/DE0_NANO.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 150 warnings
    Info: Peak virtual memory: 1016 megabytes
    Info: Processing ended: Thu Oct 19 15:26:06 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Agus/Desktop/MIPS_proy_agustin/DE0_NANO_mips/DE0_NANO.fit.smsg.


