
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.12.1.454

// ldbanno -n Verilog -o study_001_impl1_mapvo.vo -w -neg -gui -msgset C:/Users/eidos/GitHub/FPGA_PWM_FSM_Practice/common/db/work/promote.xml study_001_impl1_map.ncd 
// Netlist created on Fri Nov 04 15:30:17 2022
// Netlist written on Fri Nov 04 15:30:19 2022
// Design is for device LCMXO2-2000ZE
// Design is for package TQFP100
// Design is for performance grade 1

`timescale 1 ns / 1 ps

module ci_stim_fpga_wrapper ( i_rst_n, sw1_a, sw1_b, sw1_pb, sw2_a, sw2_b, 
                              sw2_pb, polarity, led_out, lv_dir, lv_oe_n, 
                              clk_out, data_out, stim_comp_err, stim_comp_en_n, 
                              stim_an, stim_ca, stim_dac0_val, stim_dac1_val, 
                              stim_bcg0_sel, stim_bcg1_sel );
  input  i_rst_n, sw1_a, sw1_b, sw1_pb, sw2_a, sw2_b, sw2_pb;
  input  [2:0] polarity;
  input  [7:0] stim_comp_err;
  output [15:0] led_out;
  output lv_dir, lv_oe_n, clk_out, data_out, stim_comp_en_n;
  output [7:0] stim_an;
  output [7:0] stim_ca;
  output [7:0] stim_dac0_val;
  output [7:0] stim_dac1_val;
  output [2:0] stim_bcg0_sel;
  output [2:0] stim_bcg1_sel;
  wire   sw2_counter_lcry_0_RNO_1, sw2_counter_lcry_0_RNO_0, N_9_i, 
         \sw1_counter[1] , \sw1_counter[0] , \un1_c_dac_amp_1_0_sqmuxa_1_i[0] , 
         w_clk, \r_dac_amp_1[0] , \r_dac_amp_1[1] , sw2_counter, 
         \u_div64x64_clk/div64_count[4] , \u_div64x64_clk/div64_count[3] , 
         \u_div64x64_clk/div64_count_s[4] , \u_div64x64_clk/div64_count_s[3] , 
         w_div64_clk_0, \u_div64x64_clk/div64_count_cry[2] , 
         \u_div64x64_clk/div64_count[2] , \u_div64x64_clk/div64_count[1] , 
         \u_div64x64_clk/div64_count_s[2] , \u_div64x64_clk/div64_count_s[1] , 
         \u_div64x64_clk/div64_count_cry[0] , \u_div64x64_clk/div64_count[0] , 
         \u_div64x64_clk/div64_count_s[0] , \u_div64_clk/div64_count[4] , 
         \u_div64_clk/div64_count[3] , \u_div64_clk/div64_count_s[4] , 
         \u_div64_clk/div64_count_s[3] , \u_div64_clk/div64_count_cry[2] , 
         \u_div64_clk/div64_count[2] , \u_div64_clk/div64_count[1] , 
         \u_div64_clk/div64_count_s[2] , \u_div64_clk/div64_count_s[1] , 
         \u_div64_clk/div64_count_cry[0] , \u_div64_clk/div64_count[0] , 
         \u_div64_clk/div64_count_s[0] , \u_cg_fsm/r_rate_cnt[6] , 
         \u_cg_fsm/r_sync_rate[6] , \u_cg_fsm/r_rate_cnt[7] , 
         \u_cg_fsm/r_sync_rate[7] , 
         \u_cg_fsm/u_sync_cathod_phase_en/r_slave_en[0] , 
         \u_cg_fsm/u_sync_cathod_phase_en/r_master_en , 
         \u_cg_fsm/u_sync_cathod_phase_en/r_slave_en8 , w_div4_clk, 
         \u_cg_fsm/w_rate_tmout_0_data_tmp[2] , 
         \u_cg_fsm/w_rate_tmout_0_data_tmp_i[3] , \u_cg_fsm/r_slave_en_0[1] , 
         \u_cg_fsm/r_rate_cnt[4] , \u_cg_fsm/r_sync_rate[4] , 
         \u_cg_fsm/r_rate_cnt[5] , \u_cg_fsm/r_sync_rate[5] , 
         \u_cg_fsm/r_rate_cnt[2] , \u_cg_fsm/r_sync_rate[2] , 
         \u_cg_fsm/r_rate_cnt[3] , \u_cg_fsm/r_sync_rate[3] , 
         \u_cg_fsm/w_rate_tmout_0_data_tmp[0] , \u_cg_fsm/w_slave_ack_0 , 
         \u_cg_fsm/r_rate_cnt[0] , \u_cg_fsm/r_sync_rate[0] , 
         \u_cg_fsm/r_rate_cnt[1] , \u_cg_fsm/r_sync_rate[1] , 
         \u_cg_fsm/r_slave_en_1[1] , 
         \u_cg_fsm/u_sync_anode_phase_en/r_slave_en8 , 
         \u_cg_fsm/w_slave_ack_1 , \u_cg_fsm/r_duration_cnt[6] , 
         \u_cg_fsm/r_duration_cnt15_6 , \u_cg_fsm/r_duration_cnt[7] , 
         \u_cg_fsm/r_duration_cnt15_7 , \u_cg_fsm/r_rate[1] , 
         \u_cg_fsm/r_rate[0] , \u_cg_fsm/w_sync_trigger , 
         \u_cg_fsm/w_duration_tmout_0_data_tmp[2] , 
         \u_cg_fsm/w_duration_tmout_0_data_tmp_i[3] , 
         \u_cg_fsm/r_duration_cnt[4] , \u_cg_fsm/r_duration_cnt15_4 , 
         \u_cg_fsm/r_duration_cnt[5] , \u_cg_fsm/r_duration_cnt15_5 , 
         \u_cg_fsm/r_duration_cnt[2] , \u_cg_fsm/r_duration_cnt15_2 , 
         \u_cg_fsm/r_duration_cnt[3] , \u_cg_fsm/r_duration_cnt15_3 , 
         \u_cg_fsm/r_rate[3] , \u_cg_fsm/r_rate[2] , 
         \u_cg_fsm/w_duration_tmout_0_data_tmp[0] , 
         \u_cg_fsm/r_duration_cnt[0] , \u_cg_fsm/r_duration_cnt15_0 , 
         \u_cg_fsm/r_duration_cnt[1] , \u_cg_fsm/r_duration_cnt15_1 , 
         \u_cg_fsm/r_duration[7] , \u_cg_fsm/r_duration[6] , 
         \u_cg_fsm/r_interval_cnt[7] , \u_cg_fsm/r_interval_cnt[6] , 
         \u_cg_fsm/r_rate[7] , \u_cg_fsm/r_rate[6] , 
         \u_cg_fsm/w_interval_tmout_0_data_tmp[2] , 
         \u_cg_fsm/w_interval_tmout_0_data_tmp_i[3] , 
         \u_cg_fsm/r_interval_cnt[5] , \u_cg_fsm/r_interval_cnt[4] , 
         \u_cg_fsm/r_interval_cnt[3] , \u_cg_fsm/r_interval_cnt[2] , 
         \u_cg_fsm/u_sync_anode_phase_en/r_slave_en[0] , 
         \u_cg_fsm/u_sync_anode_phase_en/r_master_en , 
         \u_cg_fsm/w_interval_tmout_0_data_tmp[0] , 
         \u_cg_fsm/r_interval_cnt[0] , \u_cg_fsm/r_interval_value[0] , 
         \u_cg_fsm/r_interval_cnt[1] , \u_cg_fsm/r_rate[5] , 
         \u_cg_fsm/r_rate[4] , \r_channel_1[1] , \r_channel_1[0] , 
         \u_cg_fsm/un1_i_polarity_1 , \u_cg_fsm/r_duration_cnt15_cry_6 , 
         \u_cg_fsm/r_channel_1_0[0] , \u_cg_fsm/r_duration_cnt15 , 
         \u_cg_fsm/r_channel_1_0[1] , \r_channel_0[7] , \r_channel_0[6] , 
         \u_cg_fsm/r_duration_cnt15_cry_4 , \u_cg_fsm/r_channel_0_0[6] , 
         \u_cg_fsm/r_channel_0_0[7] , \r_channel_0[5] , \r_channel_0[4] , 
         \u_cg_fsm/r_duration_cnt15_cry_2 , \u_cg_fsm/r_channel_0_0[4] , 
         \u_cg_fsm/r_channel_0_0[5] , \r_channel_0[3] , \r_channel_0[2] , 
         \u_cg_fsm/r_duration_cnt15_cry_0 , \u_cg_fsm.r_channel_0[2] , 
         \u_cg_fsm/r_channel_0[3] , \r_channel_0[1] , \r_channel_0[0] , 
         \u_cg_fsm.r_channel_0[0] , \u_cg_fsm.r_channel_0[1] , 
         \u_cg_fsm/r_duration_cnt , \u_cg_fsm/r_duration_cnt_s[7] , 
         \u_cg_fsm/r_duration_cnte , \u_cg_fsm/r_duration_cnt_cry[6] , 
         \u_cg_fsm/r_duration_cnt_s[6] , \u_cg_fsm/r_duration_cnt_s[5] , 
         \u_cg_fsm/r_duration_cnt_cry[4] , \u_cg_fsm/r_duration_cnt_s[4] , 
         \u_cg_fsm/r_duration_cnt_s[3] , \u_cg_fsm/r_duration_cnt_cry[2] , 
         \u_cg_fsm/r_duration_cnt_s[2] , \u_cg_fsm/r_duration_cnt_s[1] , 
         \u_cg_fsm/r_duration_cnt_cry[0] , \u_cg_fsm/r_duration_cnt_s[0] , 
         \u_cg_fsm/r_interval_cnt , \u_cg_fsm/r_interval_cnt_s[7] , 
         \u_cg_fsm/r_interval_cnte , \u_cg_fsm/r_interval_cnt_cry[6] , 
         \u_cg_fsm/r_interval_cnt_s[6] , \u_cg_fsm/r_interval_cnt_s[5] , 
         \u_cg_fsm/r_interval_cnt_cry[4] , \u_cg_fsm/r_interval_cnt_s[4] , 
         \u_cg_fsm/r_interval_cnt_s[3] , \u_cg_fsm/r_interval_cnt_cry[2] , 
         \u_cg_fsm/r_interval_cnt_s[2] , \u_cg_fsm/r_interval_cnt_s[1] , 
         \u_cg_fsm/r_interval_cnt_cry[0] , \u_cg_fsm/r_interval_cnt_s[0] , 
         \u_cg_fsm/r_rate_cnt , \u_cg_fsm/r_rate_cnt_s[7] , 
         \u_cg_fsm/r_rate_cnte , \u_cg_fsm/r_rate_cnt_cry[6] , 
         \u_cg_fsm/r_rate_cnt_s[6] , \u_cg_fsm/r_rate_cnt_s[5] , 
         \u_cg_fsm/r_rate_cnt_cry[4] , \u_cg_fsm/r_rate_cnt_s[4] , 
         \u_cg_fsm/r_rate_cnt_s[3] , \u_cg_fsm/r_rate_cnt_cry[2] , 
         \u_cg_fsm/r_rate_cnt_s[2] , \u_cg_fsm/r_rate_cnt_s[1] , 
         \u_cg_fsm/r_rate_cnt_cry[0] , \u_cg_fsm/r_rate_cnt_s[0] , 
         \sw1_max_count_num_1[6] , \sw1_counter[7] , 
         \un1_c_dac_amp_0_0_sqmuxa[0] , sw1_counter33_cry_6, \r_dac_amp_0[0] , 
         sw1_counter33, \r_dac_amp_0[1] , \sw1_counter[6] , 
         \sw1_max_count_num_1[3] , \sw1_counter[5] , \c_channel_0[7] , 
         \c_channel_0[6] , c_channel_1_0_sqmuxa_1_i, sw1_counter33_cry_4, 
         \r_channel_1[6] , \r_channel_1[7] , \sw1_max_count_num_1[1] , 
         \sw1_counter[4] , \sw1_counter[3] , \c_channel_0[5] , 
         \c_channel_0[4] , sw1_counter33_cry_2, \r_channel_1[4] , 
         \r_channel_1[5] , \sw1_counter[2] , \c_channel_0[3] , 
         \c_channel_0[2] , sw1_counter33_cry_0, \r_channel_1[2] , 
         \r_channel_1[3] , sw2_counter30_c3, un1_r_mode_3, 
         r_req_mode_transition, sw1_b_c, sw1_az, r_ack_mode_transition, 
         un1_r_ack_mode_transition, sw1_counter_1_sqmuxa, \sw1_counter_s[7] , 
         \sw1_counter_s[6] , \sw1_counter_cry[5] , \sw1_counter_s[5] , 
         \sw1_counter_s[4] , \sw1_counter_cry[3] , \sw1_counter_s[3] , 
         \sw1_counter_s[2] , \sw1_counter_cry[1] , \sw1_counter_s[1] , 
         \sw1_counter_s[0] , sw1_counter, sw1_counter_0_sqmuxa, sw1_counter_0, 
         N_4_i, \r_dac_amp_0[2] , \r_dac_amp_0[3] , \sw2_counter[7] , sw2_b_c, 
         sw2_counter30, \sw2_counter[6] , \sw2_counter_s[7] , 
         \sw2_counter_s[6] , sw2_az, \sw2_counter_cry[5] , \sw2_counter[5] , 
         \sw2_counter[4] , \sw2_counter_s[5] , \sw2_counter_s[4] , 
         \sw2_counter_cry[3] , \sw2_counter[2] , \sw2_counter_s[3] , 
         \sw2_counter_s[2] , \sw2_counter_cry[1] , \sw2_counter[1] , 
         \sw2_counter[0] , \sw2_counter_s[1] , \sw2_counter_s[0] , CO0, 
         \display_item_num_3[0] , sw2_counter26_i, \display_item_num[1] , 
         \display_item_num[2] , \display_item_num_3[2] , 
         \display_item_num_3[1] , \u_cg_fsm/led_out_1_sn_N_8 , 
         \u_cg_fsm/led_out_1_sn_N_7 , \u_cg_fsm/N_81 , \u_cg_fsm/N_72 , 
         \r_db_sw2_pb_d[0] , \r_db_sw2_pb_d[1] , \led_out_c[15] , 
         mode_disp_en_RNO, \led_out_c[6] , \polarity_c[2] , sw2_counter26, 
         w_sw1_pb_p, pb_p_test, pb_p_test_RNO, \u_cg_fsm/sw1_counter29lto7_5 , 
         \c_channel_0[1] , \c_channel_0[0] , c_channel_0_0_sqmuxa_1_i, 
         \c_channel_1[0] , \u_debounce_sw1/r_pb_in[2] , 
         \u_debounce_sw1/r_pb_in[1] , \u_debounce_sw1.r_pb_in[0] , w_db_sw1_pb, 
         \r_db_sw1_pb_d[0] , \r_db_sw1_pb_d[1] , \u_debounce_sw2/r_pb_in[2] , 
         \u_debounce_sw2/r_pb_in[1] , \u_debounce_sw2.r_pb_in[0] , w_db_sw2_pb, 
         \c_duration[1] , c_duration_0_sqmuxa_1_i, \r_duration[1] , 
         \r_duration[2] , \c_duration[5] , \c_duration[4] , \r_duration[4] , 
         \r_duration[5] , \c_rate[3] , c_rate_1_sqmuxa_i, \r_rate[3] , 
         \r_rate[4] , \c_rate[7] , \c_rate[6] , \r_rate[6] , \r_rate[7] , 
         \r_mode[2] , \r_mode[1] , \u_cg_fsm/un1_r_mode_NE_1 , \r_mode[0] , 
         un1_r_mode_NE, un1_w_async_ack_mode_transition_p, 
         \u_trigger_en.r_slave_en[1] , \u_trigger_en.w_slave_ack , 
         \u_cg_fsm/un6_w_disabled_dac_sel_found[0] , 
         \u_cg_fsm/r_disabled_dac_sel_found_d , 
         \u_cg_fsm/un1_w_disabled_dac_sel_found_2 , 
         \u_cg_fsm/un1_w_disabled_dac_sel_found_3 , 
         \u_cg_fsm/un1_w_disabled_dac_sel_found_4 , 
         \u_cg_fsm/r_search_disabled_channel_phase , 
         \u_cg_fsm/r_search_disabled_channel_phase_RNO , \u_cg_fsm/r_state[2] , 
         \u_cg_fsm/r_sync_cathod_phase[1] , \u_cg_fsm/r_sync_cathod_phase[2] , 
         \u_cg_fsm/N_567_0 , \u_cg_fsm/r_rate_phase11_3 , 
         \u_cg_fsm/r_rate_phase11_4 , \u_cg_fsm/r_rate_phase11_i , 
         \u_cg_fsm/un1_r_sync_search_disabled_channel_phase_end_p_d_g , 
         \u_cg_fsm/r_rate_phase , \u_cg_fsm/r_search_disabled_channel[7] , 
         \u_cg_fsm/r_search_disabled_channel[0] , 
         \u_cg_fsm/r_search_disabled_channel_4[1] , 
         \u_cg_fsm/r_search_disabled_channel_RNO[0] , 
         \u_cg_fsm/un1_w_disabled_dac_sel_found_RNIDERI , 
         \u_cg_fsm/r_search_disabled_channel[1] , 
         \u_cg_fsm/r_search_disabled_channel[2] , 
         \u_cg_fsm/r_search_disabled_channel_4[3] , 
         \u_cg_fsm/r_search_disabled_channel_4[2] , 
         \u_cg_fsm/r_search_disabled_channel[3] , 
         \u_cg_fsm/r_search_disabled_channel[4] , 
         \u_cg_fsm/r_search_disabled_channel_4[5] , 
         \u_cg_fsm/r_search_disabled_channel_4[4] , 
         \u_cg_fsm/r_search_disabled_channel[5] , 
         \u_cg_fsm/r_search_disabled_channel[6] , 
         \u_cg_fsm/r_search_disabled_channel_4[7] , 
         \u_cg_fsm/r_search_disabled_channel_4[6] , \u_trigger_en/r_master_en , 
         w_sync_trigger_en, \u_trigger_en/r_slave_en8 , 
         \u_cg_fsm/w_debug_fsm_led[7] , \u_cg_fsm/w_debug_fsm_led[4] , 
         \u_cg_fsm/r_state[1] , \u_cg_fsm/r_state[0] , 
         \u_cg_fsm/w_debug_fsm_led[2] , \u_cg_fsm/N_67 , \u_cg_fsm/N_56_i , 
         \u_cg_fsm/r_state_ns[0] , \u_cg_fsm/r_state[3] , 
         \u_cg_fsm/c_next_state_0_sqmuxa , 
         \u_cg_fsm.c_cathod_phase_en_0_sqmuxa , \u_cg_fsm/r_state_ns[3] , 
         \u_cg_fsm/r_state_ns[2] , \u_cg_fsm/r_stim_comp_en_n , 
         \u_cg_fsm.c_stim_comp_en_n , 
         \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/w_slave_ack , 
         \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_master_en , 
         \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[1] , 
         \u_cg_fsm/w_sync_search_disabled_channel_phase_end_p , 
         \u_cg_fsm/r_sync_search_disabled_channel_phase_end_p_d , 
         \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en8 , 
         \u_cg_fsm/u_sync_trigger/w_slave_ack_0 , 
         \u_cg_fsm/u_sync_trigger/r_master_en , 
         \u_cg_fsm/u_sync_trigger/r_slave_en_0[1] , 
         \u_cg_fsm/r_sync_trigger_d , \u_cg_fsm/u_sync_trigger/r_slave_en8 , 
         \u_cg_fsm/u_sync_anode_phase_en/N_636_0 , 
         \u_cg_fsm/w_debug_fsm_led[3] , \u_cg_fsm/r_sync_anode_phase[0] , 
         \u_cg_fsm/u_sync_cathod_phase_en/N_640_0 , 
         \u_cg_fsm/r_sync_anode_phase[1] , \u_cg_fsm/w_slave_ack_2 , 
         \u_cg_fsm/u_sync_fsm_trigger/r_master_en , 
         \u_cg_fsm/u_sync_fsm_trigger/N_632_0 , 
         \u_cg_fsm/u_sync_fsm_trigger/r_slave_en8 , 
         \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/N_644_0 , 
         \u_cg_fsm.w_search_disabled_channel_phase_end_p , 
         \u_cg_fsm/r_sync_anode_phase[2] , \u_cg_fsm/u_sync_trigger/N_648_0 , 
         \u_cg_fsm/w_debug_fsm_led[5] , \u_cg_fsm/r_sync_cathod_phase[0] , 
         \u_cg_fsm/r_state_ns[4] , \u_cg_fsm/w_sync_anode_phase_en , 
         \u_cg_fsm/r_anode_phase_RNO , 
         \u_cg_fsm/un1_c_next_state_0_sqmuxa_1_i , 
         \u_cg_fsm/w_sync_cathod_phase_en , \u_cg_fsm/r_cathod_phase_RNO , 
         w_db_clk, GND, \u_div2_clk/div2_count , \u_div2_clk/div2_count_i , 
         w_div64x64_clk_0, VCC, \r_async_ack_mode_transition[2] , 
         \r_async_ack_mode_transition[1] , \u_div4_clk/div4_count , 
         \u_div4_clk/div4_count_i , sw2_counter26_ac0_1, 
         \u_trigger_en/N_711_0 , \u_cg_fsm/c_stim_ca_1_sqmuxa_1 , 
         \u_cg_fsm/c_set_mode_monopolar8 , \u_cg_fsm/c_map_cathod_channel_024 , 
         \u_cg_fsm/c_map_cathod_channel[4] , \u_trigger_en/r_slave_en[0] , 
         \u_cg_fsm.c_stim_ca[4] , \u_div2_clk/r_gen_clk_0_2 , 
         \u_div64_clk/div64_count15_1 , \u_div4_clk/r_gen_clk_0 , 
         \u_div64x64_clk/div64_count15_1 , \u_div64_clk/div64_count15 , 
         \u_div64_clk/r_gen_clk_0_0 , \u_div64x64_clk/div64_count15 , 
         \u_div64x64_clk/r_gen_clk_0_1 , \u_cg_fsm/N_70 , \r_dac_amp_0[7] , 
         \r_dac_amp_1[7] , \u_cg_fsm/led_out_1_sn_N_6 , \u_cg_fsm/N_82 , 
         \u_cg_fsm/N_75 , \u_cg_fsm/N_66 , \led_out_c[0] , \u_cg_fsm/N_76 , 
         \u_cg_fsm/N_67_0 , \led_out_c[1] , \u_cg_fsm/N_77 , \u_cg_fsm/N_68 , 
         \led_out_c[2] , \r_dac_amp_1[2] , \r_dac_amp_1[3] , \u_cg_fsm/N_78 , 
         \r_dac_amp_0[5] , \r_dac_amp_1[5] , \u_cg_fsm/N_80 , \r_dac_amp_0[6] , 
         \r_dac_amp_1[6] , \r_dac_amp_0[4] , \r_dac_amp_1[4] , \u_cg_fsm/N_79 , 
         \r_duration[0] , \r_rate[0] , \r_rate[2] , \r_duration[3] , 
         \u_cg_fsm/N_69 , \r_rate[5] , \u_cg_fsm/N_71 , \r_duration[6] , 
         \r_duration[7] , \u_cg_fsm/N_73 , \r_rate[1] , 
         \u_cg_fsm/c_map_cathod_channel_021_6 , 
         \u_cg_fsm/c_map_cathod_channel_024_0 , 
         \u_cg_fsm/c_map_cathod_channel_024_2 , 
         \u_cg_fsm/c_map_cathod_channel_124 , \u_cg_fsm/c_stim_an_1_sqmuxa_1 , 
         \u_cg_fsm.c_stim_an[4] , \u_cg_fsm/N_55 , \u_cg_fsm/N_47 , 
         \u_cg_fsm.r_dac_amp_0[4] , \u_cg_fsm.r_dac_amp_0[5] , 
         \u_cg_fsm/c_map_cathod_channel_126 , 
         \u_cg_fsm/c_map_cathod_channel_026 , \u_cg_fsm.c_stim_ca[6] , 
         \polarity_c[1] , \polarity_c[0] , \u_cg_fsm/c_map_cathod_channel_125 , 
         \u_cg_fsm/c_map_cathod_channel_025 , \u_cg_fsm.c_stim_ca[5] , 
         \u_cg_fsm/c_map_cathod_channel_121_6 , 
         \u_cg_fsm/c_map_cathod_channel_121_2 , 
         \u_cg_fsm/c_map_cathod_channel_123 , 
         \u_cg_fsm/c_map_cathod_channel_023 , \u_cg_fsm.c_stim_ca[3] , 
         \u_cg_fsm/c_map_cathod_channel_121 , 
         \u_cg_fsm/c_map_cathod_channel_021 , 
         \u_cg_fsm/u_sync_trigger/r_slave_en[0] , \u_cg_fsm.c_stim_ca[1] , 
         \u_cg_fsm.c_stim_an[1] , \u_cg_fsm/c_map_cathod_channel_022 , 
         \u_cg_fsm/c_map_cathod_channel_122 , \u_cg_fsm.c_stim_an[2] , 
         \u_cg_fsm/c_map_cathod_channel_021_2 , 
         \r_async_ack_mode_transition[0] , \u_cg_fsm.c_stim_an[3] , 
         \u_cg_fsm/r_channel_1_0[2] , \u_cg_fsm/c_map_cathod_channel_124_2 , 
         \u_cg_fsm.c_stim_an[5] , \u_cg_fsm.c_stim_an[6] , 
         \u_cg_fsm/un1_w_disabled_dac_sel_found , \u_cg_fsm/r_duration[5] , 
         \u_cg_fsm/r_duration[4] , \led_out_c[7] , \u_cg_fsm/r_slave_en_2[1] , 
         \u_cg_fsm/CO1 , \led_out_c[3] , 
         \u_cg_fsm/c_map_cathod_channel_0_0_1[0] , 
         \u_cg_fsm/c_map_cathod_channel_1[0] , 
         \u_cg_fsm/c_map_cathod_channel_0[0] , \u_cg_fsm.c_stim_an[0] , 
         \u_cg_fsm/c_map_cathod_channel_1_0_1[0] , \u_cg_fsm.c_stim_ca[0] , 
         \u_cg_fsm/c_map_cathod_channel_027_1 , 
         \u_cg_fsm/c_map_cathod_channel_127 , 
         \u_cg_fsm/un2_w_disabled_dac_sel_found[7] , \u_cg_fsm/r_duration[1] , 
         \u_cg_fsm/r_duration[0] , \u_cg_fsm/un2_w_disabled_dac_sel_found[2] , 
         \u_cg_fsm/un1_w_disabled_dac_sel_found_1 , 
         \u_cg_fsm/c_map_cathod_channel[1] , \u_cg_fsm/r_duration[3] , 
         \u_cg_fsm/r_duration[2] , \u_cg_fsm/c_map_cathod_channel_126_0 , 
         \u_cg_fsm/c_map_cathod_channel_027 , \u_cg_fsm.c_stim_an[7] , 
         \u_cg_fsm.c_stim_ca[7] , \u_cg_fsm/c_set_mode_monopolar9 , 
         \u_cg_fsm/N_46 , \u_cg_fsm.r_stim_bcg1_sel_2[2] , 
         \u_cg_fsm.r_dac_amp_0[2] , \u_cg_fsm.r_dac_amp_0[3] , 
         \u_cg_fsm/r_rate_phase11 , \u_cg_fsm/r_channel_1_0[4] , 
         \u_cg_fsm/r_channel_1_0[5] , \u_cg_fsm/un1_sw1_max_count_num14_1 , 
         \sw1_max_count_num_3[6] , \u_cg_fsm/c_map_cathod_channel[5] , 
         \u_cg_fsm/c_map_cathod_channel[3] , 
         \u_cg_fsm/c_map_cathod_channel[6] , \u_cg_fsm/c_dac_amp_1_0_sqmuxa_1 , 
         \u_cg_fsm/sw1_max_count_num15 , 
         \u_cg_fsm/c_disabled_dac_sel_0_a3_1[1] , \u_cg_fsm/N_54 , 
         \u_cg_fsm/N_45 , \u_cg_fsm/N_44 , \u_cg_fsm.r_stim_bcg1_sel_2[1] , 
         \u_cg_fsm.r_dac_amp_0[0] , \u_cg_fsm.r_dac_amp_0[1] , \u_cg_fsm/N_43 , 
         \u_cg_fsm.r_stim_bcg1_sel_2[0] , \u_cg_fsm/r_channel_1_0[6] , 
         \u_cg_fsm/r_channel_1_0[7] , \u_cg_fsm/r_duration_cnt19 , 
         \u_cg_fsm/r_channel_1_0[3] , \u_cg_fsm/c_disabled_dac_sel_0_a3_2[2] , 
         \u_cg_fsm/N_52 , \u_cg_fsm.c_stim_ca[2] , 
         \u_cg_fsm/c_map_cathod_channel_1_3[0] , 
         \u_cg_fsm/c_map_cathod_channel_0_3[0] , 
         \u_cg_fsm/c_channel_1_0_sqmuxa_2 , \u_cg_fsm/sw1_counter29lto7_4 , 
         \led_out_c[5] , \led_out_c[4] , 
         \u_cg_fsm/u_sync_fsm_trigger/r_slave_en[0] , 
         \u_cg_fsm/r_dac_amp_1_0[7] , \u_cg_fsm/r_dac_amp_1_0[0] , 
         \u_cg_fsm.r_stim_dac1_val_2[0] , \u_cg_fsm.r_dac_amp_0[6] , 
         \u_cg_fsm.r_stim_dac1_val_2[7] , \u_cg_fsm.r_dac_amp_0[7] , 
         \u_cg_fsm/r_dac_amp_1_0[6] , \u_cg_fsm/r_dac_amp_1_0[1] , 
         \u_cg_fsm.r_stim_dac1_val_2[1] , \u_cg_fsm.r_stim_dac1_val_2[6] , 
         \u_cg_fsm/r_dac_amp_1_0[5] , \u_cg_fsm/r_dac_amp_1_0[2] , 
         \u_cg_fsm.r_stim_dac1_val_2[2] , \u_cg_fsm.r_stim_dac1_val_2[5] , 
         \u_cg_fsm/r_dac_amp_1_0[3] , \u_cg_fsm/r_dac_amp_1_0[4] , 
         \u_cg_fsm.r_stim_dac1_val_2[3] , \u_cg_fsm.r_stim_dac1_val_2[4] , 
         \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[0] , 
         i_rst_n_c, \stim_bcg1_sel_c[2] , \stim_bcg1_sel_c[1] , 
         \stim_bcg1_sel_c[0] , \stim_bcg0_sel_c[2] , \stim_bcg0_sel_c[1] , 
         \stim_bcg0_sel_c[0] , \stim_dac1_val_c[7] , \stim_dac1_val_c[6] , 
         \stim_dac1_val_c[5] , \stim_dac1_val_c[4] , \stim_dac1_val_c[3] , 
         \stim_dac1_val_c[2] , \stim_dac1_val_c[1] , \stim_dac1_val_c[0] , 
         \stim_dac0_val_c[7] , \stim_dac0_val_c[6] , \stim_dac0_val_c[5] , 
         \stim_dac0_val_c[4] , \stim_dac0_val_c[3] , \stim_dac0_val_c[2] , 
         \stim_dac0_val_c[1] , \stim_dac0_val_c[0] , \stim_ca_c[7] , 
         \stim_ca_c[6] , \stim_ca_c[5] , \stim_ca_c[4] , \stim_ca_c[3] , 
         \stim_ca_c[2] , \stim_ca_c[1] , \stim_ca_c[0] , \stim_an_c[7] , 
         \stim_an_c[6] , \stim_an_c[5] , \stim_an_c[4] , \stim_an_c[3] , 
         \stim_an_c[2] , \stim_an_c[1] , \stim_an_c[0] , stim_comp_en_n_c, 
         sw2_pb_c, sw1_pb_c, VCCI;

  SLICE_0 SLICE_0( .B1(sw2_counter_lcry_0_RNO_1), 
    .A1(sw2_counter_lcry_0_RNO_0), .B0(N_9_i), .M1(\sw1_counter[1] ), 
    .M0(\sw1_counter[0] ), .CE(\un1_c_dac_amp_1_0_sqmuxa_1_i[0] ), .CLK(w_clk), 
    .Q0(\r_dac_amp_1[0] ), .Q1(\r_dac_amp_1[1] ), .FCO(sw2_counter));
  u_div64x64_clk_SLICE_1 \u_div64x64_clk/SLICE_1 ( 
    .A1(\u_div64x64_clk/div64_count[4] ), .A0(\u_div64x64_clk/div64_count[3] ), 
    .DI1(\u_div64x64_clk/div64_count_s[4] ), 
    .DI0(\u_div64x64_clk/div64_count_s[3] ), .CLK(w_div64_clk_0), 
    .FCI(\u_div64x64_clk/div64_count_cry[2] ), 
    .F0(\u_div64x64_clk/div64_count_s[3] ), 
    .Q0(\u_div64x64_clk/div64_count[3] ), 
    .F1(\u_div64x64_clk/div64_count_s[4] ), 
    .Q1(\u_div64x64_clk/div64_count[4] ));
  u_div64x64_clk_SLICE_2 \u_div64x64_clk/SLICE_2 ( 
    .A1(\u_div64x64_clk/div64_count[2] ), .A0(\u_div64x64_clk/div64_count[1] ), 
    .DI1(\u_div64x64_clk/div64_count_s[2] ), 
    .DI0(\u_div64x64_clk/div64_count_s[1] ), .CLK(w_div64_clk_0), 
    .FCI(\u_div64x64_clk/div64_count_cry[0] ), 
    .F0(\u_div64x64_clk/div64_count_s[1] ), 
    .Q0(\u_div64x64_clk/div64_count[1] ), 
    .F1(\u_div64x64_clk/div64_count_s[2] ), 
    .Q1(\u_div64x64_clk/div64_count[2] ), 
    .FCO(\u_div64x64_clk/div64_count_cry[2] ));
  u_div64x64_clk_SLICE_3 \u_div64x64_clk/SLICE_3 ( 
    .A1(\u_div64x64_clk/div64_count[0] ), 
    .DI1(\u_div64x64_clk/div64_count_s[0] ), .CLK(w_div64_clk_0), 
    .F1(\u_div64x64_clk/div64_count_s[0] ), 
    .Q1(\u_div64x64_clk/div64_count[0] ), 
    .FCO(\u_div64x64_clk/div64_count_cry[0] ));
  u_div64_clk_SLICE_4 \u_div64_clk/SLICE_4 ( .A1(\u_div64_clk/div64_count[4] ), 
    .A0(\u_div64_clk/div64_count[3] ), .DI1(\u_div64_clk/div64_count_s[4] ), 
    .DI0(\u_div64_clk/div64_count_s[3] ), .CLK(w_clk), 
    .FCI(\u_div64_clk/div64_count_cry[2] ), 
    .F0(\u_div64_clk/div64_count_s[3] ), .Q0(\u_div64_clk/div64_count[3] ), 
    .F1(\u_div64_clk/div64_count_s[4] ), .Q1(\u_div64_clk/div64_count[4] ));
  u_div64_clk_SLICE_5 \u_div64_clk/SLICE_5 ( .A1(\u_div64_clk/div64_count[2] ), 
    .A0(\u_div64_clk/div64_count[1] ), .DI1(\u_div64_clk/div64_count_s[2] ), 
    .DI0(\u_div64_clk/div64_count_s[1] ), .CLK(w_clk), 
    .FCI(\u_div64_clk/div64_count_cry[0] ), 
    .F0(\u_div64_clk/div64_count_s[1] ), .Q0(\u_div64_clk/div64_count[1] ), 
    .F1(\u_div64_clk/div64_count_s[2] ), .Q1(\u_div64_clk/div64_count[2] ), 
    .FCO(\u_div64_clk/div64_count_cry[2] ));
  u_div64_clk_SLICE_6 \u_div64_clk/SLICE_6 ( .A1(\u_div64_clk/div64_count[0] ), 
    .DI1(\u_div64_clk/div64_count_s[0] ), .CLK(w_clk), 
    .F1(\u_div64_clk/div64_count_s[0] ), .Q1(\u_div64_clk/div64_count[0] ), 
    .FCO(\u_div64_clk/div64_count_cry[0] ));
  u_cg_fsm_SLICE_7 \u_cg_fsm/SLICE_7 ( .D0(\u_cg_fsm/r_rate_cnt[6] ), 
    .C0(\u_cg_fsm/r_sync_rate[6] ), .B0(\u_cg_fsm/r_rate_cnt[7] ), 
    .A0(\u_cg_fsm/r_sync_rate[7] ), 
    .M1(\u_cg_fsm/u_sync_cathod_phase_en/r_slave_en[0] ), 
    .M0(\u_cg_fsm/u_sync_cathod_phase_en/r_master_en ), 
    .CE(\u_cg_fsm/u_sync_cathod_phase_en/r_slave_en8 ), .CLK(w_div4_clk), 
    .FCI(\u_cg_fsm/w_rate_tmout_0_data_tmp[2] ), 
    .Q0(\u_cg_fsm/u_sync_cathod_phase_en/r_slave_en[0] ), 
    .F1(\u_cg_fsm/w_rate_tmout_0_data_tmp_i[3] ), 
    .Q1(\u_cg_fsm/r_slave_en_0[1] ));
  u_cg_fsm_SLICE_8 \u_cg_fsm/SLICE_8 ( .D1(\u_cg_fsm/r_rate_cnt[4] ), 
    .C1(\u_cg_fsm/r_sync_rate[4] ), .B1(\u_cg_fsm/r_rate_cnt[5] ), 
    .A1(\u_cg_fsm/r_sync_rate[5] ), .D0(\u_cg_fsm/r_rate_cnt[2] ), 
    .C0(\u_cg_fsm/r_sync_rate[2] ), .B0(\u_cg_fsm/r_rate_cnt[3] ), 
    .A0(\u_cg_fsm/r_sync_rate[3] ), .M0(\u_cg_fsm/r_slave_en_0[1] ), 
    .CE(\u_cg_fsm/u_sync_cathod_phase_en/r_slave_en8 ), .CLK(w_div4_clk), 
    .FCI(\u_cg_fsm/w_rate_tmout_0_data_tmp[0] ), .Q0(\u_cg_fsm/w_slave_ack_0 ), 
    .FCO(\u_cg_fsm/w_rate_tmout_0_data_tmp[2] ));
  u_cg_fsm_SLICE_9 \u_cg_fsm/SLICE_9 ( .D1(\u_cg_fsm/r_rate_cnt[0] ), 
    .C1(\u_cg_fsm/r_sync_rate[0] ), .B1(\u_cg_fsm/r_rate_cnt[1] ), 
    .A1(\u_cg_fsm/r_sync_rate[1] ), .M0(\u_cg_fsm/r_slave_en_1[1] ), 
    .CE(\u_cg_fsm/u_sync_anode_phase_en/r_slave_en8 ), .CLK(w_div4_clk), 
    .Q0(\u_cg_fsm/w_slave_ack_1 ), .FCO(\u_cg_fsm/w_rate_tmout_0_data_tmp[0] ));
  u_cg_fsm_SLICE_10 \u_cg_fsm/SLICE_10 ( .D0(\u_cg_fsm/r_duration_cnt[6] ), 
    .C0(\u_cg_fsm/r_duration_cnt15_6 ), .B0(\u_cg_fsm/r_duration_cnt[7] ), 
    .A0(\u_cg_fsm/r_duration_cnt15_7 ), .M1(\u_cg_fsm/r_rate[1] ), 
    .M0(\u_cg_fsm/r_rate[0] ), .CE(\u_cg_fsm/w_sync_trigger ), 
    .CLK(w_div4_clk), .FCI(\u_cg_fsm/w_duration_tmout_0_data_tmp[2] ), 
    .Q0(\u_cg_fsm/r_sync_rate[0] ), 
    .F1(\u_cg_fsm/w_duration_tmout_0_data_tmp_i[3] ), 
    .Q1(\u_cg_fsm/r_sync_rate[1] ));
  u_cg_fsm_SLICE_11 \u_cg_fsm/SLICE_11 ( .D1(\u_cg_fsm/r_duration_cnt[4] ), 
    .C1(\u_cg_fsm/r_duration_cnt15_4 ), .B1(\u_cg_fsm/r_duration_cnt[5] ), 
    .A1(\u_cg_fsm/r_duration_cnt15_5 ), .D0(\u_cg_fsm/r_duration_cnt[2] ), 
    .C0(\u_cg_fsm/r_duration_cnt15_2 ), .B0(\u_cg_fsm/r_duration_cnt[3] ), 
    .A0(\u_cg_fsm/r_duration_cnt15_3 ), .M1(\u_cg_fsm/r_rate[3] ), 
    .M0(\u_cg_fsm/r_rate[2] ), .CE(\u_cg_fsm/w_sync_trigger ), 
    .CLK(w_div4_clk), .FCI(\u_cg_fsm/w_duration_tmout_0_data_tmp[0] ), 
    .Q0(\u_cg_fsm/r_sync_rate[2] ), .Q1(\u_cg_fsm/r_sync_rate[3] ), 
    .FCO(\u_cg_fsm/w_duration_tmout_0_data_tmp[2] ));
  u_cg_fsm_SLICE_12 \u_cg_fsm/SLICE_12 ( .D1(\u_cg_fsm/r_duration_cnt[0] ), 
    .C1(\u_cg_fsm/r_duration_cnt15_0 ), .B1(\u_cg_fsm/r_duration_cnt[1] ), 
    .A1(\u_cg_fsm/r_duration_cnt15_1 ), .M1(\u_cg_fsm/r_duration[7] ), 
    .M0(\u_cg_fsm/r_duration[6] ), .CE(\u_cg_fsm/w_sync_trigger ), 
    .CLK(w_div4_clk), .Q0(\u_cg_fsm/r_duration_cnt15_6 ), 
    .Q1(\u_cg_fsm/r_duration_cnt15_7 ), 
    .FCO(\u_cg_fsm/w_duration_tmout_0_data_tmp[0] ));
  u_cg_fsm_SLICE_13 \u_cg_fsm/SLICE_13 ( .B0(\u_cg_fsm/r_interval_cnt[7] ), 
    .A0(\u_cg_fsm/r_interval_cnt[6] ), .M1(\u_cg_fsm/r_rate[7] ), 
    .M0(\u_cg_fsm/r_rate[6] ), .CE(\u_cg_fsm/w_sync_trigger ), 
    .CLK(w_div4_clk), .FCI(\u_cg_fsm/w_interval_tmout_0_data_tmp[2] ), 
    .Q0(\u_cg_fsm/r_sync_rate[6] ), 
    .F1(\u_cg_fsm/w_interval_tmout_0_data_tmp_i[3] ), 
    .Q1(\u_cg_fsm/r_sync_rate[7] ));
  u_cg_fsm_SLICE_14 \u_cg_fsm/SLICE_14 ( .B1(\u_cg_fsm/r_interval_cnt[5] ), 
    .A1(\u_cg_fsm/r_interval_cnt[4] ), .B0(\u_cg_fsm/r_interval_cnt[3] ), 
    .A0(\u_cg_fsm/r_interval_cnt[2] ), 
    .M1(\u_cg_fsm/u_sync_anode_phase_en/r_slave_en[0] ), 
    .M0(\u_cg_fsm/u_sync_anode_phase_en/r_master_en ), 
    .CE(\u_cg_fsm/u_sync_anode_phase_en/r_slave_en8 ), .CLK(w_div4_clk), 
    .FCI(\u_cg_fsm/w_interval_tmout_0_data_tmp[0] ), 
    .Q0(\u_cg_fsm/u_sync_anode_phase_en/r_slave_en[0] ), 
    .Q1(\u_cg_fsm/r_slave_en_1[1] ), 
    .FCO(\u_cg_fsm/w_interval_tmout_0_data_tmp[2] ));
  u_cg_fsm_SLICE_15 \u_cg_fsm/SLICE_15 ( .C1(\u_cg_fsm/r_interval_cnt[0] ), 
    .B1(\u_cg_fsm/r_interval_value[0] ), .A1(\u_cg_fsm/r_interval_cnt[1] ), 
    .M1(\u_cg_fsm/r_rate[5] ), .M0(\u_cg_fsm/r_rate[4] ), 
    .CE(\u_cg_fsm/w_sync_trigger ), .CLK(w_div4_clk), 
    .Q0(\u_cg_fsm/r_sync_rate[4] ), .Q1(\u_cg_fsm/r_sync_rate[5] ), 
    .FCO(\u_cg_fsm/w_interval_tmout_0_data_tmp[0] ));
  u_cg_fsm_SLICE_16 \u_cg_fsm/SLICE_16 ( .B0(\u_cg_fsm/r_duration_cnt[7] ), 
    .A0(\u_cg_fsm/r_duration_cnt15_7 ), .M1(\r_channel_1[1] ), 
    .M0(\r_channel_1[0] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .FCI(\u_cg_fsm/r_duration_cnt15_cry_6 ), .Q0(\u_cg_fsm/r_channel_1_0[0] ), 
    .F1(\u_cg_fsm/r_duration_cnt15 ), .Q1(\u_cg_fsm/r_channel_1_0[1] ));
  u_cg_fsm_SLICE_17 \u_cg_fsm/SLICE_17 ( .B1(\u_cg_fsm/r_duration_cnt[6] ), 
    .A1(\u_cg_fsm/r_duration_cnt15_6 ), .B0(\u_cg_fsm/r_duration_cnt[5] ), 
    .A0(\u_cg_fsm/r_duration_cnt15_5 ), .M1(\r_channel_0[7] ), 
    .M0(\r_channel_0[6] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .FCI(\u_cg_fsm/r_duration_cnt15_cry_4 ), .Q0(\u_cg_fsm/r_channel_0_0[6] ), 
    .Q1(\u_cg_fsm/r_channel_0_0[7] ), .FCO(\u_cg_fsm/r_duration_cnt15_cry_6 ));
  u_cg_fsm_SLICE_18 \u_cg_fsm/SLICE_18 ( .B1(\u_cg_fsm/r_duration_cnt[4] ), 
    .A1(\u_cg_fsm/r_duration_cnt15_4 ), .B0(\u_cg_fsm/r_duration_cnt[3] ), 
    .A0(\u_cg_fsm/r_duration_cnt15_3 ), .M1(\r_channel_0[5] ), 
    .M0(\r_channel_0[4] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .FCI(\u_cg_fsm/r_duration_cnt15_cry_2 ), .Q0(\u_cg_fsm/r_channel_0_0[4] ), 
    .Q1(\u_cg_fsm/r_channel_0_0[5] ), .FCO(\u_cg_fsm/r_duration_cnt15_cry_4 ));
  u_cg_fsm_SLICE_19 \u_cg_fsm/SLICE_19 ( .B1(\u_cg_fsm/r_duration_cnt[2] ), 
    .A1(\u_cg_fsm/r_duration_cnt15_2 ), .B0(\u_cg_fsm/r_duration_cnt[1] ), 
    .A0(\u_cg_fsm/r_duration_cnt15_1 ), .M1(\r_channel_0[3] ), 
    .M0(\r_channel_0[2] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .FCI(\u_cg_fsm/r_duration_cnt15_cry_0 ), .Q0(\u_cg_fsm.r_channel_0[2] ), 
    .Q1(\u_cg_fsm/r_channel_0[3] ), .FCO(\u_cg_fsm/r_duration_cnt15_cry_2 ));
  u_cg_fsm_SLICE_20 \u_cg_fsm/SLICE_20 ( .B1(\u_cg_fsm/r_duration_cnt[0] ), 
    .A1(\u_cg_fsm/r_duration_cnt15_0 ), .M1(\r_channel_0[1] ), 
    .M0(\r_channel_0[0] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .Q0(\u_cg_fsm.r_channel_0[0] ), .Q1(\u_cg_fsm.r_channel_0[1] ), 
    .FCO(\u_cg_fsm/r_duration_cnt15_cry_0 ));
  u_cg_fsm_SLICE_21 \u_cg_fsm/SLICE_21 ( .B0(\u_cg_fsm/r_duration_cnt[7] ), 
    .A0(\u_cg_fsm/r_duration_cnt ), .DI0(\u_cg_fsm/r_duration_cnt_s[7] ), 
    .CE(\u_cg_fsm/r_duration_cnte ), .CLK(w_div4_clk), 
    .FCI(\u_cg_fsm/r_duration_cnt_cry[6] ), 
    .F0(\u_cg_fsm/r_duration_cnt_s[7] ), .Q0(\u_cg_fsm/r_duration_cnt[7] ));
  u_cg_fsm_SLICE_22 \u_cg_fsm/SLICE_22 ( .B1(\u_cg_fsm/r_duration_cnt[6] ), 
    .A1(\u_cg_fsm/r_duration_cnt ), .B0(\u_cg_fsm/r_duration_cnt[5] ), 
    .A0(\u_cg_fsm/r_duration_cnt ), .DI1(\u_cg_fsm/r_duration_cnt_s[6] ), 
    .DI0(\u_cg_fsm/r_duration_cnt_s[5] ), .CE(\u_cg_fsm/r_duration_cnte ), 
    .CLK(w_div4_clk), .FCI(\u_cg_fsm/r_duration_cnt_cry[4] ), 
    .F0(\u_cg_fsm/r_duration_cnt_s[5] ), .Q0(\u_cg_fsm/r_duration_cnt[5] ), 
    .F1(\u_cg_fsm/r_duration_cnt_s[6] ), .Q1(\u_cg_fsm/r_duration_cnt[6] ), 
    .FCO(\u_cg_fsm/r_duration_cnt_cry[6] ));
  u_cg_fsm_SLICE_23 \u_cg_fsm/SLICE_23 ( .B1(\u_cg_fsm/r_duration_cnt[4] ), 
    .A1(\u_cg_fsm/r_duration_cnt ), .B0(\u_cg_fsm/r_duration_cnt[3] ), 
    .A0(\u_cg_fsm/r_duration_cnt ), .DI1(\u_cg_fsm/r_duration_cnt_s[4] ), 
    .DI0(\u_cg_fsm/r_duration_cnt_s[3] ), .CE(\u_cg_fsm/r_duration_cnte ), 
    .CLK(w_div4_clk), .FCI(\u_cg_fsm/r_duration_cnt_cry[2] ), 
    .F0(\u_cg_fsm/r_duration_cnt_s[3] ), .Q0(\u_cg_fsm/r_duration_cnt[3] ), 
    .F1(\u_cg_fsm/r_duration_cnt_s[4] ), .Q1(\u_cg_fsm/r_duration_cnt[4] ), 
    .FCO(\u_cg_fsm/r_duration_cnt_cry[4] ));
  u_cg_fsm_SLICE_24 \u_cg_fsm/SLICE_24 ( .B1(\u_cg_fsm/r_duration_cnt[2] ), 
    .A1(\u_cg_fsm/r_duration_cnt ), .B0(\u_cg_fsm/r_duration_cnt[1] ), 
    .A0(\u_cg_fsm/r_duration_cnt ), .DI1(\u_cg_fsm/r_duration_cnt_s[2] ), 
    .DI0(\u_cg_fsm/r_duration_cnt_s[1] ), .CE(\u_cg_fsm/r_duration_cnte ), 
    .CLK(w_div4_clk), .FCI(\u_cg_fsm/r_duration_cnt_cry[0] ), 
    .F0(\u_cg_fsm/r_duration_cnt_s[1] ), .Q0(\u_cg_fsm/r_duration_cnt[1] ), 
    .F1(\u_cg_fsm/r_duration_cnt_s[2] ), .Q1(\u_cg_fsm/r_duration_cnt[2] ), 
    .FCO(\u_cg_fsm/r_duration_cnt_cry[2] ));
  u_cg_fsm_SLICE_25 \u_cg_fsm/SLICE_25 ( .B1(\u_cg_fsm/r_duration_cnt[0] ), 
    .A1(\u_cg_fsm/r_duration_cnt ), .B0(\u_cg_fsm/r_duration_cnt ), 
    .DI1(\u_cg_fsm/r_duration_cnt_s[0] ), .CE(\u_cg_fsm/r_duration_cnte ), 
    .CLK(w_div4_clk), .F1(\u_cg_fsm/r_duration_cnt_s[0] ), 
    .Q1(\u_cg_fsm/r_duration_cnt[0] ), .FCO(\u_cg_fsm/r_duration_cnt_cry[0] ));
  u_cg_fsm_SLICE_26 \u_cg_fsm/SLICE_26 ( .B0(\u_cg_fsm/r_interval_cnt[7] ), 
    .A0(\u_cg_fsm/r_interval_cnt ), .DI0(\u_cg_fsm/r_interval_cnt_s[7] ), 
    .CE(\u_cg_fsm/r_interval_cnte ), .CLK(w_clk), 
    .FCI(\u_cg_fsm/r_interval_cnt_cry[6] ), 
    .F0(\u_cg_fsm/r_interval_cnt_s[7] ), .Q0(\u_cg_fsm/r_interval_cnt[7] ));
  u_cg_fsm_SLICE_27 \u_cg_fsm/SLICE_27 ( .B1(\u_cg_fsm/r_interval_cnt[6] ), 
    .A1(\u_cg_fsm/r_interval_cnt ), .B0(\u_cg_fsm/r_interval_cnt[5] ), 
    .A0(\u_cg_fsm/r_interval_cnt ), .DI1(\u_cg_fsm/r_interval_cnt_s[6] ), 
    .DI0(\u_cg_fsm/r_interval_cnt_s[5] ), .CE(\u_cg_fsm/r_interval_cnte ), 
    .CLK(w_clk), .FCI(\u_cg_fsm/r_interval_cnt_cry[4] ), 
    .F0(\u_cg_fsm/r_interval_cnt_s[5] ), .Q0(\u_cg_fsm/r_interval_cnt[5] ), 
    .F1(\u_cg_fsm/r_interval_cnt_s[6] ), .Q1(\u_cg_fsm/r_interval_cnt[6] ), 
    .FCO(\u_cg_fsm/r_interval_cnt_cry[6] ));
  u_cg_fsm_SLICE_28 \u_cg_fsm/SLICE_28 ( .B1(\u_cg_fsm/r_interval_cnt[4] ), 
    .A1(\u_cg_fsm/r_interval_cnt ), .B0(\u_cg_fsm/r_interval_cnt[3] ), 
    .A0(\u_cg_fsm/r_interval_cnt ), .DI1(\u_cg_fsm/r_interval_cnt_s[4] ), 
    .DI0(\u_cg_fsm/r_interval_cnt_s[3] ), .CE(\u_cg_fsm/r_interval_cnte ), 
    .CLK(w_clk), .FCI(\u_cg_fsm/r_interval_cnt_cry[2] ), 
    .F0(\u_cg_fsm/r_interval_cnt_s[3] ), .Q0(\u_cg_fsm/r_interval_cnt[3] ), 
    .F1(\u_cg_fsm/r_interval_cnt_s[4] ), .Q1(\u_cg_fsm/r_interval_cnt[4] ), 
    .FCO(\u_cg_fsm/r_interval_cnt_cry[4] ));
  u_cg_fsm_SLICE_29 \u_cg_fsm/SLICE_29 ( .B1(\u_cg_fsm/r_interval_cnt[2] ), 
    .A1(\u_cg_fsm/r_interval_cnt ), .B0(\u_cg_fsm/r_interval_cnt[1] ), 
    .A0(\u_cg_fsm/r_interval_cnt ), .DI1(\u_cg_fsm/r_interval_cnt_s[2] ), 
    .DI0(\u_cg_fsm/r_interval_cnt_s[1] ), .CE(\u_cg_fsm/r_interval_cnte ), 
    .CLK(w_clk), .FCI(\u_cg_fsm/r_interval_cnt_cry[0] ), 
    .F0(\u_cg_fsm/r_interval_cnt_s[1] ), .Q0(\u_cg_fsm/r_interval_cnt[1] ), 
    .F1(\u_cg_fsm/r_interval_cnt_s[2] ), .Q1(\u_cg_fsm/r_interval_cnt[2] ), 
    .FCO(\u_cg_fsm/r_interval_cnt_cry[2] ));
  u_cg_fsm_SLICE_30 \u_cg_fsm/SLICE_30 ( .B1(\u_cg_fsm/r_interval_cnt[0] ), 
    .A1(\u_cg_fsm/r_interval_cnt ), .B0(\u_cg_fsm/r_interval_cnt ), 
    .DI1(\u_cg_fsm/r_interval_cnt_s[0] ), .CE(\u_cg_fsm/r_interval_cnte ), 
    .CLK(w_clk), .F1(\u_cg_fsm/r_interval_cnt_s[0] ), 
    .Q1(\u_cg_fsm/r_interval_cnt[0] ), .FCO(\u_cg_fsm/r_interval_cnt_cry[0] ));
  u_cg_fsm_SLICE_31 \u_cg_fsm/SLICE_31 ( .B0(\u_cg_fsm/r_rate_cnt[7] ), 
    .A0(\u_cg_fsm/r_rate_cnt ), .DI0(\u_cg_fsm/r_rate_cnt_s[7] ), 
    .CE(\u_cg_fsm/r_rate_cnte ), .CLK(w_div4_clk), 
    .FCI(\u_cg_fsm/r_rate_cnt_cry[6] ), .F0(\u_cg_fsm/r_rate_cnt_s[7] ), 
    .Q0(\u_cg_fsm/r_rate_cnt[7] ));
  u_cg_fsm_SLICE_32 \u_cg_fsm/SLICE_32 ( .B1(\u_cg_fsm/r_rate_cnt[6] ), 
    .A1(\u_cg_fsm/r_rate_cnt ), .B0(\u_cg_fsm/r_rate_cnt[5] ), 
    .A0(\u_cg_fsm/r_rate_cnt ), .DI1(\u_cg_fsm/r_rate_cnt_s[6] ), 
    .DI0(\u_cg_fsm/r_rate_cnt_s[5] ), .CE(\u_cg_fsm/r_rate_cnte ), 
    .CLK(w_div4_clk), .FCI(\u_cg_fsm/r_rate_cnt_cry[4] ), 
    .F0(\u_cg_fsm/r_rate_cnt_s[5] ), .Q0(\u_cg_fsm/r_rate_cnt[5] ), 
    .F1(\u_cg_fsm/r_rate_cnt_s[6] ), .Q1(\u_cg_fsm/r_rate_cnt[6] ), 
    .FCO(\u_cg_fsm/r_rate_cnt_cry[6] ));
  u_cg_fsm_SLICE_33 \u_cg_fsm/SLICE_33 ( .B1(\u_cg_fsm/r_rate_cnt[4] ), 
    .A1(\u_cg_fsm/r_rate_cnt ), .B0(\u_cg_fsm/r_rate_cnt[3] ), 
    .A0(\u_cg_fsm/r_rate_cnt ), .DI1(\u_cg_fsm/r_rate_cnt_s[4] ), 
    .DI0(\u_cg_fsm/r_rate_cnt_s[3] ), .CE(\u_cg_fsm/r_rate_cnte ), 
    .CLK(w_div4_clk), .FCI(\u_cg_fsm/r_rate_cnt_cry[2] ), 
    .F0(\u_cg_fsm/r_rate_cnt_s[3] ), .Q0(\u_cg_fsm/r_rate_cnt[3] ), 
    .F1(\u_cg_fsm/r_rate_cnt_s[4] ), .Q1(\u_cg_fsm/r_rate_cnt[4] ), 
    .FCO(\u_cg_fsm/r_rate_cnt_cry[4] ));
  u_cg_fsm_SLICE_34 \u_cg_fsm/SLICE_34 ( .B1(\u_cg_fsm/r_rate_cnt[2] ), 
    .A1(\u_cg_fsm/r_rate_cnt ), .B0(\u_cg_fsm/r_rate_cnt[1] ), 
    .A0(\u_cg_fsm/r_rate_cnt ), .DI1(\u_cg_fsm/r_rate_cnt_s[2] ), 
    .DI0(\u_cg_fsm/r_rate_cnt_s[1] ), .CE(\u_cg_fsm/r_rate_cnte ), 
    .CLK(w_div4_clk), .FCI(\u_cg_fsm/r_rate_cnt_cry[0] ), 
    .F0(\u_cg_fsm/r_rate_cnt_s[1] ), .Q0(\u_cg_fsm/r_rate_cnt[1] ), 
    .F1(\u_cg_fsm/r_rate_cnt_s[2] ), .Q1(\u_cg_fsm/r_rate_cnt[2] ), 
    .FCO(\u_cg_fsm/r_rate_cnt_cry[2] ));
  u_cg_fsm_SLICE_35 \u_cg_fsm/SLICE_35 ( .B1(\u_cg_fsm/r_rate_cnt[0] ), 
    .A1(\u_cg_fsm/r_rate_cnt ), .B0(\u_cg_fsm/r_rate_cnt ), 
    .DI1(\u_cg_fsm/r_rate_cnt_s[0] ), .CE(\u_cg_fsm/r_rate_cnte ), 
    .CLK(w_div4_clk), .F1(\u_cg_fsm/r_rate_cnt_s[0] ), 
    .Q1(\u_cg_fsm/r_rate_cnt[0] ), .FCO(\u_cg_fsm/r_rate_cnt_cry[0] ));
  SLICE_36 SLICE_36( .B0(\sw1_max_count_num_1[6] ), .A0(\sw1_counter[7] ), 
    .M1(\sw1_counter[1] ), .M0(\sw1_counter[0] ), 
    .CE(\un1_c_dac_amp_0_0_sqmuxa[0] ), .CLK(w_clk), .FCI(sw1_counter33_cry_6), 
    .Q0(\r_dac_amp_0[0] ), .F1(sw1_counter33), .Q1(\r_dac_amp_0[1] ));
  SLICE_37 SLICE_37( .B1(\sw1_max_count_num_1[6] ), .A1(\sw1_counter[6] ), 
    .B0(\sw1_max_count_num_1[3] ), .A0(\sw1_counter[5] ), 
    .M1(\c_channel_0[7] ), .M0(\c_channel_0[6] ), 
    .CE(c_channel_1_0_sqmuxa_1_i), .CLK(w_clk), .FCI(sw1_counter33_cry_4), 
    .Q0(\r_channel_1[6] ), .Q1(\r_channel_1[7] ), .FCO(sw1_counter33_cry_6));
  SLICE_38 SLICE_38( .B1(\sw1_max_count_num_1[1] ), .A1(\sw1_counter[4] ), 
    .B0(\sw1_max_count_num_1[3] ), .A0(\sw1_counter[3] ), 
    .M1(\c_channel_0[5] ), .M0(\c_channel_0[4] ), 
    .CE(c_channel_1_0_sqmuxa_1_i), .CLK(w_clk), .FCI(sw1_counter33_cry_2), 
    .Q0(\r_channel_1[4] ), .Q1(\r_channel_1[5] ), .FCO(sw1_counter33_cry_4));
  SLICE_39 SLICE_39( .B1(\sw1_max_count_num_1[1] ), .A1(\sw1_counter[2] ), 
    .B0(\sw1_max_count_num_1[1] ), .A0(\sw1_counter[1] ), 
    .M1(\c_channel_0[3] ), .M0(\c_channel_0[2] ), 
    .CE(c_channel_1_0_sqmuxa_1_i), .CLK(w_clk), .FCI(sw1_counter33_cry_0), 
    .Q0(\r_channel_1[2] ), .Q1(\r_channel_1[3] ), .FCO(sw1_counter33_cry_2));
  SLICE_40 SLICE_40( .C1(sw2_counter30_c3), .B1(un1_r_mode_3), 
    .A1(\sw1_counter[0] ), .M0(r_req_mode_transition), .CE(sw1_b_c), 
    .CLK(sw1_az), .Q0(r_ack_mode_transition), .FCO(sw1_counter33_cry_0));
  SLICE_41 SLICE_41( .C1(un1_r_ack_mode_transition), .B1(\sw1_counter[7] ), 
    .A1(sw1_counter_1_sqmuxa), .C0(un1_r_ack_mode_transition), 
    .B0(\sw1_counter[6] ), .A0(sw1_counter_1_sqmuxa), .DI1(\sw1_counter_s[7] ), 
    .DI0(\sw1_counter_s[6] ), .CLK(sw1_az), .FCI(\sw1_counter_cry[5] ), 
    .F0(\sw1_counter_s[6] ), .Q0(\sw1_counter[6] ), .F1(\sw1_counter_s[7] ), 
    .Q1(\sw1_counter[7] ));
  SLICE_42 SLICE_42( .C1(un1_r_ack_mode_transition), .B1(\sw1_counter[5] ), 
    .A1(sw1_counter_1_sqmuxa), .C0(un1_r_ack_mode_transition), 
    .B0(\sw1_counter[4] ), .A0(sw1_counter_1_sqmuxa), .DI1(\sw1_counter_s[5] ), 
    .DI0(\sw1_counter_s[4] ), .CLK(sw1_az), .FCI(\sw1_counter_cry[3] ), 
    .F0(\sw1_counter_s[4] ), .Q0(\sw1_counter[4] ), .F1(\sw1_counter_s[5] ), 
    .Q1(\sw1_counter[5] ), .FCO(\sw1_counter_cry[5] ));
  SLICE_43 SLICE_43( .C1(un1_r_ack_mode_transition), .B1(\sw1_counter[3] ), 
    .A1(sw1_counter_1_sqmuxa), .C0(un1_r_ack_mode_transition), 
    .B0(\sw1_counter[2] ), .A0(sw1_counter_1_sqmuxa), .DI1(\sw1_counter_s[3] ), 
    .DI0(\sw1_counter_s[2] ), .CLK(sw1_az), .FCI(\sw1_counter_cry[1] ), 
    .F0(\sw1_counter_s[2] ), .Q0(\sw1_counter[2] ), .F1(\sw1_counter_s[3] ), 
    .Q1(\sw1_counter[3] ), .FCO(\sw1_counter_cry[3] ));
  SLICE_44 SLICE_44( .C1(un1_r_ack_mode_transition), .B1(\sw1_counter[1] ), 
    .A1(sw1_counter_1_sqmuxa), .C0(un1_r_ack_mode_transition), 
    .B0(\sw1_counter[0] ), .A0(sw1_counter_1_sqmuxa), .DI1(\sw1_counter_s[1] ), 
    .DI0(\sw1_counter_s[0] ), .CLK(sw1_az), .FCI(sw1_counter), 
    .F0(\sw1_counter_s[0] ), .Q0(\sw1_counter[0] ), .F1(\sw1_counter_s[1] ), 
    .Q1(\sw1_counter[1] ), .FCO(\sw1_counter_cry[1] ));
  SLICE_45 SLICE_45( .C1(sw1_counter_0_sqmuxa), .B1(r_ack_mode_transition), 
    .A1(sw1_counter_0), .B0(N_4_i), .M1(\sw1_counter[3] ), 
    .M0(\sw1_counter[2] ), .CE(\un1_c_dac_amp_0_0_sqmuxa[0] ), .CLK(w_clk), 
    .Q0(\r_dac_amp_0[2] ), .Q1(\r_dac_amp_0[3] ), .FCO(sw1_counter));
  SLICE_46 SLICE_46( .C1(\sw2_counter[7] ), .B1(sw2_b_c), .A1(sw2_counter30), 
    .C0(\sw2_counter[6] ), .B0(sw2_b_c), .A0(sw2_counter30), 
    .DI1(\sw2_counter_s[7] ), .DI0(\sw2_counter_s[6] ), .CLK(sw2_az), 
    .FCI(\sw2_counter_cry[5] ), .F0(\sw2_counter_s[6] ), .Q0(\sw2_counter[6] ), 
    .F1(\sw2_counter_s[7] ), .Q1(\sw2_counter[7] ));
  SLICE_47 SLICE_47( .C1(\sw2_counter[5] ), .B1(sw2_b_c), .A1(sw2_counter30), 
    .C0(\sw2_counter[4] ), .B0(sw2_b_c), .A0(sw2_counter30), 
    .DI1(\sw2_counter_s[5] ), .DI0(\sw2_counter_s[4] ), .CLK(sw2_az), 
    .FCI(\sw2_counter_cry[3] ), .F0(\sw2_counter_s[4] ), .Q0(\sw2_counter[4] ), 
    .F1(\sw2_counter_s[5] ), .Q1(\sw2_counter[5] ), .FCO(\sw2_counter_cry[5] ));
  SLICE_48 SLICE_48( .C1(un1_r_mode_3), .B1(sw2_b_c), .A1(sw2_counter30), 
    .C0(\sw2_counter[2] ), .B0(sw2_b_c), .A0(sw2_counter30), 
    .DI1(\sw2_counter_s[3] ), .DI0(\sw2_counter_s[2] ), .CLK(sw2_az), 
    .FCI(\sw2_counter_cry[1] ), .F0(\sw2_counter_s[2] ), .Q0(\sw2_counter[2] ), 
    .F1(\sw2_counter_s[3] ), .Q1(un1_r_mode_3), .FCO(\sw2_counter_cry[3] ));
  SLICE_49 SLICE_49( .C1(\sw2_counter[1] ), .B1(sw2_b_c), .A1(sw2_counter30), 
    .C0(\sw2_counter[0] ), .B0(sw2_b_c), .A0(sw2_counter30), 
    .DI1(\sw2_counter_s[1] ), .DI0(\sw2_counter_s[0] ), .CLK(sw2_az), 
    .FCI(sw2_counter), .F0(\sw2_counter_s[0] ), .Q0(\sw2_counter[0] ), 
    .F1(\sw2_counter_s[1] ), .Q1(\sw2_counter[1] ), .FCO(\sw2_counter_cry[1] ));
  SLICE_50 SLICE_50( .B0(sw1_b_c), .A0(CO0), .DI0(\display_item_num_3[0] ), 
    .CE(sw2_counter26_i), .CLK(sw1_az), .F0(\display_item_num_3[0] ), .Q0(CO0));
  SLICE_51 SLICE_51( .D1(CO0), .C1(\display_item_num[1] ), 
    .B1(\display_item_num[2] ), .A1(sw1_b_c), .C0(sw1_b_c), 
    .B0(\display_item_num[1] ), .A0(CO0), .DI1(\display_item_num_3[2] ), 
    .DI0(\display_item_num_3[1] ), .CE(sw2_counter26_i), .CLK(sw1_az), 
    .F0(\display_item_num_3[1] ), .Q0(\display_item_num[1] ), 
    .F1(\display_item_num_3[2] ), .Q1(\display_item_num[2] ));
  SLICE_52 SLICE_52( .D1(\u_cg_fsm/led_out_1_sn_N_8 ), 
    .C1(\u_cg_fsm/led_out_1_sn_N_7 ), .B1(\u_cg_fsm/N_81 ), 
    .A1(\u_cg_fsm/N_72 ), .C0(\r_db_sw2_pb_d[0] ), .B0(\r_db_sw2_pb_d[1] ), 
    .A0(\led_out_c[15] ), .DI0(mode_disp_en_RNO), .CLK(w_clk), 
    .F0(mode_disp_en_RNO), .Q0(\led_out_c[15] ), .F1(\led_out_c[6] ));
  SLICE_53 SLICE_53( .D1(\sw1_counter[7] ), .C1(\sw1_counter[6] ), 
    .B1(\sw1_counter[5] ), .A1(\sw1_counter[4] ), .D0(\polarity_c[2] ), 
    .C0(sw2_counter26), .B0(w_sw1_pb_p), .A0(pb_p_test), .DI0(pb_p_test_RNO), 
    .CLK(w_clk), .F0(pb_p_test_RNO), .Q0(pb_p_test), 
    .F1(\u_cg_fsm/sw1_counter29lto7_5 ));
  SLICE_57 SLICE_57( .B1(\sw1_counter[1] ), .A1(\polarity_c[2] ), 
    .B0(\sw1_counter[0] ), .A0(\polarity_c[2] ), .DI1(\c_channel_0[1] ), 
    .DI0(\c_channel_0[0] ), .CE(c_channel_0_0_sqmuxa_1_i), .CLK(w_clk), 
    .F0(\c_channel_0[0] ), .Q0(\r_channel_0[0] ), .F1(\c_channel_0[1] ), 
    .Q1(\r_channel_0[1] ));
  SLICE_58 SLICE_58( .B1(\sw1_counter[3] ), .A1(\polarity_c[2] ), 
    .B0(\sw1_counter[2] ), .A0(\polarity_c[2] ), .DI1(\c_channel_0[3] ), 
    .DI0(\c_channel_0[2] ), .CE(c_channel_0_0_sqmuxa_1_i), .CLK(w_clk), 
    .F0(\c_channel_0[2] ), .Q0(\r_channel_0[2] ), .F1(\c_channel_0[3] ), 
    .Q1(\r_channel_0[3] ));
  SLICE_59 SLICE_59( .B1(\sw1_counter[5] ), .A1(\polarity_c[2] ), 
    .B0(\sw1_counter[4] ), .A0(\polarity_c[2] ), .DI1(\c_channel_0[5] ), 
    .DI0(\c_channel_0[4] ), .CE(c_channel_0_0_sqmuxa_1_i), .CLK(w_clk), 
    .F0(\c_channel_0[4] ), .Q0(\r_channel_0[4] ), .F1(\c_channel_0[5] ), 
    .Q1(\r_channel_0[5] ));
  SLICE_60 SLICE_60( .B1(\sw1_counter[7] ), .A1(\polarity_c[2] ), 
    .B0(\sw1_counter[6] ), .A0(\polarity_c[2] ), .DI1(\c_channel_0[7] ), 
    .DI0(\c_channel_0[6] ), .CE(c_channel_0_0_sqmuxa_1_i), .CLK(w_clk), 
    .F0(\c_channel_0[6] ), .Q0(\r_channel_0[6] ), .F1(\c_channel_0[7] ), 
    .Q1(\r_channel_0[7] ));
  SLICE_61 SLICE_61( .B0(\sw1_counter[0] ), .A0(\polarity_c[2] ), 
    .DI0(\c_channel_1[0] ), .M1(\c_channel_0[1] ), 
    .CE(c_channel_1_0_sqmuxa_1_i), .CLK(w_clk), .F0(\c_channel_1[0] ), 
    .Q0(\r_channel_1[0] ), .Q1(\r_channel_1[1] ));
  SLICE_73 SLICE_73( .C0(\u_debounce_sw1/r_pb_in[2] ), 
    .B0(\u_debounce_sw1/r_pb_in[1] ), .A0(\u_debounce_sw1.r_pb_in[0] ), 
    .DI0(w_db_sw1_pb), .M1(\r_db_sw1_pb_d[0] ), .CLK(w_clk), .F0(w_db_sw1_pb), 
    .Q0(\r_db_sw1_pb_d[0] ), .Q1(\r_db_sw1_pb_d[1] ));
  SLICE_74 SLICE_74( .C0(\u_debounce_sw2/r_pb_in[2] ), 
    .B0(\u_debounce_sw2/r_pb_in[1] ), .A0(\u_debounce_sw2.r_pb_in[0] ), 
    .DI0(w_db_sw2_pb), .M1(\r_db_sw2_pb_d[0] ), .CLK(w_clk), .F0(w_db_sw2_pb), 
    .Q0(\r_db_sw2_pb_d[0] ), .Q1(\r_db_sw2_pb_d[1] ));
  SLICE_76 SLICE_76( .B0(\sw1_counter[1] ), .A0(\polarity_c[2] ), 
    .DI0(\c_duration[1] ), .M1(\c_channel_0[2] ), .CE(c_duration_0_sqmuxa_1_i), 
    .CLK(w_clk), .F0(\c_duration[1] ), .Q0(\r_duration[1] ), 
    .Q1(\r_duration[2] ));
  SLICE_78 SLICE_78( .B1(\sw1_counter[5] ), .A1(\polarity_c[2] ), 
    .B0(\sw1_counter[4] ), .A0(\polarity_c[2] ), .DI1(\c_duration[5] ), 
    .DI0(\c_duration[4] ), .CE(c_duration_0_sqmuxa_1_i), .CLK(w_clk), 
    .F0(\c_duration[4] ), .Q0(\r_duration[4] ), .F1(\c_duration[5] ), 
    .Q1(\r_duration[5] ));
  SLICE_84 SLICE_84( .B0(\sw1_counter[3] ), .A0(\polarity_c[2] ), 
    .DI0(\c_rate[3] ), .M1(\c_duration[4] ), .CE(c_rate_1_sqmuxa_i), 
    .CLK(w_clk), .F0(\c_rate[3] ), .Q0(\r_rate[3] ), .Q1(\r_rate[4] ));
  SLICE_86 SLICE_86( .B1(\sw1_counter[7] ), .A1(\polarity_c[2] ), 
    .B0(\sw1_counter[6] ), .A0(\polarity_c[2] ), .DI1(\c_rate[7] ), 
    .DI0(\c_rate[6] ), .CE(c_rate_1_sqmuxa_i), .CLK(w_clk), .F0(\c_rate[6] ), 
    .Q0(\r_rate[6] ), .F1(\c_rate[7] ), .Q1(\r_rate[7] ));
  SLICE_87 SLICE_87( .D1(\sw2_counter[2] ), .C1(\sw2_counter[1] ), 
    .B1(\r_mode[2] ), .A1(\r_mode[1] ), .D0(un1_r_mode_3), 
    .C0(\u_cg_fsm/un1_r_mode_NE_1 ), .B0(\sw2_counter[0] ), .A0(\r_mode[0] ), 
    .DI0(un1_r_mode_NE), .CE(un1_w_async_ack_mode_transition_p), .CLK(w_clk), 
    .F0(un1_r_mode_NE), .Q0(r_req_mode_transition), 
    .F1(\u_cg_fsm/un1_r_mode_NE_1 ));
  u_cg_fsm_SLICE_105 \u_cg_fsm/SLICE_105 ( .D1(\u_trigger_en.r_slave_en[1] ), 
    .C1(\u_trigger_en.w_slave_ack ), 
    .B1(\u_cg_fsm/un6_w_disabled_dac_sel_found[0] ), 
    .A1(\u_cg_fsm/r_disabled_dac_sel_found_d ), 
    .D0(\u_cg_fsm/un1_w_disabled_dac_sel_found_2 ), 
    .C0(\u_cg_fsm/un1_w_disabled_dac_sel_found_3 ), 
    .B0(\u_cg_fsm/un1_w_disabled_dac_sel_found_4 ), 
    .A0(\u_cg_fsm/r_search_disabled_channel_phase ), 
    .DI0(\u_cg_fsm/un6_w_disabled_dac_sel_found[0] ), .CLK(w_clk), 
    .F0(\u_cg_fsm/un6_w_disabled_dac_sel_found[0] ), 
    .Q0(\u_cg_fsm/r_disabled_dac_sel_found_d ), 
    .F1(\u_cg_fsm/r_search_disabled_channel_phase_RNO ));
  u_cg_fsm_SLICE_114 \u_cg_fsm/SLICE_114 ( .D1(\u_cg_fsm/r_state[2] ), 
    .C1(\u_cg_fsm/r_sync_cathod_phase[1] ), 
    .B1(\u_cg_fsm/r_sync_cathod_phase[2] ), 
    .A1(\u_cg_fsm/w_interval_tmout_0_data_tmp_i[3] ), 
    .D0(\u_cg_fsm/r_state[2] ), .C0(\u_cg_fsm/r_sync_cathod_phase[1] ), 
    .B0(\u_cg_fsm/r_sync_cathod_phase[2] ), 
    .A0(\u_cg_fsm/r_interval_value[0] ), .DI0(\u_cg_fsm/N_567_0 ), .CLK(w_clk), 
    .F0(\u_cg_fsm/N_567_0 ), .Q0(\u_cg_fsm/r_interval_value[0] ), 
    .F1(\u_cg_fsm/r_interval_cnt ));
  u_cg_fsm_SLICE_119 \u_cg_fsm/SLICE_119 ( .D1(\u_cg_fsm/r_sync_rate[5] ), 
    .C1(\u_cg_fsm/r_sync_rate[3] ), .B1(\u_cg_fsm/r_sync_rate[2] ), 
    .A1(\u_cg_fsm/r_sync_rate[0] ), .D0(\u_cg_fsm/r_rate_phase11_3 ), 
    .C0(\u_cg_fsm/r_rate_phase11_4 ), .B0(\u_cg_fsm/r_sync_rate[1] ), 
    .A0(\u_cg_fsm/r_sync_rate[4] ), .DI0(\u_cg_fsm/r_rate_phase11_i ), 
    .CE(\u_cg_fsm/un1_r_sync_search_disabled_channel_phase_end_p_d_g ), 
    .CLK(w_div4_clk), .F0(\u_cg_fsm/r_rate_phase11_i ), 
    .Q0(\u_cg_fsm/r_rate_phase ), .F1(\u_cg_fsm/r_rate_phase11_4 ));
  u_cg_fsm_SLICE_120 \u_cg_fsm/SLICE_120 ( 
    .D1(\u_cg_fsm/r_search_disabled_channel[7] ), 
    .C1(\u_cg_fsm/r_search_disabled_channel[0] ), 
    .B1(\u_trigger_en.w_slave_ack ), .A1(\u_trigger_en.r_slave_en[1] ), 
    .C0(\u_trigger_en.r_slave_en[1] ), .B0(\u_trigger_en.w_slave_ack ), 
    .A0(\u_cg_fsm/r_search_disabled_channel[7] ), 
    .DI1(\u_cg_fsm/r_search_disabled_channel_4[1] ), 
    .DI0(\u_cg_fsm/r_search_disabled_channel_RNO[0] ), 
    .CE(\u_cg_fsm/un1_w_disabled_dac_sel_found_RNIDERI ), .CLK(w_clk), 
    .F0(\u_cg_fsm/r_search_disabled_channel_RNO[0] ), 
    .Q0(\u_cg_fsm/r_search_disabled_channel[0] ), 
    .F1(\u_cg_fsm/r_search_disabled_channel_4[1] ), 
    .Q1(\u_cg_fsm/r_search_disabled_channel[1] ));
  u_cg_fsm_SLICE_121 \u_cg_fsm/SLICE_121 ( 
    .D1(\u_cg_fsm/r_search_disabled_channel[7] ), 
    .C1(\u_cg_fsm/r_search_disabled_channel[2] ), 
    .B1(\u_trigger_en.w_slave_ack ), .A1(\u_trigger_en.r_slave_en[1] ), 
    .D0(\u_cg_fsm/r_search_disabled_channel[7] ), 
    .C0(\u_cg_fsm/r_search_disabled_channel[1] ), 
    .B0(\u_trigger_en.w_slave_ack ), .A0(\u_trigger_en.r_slave_en[1] ), 
    .DI1(\u_cg_fsm/r_search_disabled_channel_4[3] ), 
    .DI0(\u_cg_fsm/r_search_disabled_channel_4[2] ), 
    .CE(\u_cg_fsm/un1_w_disabled_dac_sel_found_RNIDERI ), .CLK(w_clk), 
    .F0(\u_cg_fsm/r_search_disabled_channel_4[2] ), 
    .Q0(\u_cg_fsm/r_search_disabled_channel[2] ), 
    .F1(\u_cg_fsm/r_search_disabled_channel_4[3] ), 
    .Q1(\u_cg_fsm/r_search_disabled_channel[3] ));
  u_cg_fsm_SLICE_122 \u_cg_fsm/SLICE_122 ( 
    .D1(\u_cg_fsm/r_search_disabled_channel[7] ), 
    .C1(\u_cg_fsm/r_search_disabled_channel[4] ), 
    .B1(\u_trigger_en.w_slave_ack ), .A1(\u_trigger_en.r_slave_en[1] ), 
    .D0(\u_cg_fsm/r_search_disabled_channel[7] ), 
    .C0(\u_cg_fsm/r_search_disabled_channel[3] ), 
    .B0(\u_trigger_en.w_slave_ack ), .A0(\u_trigger_en.r_slave_en[1] ), 
    .DI1(\u_cg_fsm/r_search_disabled_channel_4[5] ), 
    .DI0(\u_cg_fsm/r_search_disabled_channel_4[4] ), 
    .CE(\u_cg_fsm/un1_w_disabled_dac_sel_found_RNIDERI ), .CLK(w_clk), 
    .F0(\u_cg_fsm/r_search_disabled_channel_4[4] ), 
    .Q0(\u_cg_fsm/r_search_disabled_channel[4] ), 
    .F1(\u_cg_fsm/r_search_disabled_channel_4[5] ), 
    .Q1(\u_cg_fsm/r_search_disabled_channel[5] ));
  u_cg_fsm_SLICE_123 \u_cg_fsm/SLICE_123 ( 
    .D1(\u_cg_fsm/r_search_disabled_channel[7] ), 
    .C1(\u_cg_fsm/r_search_disabled_channel[6] ), 
    .B1(\u_trigger_en.w_slave_ack ), .A1(\u_trigger_en.r_slave_en[1] ), 
    .D0(\u_cg_fsm/r_search_disabled_channel[7] ), 
    .C0(\u_cg_fsm/r_search_disabled_channel[5] ), 
    .B0(\u_trigger_en.w_slave_ack ), .A0(\u_trigger_en.r_slave_en[1] ), 
    .DI1(\u_cg_fsm/r_search_disabled_channel_4[7] ), 
    .DI0(\u_cg_fsm/r_search_disabled_channel_4[6] ), 
    .CE(\u_cg_fsm/un1_w_disabled_dac_sel_found_RNIDERI ), .CLK(w_clk), 
    .F0(\u_cg_fsm/r_search_disabled_channel_4[6] ), 
    .Q0(\u_cg_fsm/r_search_disabled_channel[6] ), 
    .F1(\u_cg_fsm/r_search_disabled_channel_4[7] ), 
    .Q1(\u_cg_fsm/r_search_disabled_channel[7] ));
  SLICE_124 SLICE_124( .B1(\u_trigger_en.w_slave_ack ), 
    .A1(\u_trigger_en/r_master_en ), .B0(\u_trigger_en.w_slave_ack ), 
    .A0(\u_trigger_en.r_slave_en[1] ), .DI0(w_sync_trigger_en), 
    .CE(\u_cg_fsm/r_search_disabled_channel_phase_RNO ), .CLK(w_clk), 
    .F0(w_sync_trigger_en), .Q0(\u_cg_fsm/r_search_disabled_channel_phase ), 
    .F1(\u_trigger_en/r_slave_en8 ));
  u_cg_fsm_SLICE_128 \u_cg_fsm/SLICE_128 ( .D1(\u_cg_fsm/w_debug_fsm_led[7] ), 
    .C1(\u_cg_fsm/w_debug_fsm_led[4] ), .B1(\u_cg_fsm/r_state[1] ), 
    .A1(\u_cg_fsm/r_state[0] ), .D0(\u_cg_fsm/w_debug_fsm_led[4] ), 
    .C0(\u_cg_fsm/w_debug_fsm_led[2] ), .B0(\u_cg_fsm/r_state[0] ), 
    .A0(\u_cg_fsm/N_67 ), .DI1(\u_cg_fsm/N_56_i ), 
    .DI0(\u_cg_fsm/r_state_ns[0] ), .CLK(w_clk), .F0(\u_cg_fsm/r_state_ns[0] ), 
    .Q0(\u_cg_fsm/r_state[0] ), .F1(\u_cg_fsm/N_56_i ), 
    .Q1(\u_cg_fsm/r_state[1] ));
  u_cg_fsm_SLICE_129 \u_cg_fsm/SLICE_129 ( .C1(\u_cg_fsm/w_debug_fsm_led[4] ), 
    .B1(\u_cg_fsm/r_state[3] ), .A1(\u_cg_fsm/c_next_state_0_sqmuxa ), 
    .D0(\u_cg_fsm/r_sync_cathod_phase[2] ), 
    .C0(\u_cg_fsm/r_sync_cathod_phase[1] ), .B0(\u_cg_fsm/r_state[2] ), 
    .A0(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .DI1(\u_cg_fsm/r_state_ns[3] ), 
    .DI0(\u_cg_fsm/r_state_ns[2] ), .CLK(w_clk), .F0(\u_cg_fsm/r_state_ns[2] ), 
    .Q0(\u_cg_fsm/r_state[2] ), .F1(\u_cg_fsm/r_state_ns[3] ), 
    .Q1(\u_cg_fsm/r_state[3] ));
  u_cg_fsm_SLICE_130 \u_cg_fsm/SLICE_130 ( .D0(\u_cg_fsm/w_debug_fsm_led[2] ), 
    .C0(\u_cg_fsm/r_stim_comp_en_n ), .B0(\u_cg_fsm/r_state[0] ), 
    .A0(\u_cg_fsm/N_67 ), .DI0(\u_cg_fsm.c_stim_comp_en_n ), .CLK(w_clk), 
    .F0(\u_cg_fsm.c_stim_comp_en_n ), .Q0(\u_cg_fsm/r_stim_comp_en_n ));
  u_cg_fsm_SLICE_139 \u_cg_fsm/SLICE_139 ( 
    .B1(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/w_slave_ack ), 
    .A1(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_master_en ), 
    .B0(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/w_slave_ack ), 
    .A0(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[1] ), 
    .DI0(\u_cg_fsm/w_sync_search_disabled_channel_phase_end_p ), 
    .CLK(w_div4_clk), 
    .F0(\u_cg_fsm/w_sync_search_disabled_channel_phase_end_p ), 
    .Q0(\u_cg_fsm/r_sync_search_disabled_channel_phase_end_p_d ), 
    .F1(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en8 ));
  u_cg_fsm_SLICE_140 \u_cg_fsm/SLICE_140 ( 
    .B1(\u_cg_fsm/u_sync_trigger/w_slave_ack_0 ), 
    .A1(\u_cg_fsm/u_sync_trigger/r_master_en ), 
    .B0(\u_cg_fsm/u_sync_trigger/w_slave_ack_0 ), 
    .A0(\u_cg_fsm/u_sync_trigger/r_slave_en_0[1] ), 
    .DI0(\u_cg_fsm/w_sync_trigger ), .CLK(w_div4_clk), 
    .F0(\u_cg_fsm/w_sync_trigger ), .Q0(\u_cg_fsm/r_sync_trigger_d ), 
    .F1(\u_cg_fsm/u_sync_trigger/r_slave_en8 ));
  u_cg_fsm_SLICE_141 \u_cg_fsm/SLICE_141 ( .B1(\u_cg_fsm/w_slave_ack_1 ), 
    .A1(\u_cg_fsm/u_sync_anode_phase_en/r_master_en ), 
    .C0(\u_cg_fsm/r_state[3] ), .B0(\u_cg_fsm/w_debug_fsm_led[4] ), 
    .A0(\u_cg_fsm/u_sync_anode_phase_en/r_master_en ), 
    .DI0(\u_cg_fsm/u_sync_anode_phase_en/N_636_0 ), 
    .M1(\u_cg_fsm/w_debug_fsm_led[3] ), .CLK(w_clk), 
    .F0(\u_cg_fsm/u_sync_anode_phase_en/N_636_0 ), 
    .Q0(\u_cg_fsm/u_sync_anode_phase_en/r_master_en ), 
    .F1(\u_cg_fsm/u_sync_anode_phase_en/r_slave_en8 ), 
    .Q1(\u_cg_fsm/r_sync_anode_phase[0] ));
  u_cg_fsm_SLICE_143 \u_cg_fsm/SLICE_143 ( .B1(\u_cg_fsm/w_slave_ack_0 ), 
    .A1(\u_cg_fsm/u_sync_cathod_phase_en/r_master_en ), 
    .C0(\u_cg_fsm/r_state[1] ), .B0(\u_cg_fsm/w_debug_fsm_led[7] ), 
    .A0(\u_cg_fsm/u_sync_cathod_phase_en/r_master_en ), 
    .DI0(\u_cg_fsm/u_sync_cathod_phase_en/N_640_0 ), 
    .M1(\u_cg_fsm/r_sync_anode_phase[0] ), .CLK(w_clk), 
    .F0(\u_cg_fsm/u_sync_cathod_phase_en/N_640_0 ), 
    .Q0(\u_cg_fsm/u_sync_cathod_phase_en/r_master_en ), 
    .F1(\u_cg_fsm/u_sync_cathod_phase_en/r_slave_en8 ), 
    .Q1(\u_cg_fsm/r_sync_anode_phase[1] ));
  u_cg_fsm_u_sync_fsm_trigger_SLICE_145 
    \u_cg_fsm/u_sync_fsm_trigger/SLICE_145 ( .B1(\u_cg_fsm/w_slave_ack_2 ), 
    .A1(\u_cg_fsm/u_sync_fsm_trigger/r_master_en ), 
    .C0(\u_cg_fsm/r_rate_phase ), .B0(\u_cg_fsm/w_rate_tmout_0_data_tmp_i[3] ), 
    .A0(\u_cg_fsm/u_sync_fsm_trigger/r_master_en ), 
    .DI0(\u_cg_fsm/u_sync_fsm_trigger/N_632_0 ), .CLK(w_div4_clk), 
    .F0(\u_cg_fsm/u_sync_fsm_trigger/N_632_0 ), 
    .Q0(\u_cg_fsm/u_sync_fsm_trigger/r_master_en ), 
    .F1(\u_cg_fsm/u_sync_fsm_trigger/r_slave_en8 ));
  u_cg_fsm_SLICE_147 \u_cg_fsm/SLICE_147 ( 
    .B1(\u_cg_fsm/un6_w_disabled_dac_sel_found[0] ), 
    .A1(\u_cg_fsm/r_disabled_dac_sel_found_d ), 
    .C0(\u_cg_fsm/r_disabled_dac_sel_found_d ), 
    .B0(\u_cg_fsm/un6_w_disabled_dac_sel_found[0] ), 
    .A0(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_master_en ), 
    .DI0(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/N_644_0 ), 
    .M1(\u_cg_fsm/r_sync_anode_phase[1] ), .CLK(w_clk), 
    .F0(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/N_644_0 ), 
    .Q0(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_master_en ), 
    .F1(\u_cg_fsm.w_search_disabled_channel_phase_end_p ), 
    .Q1(\u_cg_fsm/r_sync_anode_phase[2] ));
  u_cg_fsm_SLICE_150 \u_cg_fsm/SLICE_150 ( .C1(\u_trigger_en.r_slave_en[1] ), 
    .B1(\u_trigger_en.w_slave_ack ), .A1(\polarity_c[2] ), 
    .C0(\u_trigger_en.r_slave_en[1] ), .B0(\u_trigger_en.w_slave_ack ), 
    .A0(\u_cg_fsm/u_sync_trigger/r_master_en ), 
    .DI0(\u_cg_fsm/u_sync_trigger/N_648_0 ), 
    .M1(\u_cg_fsm/w_debug_fsm_led[5] ), .CLK(w_clk), 
    .F0(\u_cg_fsm/u_sync_trigger/N_648_0 ), 
    .Q0(\u_cg_fsm/u_sync_trigger/r_master_en ), 
    .F1(\u_cg_fsm/un1_i_polarity_1 ), .Q1(\u_cg_fsm/r_sync_cathod_phase[0] ));
  u_cg_fsm_SLICE_154 \u_cg_fsm/SLICE_154 ( 
    .B1(\u_cg_fsm/r_sync_anode_phase[2] ), 
    .A1(\u_cg_fsm/r_sync_anode_phase[1] ), .D0(\u_cg_fsm/r_state[3] ), 
    .C0(\u_cg_fsm/w_debug_fsm_led[4] ), .B0(\u_cg_fsm/N_67 ), 
    .A0(\u_cg_fsm/w_debug_fsm_led[2] ), .DI0(\u_cg_fsm/r_state_ns[4] ), 
    .CLK(w_clk), .F0(\u_cg_fsm/r_state_ns[4] ), 
    .Q0(\u_cg_fsm/w_debug_fsm_led[2] ), .F1(\u_cg_fsm/N_67 ));
  u_cg_fsm_SLICE_155 \u_cg_fsm/SLICE_155 ( .D1(\u_cg_fsm/r_slave_en_1[1] ), 
    .C1(\u_cg_fsm/w_slave_ack_1 ), 
    .B1(\u_cg_fsm/w_duration_tmout_0_data_tmp_i[3] ), 
    .A1(\u_cg_fsm/w_debug_fsm_led[3] ), .B0(\u_cg_fsm/w_slave_ack_1 ), 
    .A0(\u_cg_fsm/r_slave_en_1[1] ), .DI0(\u_cg_fsm/w_sync_anode_phase_en ), 
    .CE(\u_cg_fsm/r_anode_phase_RNO ), .CLK(w_clk), 
    .F0(\u_cg_fsm/w_sync_anode_phase_en ), .Q0(\u_cg_fsm/w_debug_fsm_led[3] ), 
    .F1(\u_cg_fsm/r_anode_phase_RNO ));
  u_cg_fsm_SLICE_156 \u_cg_fsm/SLICE_156 ( .C1(\u_cg_fsm/w_debug_fsm_led[4] ), 
    .B1(\u_cg_fsm/w_interval_tmout_0_data_tmp_i[3] ), 
    .A1(\u_cg_fsm/c_next_state_0_sqmuxa ), 
    .C0(\u_cg_fsm/r_sync_cathod_phase[2] ), 
    .B0(\u_cg_fsm/r_sync_cathod_phase[1] ), .A0(\u_cg_fsm/r_state[2] ), 
    .DI0(\u_cg_fsm/c_next_state_0_sqmuxa ), 
    .CE(\u_cg_fsm/un1_c_next_state_0_sqmuxa_1_i ), .CLK(w_clk), 
    .F0(\u_cg_fsm/c_next_state_0_sqmuxa ), .Q0(\u_cg_fsm/w_debug_fsm_led[4] ), 
    .F1(\u_cg_fsm/un1_c_next_state_0_sqmuxa_1_i ));
  u_cg_fsm_SLICE_157 \u_cg_fsm/SLICE_157 ( 
    .D1(\u_cg_fsm/w_sync_cathod_phase_en ), 
    .C1(\u_cg_fsm/w_duration_tmout_0_data_tmp_i[3] ), 
    .B1(\u_cg_fsm/w_slave_ack_1 ), .A1(\u_cg_fsm/r_slave_en_1[1] ), 
    .B0(\u_cg_fsm/w_slave_ack_0 ), .A0(\u_cg_fsm/r_slave_en_0[1] ), 
    .DI0(\u_cg_fsm/w_sync_cathod_phase_en ), 
    .CE(\u_cg_fsm/r_cathod_phase_RNO ), .CLK(w_clk), 
    .F0(\u_cg_fsm/w_sync_cathod_phase_en ), .Q0(\u_cg_fsm/w_debug_fsm_led[5] ), 
    .F1(\u_cg_fsm/r_duration_cnt ));
  SLICE_162 SLICE_162( .M1(\u_debounce_sw2/r_pb_in[1] ), 
    .M0(\u_debounce_sw2.r_pb_in[0] ), .CLK(w_db_clk), .F0(GND), 
    .Q0(\u_debounce_sw2/r_pb_in[1] ), .Q1(\u_debounce_sw2/r_pb_in[2] ));
  SLICE_163 SLICE_163( .A0(\u_div2_clk/div2_count ), 
    .DI0(\u_div2_clk/div2_count_i ), .CLK(w_div64x64_clk_0), 
    .F0(\u_div2_clk/div2_count_i ), .Q0(\u_div2_clk/div2_count ), .F1(VCC));
  SLICE_164 SLICE_164( .C1(un1_r_mode_NE), 
    .B1(\r_async_ack_mode_transition[2] ), 
    .A1(\r_async_ack_mode_transition[1] ), .A0(\u_div4_clk/div4_count ), 
    .DI0(\u_div4_clk/div4_count_i ), .M1(\u_cg_fsm/r_sync_cathod_phase[0] ), 
    .CLK(w_clk), .F0(\u_div4_clk/div4_count_i ), .Q0(\u_div4_clk/div4_count ), 
    .F1(un1_w_async_ack_mode_transition_p), 
    .Q1(\u_cg_fsm/r_sync_cathod_phase[1] ));
  SLICE_166 SLICE_166( .B1(\u_cg_fsm/r_sync_rate[7] ), 
    .A1(\u_cg_fsm/r_sync_rate[6] ), .C0(\u_cg_fsm/w_debug_fsm_led[4] ), 
    .B0(\u_cg_fsm/w_interval_tmout_0_data_tmp_i[3] ), 
    .A0(\u_cg_fsm/c_next_state_0_sqmuxa ), .M0(\u_trigger_en.r_slave_en[1] ), 
    .CE(\u_trigger_en/r_slave_en8 ), .CLK(w_clk), 
    .F0(\u_cg_fsm/r_interval_cnte ), .Q0(\u_trigger_en.w_slave_ack ), 
    .F1(\u_cg_fsm/r_rate_phase11_3 ));
  SLICE_167 SLICE_167( .D1(w_sw1_pb_p), .C1(\sw2_counter[2] ), 
    .B1(sw2_counter26_ac0_1), .A1(\polarity_c[2] ), .D0(\polarity_c[2] ), 
    .C0(sw2_counter26), .B0(w_sw1_pb_p), .A0(\u_trigger_en/r_master_en ), 
    .DI0(\u_trigger_en/N_711_0 ), .CLK(w_clk), .F0(\u_trigger_en/N_711_0 ), 
    .Q0(\u_trigger_en/r_master_en ), .F1(c_channel_0_0_sqmuxa_1_i));
  SLICE_168 SLICE_168( .D1(\u_cg_fsm/c_stim_ca_1_sqmuxa_1 ), 
    .C1(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .B1(\u_cg_fsm/c_map_cathod_channel_024 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel[4] ), .D0(\u_cg_fsm/r_slave_en_0[1] ), 
    .C0(\u_cg_fsm/w_slave_ack_0 ), 
    .B0(\u_cg_fsm/w_duration_tmout_0_data_tmp_i[3] ), 
    .A0(\u_cg_fsm/w_debug_fsm_led[5] ), .M1(\u_trigger_en/r_slave_en[0] ), 
    .M0(\u_trigger_en/r_master_en ), .CE(\u_trigger_en/r_slave_en8 ), 
    .CLK(w_clk), .F0(\u_cg_fsm/r_cathod_phase_RNO ), 
    .Q0(\u_trigger_en/r_slave_en[0] ), .F1(\u_cg_fsm.c_stim_ca[4] ), 
    .Q1(\u_trigger_en.r_slave_en[1] ));
  SLICE_169 SLICE_169( .B1(\u_div64_clk/div64_count[4] ), 
    .A1(\u_div64_clk/div64_count[3] ), .B0(w_db_clk), 
    .A0(\u_div2_clk/div2_count ), .DI0(\u_div2_clk/r_gen_clk_0_2 ), 
    .CLK(w_div64x64_clk_0), .F0(\u_div2_clk/r_gen_clk_0_2 ), .Q0(w_db_clk), 
    .F1(\u_div64_clk/div64_count15_1 ));
  SLICE_170 SLICE_170( .B1(\u_div64x64_clk/div64_count[4] ), 
    .A1(\u_div64x64_clk/div64_count[3] ), .B0(\u_div4_clk/div4_count ), 
    .A0(w_div4_clk), .DI0(\u_div4_clk/r_gen_clk_0 ), 
    .M1(\u_cg_fsm/r_sync_cathod_phase[1] ), .CLK(w_clk), 
    .F0(\u_div4_clk/r_gen_clk_0 ), .Q0(w_div4_clk), 
    .F1(\u_div64x64_clk/div64_count15_1 ), 
    .Q1(\u_cg_fsm/r_sync_cathod_phase[2] ));
  u_div64_clk_SLICE_171 \u_div64_clk/SLICE_171 ( 
    .D1(\u_div64_clk/div64_count[2] ), .C1(\u_div64_clk/div64_count[1] ), 
    .B1(\u_div64_clk/div64_count[0] ), .A1(\u_div64_clk/div64_count15_1 ), 
    .B0(w_div64_clk_0), .A0(\u_div64_clk/div64_count15 ), 
    .DI0(\u_div64_clk/r_gen_clk_0_0 ), .CLK(w_clk), 
    .F0(\u_div64_clk/r_gen_clk_0_0 ), .Q0(w_div64_clk_0), 
    .F1(\u_div64_clk/div64_count15 ));
  u_div64x64_clk_SLICE_172 \u_div64x64_clk/SLICE_172 ( 
    .D1(\u_div64x64_clk/div64_count[2] ), .C1(\u_div64x64_clk/div64_count[1] ), 
    .B1(\u_div64x64_clk/div64_count[0] ), 
    .A1(\u_div64x64_clk/div64_count15_1 ), .B0(w_div64x64_clk_0), 
    .A0(\u_div64x64_clk/div64_count15 ), .DI0(\u_div64x64_clk/r_gen_clk_0_1 ), 
    .CLK(w_div64_clk_0), .F0(\u_div64x64_clk/r_gen_clk_0_1 ), 
    .Q0(w_div64x64_clk_0), .F1(\u_div64x64_clk/div64_count15 ));
  u_cg_fsm_led_out_1_5_4__SLICE_173 \u_cg_fsm/led_out_1_5[4]/SLICE_173 ( 
    .C1(\r_duration[4] ), .B1(\r_channel_1[4] ), .A1(\display_item_num[2] ), 
    .C0(\r_rate[4] ), .B0(\r_channel_0[4] ), .A0(\display_item_num[2] ), 
    .M0(CO0), .OFX0(\u_cg_fsm/N_70 ));
  u_cg_fsm_led_out_1_6_7__SLICE_174 \u_cg_fsm/led_out_1_6[7]/SLICE_174 ( 
    .C1(\u_cg_fsm/w_debug_fsm_led[7] ), .B1(\r_dac_amp_0[7] ), 
    .A1(\display_item_num[2] ), .C0(sw2_counter26), .B0(\sw1_counter[7] ), 
    .A0(\r_dac_amp_1[7] ), .M0(\u_cg_fsm/led_out_1_sn_N_6 ), 
    .OFX0(\u_cg_fsm/N_82 ));
  u_cg_fsm_led_out_1_0__SLICE_175 \u_cg_fsm/led_out_1[0]/SLICE_175 ( 
    .C1(\sw2_counter[0] ), .B1(pb_p_test), .A1(\led_out_c[15] ), 
    .C0(\u_cg_fsm/led_out_1_sn_N_7 ), .B0(\u_cg_fsm/N_75 ), 
    .A0(\u_cg_fsm/N_66 ), .M0(\u_cg_fsm/led_out_1_sn_N_8 ), 
    .OFX0(\led_out_c[0] ));
  u_cg_fsm_led_out_1_1__SLICE_176 \u_cg_fsm/led_out_1[1]/SLICE_176 ( 
    .C1(\sw2_counter[1] ), .B1(r_ack_mode_transition), .A1(\led_out_c[15] ), 
    .C0(\u_cg_fsm/led_out_1_sn_N_7 ), .B0(\u_cg_fsm/N_76 ), 
    .A0(\u_cg_fsm/N_67_0 ), .M0(\u_cg_fsm/led_out_1_sn_N_8 ), 
    .OFX0(\led_out_c[1] ));
  u_cg_fsm_led_out_1_2__SLICE_177 \u_cg_fsm/led_out_1[2]/SLICE_177 ( 
    .C1(\sw2_counter[2] ), .B1(r_req_mode_transition), .A1(\led_out_c[15] ), 
    .C0(\u_cg_fsm/led_out_1_sn_N_7 ), .B0(\u_cg_fsm/N_77 ), 
    .A0(\u_cg_fsm/N_68 ), .M0(\u_cg_fsm/led_out_1_sn_N_8 ), 
    .OFX0(\led_out_c[2] ));
  u_cg_fsm_led_out_1_6_0__SLICE_178 \u_cg_fsm/led_out_1_6[0]/SLICE_178 ( 
    .D1(\u_cg_fsm/r_state[3] ), .C1(\u_cg_fsm/r_state[1] ), 
    .B1(\r_dac_amp_0[0] ), .A1(\display_item_num[2] ), .C0(sw2_counter26), 
    .B0(\sw1_counter[0] ), .A0(\r_dac_amp_1[0] ), 
    .M0(\u_cg_fsm/led_out_1_sn_N_6 ), .OFX0(\u_cg_fsm/N_75 ));
  u_cg_fsm_led_out_1_6_2__SLICE_179 \u_cg_fsm/led_out_1_6[2]/SLICE_179 ( 
    .C1(\u_cg_fsm/w_debug_fsm_led[2] ), .B1(\r_dac_amp_0[2] ), 
    .A1(\display_item_num[2] ), .C0(sw2_counter26), .B0(\sw1_counter[2] ), 
    .A0(\r_dac_amp_1[2] ), .M0(\u_cg_fsm/led_out_1_sn_N_6 ), 
    .OFX0(\u_cg_fsm/N_77 ));
  u_cg_fsm_led_out_1_6_3__SLICE_180 \u_cg_fsm/led_out_1_6[3]/SLICE_180 ( 
    .C1(\u_cg_fsm/w_debug_fsm_led[3] ), .B1(\r_dac_amp_0[3] ), 
    .A1(\display_item_num[2] ), .C0(sw2_counter26), .B0(\sw1_counter[3] ), 
    .A0(\r_dac_amp_1[3] ), .M0(\u_cg_fsm/led_out_1_sn_N_6 ), 
    .OFX0(\u_cg_fsm/N_78 ));
  u_cg_fsm_led_out_1_6_5__SLICE_181 \u_cg_fsm/led_out_1_6[5]/SLICE_181 ( 
    .C1(\u_cg_fsm/w_debug_fsm_led[5] ), .B1(\r_dac_amp_0[5] ), 
    .A1(\display_item_num[2] ), .C0(sw2_counter26), .B0(\sw1_counter[5] ), 
    .A0(\r_dac_amp_1[5] ), .M0(\u_cg_fsm/led_out_1_sn_N_6 ), 
    .OFX0(\u_cg_fsm/N_80 ));
  u_cg_fsm_led_out_1_6_6__SLICE_182 \u_cg_fsm/led_out_1_6[6]/SLICE_182 ( 
    .C1(\u_cg_fsm/w_rate_tmout_0_data_tmp_i[3] ), .B1(\r_dac_amp_0[6] ), 
    .A1(\display_item_num[2] ), .C0(sw2_counter26), .B0(\sw1_counter[6] ), 
    .A0(\r_dac_amp_1[6] ), .M0(\u_cg_fsm/led_out_1_sn_N_6 ), 
    .OFX0(\u_cg_fsm/N_81 ));
  u_cg_fsm_led_out_1_6_1__SLICE_183 \u_cg_fsm/led_out_1_6[1]/SLICE_183 ( 
    .D1(\u_cg_fsm/r_state[3] ), .C1(\u_cg_fsm/r_state[2] ), 
    .B1(\r_dac_amp_0[1] ), .A1(\display_item_num[2] ), .C0(sw2_counter26), 
    .B0(\sw1_counter[1] ), .A0(\r_dac_amp_1[1] ), 
    .M0(\u_cg_fsm/led_out_1_sn_N_6 ), .OFX0(\u_cg_fsm/N_76 ));
  u_cg_fsm_led_out_1_6_4__SLICE_184 \u_cg_fsm/led_out_1_6[4]/SLICE_184 ( 
    .C1(\u_cg_fsm/w_debug_fsm_led[4] ), .B1(\r_dac_amp_0[4] ), 
    .A1(\display_item_num[2] ), .C0(sw2_counter26), .B0(\sw1_counter[4] ), 
    .A0(\r_dac_amp_1[4] ), .M0(\u_cg_fsm/led_out_1_sn_N_6 ), 
    .OFX0(\u_cg_fsm/N_79 ));
  u_cg_fsm_un1_c_dac_amp_0_0_sqmuxa_0__SLICE_185 
    \u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185 ( .B1(sw2_counter26_ac0_1), 
    .A1(\sw2_counter[2] ), .D0(w_sw1_pb_p), .C0(\sw2_counter[2] ), 
    .B0(\sw2_counter[1] ), .A0(\sw2_counter[0] ), .M0(\polarity_c[2] ), 
    .OFX0(\un1_c_dac_amp_0_0_sqmuxa[0] ));
  u_cg_fsm_sw1_max_count_num_1_1__SLICE_186 
    \u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186 ( .C1(\sw2_counter[2] ), 
    .B1(\sw2_counter[1] ), .A1(\sw2_counter[0] ), .D0(\sw2_counter[7] ), 
    .C0(\sw2_counter[2] ), .B0(\sw2_counter[1] ), .A0(\sw2_counter[0] ), 
    .M0(\polarity_c[2] ), .OFX0(\sw1_max_count_num_1[1] ));
  u_cg_fsm_led_out_1_5_0__SLICE_187 \u_cg_fsm/led_out_1_5[0]/SLICE_187 ( 
    .C1(\r_duration[0] ), .B1(\r_channel_1[0] ), .A1(\display_item_num[2] ), 
    .C0(\r_rate[0] ), .B0(\r_channel_0[0] ), .A0(\display_item_num[2] ), 
    .M0(CO0), .OFX0(\u_cg_fsm/N_66 ));
  u_cg_fsm_led_out_1_5_2__SLICE_188 \u_cg_fsm/led_out_1_5[2]/SLICE_188 ( 
    .C1(\r_duration[2] ), .B1(\r_channel_1[2] ), .A1(\display_item_num[2] ), 
    .C0(\r_rate[2] ), .B0(\r_channel_0[2] ), .A0(\display_item_num[2] ), 
    .M0(CO0), .OFX0(\u_cg_fsm/N_68 ));
  u_cg_fsm_led_out_1_5_3__SLICE_189 \u_cg_fsm/led_out_1_5[3]/SLICE_189 ( 
    .C1(\r_duration[3] ), .B1(\r_channel_1[3] ), .A1(\display_item_num[2] ), 
    .C0(\r_rate[3] ), .B0(\r_channel_0[3] ), .A0(\display_item_num[2] ), 
    .M0(CO0), .OFX0(\u_cg_fsm/N_69 ));
  u_cg_fsm_led_out_1_5_5__SLICE_190 \u_cg_fsm/led_out_1_5[5]/SLICE_190 ( 
    .C1(\r_duration[5] ), .B1(\r_channel_1[5] ), .A1(\display_item_num[2] ), 
    .C0(\r_rate[5] ), .B0(\r_channel_0[5] ), .A0(\display_item_num[2] ), 
    .M0(CO0), .OFX0(\u_cg_fsm/N_71 ));
  u_cg_fsm_led_out_1_5_6__SLICE_191 \u_cg_fsm/led_out_1_5[6]/SLICE_191 ( 
    .C1(\r_duration[6] ), .B1(\r_channel_1[6] ), .A1(\display_item_num[2] ), 
    .C0(\r_rate[6] ), .B0(\r_channel_0[6] ), .A0(\display_item_num[2] ), 
    .M0(CO0), .OFX0(\u_cg_fsm/N_72 ));
  u_cg_fsm_led_out_1_5_7__SLICE_192 \u_cg_fsm/led_out_1_5[7]/SLICE_192 ( 
    .C1(\r_duration[7] ), .B1(\r_channel_1[7] ), .A1(\display_item_num[2] ), 
    .C0(\r_rate[7] ), .B0(\r_channel_0[7] ), .A0(\display_item_num[2] ), 
    .M0(CO0), .OFX0(\u_cg_fsm/N_73 ));
  u_cg_fsm_led_out_1_5_1__SLICE_193 \u_cg_fsm/led_out_1_5[1]/SLICE_193 ( 
    .C1(\r_duration[1] ), .B1(\r_channel_1[1] ), .A1(\display_item_num[2] ), 
    .C0(\r_rate[1] ), .B0(\r_channel_0[1] ), .A0(\display_item_num[2] ), 
    .M0(CO0), .OFX0(\u_cg_fsm/N_67_0 ));
  u_cg_fsm_SLICE_194 \u_cg_fsm/SLICE_194 ( 
    .D1(\u_cg_fsm/c_map_cathod_channel_021_6 ), 
    .C1(\u_cg_fsm/c_map_cathod_channel_024_0 ), 
    .B1(\u_cg_fsm/c_map_cathod_channel_024_2 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_124 ), 
    .D0(\u_cg_fsm/c_stim_an_1_sqmuxa_1 ), 
    .C0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .B0(\u_cg_fsm/c_map_cathod_channel_124 ), 
    .A0(\u_cg_fsm/c_map_cathod_channel[4] ), .F0(\u_cg_fsm.c_stim_an[4] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel[4] ));
  SLICE_195 SLICE_195( .D1(sw2_counter30_c3), .C1(un1_r_mode_3), .B1(sw2_b_c), 
    .A1(sw2_counter26), .D0(\sw2_counter[0] ), .C0(\sw2_counter[1] ), 
    .B0(\sw2_counter[2] ), .A0(un1_r_mode_3), .M1(\sw1_counter[5] ), 
    .M0(\sw1_counter[4] ), .CE(\un1_c_dac_amp_0_0_sqmuxa[0] ), .CLK(w_clk), 
    .F0(sw2_counter26), .Q0(\r_dac_amp_0[4] ), .F1(N_9_i), 
    .Q1(\r_dac_amp_0[5] ));
  SLICE_196 SLICE_196( .D1(\sw2_counter[2] ), .C1(\sw2_counter[1] ), 
    .B1(\sw2_counter[0] ), .A1(\polarity_c[2] ), .B0(sw2_counter30_c3), 
    .A0(un1_r_mode_3), .M1(\sw1_counter[3] ), .M0(\sw1_counter[2] ), 
    .CE(\un1_c_dac_amp_1_0_sqmuxa_1_i[0] ), .CLK(w_clk), 
    .F0(sw2_counter_lcry_0_RNO_0), .Q0(\r_dac_amp_1[2] ), 
    .F1(sw2_counter30_c3), .Q1(\r_dac_amp_1[3] ));
  u_cg_fsm_SLICE_197 \u_cg_fsm/SLICE_197 ( .D1(\u_cg_fsm/r_channel_0_0[6] ), 
    .C1(\u_cg_fsm/r_channel_0_0[7] ), .B1(\u_cg_fsm/r_channel_0_0[4] ), 
    .A1(\u_cg_fsm/r_channel_0_0[5] ), .D0(\u_cg_fsm.r_channel_0[1] ), 
    .C0(\u_cg_fsm/r_channel_0[3] ), .B0(\u_cg_fsm/c_map_cathod_channel_021_6 ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_024_0 ), 
    .F0(\u_cg_fsm/c_map_cathod_channel_024 ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_021_6 ));
  u_cg_fsm_SLICE_198 \u_cg_fsm/SLICE_198 ( 
    .D1(\u_cg_fsm/r_search_disabled_channel[6] ), 
    .C1(\u_cg_fsm/r_search_disabled_channel[4] ), 
    .B1(\u_cg_fsm/r_search_disabled_channel[2] ), 
    .A1(\u_cg_fsm/r_search_disabled_channel[0] ), 
    .D0(\u_cg_fsm/r_search_disabled_channel[1] ), 
    .C0(\u_cg_fsm/r_search_disabled_channel[5] ), .B0(\u_cg_fsm/N_55 ), 
    .A0(\u_cg_fsm/r_search_disabled_channel[3] ), .M1(\r_dac_amp_0[5] ), 
    .M0(\r_dac_amp_0[4] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm/N_47 ), .Q0(\u_cg_fsm.r_dac_amp_0[4] ), .F1(\u_cg_fsm/N_55 ), 
    .Q1(\u_cg_fsm.r_dac_amp_0[5] ));
  u_cg_fsm_SLICE_199 \u_cg_fsm/SLICE_199 ( 
    .B1(\u_cg_fsm/r_sync_cathod_phase[1] ), .A1(\u_cg_fsm/r_state[2] ), 
    .D0(\u_cg_fsm/c_map_cathod_channel_126 ), 
    .C0(\u_cg_fsm/c_map_cathod_channel_026 ), 
    .B0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .A0(\u_cg_fsm/c_stim_ca_1_sqmuxa_1 ), .F0(\u_cg_fsm.c_stim_ca[6] ), 
    .F1(\u_cg_fsm/c_stim_ca_1_sqmuxa_1 ));
  SLICE_200 SLICE_200( .B1(\polarity_c[1] ), .A1(\polarity_c[0] ), 
    .D0(\u_cg_fsm/c_map_cathod_channel_125 ), 
    .C0(\u_cg_fsm/c_map_cathod_channel_025 ), 
    .B0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .A0(\u_cg_fsm/c_stim_ca_1_sqmuxa_1 ), .M1(\sw2_counter[2] ), 
    .M0(\sw2_counter[1] ), .CLK(w_clk), .F0(\u_cg_fsm.c_stim_ca[5] ), 
    .Q0(\r_mode[1] ), .F1(\u_cg_fsm/c_set_mode_monopolar8 ), .Q1(\r_mode[2] ));
  SLICE_201 SLICE_201( .D1(\u_cg_fsm/r_channel_1_0[1] ), 
    .C1(\u_cg_fsm/r_channel_1_0[0] ), 
    .B1(\u_cg_fsm/c_map_cathod_channel_121_6 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_121_2 ), 
    .D0(\u_cg_fsm/c_map_cathod_channel_123 ), 
    .C0(\u_cg_fsm/c_map_cathod_channel_023 ), 
    .B0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .A0(\u_cg_fsm/c_stim_ca_1_sqmuxa_1 ), .M1(\u_debounce_sw1/r_pb_in[1] ), 
    .M0(\u_debounce_sw1.r_pb_in[0] ), .CLK(w_db_clk), 
    .F0(\u_cg_fsm.c_stim_ca[3] ), .Q0(\u_debounce_sw1/r_pb_in[1] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_123 ), .Q1(\u_debounce_sw1/r_pb_in[2] ));
  u_cg_fsm_SLICE_202 \u_cg_fsm/SLICE_202 ( .D1(\u_cg_fsm/r_channel_1_0[1] ), 
    .C1(\u_cg_fsm/r_channel_1_0[0] ), 
    .B1(\u_cg_fsm/c_map_cathod_channel_121_6 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_121_2 ), 
    .D0(\u_cg_fsm/c_map_cathod_channel_121 ), 
    .C0(\u_cg_fsm/c_map_cathod_channel_021 ), 
    .B0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .A0(\u_cg_fsm/c_stim_ca_1_sqmuxa_1 ), 
    .M1(\u_cg_fsm/u_sync_trigger/r_slave_en[0] ), 
    .M0(\u_cg_fsm/u_sync_trigger/r_master_en ), 
    .CE(\u_cg_fsm/u_sync_trigger/r_slave_en8 ), .CLK(w_div4_clk), 
    .F0(\u_cg_fsm.c_stim_ca[1] ), .Q0(\u_cg_fsm/u_sync_trigger/r_slave_en[0] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_121 ), 
    .Q1(\u_cg_fsm/u_sync_trigger/r_slave_en_0[1] ));
  u_cg_fsm_SLICE_203 \u_cg_fsm/SLICE_203 ( .B1(\u_cg_fsm/w_debug_fsm_led[2] ), 
    .A1(\u_cg_fsm/r_sync_anode_phase[1] ), 
    .D0(\u_cg_fsm/c_map_cathod_channel_021 ), 
    .C0(\u_cg_fsm/c_map_cathod_channel_121 ), 
    .B0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .A0(\u_cg_fsm/c_stim_an_1_sqmuxa_1 ), 
    .M0(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[1] ), 
    .CE(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en8 ), 
    .CLK(w_div4_clk), .F0(\u_cg_fsm.c_stim_an[1] ), 
    .Q0(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/w_slave_ack ), 
    .F1(\u_cg_fsm/c_stim_an_1_sqmuxa_1 ));
  u_cg_fsm_SLICE_204 \u_cg_fsm/SLICE_204 ( .D1(\u_cg_fsm/r_channel_1_0[1] ), 
    .C1(\u_cg_fsm/r_channel_1_0[0] ), 
    .B1(\u_cg_fsm/c_map_cathod_channel_121_6 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_121_2 ), 
    .D0(\u_cg_fsm/c_map_cathod_channel_022 ), 
    .C0(\u_cg_fsm/c_map_cathod_channel_122 ), 
    .B0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .A0(\u_cg_fsm/c_stim_an_1_sqmuxa_1 ), .F0(\u_cg_fsm.c_stim_an[2] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_122 ));
  SLICE_205 SLICE_205( .D1(\u_cg_fsm.r_channel_0[1] ), 
    .C1(\u_cg_fsm.r_channel_0[0] ), .B1(\u_cg_fsm/c_map_cathod_channel_021_6 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_021_2 ), 
    .D0(\u_cg_fsm/c_map_cathod_channel_023 ), 
    .C0(\u_cg_fsm/c_map_cathod_channel_123 ), 
    .B0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .A0(\u_cg_fsm/c_stim_an_1_sqmuxa_1 ), 
    .M1(\r_async_ack_mode_transition[0] ), .M0(r_ack_mode_transition), 
    .CLK(w_clk), .F0(\u_cg_fsm.c_stim_an[3] ), 
    .Q0(\r_async_ack_mode_transition[0] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_023 ), 
    .Q1(\r_async_ack_mode_transition[1] ));
  u_cg_fsm_SLICE_206 \u_cg_fsm/SLICE_206 ( .D1(\u_cg_fsm/r_channel_1_0[2] ), 
    .C1(\u_cg_fsm/r_channel_1_0[0] ), 
    .B1(\u_cg_fsm/c_map_cathod_channel_124_2 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_121_6 ), 
    .D0(\u_cg_fsm/c_map_cathod_channel_025 ), 
    .C0(\u_cg_fsm/c_map_cathod_channel_125 ), 
    .B0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .A0(\u_cg_fsm/c_stim_an_1_sqmuxa_1 ), .F0(\u_cg_fsm.c_stim_an[5] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_125 ));
  u_cg_fsm_SLICE_207 \u_cg_fsm/SLICE_207 ( .D1(\u_cg_fsm/r_channel_0[3] ), 
    .C1(\u_cg_fsm.r_channel_0[1] ), .B1(\u_cg_fsm/c_map_cathod_channel_024_0 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_021_6 ), 
    .D0(\u_cg_fsm/c_map_cathod_channel_026 ), 
    .C0(\u_cg_fsm/c_map_cathod_channel_126 ), 
    .B0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .A0(\u_cg_fsm/c_stim_an_1_sqmuxa_1 ), .F0(\u_cg_fsm.c_stim_an[6] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_026 ));
  u_cg_fsm_SLICE_208 \u_cg_fsm/SLICE_208 ( 
    .C1(\u_cg_fsm/un1_w_disabled_dac_sel_found_4 ), 
    .B1(\u_cg_fsm/un1_w_disabled_dac_sel_found_3 ), 
    .A1(\u_cg_fsm/un1_w_disabled_dac_sel_found_2 ), 
    .D0(\u_trigger_en.r_slave_en[1] ), .C0(\u_trigger_en.w_slave_ack ), 
    .B0(\u_cg_fsm/un1_w_disabled_dac_sel_found ), 
    .A0(\u_cg_fsm/r_search_disabled_channel_phase ), 
    .M1(\u_cg_fsm/r_duration[5] ), .M0(\u_cg_fsm/r_duration[4] ), 
    .CE(\u_cg_fsm/w_sync_trigger ), .CLK(w_div4_clk), 
    .F0(\u_cg_fsm/un1_w_disabled_dac_sel_found_RNIDERI ), 
    .Q0(\u_cg_fsm/r_duration_cnt15_4 ), 
    .F1(\u_cg_fsm/un1_w_disabled_dac_sel_found ), 
    .Q1(\u_cg_fsm/r_duration_cnt15_5 ));
  u_cg_fsm_SLICE_209 \u_cg_fsm/SLICE_209 ( .B1(sw2_counter26), 
    .A1(\display_item_num[1] ), .D0(\u_cg_fsm/led_out_1_sn_N_8 ), 
    .C0(\u_cg_fsm/led_out_1_sn_N_7 ), .B0(\u_cg_fsm/N_82 ), 
    .A0(\u_cg_fsm/N_73 ), .F0(\led_out_c[7] ), 
    .F1(\u_cg_fsm/led_out_1_sn_N_7 ));
  SLICE_210 SLICE_210( .D1(\u_cg_fsm.w_search_disabled_channel_phase_end_p ), 
    .C1(\u_cg_fsm/w_slave_ack_2 ), .B1(\u_cg_fsm/r_slave_en_2[1] ), 
    .A1(\u_cg_fsm/r_search_disabled_channel_phase ), 
    .B0(\u_cg_fsm/w_debug_fsm_led[7] ), .A0(\u_cg_fsm/r_state[1] ), 
    .M1(\sw1_counter[5] ), .M0(\sw1_counter[4] ), 
    .CE(\un1_c_dac_amp_1_0_sqmuxa_1_i[0] ), .CLK(w_clk), 
    .F0(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .Q0(\r_dac_amp_1[4] ), 
    .F1(\u_cg_fsm/w_debug_fsm_led[7] ), .Q1(\r_dac_amp_1[5] ));
  u_cg_fsm_SLICE_211 \u_cg_fsm/SLICE_211 ( .D1(sw2_counter26), 
    .C1(\led_out_c[15] ), .B1(\display_item_num[2] ), .A1(\u_cg_fsm/CO1 ), 
    .D0(\u_cg_fsm/led_out_1_sn_N_8 ), .C0(\u_cg_fsm/led_out_1_sn_N_7 ), 
    .B0(\u_cg_fsm/N_78 ), .A0(\u_cg_fsm/N_69 ), .F0(\led_out_c[3] ), 
    .F1(\u_cg_fsm/led_out_1_sn_N_8 ));
  u_cg_fsm_SLICE_212 \u_cg_fsm/SLICE_212 ( .D1(\u_cg_fsm.r_channel_0[2] ), 
    .C1(\u_cg_fsm.r_channel_0[1] ), .B1(\u_cg_fsm.r_channel_0[0] ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_0_0_1[0] ), 
    .D0(\u_cg_fsm/c_stim_an_1_sqmuxa_1 ), 
    .C0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .B0(\u_cg_fsm/c_map_cathod_channel_1[0] ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_0[0] ), .F0(\u_cg_fsm.c_stim_an[0] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_0[0] ));
  u_cg_fsm_SLICE_213 \u_cg_fsm/SLICE_213 ( .D1(\u_cg_fsm/r_channel_1_0[2] ), 
    .C1(\u_cg_fsm/r_channel_1_0[1] ), .B1(\u_cg_fsm/r_channel_1_0[0] ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_1_0_1[0] ), 
    .D0(\u_cg_fsm/c_stim_ca_1_sqmuxa_1 ), 
    .C0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .B0(\u_cg_fsm/c_map_cathod_channel_1[0] ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_0[0] ), .F0(\u_cg_fsm.c_stim_ca[0] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_1[0] ));
  u_cg_fsm_SLICE_214 \u_cg_fsm/SLICE_214 ( 
    .D1(\u_cg_fsm/c_map_cathod_channel_021_6 ), 
    .C1(\u_cg_fsm/c_map_cathod_channel_027_1 ), 
    .B1(\u_cg_fsm/c_map_cathod_channel_127 ), 
    .A1(\u_cg_fsm/r_search_disabled_channel[7] ), 
    .D0(\u_cg_fsm/un2_w_disabled_dac_sel_found[7] ), 
    .C0(\u_cg_fsm/r_search_disabled_channel[0] ), 
    .B0(\u_cg_fsm/c_map_cathod_channel_1[0] ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_0[0] ), .M1(\u_cg_fsm/r_duration[1] ), 
    .M0(\u_cg_fsm/r_duration[0] ), .CE(\u_cg_fsm/w_sync_trigger ), 
    .CLK(w_div4_clk), .F0(\u_cg_fsm/un1_w_disabled_dac_sel_found_3 ), 
    .Q0(\u_cg_fsm/r_duration_cnt15_0 ), 
    .F1(\u_cg_fsm/un2_w_disabled_dac_sel_found[7] ), 
    .Q1(\u_cg_fsm/r_duration_cnt15_1 ));
  u_cg_fsm_SLICE_215 \u_cg_fsm/SLICE_215 ( 
    .C1(\u_cg_fsm/c_map_cathod_channel_022 ), 
    .B1(\u_cg_fsm/c_map_cathod_channel_122 ), 
    .A1(\u_cg_fsm/r_search_disabled_channel[2] ), 
    .D0(\u_cg_fsm/un2_w_disabled_dac_sel_found[2] ), 
    .C0(\u_cg_fsm/un1_w_disabled_dac_sel_found_1 ), 
    .B0(\u_cg_fsm/r_search_disabled_channel[1] ), 
    .A0(\u_cg_fsm/c_map_cathod_channel[1] ), .M1(\u_cg_fsm/r_duration[3] ), 
    .M0(\u_cg_fsm/r_duration[2] ), .CE(\u_cg_fsm/w_sync_trigger ), 
    .CLK(w_div4_clk), .F0(\u_cg_fsm/un1_w_disabled_dac_sel_found_4 ), 
    .Q0(\u_cg_fsm/r_duration_cnt15_2 ), 
    .F1(\u_cg_fsm/un2_w_disabled_dac_sel_found[2] ), 
    .Q1(\u_cg_fsm/r_duration_cnt15_3 ));
  u_cg_fsm_SLICE_216 \u_cg_fsm/SLICE_216 ( .D1(\u_cg_fsm/r_channel_1_0[1] ), 
    .C1(\u_cg_fsm/r_channel_1_0[0] ), 
    .B1(\u_cg_fsm/c_map_cathod_channel_126_0 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_121_6 ), 
    .D0(\u_cg_fsm/c_stim_an_1_sqmuxa_1 ), 
    .C0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .B0(\u_cg_fsm/c_map_cathod_channel_127 ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_027 ), .F0(\u_cg_fsm.c_stim_an[7] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_127 ));
  u_cg_fsm_SLICE_217 \u_cg_fsm/SLICE_217 ( 
    .B1(\u_cg_fsm/c_map_cathod_channel_027_1 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_021_6 ), 
    .D0(\u_cg_fsm/c_stim_ca_1_sqmuxa_1 ), 
    .C0(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .B0(\u_cg_fsm/c_map_cathod_channel_127 ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_027 ), .F0(\u_cg_fsm.c_stim_ca[7] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_027 ));
  u_cg_fsm_SLICE_218 \u_cg_fsm/SLICE_218 ( .B1(\polarity_c[1] ), 
    .A1(\polarity_c[0] ), .D0(\u_cg_fsm/r_channel_1_0[2] ), 
    .C0(\u_cg_fsm/c_set_mode_monopolar9 ), .B0(\u_cg_fsm/N_47 ), 
    .A0(\u_cg_fsm/N_46 ), .M1(\r_dac_amp_0[3] ), .M0(\r_dac_amp_0[2] ), 
    .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm.r_stim_bcg1_sel_2[2] ), .Q0(\u_cg_fsm.r_dac_amp_0[2] ), 
    .F1(\u_cg_fsm/c_set_mode_monopolar9 ), .Q1(\u_cg_fsm.r_dac_amp_0[3] ));
  u_cg_fsm_SLICE_219 \u_cg_fsm/SLICE_219 ( .D1(\u_cg_fsm/r_sync_rate[4] ), 
    .C1(\u_cg_fsm/r_sync_rate[1] ), .B1(\u_cg_fsm/r_rate_phase11_4 ), 
    .A1(\u_cg_fsm/r_rate_phase11_3 ), 
    .D0(\u_cg_fsm/w_rate_tmout_0_data_tmp_i[3] ), 
    .C0(\u_cg_fsm/r_sync_trigger_d ), .B0(\u_cg_fsm/r_rate_phase11 ), 
    .A0(\u_cg_fsm/r_rate_phase ), .M1(\r_channel_1[5] ), .M0(\r_channel_1[4] ), 
    .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), .F0(\u_cg_fsm/r_rate_cnte ), 
    .Q0(\u_cg_fsm/r_channel_1_0[4] ), .F1(\u_cg_fsm/r_rate_phase11 ), 
    .Q1(\u_cg_fsm/r_channel_1_0[5] ));
  u_cg_fsm_SLICE_220 \u_cg_fsm/SLICE_220 ( .C1(\sw2_counter[2] ), 
    .B1(\sw2_counter[1] ), .A1(\sw2_counter[0] ), 
    .C0(\u_cg_fsm/un1_sw1_max_count_num14_1 ), .B0(\sw1_max_count_num_3[6] ), 
    .A0(\polarity_c[2] ), .M1(\r_rate[1] ), .M0(\r_rate[0] ), 
    .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\sw1_max_count_num_1[3] ), .Q0(\u_cg_fsm/r_rate[0] ), 
    .F1(\u_cg_fsm/un1_sw1_max_count_num14_1 ), .Q1(\u_cg_fsm/r_rate[1] ));
  u_cg_fsm_SLICE_221 \u_cg_fsm/SLICE_221 ( 
    .B1(\u_cg_fsm/c_map_cathod_channel_125 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_025 ), 
    .D0(\u_cg_fsm/r_search_disabled_channel[5] ), 
    .C0(\u_cg_fsm/r_search_disabled_channel[3] ), 
    .B0(\u_cg_fsm/c_map_cathod_channel[5] ), 
    .A0(\u_cg_fsm/c_map_cathod_channel[3] ), .M1(\r_rate[5] ), 
    .M0(\r_rate[4] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm/un1_w_disabled_dac_sel_found_1 ), .Q0(\u_cg_fsm/r_rate[4] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel[5] ), .Q1(\u_cg_fsm/r_rate[5] ));
  u_cg_fsm_SLICE_222 \u_cg_fsm/SLICE_222 ( 
    .B1(\u_cg_fsm/c_map_cathod_channel_126 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_026 ), 
    .D0(\u_cg_fsm/r_search_disabled_channel[6] ), 
    .C0(\u_cg_fsm/r_search_disabled_channel[4] ), 
    .B0(\u_cg_fsm/c_map_cathod_channel[6] ), 
    .A0(\u_cg_fsm/c_map_cathod_channel[4] ), .M1(\r_rate[7] ), 
    .M0(\r_rate[6] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm/un1_w_disabled_dac_sel_found_2 ), .Q0(\u_cg_fsm/r_rate[6] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel[6] ), .Q1(\u_cg_fsm/r_rate[7] ));
  SLICE_223 SLICE_223( .B1(\r_db_sw1_pb_d[1] ), .A1(\r_db_sw1_pb_d[0] ), 
    .D0(w_sw1_pb_p), .C0(\u_cg_fsm/c_dac_amp_1_0_sqmuxa_1 ), 
    .B0(\u_cg_fsm/sw1_max_count_num15 ), .A0(\polarity_c[2] ), 
    .M1(\c_channel_0[7] ), .M0(\c_channel_0[6] ), .CE(c_duration_0_sqmuxa_1_i), 
    .CLK(w_clk), .F0(\un1_c_dac_amp_1_0_sqmuxa_1_i[0] ), .Q0(\r_duration[6] ), 
    .F1(w_sw1_pb_p), .Q1(\r_duration[7] ));
  u_cg_fsm_SLICE_224 \u_cg_fsm/SLICE_224 ( 
    .D1(\u_cg_fsm/c_disabled_dac_sel_0_a3_1[1] ), .C1(\u_cg_fsm/N_54 ), 
    .B1(\u_cg_fsm/r_search_disabled_channel[5] ), 
    .A1(\u_cg_fsm/r_search_disabled_channel[1] ), 
    .D0(\u_cg_fsm/r_channel_1_0[1] ), .C0(\u_cg_fsm/c_set_mode_monopolar9 ), 
    .B0(\u_cg_fsm/N_45 ), .A0(\u_cg_fsm/N_44 ), .M1(\r_dac_amp_0[1] ), 
    .M0(\r_dac_amp_0[0] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm.r_stim_bcg1_sel_2[1] ), .Q0(\u_cg_fsm.r_dac_amp_0[0] ), 
    .F1(\u_cg_fsm/N_45 ), .Q1(\u_cg_fsm.r_dac_amp_0[1] ));
  u_cg_fsm_SLICE_225 \u_cg_fsm/SLICE_225 ( 
    .D1(\u_cg_fsm/r_search_disabled_channel[5] ), 
    .C1(\u_cg_fsm/r_search_disabled_channel[1] ), .B1(\u_cg_fsm/N_55 ), 
    .A1(\u_cg_fsm/N_54 ), .D0(\u_cg_fsm/r_channel_1_0[0] ), 
    .C0(\u_cg_fsm/c_set_mode_monopolar9 ), .B0(\u_cg_fsm/N_44 ), 
    .A0(\u_cg_fsm/N_43 ), .M1(\r_channel_1[7] ), .M0(\r_channel_1[6] ), 
    .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm.r_stim_bcg1_sel_2[0] ), .Q0(\u_cg_fsm/r_channel_1_0[6] ), 
    .F1(\u_cg_fsm/N_43 ), .Q1(\u_cg_fsm/r_channel_1_0[7] ));
  SLICE_226 SLICE_226( .B1(\sw2_counter[1] ), .A1(\sw2_counter[0] ), 
    .D0(w_sw1_pb_p), .C0(\sw2_counter[2] ), .B0(sw2_counter26_ac0_1), 
    .A0(\polarity_c[2] ), .F0(c_rate_1_sqmuxa_i), .F1(sw2_counter26_ac0_1));
  SLICE_227 SLICE_227( .D1(\sw2_counter[7] ), .C1(\sw2_counter[2] ), 
    .B1(\sw2_counter[1] ), .A1(\sw2_counter[0] ), 
    .C0(\u_cg_fsm/un1_sw1_max_count_num14_1 ), .B0(\sw1_max_count_num_3[6] ), 
    .A0(\polarity_c[2] ), .M1(\r_rate[3] ), .M0(\r_rate[2] ), 
    .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\sw1_max_count_num_1[6] ), .Q0(\u_cg_fsm/r_rate[2] ), 
    .F1(\sw1_max_count_num_3[6] ), .Q1(\u_cg_fsm/r_rate[3] ));
  u_cg_fsm_SLICE_228 \u_cg_fsm/SLICE_228 ( .D1(\u_cg_fsm/r_slave_en_1[1] ), 
    .C1(\u_cg_fsm/w_slave_ack_1 ), 
    .B1(\u_cg_fsm/w_duration_tmout_0_data_tmp_i[3] ), 
    .A1(\u_cg_fsm/w_sync_cathod_phase_en ), .D0(\u_cg_fsm/w_debug_fsm_led[5] ), 
    .C0(\u_cg_fsm/w_debug_fsm_led[3] ), .B0(\u_cg_fsm/r_duration_cnt19 ), 
    .A0(\u_cg_fsm/r_duration_cnt15 ), .M1(\r_channel_1[3] ), 
    .M0(\r_channel_1[2] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm/r_duration_cnte ), .Q0(\u_cg_fsm/r_channel_1_0[2] ), 
    .F1(\u_cg_fsm/r_duration_cnt19 ), .Q1(\u_cg_fsm/r_channel_1_0[3] ));
  u_cg_fsm_SLICE_229 \u_cg_fsm/SLICE_229 ( .D1(\u_cg_fsm.r_channel_0[1] ), 
    .C1(\u_cg_fsm.r_channel_0[0] ), .B1(\u_cg_fsm/c_map_cathod_channel_021_6 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_021_2 ), 
    .B0(\u_cg_fsm/c_map_cathod_channel_121 ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_021 ), .M0(\u_cg_fsm/r_slave_en_2[1] ), 
    .CE(\u_cg_fsm/u_sync_fsm_trigger/r_slave_en8 ), .CLK(w_clk), 
    .F0(\u_cg_fsm/c_map_cathod_channel[1] ), .Q0(\u_cg_fsm/w_slave_ack_2 ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_021 ));
  SLICE_230 SLICE_230( .B1(\u_cg_fsm/r_search_disabled_channel[7] ), 
    .A1(\u_cg_fsm/r_search_disabled_channel[3] ), 
    .D0(\u_cg_fsm/r_search_disabled_channel[2] ), 
    .C0(\u_cg_fsm/r_search_disabled_channel[0] ), 
    .B0(\u_cg_fsm/c_disabled_dac_sel_0_a3_2[2] ), .A0(\u_cg_fsm/N_54 ), 
    .M1(\c_duration[1] ), .M0(\c_channel_0[0] ), .CE(c_rate_1_sqmuxa_i), 
    .CLK(w_clk), .F0(\u_cg_fsm/N_46 ), .Q0(\r_rate[0] ), .F1(\u_cg_fsm/N_54 ), 
    .Q1(\r_rate[1] ));
  SLICE_231 SLICE_231( .B1(\u_cg_fsm/r_search_disabled_channel[5] ), 
    .A1(\u_cg_fsm/r_search_disabled_channel[1] ), 
    .D0(\u_cg_fsm/r_search_disabled_channel[7] ), 
    .C0(\u_cg_fsm/r_search_disabled_channel[3] ), .B0(\u_cg_fsm/N_55 ), 
    .A0(\u_cg_fsm/N_52 ), .M1(\c_duration[5] ), .M0(\c_channel_0[2] ), 
    .CE(c_rate_1_sqmuxa_i), .CLK(w_clk), .F0(\u_cg_fsm/N_44 ), 
    .Q0(\r_rate[2] ), .F1(\u_cg_fsm/N_52 ), .Q1(\r_rate[5] ));
  u_cg_fsm_SLICE_232 \u_cg_fsm/SLICE_232 ( .D1(\u_cg_fsm/r_channel_1_0[6] ), 
    .C1(\u_cg_fsm/r_channel_1_0[7] ), .B1(\u_cg_fsm/r_channel_1_0[4] ), 
    .A1(\u_cg_fsm/r_channel_1_0[5] ), .D0(\u_cg_fsm/r_channel_1_0[1] ), 
    .C0(\u_cg_fsm/r_channel_1_0[0] ), 
    .B0(\u_cg_fsm/c_map_cathod_channel_126_0 ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_121_6 ), 
    .F0(\u_cg_fsm/c_map_cathod_channel_126 ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_121_6 ));
  SLICE_233 SLICE_233( .B1(\u_cg_fsm/r_channel_0[3] ), 
    .A1(\u_cg_fsm.r_channel_0[1] ), .D0(\u_cg_fsm.r_channel_0[2] ), 
    .C0(\u_cg_fsm.r_channel_0[0] ), .B0(\u_cg_fsm/c_map_cathod_channel_024_2 ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_021_6 ), .M1(\sw2_counter[0] ), 
    .M0(\r_async_ack_mode_transition[1] ), .CLK(w_clk), 
    .F0(\u_cg_fsm/c_map_cathod_channel_025 ), 
    .Q0(\r_async_ack_mode_transition[2] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_024_2 ), .Q1(\r_mode[0] ));
  u_cg_fsm_SLICE_234 \u_cg_fsm/SLICE_234 ( 
    .D1(\u_cg_fsm/c_stim_ca_1_sqmuxa_1 ), 
    .C1(\u_cg_fsm/c_set_mode_monopolar8 ), 
    .B1(\u_cg_fsm/c_map_cathod_channel_122 ), 
    .A1(\u_cg_fsm/c_map_cathod_channel_022 ), .D0(\u_cg_fsm.r_channel_0[1] ), 
    .C0(\u_cg_fsm.r_channel_0[0] ), .B0(\u_cg_fsm/c_map_cathod_channel_021_6 ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_021_2 ), 
    .M0(\u_cg_fsm/u_sync_trigger/r_slave_en_0[1] ), 
    .CE(\u_cg_fsm/u_sync_trigger/r_slave_en8 ), .CLK(w_div4_clk), 
    .F0(\u_cg_fsm/c_map_cathod_channel_022 ), 
    .Q0(\u_cg_fsm/u_sync_trigger/w_slave_ack_0 ), .F1(\u_cg_fsm.c_stim_ca[2] ));
  u_cg_fsm_SLICE_235 \u_cg_fsm/SLICE_235 ( .B1(\u_cg_fsm/r_channel_1_0[3] ), 
    .A1(\u_cg_fsm/r_channel_1_0[1] ), .D0(\u_cg_fsm/r_channel_1_0[2] ), 
    .C0(\u_cg_fsm/r_channel_1_0[0] ), 
    .B0(\u_cg_fsm/c_map_cathod_channel_124_2 ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_121_6 ), 
    .F0(\u_cg_fsm/c_map_cathod_channel_124 ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_124_2 ));
  u_cg_fsm_SLICE_236 \u_cg_fsm/SLICE_236 ( .B1(\u_cg_fsm/r_channel_1_0[7] ), 
    .A1(\u_cg_fsm/r_channel_1_0[6] ), .D0(\u_cg_fsm/r_channel_1_0[5] ), 
    .C0(\u_cg_fsm/r_channel_1_0[4] ), .B0(\u_cg_fsm/r_channel_1_0[3] ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_1_3[0] ), 
    .F0(\u_cg_fsm/c_map_cathod_channel_1_0_1[0] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_1_3[0] ));
  u_cg_fsm_SLICE_237 \u_cg_fsm/SLICE_237 ( .B1(\u_cg_fsm/r_channel_0_0[7] ), 
    .A1(\u_cg_fsm/r_channel_0_0[6] ), .D0(\u_cg_fsm/r_channel_0_0[5] ), 
    .C0(\u_cg_fsm/r_channel_0_0[4] ), .B0(\u_cg_fsm/r_channel_0[3] ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_0_3[0] ), 
    .F0(\u_cg_fsm/c_map_cathod_channel_0_0_1[0] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_0_3[0] ));
  u_cg_fsm_SLICE_238 \u_cg_fsm/SLICE_238 ( .D1(\r_db_sw1_pb_d[0] ), 
    .C1(\r_db_sw1_pb_d[1] ), .B1(\polarity_c[2] ), 
    .A1(\u_cg_fsm/sw1_max_count_num15 ), .C0(\sw2_counter[2] ), 
    .B0(\sw2_counter[1] ), .A0(\sw2_counter[0] ), .M1(\r_duration[7] ), 
    .M0(\r_duration[6] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm/sw1_max_count_num15 ), .Q0(\u_cg_fsm/r_duration[6] ), 
    .F1(c_duration_0_sqmuxa_1_i), .Q1(\u_cg_fsm/r_duration[7] ));
  SLICE_239 SLICE_239( .D1(\r_db_sw1_pb_d[0] ), .C1(\r_db_sw1_pb_d[1] ), 
    .B1(\polarity_c[2] ), .A1(\u_cg_fsm/c_channel_1_0_sqmuxa_2 ), 
    .D0(\sw2_counter[7] ), .C0(\sw2_counter[2] ), .B0(\sw2_counter[1] ), 
    .A0(\sw2_counter[0] ), .M1(\sw1_counter[7] ), .M0(\sw1_counter[6] ), 
    .CE(\un1_c_dac_amp_1_0_sqmuxa_1_i[0] ), .CLK(w_clk), 
    .F0(\u_cg_fsm/c_channel_1_0_sqmuxa_2 ), .Q0(\r_dac_amp_1[6] ), 
    .F1(c_channel_1_0_sqmuxa_1_i), .Q1(\r_dac_amp_1[7] ));
  u_cg_fsm_SLICE_240 \u_cg_fsm/SLICE_240 ( .D1(sw1_b_c), .C1(sw2_counter26), 
    .B1(\u_cg_fsm/sw1_counter29lto7_4 ), .A1(\u_cg_fsm/sw1_counter29lto7_5 ), 
    .D0(\sw1_counter[3] ), .C0(\sw1_counter[2] ), .B0(\sw1_counter[1] ), 
    .A0(\sw1_counter[0] ), .M1(\r_duration[1] ), .M0(\r_duration[0] ), 
    .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm/sw1_counter29lto7_4 ), .Q0(\u_cg_fsm/r_duration[0] ), 
    .F1(N_4_i), .Q1(\u_cg_fsm/r_duration[1] ));
  SLICE_241 SLICE_241( .D1(un1_r_mode_3), .C1(\sw2_counter[2] ), 
    .B1(\sw2_counter[1] ), .A1(\sw2_counter[0] ), .C0(\sw2_counter[2] ), 
    .B0(\sw2_counter[1] ), .A0(\sw2_counter[0] ), .M1(\c_channel_0[3] ), 
    .M0(\c_channel_0[0] ), .CE(c_duration_0_sqmuxa_1_i), .CLK(w_clk), 
    .F0(\u_cg_fsm/c_dac_amp_1_0_sqmuxa_1 ), .Q0(\r_duration[0] ), 
    .F1(sw2_counter26_i), .Q1(\r_duration[3] ));
  u_cg_fsm_SLICE_242 \u_cg_fsm/SLICE_242 ( .D1(\u_cg_fsm/led_out_1_sn_N_8 ), 
    .C1(\u_cg_fsm/led_out_1_sn_N_7 ), .B1(\u_cg_fsm/N_79 ), 
    .A1(\u_cg_fsm/N_70 ), .D0(\u_cg_fsm/led_out_1_sn_N_8 ), 
    .C0(\u_cg_fsm/led_out_1_sn_N_7 ), .B0(\u_cg_fsm/N_80 ), 
    .A0(\u_cg_fsm/N_71 ), .F0(\led_out_c[5] ), .F1(\led_out_c[4] ));
  u_cg_fsm_SLICE_243 \u_cg_fsm/SLICE_243 ( .B1(sw1_b_c), .A1(sw2_counter26), 
    .B0(sw2_counter26), .A0(sw1_b_c), .M1(\r_duration[5] ), 
    .M0(\r_duration[4] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(sw1_counter_1_sqmuxa), .Q0(\u_cg_fsm/r_duration[4] ), 
    .F1(sw1_counter_0), .Q1(\u_cg_fsm/r_duration[5] ));
  u_cg_fsm_SLICE_244 \u_cg_fsm/SLICE_244 ( .C1(sw1_counter33), 
    .B1(sw2_counter26), .A1(r_ack_mode_transition), .B0(sw2_counter26), 
    .A0(sw1_counter33), .M1(\r_duration[3] ), .M0(\r_duration[2] ), 
    .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), .F0(sw1_counter_0_sqmuxa), 
    .Q0(\u_cg_fsm/r_duration[2] ), .F1(un1_r_ack_mode_transition), 
    .Q1(\u_cg_fsm/r_duration[3] ));
  u_cg_fsm_SLICE_245 \u_cg_fsm/SLICE_245 ( .B1(\display_item_num[1] ), 
    .A1(CO0), .C0(sw2_counter26), .B0(\display_item_num[1] ), .A0(CO0), 
    .F0(\u_cg_fsm/led_out_1_sn_N_6 ), .F1(\u_cg_fsm/CO1 ));
  u_cg_fsm_SLICE_246 \u_cg_fsm/SLICE_246 ( 
    .D1(\u_cg_fsm/r_search_disabled_channel[6] ), 
    .C1(\u_cg_fsm/r_search_disabled_channel[4] ), 
    .B1(\u_cg_fsm/r_search_disabled_channel[2] ), 
    .A1(\u_cg_fsm/r_search_disabled_channel[0] ), 
    .D0(\u_cg_fsm/r_search_disabled_channel[6] ), 
    .C0(\u_cg_fsm/r_search_disabled_channel[5] ), 
    .B0(\u_cg_fsm/r_search_disabled_channel[4] ), 
    .A0(\u_cg_fsm/r_search_disabled_channel[1] ), 
    .M1(\u_cg_fsm/u_sync_fsm_trigger/r_slave_en[0] ), 
    .M0(\u_cg_fsm/u_sync_fsm_trigger/r_master_en ), 
    .CE(\u_cg_fsm/u_sync_fsm_trigger/r_slave_en8 ), .CLK(w_clk), 
    .F0(\u_cg_fsm/c_disabled_dac_sel_0_a3_2[2] ), 
    .Q0(\u_cg_fsm/u_sync_fsm_trigger/r_slave_en[0] ), 
    .F1(\u_cg_fsm/c_disabled_dac_sel_0_a3_1[1] ), 
    .Q1(\u_cg_fsm/r_slave_en_2[1] ));
  u_cg_fsm_SLICE_247 \u_cg_fsm/SLICE_247 ( .B1(\u_cg_fsm.r_channel_0[2] ), 
    .A1(\u_cg_fsm.r_channel_0[0] ), .D0(\u_cg_fsm/r_channel_0[3] ), 
    .C0(\u_cg_fsm.r_channel_0[2] ), .B0(\u_cg_fsm.r_channel_0[1] ), 
    .A0(\u_cg_fsm.r_channel_0[0] ), .F0(\u_cg_fsm/c_map_cathod_channel_027_1 ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_024_0 ));
  u_cg_fsm_SLICE_248 \u_cg_fsm/SLICE_248 ( .B1(\u_cg_fsm/r_channel_1_0[3] ), 
    .A1(\u_cg_fsm/r_channel_1_0[2] ), .B0(\u_cg_fsm/r_channel_1_0[3] ), 
    .A0(\u_cg_fsm/r_channel_1_0[2] ), 
    .F0(\u_cg_fsm/c_map_cathod_channel_121_2 ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_126_0 ));
  u_cg_fsm_SLICE_249 \u_cg_fsm/SLICE_249 ( .C1(\polarity_c[0] ), 
    .B1(\polarity_c[1] ), .A1(\u_cg_fsm/r_dac_amp_1_0[7] ), 
    .C0(\polarity_c[0] ), .B0(\polarity_c[1] ), 
    .A0(\u_cg_fsm/r_dac_amp_1_0[0] ), .M1(\r_dac_amp_0[7] ), 
    .M0(\r_dac_amp_0[6] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm.r_stim_dac1_val_2[0] ), .Q0(\u_cg_fsm.r_dac_amp_0[6] ), 
    .F1(\u_cg_fsm.r_stim_dac1_val_2[7] ), .Q1(\u_cg_fsm.r_dac_amp_0[7] ));
  u_cg_fsm_SLICE_250 \u_cg_fsm/SLICE_250 ( .C1(\polarity_c[0] ), 
    .B1(\polarity_c[1] ), .A1(\u_cg_fsm/r_dac_amp_1_0[6] ), 
    .C0(\polarity_c[0] ), .B0(\polarity_c[1] ), 
    .A0(\u_cg_fsm/r_dac_amp_1_0[1] ), .M1(\r_dac_amp_1[1] ), 
    .M0(\r_dac_amp_1[0] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm.r_stim_dac1_val_2[1] ), .Q0(\u_cg_fsm/r_dac_amp_1_0[0] ), 
    .F1(\u_cg_fsm.r_stim_dac1_val_2[6] ), .Q1(\u_cg_fsm/r_dac_amp_1_0[1] ));
  u_cg_fsm_SLICE_251 \u_cg_fsm/SLICE_251 ( .C1(\polarity_c[0] ), 
    .B1(\polarity_c[1] ), .A1(\u_cg_fsm/r_dac_amp_1_0[5] ), 
    .C0(\polarity_c[0] ), .B0(\polarity_c[1] ), 
    .A0(\u_cg_fsm/r_dac_amp_1_0[2] ), .M1(\r_dac_amp_1[3] ), 
    .M0(\r_dac_amp_1[2] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm.r_stim_dac1_val_2[2] ), .Q0(\u_cg_fsm/r_dac_amp_1_0[2] ), 
    .F1(\u_cg_fsm.r_stim_dac1_val_2[5] ), .Q1(\u_cg_fsm/r_dac_amp_1_0[3] ));
  u_cg_fsm_SLICE_252 \u_cg_fsm/SLICE_252 ( .C1(\polarity_c[0] ), 
    .B1(\polarity_c[1] ), .A1(\u_cg_fsm/r_dac_amp_1_0[4] ), 
    .C0(\polarity_c[0] ), .B0(\polarity_c[1] ), 
    .A0(\u_cg_fsm/r_dac_amp_1_0[3] ), .M1(\r_dac_amp_1[5] ), 
    .M0(\r_dac_amp_1[4] ), .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), 
    .F0(\u_cg_fsm.r_stim_dac1_val_2[3] ), .Q0(\u_cg_fsm/r_dac_amp_1_0[4] ), 
    .F1(\u_cg_fsm.r_stim_dac1_val_2[4] ), .Q1(\u_cg_fsm/r_dac_amp_1_0[5] ));
  SLICE_253 SLICE_253( .C1(sw2_counter30_c3), .B1(un1_r_mode_3), .A1(sw2_b_c), 
    .B0(un1_r_mode_3), .A0(sw2_counter30_c3), .M1(\sw1_counter[7] ), 
    .M0(\sw1_counter[6] ), .CE(\un1_c_dac_amp_0_0_sqmuxa[0] ), .CLK(w_clk), 
    .F0(sw2_counter30), .Q0(\r_dac_amp_0[6] ), .F1(sw2_counter_lcry_0_RNO_1), 
    .Q1(\r_dac_amp_0[7] ));
  u_cg_fsm_SLICE_254 \u_cg_fsm/SLICE_254 ( 
    .B1(\u_cg_fsm/r_sync_search_disabled_channel_phase_end_p_d ), 
    .A1(\u_cg_fsm/r_rate_phase11 ), 
    .C0(\u_cg_fsm/w_rate_tmout_0_data_tmp_i[3] ), 
    .B0(\u_cg_fsm/r_sync_trigger_d ), .A0(\u_cg_fsm/r_rate_phase11 ), 
    .M1(\r_dac_amp_1[7] ), .M0(\r_dac_amp_1[6] ), 
    .CE(\u_cg_fsm/un1_i_polarity_1 ), .CLK(w_clk), .F0(\u_cg_fsm/r_rate_cnt ), 
    .Q0(\u_cg_fsm/r_dac_amp_1_0[6] ), 
    .F1(\u_cg_fsm/un1_r_sync_search_disabled_channel_phase_end_p_d_g ), 
    .Q1(\u_cg_fsm/r_dac_amp_1_0[7] ));
  u_cg_fsm_SLICE_255 \u_cg_fsm/SLICE_255 ( .B1(\u_cg_fsm/r_channel_0[3] ), 
    .A1(\u_cg_fsm.r_channel_0[2] ), .B0(\u_cg_fsm/c_map_cathod_channel_123 ), 
    .A0(\u_cg_fsm/c_map_cathod_channel_023 ), 
    .M1(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[0] ), 
    .M0(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_master_en ), 
    .CE(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en8 ), 
    .CLK(w_div4_clk), .F0(\u_cg_fsm/c_map_cathod_channel[3] ), 
    .Q0(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[0] ), 
    .F1(\u_cg_fsm/c_map_cathod_channel_021_2 ), 
    .Q1(\u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[1] ));
  led_out_0_ \led_out[0]_I ( .PADDO(\led_out_c[0] ), .ledout0(led_out[0]));
  i_rst_n i_rst_n_I( .PADDI(i_rst_n_c), .i_rst_n(i_rst_n));
  stim_bcg1_sel_2_ \stim_bcg1_sel[2]_I ( .IOLDO(\stim_bcg1_sel_c[2] ), 
    .stimbcg1sel2(stim_bcg1_sel[2]));
  stim_bcg1_sel_2__MGIOL \stim_bcg1_sel[2]_MGIOL ( 
    .IOLDO(\stim_bcg1_sel_c[2] ), .OPOS(\u_cg_fsm.r_stim_bcg1_sel_2[2] ), 
    .CE(\u_cg_fsm.w_search_disabled_channel_phase_end_p ), .CLK(w_clk));
  stim_bcg1_sel_1_ \stim_bcg1_sel[1]_I ( .IOLDO(\stim_bcg1_sel_c[1] ), 
    .stimbcg1sel1(stim_bcg1_sel[1]));
  stim_bcg1_sel_1__MGIOL \stim_bcg1_sel[1]_MGIOL ( 
    .IOLDO(\stim_bcg1_sel_c[1] ), .OPOS(\u_cg_fsm.r_stim_bcg1_sel_2[1] ), 
    .CE(\u_cg_fsm.w_search_disabled_channel_phase_end_p ), .CLK(w_clk));
  stim_bcg1_sel_0_ \stim_bcg1_sel[0]_I ( .IOLDO(\stim_bcg1_sel_c[0] ), 
    .stimbcg1sel0(stim_bcg1_sel[0]));
  stim_bcg1_sel_0__MGIOL \stim_bcg1_sel[0]_MGIOL ( 
    .IOLDO(\stim_bcg1_sel_c[0] ), .OPOS(\u_cg_fsm.r_stim_bcg1_sel_2[0] ), 
    .CE(\u_cg_fsm.w_search_disabled_channel_phase_end_p ), .CLK(w_clk));
  stim_bcg0_sel_2_ \stim_bcg0_sel[2]_I ( .IOLDO(\stim_bcg0_sel_c[2] ), 
    .stimbcg0sel2(stim_bcg0_sel[2]));
  stim_bcg0_sel_2__MGIOL \stim_bcg0_sel[2]_MGIOL ( 
    .IOLDO(\stim_bcg0_sel_c[2] ), .OPOS(\u_cg_fsm.r_channel_0[2] ), 
    .CE(\u_cg_fsm.w_search_disabled_channel_phase_end_p ), .CLK(w_clk));
  stim_bcg0_sel_1_ \stim_bcg0_sel[1]_I ( .IOLDO(\stim_bcg0_sel_c[1] ), 
    .stimbcg0sel1(stim_bcg0_sel[1]));
  stim_bcg0_sel_1__MGIOL \stim_bcg0_sel[1]_MGIOL ( 
    .IOLDO(\stim_bcg0_sel_c[1] ), .OPOS(\u_cg_fsm.r_channel_0[1] ), 
    .CE(\u_cg_fsm.w_search_disabled_channel_phase_end_p ), .CLK(w_clk));
  stim_bcg0_sel_0_ \stim_bcg0_sel[0]_I ( .IOLDO(\stim_bcg0_sel_c[0] ), 
    .stimbcg0sel0(stim_bcg0_sel[0]));
  stim_bcg0_sel_0__MGIOL \stim_bcg0_sel[0]_MGIOL ( 
    .IOLDO(\stim_bcg0_sel_c[0] ), .OPOS(\u_cg_fsm.r_channel_0[0] ), 
    .CE(\u_cg_fsm.w_search_disabled_channel_phase_end_p ), .CLK(w_clk));
  stim_dac1_val_7_ \stim_dac1_val[7]_I ( .IOLDO(\stim_dac1_val_c[7] ), 
    .stimdac1val7(stim_dac1_val[7]));
  stim_dac1_val_7__MGIOL \stim_dac1_val[7]_MGIOL ( 
    .IOLDO(\stim_dac1_val_c[7] ), .OPOS(\u_cg_fsm.r_stim_dac1_val_2[7] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac1_val_6_ \stim_dac1_val[6]_I ( .IOLDO(\stim_dac1_val_c[6] ), 
    .stimdac1val6(stim_dac1_val[6]));
  stim_dac1_val_6__MGIOL \stim_dac1_val[6]_MGIOL ( 
    .IOLDO(\stim_dac1_val_c[6] ), .OPOS(\u_cg_fsm.r_stim_dac1_val_2[6] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac1_val_5_ \stim_dac1_val[5]_I ( .IOLDO(\stim_dac1_val_c[5] ), 
    .stimdac1val5(stim_dac1_val[5]));
  stim_dac1_val_5__MGIOL \stim_dac1_val[5]_MGIOL ( 
    .IOLDO(\stim_dac1_val_c[5] ), .OPOS(\u_cg_fsm.r_stim_dac1_val_2[5] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac1_val_4_ \stim_dac1_val[4]_I ( .IOLDO(\stim_dac1_val_c[4] ), 
    .stimdac1val4(stim_dac1_val[4]));
  stim_dac1_val_4__MGIOL \stim_dac1_val[4]_MGIOL ( 
    .IOLDO(\stim_dac1_val_c[4] ), .OPOS(\u_cg_fsm.r_stim_dac1_val_2[4] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac1_val_3_ \stim_dac1_val[3]_I ( .IOLDO(\stim_dac1_val_c[3] ), 
    .stimdac1val3(stim_dac1_val[3]));
  stim_dac1_val_3__MGIOL \stim_dac1_val[3]_MGIOL ( 
    .IOLDO(\stim_dac1_val_c[3] ), .OPOS(\u_cg_fsm.r_stim_dac1_val_2[3] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac1_val_2_ \stim_dac1_val[2]_I ( .IOLDO(\stim_dac1_val_c[2] ), 
    .stimdac1val2(stim_dac1_val[2]));
  stim_dac1_val_2__MGIOL \stim_dac1_val[2]_MGIOL ( 
    .IOLDO(\stim_dac1_val_c[2] ), .OPOS(\u_cg_fsm.r_stim_dac1_val_2[2] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac1_val_1_ \stim_dac1_val[1]_I ( .IOLDO(\stim_dac1_val_c[1] ), 
    .stimdac1val1(stim_dac1_val[1]));
  stim_dac1_val_1__MGIOL \stim_dac1_val[1]_MGIOL ( 
    .IOLDO(\stim_dac1_val_c[1] ), .OPOS(\u_cg_fsm.r_stim_dac1_val_2[1] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac1_val_0_ \stim_dac1_val[0]_I ( .IOLDO(\stim_dac1_val_c[0] ), 
    .stimdac1val0(stim_dac1_val[0]));
  stim_dac1_val_0__MGIOL \stim_dac1_val[0]_MGIOL ( 
    .IOLDO(\stim_dac1_val_c[0] ), .OPOS(\u_cg_fsm.r_stim_dac1_val_2[0] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac0_val_7_ \stim_dac0_val[7]_I ( .IOLDO(\stim_dac0_val_c[7] ), 
    .stimdac0val7(stim_dac0_val[7]));
  stim_dac0_val_7__MGIOL \stim_dac0_val[7]_MGIOL ( 
    .IOLDO(\stim_dac0_val_c[7] ), .OPOS(\u_cg_fsm.r_dac_amp_0[7] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac0_val_6_ \stim_dac0_val[6]_I ( .IOLDO(\stim_dac0_val_c[6] ), 
    .stimdac0val6(stim_dac0_val[6]));
  stim_dac0_val_6__MGIOL \stim_dac0_val[6]_MGIOL ( 
    .IOLDO(\stim_dac0_val_c[6] ), .OPOS(\u_cg_fsm.r_dac_amp_0[6] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac0_val_5_ \stim_dac0_val[5]_I ( .IOLDO(\stim_dac0_val_c[5] ), 
    .stimdac0val5(stim_dac0_val[5]));
  stim_dac0_val_5__MGIOL \stim_dac0_val[5]_MGIOL ( 
    .IOLDO(\stim_dac0_val_c[5] ), .OPOS(\u_cg_fsm.r_dac_amp_0[5] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac0_val_4_ \stim_dac0_val[4]_I ( .IOLDO(\stim_dac0_val_c[4] ), 
    .stimdac0val4(stim_dac0_val[4]));
  stim_dac0_val_4__MGIOL \stim_dac0_val[4]_MGIOL ( 
    .IOLDO(\stim_dac0_val_c[4] ), .OPOS(\u_cg_fsm.r_dac_amp_0[4] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac0_val_3_ \stim_dac0_val[3]_I ( .IOLDO(\stim_dac0_val_c[3] ), 
    .stimdac0val3(stim_dac0_val[3]));
  stim_dac0_val_3__MGIOL \stim_dac0_val[3]_MGIOL ( 
    .IOLDO(\stim_dac0_val_c[3] ), .OPOS(\u_cg_fsm.r_dac_amp_0[3] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac0_val_2_ \stim_dac0_val[2]_I ( .IOLDO(\stim_dac0_val_c[2] ), 
    .stimdac0val2(stim_dac0_val[2]));
  stim_dac0_val_2__MGIOL \stim_dac0_val[2]_MGIOL ( 
    .IOLDO(\stim_dac0_val_c[2] ), .OPOS(\u_cg_fsm.r_dac_amp_0[2] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac0_val_1_ \stim_dac0_val[1]_I ( .IOLDO(\stim_dac0_val_c[1] ), 
    .stimdac0val1(stim_dac0_val[1]));
  stim_dac0_val_1__MGIOL \stim_dac0_val[1]_MGIOL ( 
    .IOLDO(\stim_dac0_val_c[1] ), .OPOS(\u_cg_fsm.r_dac_amp_0[1] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_dac0_val_0_ \stim_dac0_val[0]_I ( .IOLDO(\stim_dac0_val_c[0] ), 
    .stimdac0val0(stim_dac0_val[0]));
  stim_dac0_val_0__MGIOL \stim_dac0_val[0]_MGIOL ( 
    .IOLDO(\stim_dac0_val_c[0] ), .OPOS(\u_cg_fsm.r_dac_amp_0[0] ), 
    .CE(\u_cg_fsm.c_cathod_phase_en_0_sqmuxa ), .CLK(w_clk));
  stim_ca_7_ \stim_ca[7]_I ( .IOLDO(\stim_ca_c[7] ), .stimca7(stim_ca[7]));
  stim_ca_7__MGIOL \stim_ca[7]_MGIOL ( .IOLDO(\stim_ca_c[7] ), 
    .OPOS(\u_cg_fsm.c_stim_ca[7] ), .CLK(w_clk));
  stim_ca_6_ \stim_ca[6]_I ( .IOLDO(\stim_ca_c[6] ), .stimca6(stim_ca[6]));
  stim_ca_6__MGIOL \stim_ca[6]_MGIOL ( .IOLDO(\stim_ca_c[6] ), 
    .OPOS(\u_cg_fsm.c_stim_ca[6] ), .CLK(w_clk));
  stim_ca_5_ \stim_ca[5]_I ( .IOLDO(\stim_ca_c[5] ), .stimca5(stim_ca[5]));
  stim_ca_5__MGIOL \stim_ca[5]_MGIOL ( .IOLDO(\stim_ca_c[5] ), 
    .OPOS(\u_cg_fsm.c_stim_ca[5] ), .CLK(w_clk));
  stim_ca_4_ \stim_ca[4]_I ( .IOLDO(\stim_ca_c[4] ), .stimca4(stim_ca[4]));
  stim_ca_4__MGIOL \stim_ca[4]_MGIOL ( .IOLDO(\stim_ca_c[4] ), 
    .OPOS(\u_cg_fsm.c_stim_ca[4] ), .CLK(w_clk));
  stim_ca_3_ \stim_ca[3]_I ( .IOLDO(\stim_ca_c[3] ), .stimca3(stim_ca[3]));
  stim_ca_3__MGIOL \stim_ca[3]_MGIOL ( .IOLDO(\stim_ca_c[3] ), 
    .OPOS(\u_cg_fsm.c_stim_ca[3] ), .CLK(w_clk));
  stim_ca_2_ \stim_ca[2]_I ( .IOLDO(\stim_ca_c[2] ), .stimca2(stim_ca[2]));
  stim_ca_2__MGIOL \stim_ca[2]_MGIOL ( .IOLDO(\stim_ca_c[2] ), 
    .OPOS(\u_cg_fsm.c_stim_ca[2] ), .CLK(w_clk));
  stim_ca_1_ \stim_ca[1]_I ( .IOLDO(\stim_ca_c[1] ), .stimca1(stim_ca[1]));
  stim_ca_1__MGIOL \stim_ca[1]_MGIOL ( .IOLDO(\stim_ca_c[1] ), 
    .OPOS(\u_cg_fsm.c_stim_ca[1] ), .CLK(w_clk));
  stim_ca_0_ \stim_ca[0]_I ( .IOLDO(\stim_ca_c[0] ), .stimca0(stim_ca[0]));
  stim_ca_0__MGIOL \stim_ca[0]_MGIOL ( .IOLDO(\stim_ca_c[0] ), 
    .OPOS(\u_cg_fsm.c_stim_ca[0] ), .CLK(w_clk));
  stim_an_7_ \stim_an[7]_I ( .IOLDO(\stim_an_c[7] ), .stiman7(stim_an[7]));
  stim_an_7__MGIOL \stim_an[7]_MGIOL ( .IOLDO(\stim_an_c[7] ), 
    .OPOS(\u_cg_fsm.c_stim_an[7] ), .CLK(w_clk));
  stim_an_6_ \stim_an[6]_I ( .IOLDO(\stim_an_c[6] ), .stiman6(stim_an[6]));
  stim_an_6__MGIOL \stim_an[6]_MGIOL ( .IOLDO(\stim_an_c[6] ), 
    .OPOS(\u_cg_fsm.c_stim_an[6] ), .CLK(w_clk));
  stim_an_5_ \stim_an[5]_I ( .IOLDO(\stim_an_c[5] ), .stiman5(stim_an[5]));
  stim_an_5__MGIOL \stim_an[5]_MGIOL ( .IOLDO(\stim_an_c[5] ), 
    .OPOS(\u_cg_fsm.c_stim_an[5] ), .CLK(w_clk));
  stim_an_4_ \stim_an[4]_I ( .IOLDO(\stim_an_c[4] ), .stiman4(stim_an[4]));
  stim_an_4__MGIOL \stim_an[4]_MGIOL ( .IOLDO(\stim_an_c[4] ), 
    .OPOS(\u_cg_fsm.c_stim_an[4] ), .CLK(w_clk));
  stim_an_3_ \stim_an[3]_I ( .IOLDO(\stim_an_c[3] ), .stiman3(stim_an[3]));
  stim_an_3__MGIOL \stim_an[3]_MGIOL ( .IOLDO(\stim_an_c[3] ), 
    .OPOS(\u_cg_fsm.c_stim_an[3] ), .CLK(w_clk));
  stim_an_2_ \stim_an[2]_I ( .IOLDO(\stim_an_c[2] ), .stiman2(stim_an[2]));
  stim_an_2__MGIOL \stim_an[2]_MGIOL ( .IOLDO(\stim_an_c[2] ), 
    .OPOS(\u_cg_fsm.c_stim_an[2] ), .CLK(w_clk));
  stim_an_1_ \stim_an[1]_I ( .IOLDO(\stim_an_c[1] ), .stiman1(stim_an[1]));
  stim_an_1__MGIOL \stim_an[1]_MGIOL ( .IOLDO(\stim_an_c[1] ), 
    .OPOS(\u_cg_fsm.c_stim_an[1] ), .CLK(w_clk));
  stim_an_0_ \stim_an[0]_I ( .IOLDO(\stim_an_c[0] ), .stiman0(stim_an[0]));
  stim_an_0__MGIOL \stim_an[0]_MGIOL ( .IOLDO(\stim_an_c[0] ), 
    .OPOS(\u_cg_fsm.c_stim_an[0] ), .CLK(w_clk));
  stim_comp_en_n stim_comp_en_n_I( .IOLDO(stim_comp_en_n_c), 
    .stim_comp_en_n(stim_comp_en_n));
  stim_comp_en_n_MGIOL stim_comp_en_n_MGIOL( .IOLDO(stim_comp_en_n_c), 
    .OPOS(\u_cg_fsm.c_stim_comp_en_n ), .CLK(w_clk));
  data_out data_out_I( .PADDO(GND), .data_out(data_out));
  clk_out clk_out_I( .PADDO(w_div4_clk), .clk_out(clk_out));
  lv_oe_n lv_oe_n_I( .PADDO(GND), .lv_oe_n(lv_oe_n));
  lv_dir lv_dir_I( .PADDO(VCC), .lv_dir(lv_dir));
  led_out_15_ \led_out[15]_I ( .PADDO(\led_out_c[15] ), .ledout15(led_out[15]));
  led_out_14_ \led_out[14]_I ( .PADDO(GND), .ledout14(led_out[14]));
  led_out_13_ \led_out[13]_I ( .PADDO(GND), .ledout13(led_out[13]));
  led_out_12_ \led_out[12]_I ( .PADDO(GND), .ledout12(led_out[12]));
  led_out_11_ \led_out[11]_I ( .PADDO(GND), .ledout11(led_out[11]));
  led_out_10_ \led_out[10]_I ( .PADDO(GND), .ledout10(led_out[10]));
  led_out_9_ \led_out[9]_I ( .PADDO(GND), .ledout9(led_out[9]));
  led_out_8_ \led_out[8]_I ( .PADDO(GND), .ledout8(led_out[8]));
  led_out_7_ \led_out[7]_I ( .PADDO(\led_out_c[7] ), .ledout7(led_out[7]));
  led_out_6_ \led_out[6]_I ( .PADDO(\led_out_c[6] ), .ledout6(led_out[6]));
  led_out_5_ \led_out[5]_I ( .PADDO(\led_out_c[5] ), .ledout5(led_out[5]));
  led_out_4_ \led_out[4]_I ( .PADDO(\led_out_c[4] ), .ledout4(led_out[4]));
  led_out_3_ \led_out[3]_I ( .PADDO(\led_out_c[3] ), .ledout3(led_out[3]));
  led_out_2_ \led_out[2]_I ( .PADDO(\led_out_c[2] ), .ledout2(led_out[2]));
  led_out_1_ \led_out[1]_I ( .PADDO(\led_out_c[1] ), .ledout1(led_out[1]));
  polarity_2_ \polarity[2]_I ( .PADDI(\polarity_c[2] ), 
    .polarity2(polarity[2]));
  polarity_1_ \polarity[1]_I ( .PADDI(\polarity_c[1] ), 
    .polarity1(polarity[1]));
  polarity_0_ \polarity[0]_I ( .PADDI(\polarity_c[0] ), 
    .polarity0(polarity[0]));
  sw2_pb sw2_pb_I( .PADDI(sw2_pb_c), .sw2_pb(sw2_pb));
  sw2_pb_MGIOL sw2_pb_MGIOL( .DI(sw2_pb_c), .CLK(w_db_clk), 
    .IN(\u_debounce_sw2.r_pb_in[0] ));
  sw2_b sw2_b_I( .PADDI(sw2_b_c), .sw2_b(sw2_b));
  sw2_a sw2_a_I( .PADDI(sw2_az), .sw2_a(sw2_a));
  sw1_pb sw1_pb_I( .PADDI(sw1_pb_c), .sw1_pb(sw1_pb));
  sw1_pb_MGIOL sw1_pb_MGIOL( .DI(sw1_pb_c), .CLK(w_db_clk), 
    .IN(\u_debounce_sw1.r_pb_in[0] ));
  sw1_b sw1_b_I( .PADDI(sw1_b_c), .sw1_b(sw1_b));
  sw1_a sw1_a_I( .PADDI(sw1_az), .sw1_a(sw1_a));
  internal_osc internal_osc( .OSC(w_clk));
  GSR_INST GSR_INST( .GSRNET(i_rst_n_c));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module SLICE_0 ( input B1, A1, B0, M1, M0, CE, CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \r_dac_amp_1[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_dac_amp_1[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 sw2_counter_lcry_0( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u_div64x64_clk_SLICE_1 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \u_div64x64_clk/div64_count[4] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \u_div64x64_clk/div64_count[3] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \u_div64x64_clk/div64_count_cry_0[3] ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1());

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0001 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0001;
  defparam inst1.INIT1 = 16'h5001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u_div64x64_clk_SLICE_2 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \u_div64x64_clk/div64_count[2] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \u_div64x64_clk/div64_count[1] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20003 \u_div64x64_clk/div64_count_cry_0[1] ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0001;
  defparam inst1.INIT1 = 16'h0001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u_div64x64_clk_SLICE_3 ( input A1, DI1, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0001 \u_div64x64_clk/div64_count[0] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20004 \u_div64x64_clk/div64_count_cry_0[0] ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h5001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module u_div64_clk_SLICE_4 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \u_div64_clk/div64_count[4] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \u_div64_clk/div64_count[3] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \u_div64_clk/div64_count_cry_0[3] ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_div64_clk_SLICE_5 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0001 \u_div64_clk/div64_count[2] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \u_div64_clk/div64_count[1] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20003 \u_div64_clk/div64_count_cry_0[1] ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_div64_clk_SLICE_6 ( input A1, DI1, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0001 \u_div64_clk/div64_count[0] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20004 \u_div64_clk/div64_count_cry_0[0] ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_7 ( input D0, C0, B0, A0, M1, M0, CE, CLK, FCI, output 
    Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/u_sync_cathod_phase_en/r_slave_en[1] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/u_sync_cathod_phase_en/r_slave_en[0] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \u_cg_fsm/w_rate_tmout_0_I_21_0 ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(F1), .CO1());

  specify
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'h300F;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u_cg_fsm_SLICE_8 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    FCI, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre \u_cg_fsm/u_sync_cathod_phase_en/r_slave_en[2] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20006 \u_cg_fsm/w_rate_tmout_0_I_9_0 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module u_cg_fsm_SLICE_9 ( input D1, C1, B1, A1, M0, CE, CLK, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre \u_cg_fsm/u_sync_anode_phase_en/r_slave_en[2] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20007 \u_cg_fsm/w_rate_tmout_0_I_1_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module u_cg_fsm_SLICE_10 ( input D0, C0, B0, A0, M1, M0, CE, CLK, FCI, output 
    Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_sync_rate[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_sync_rate[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \u_cg_fsm/w_duration_tmout_0_I_21_0 ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(F1), .CO1());

  specify
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_11 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_sync_rate[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_sync_rate[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20006 \u_cg_fsm/w_duration_tmout_0_I_9_0 ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_12 ( input D1, C1, B1, A1, M1, M0, CE, CLK, output Q0, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_sync_duration[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_sync_duration[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20007 \u_cg_fsm/w_duration_tmout_0_I_1_0 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), 
    .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_13 ( input B0, A0, M1, M0, CE, CLK, FCI, output Q0, F1, 
    Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_sync_rate[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_sync_rate[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \u_cg_fsm/w_interval_tmout_0_I_21_0 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(F1), .CO1());

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5001;
  defparam inst1.INIT1 = 16'h300F;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u_cg_fsm_SLICE_14 ( input B1, A1, B0, A0, M1, M0, CE, CLK, FCI, output 
    Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/u_sync_anode_phase_en/r_slave_en[1] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/u_sync_anode_phase_en/r_slave_en[0] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 \u_cg_fsm/w_interval_tmout_0_I_9_0 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5001;
  defparam inst1.INIT1 = 16'h5001;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module u_cg_fsm_SLICE_15 ( input C1, B1, A1, M1, M0, CE, CLK, output Q0, Q1, 
    FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_sync_rate[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_sync_rate[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20010 \u_cg_fsm/w_interval_tmout_0_I_1_0 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(), .CO1(FCO));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h5041;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module u_cg_fsm_SLICE_16 ( input B0, A0, M1, M0, CE, CLK, FCI, output Q0, F1, 
    Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_channel_1[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_channel_1[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20011 \u_cg_fsm/r_duration_cnt15_cry_7_0 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(F1), .CO1());

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5009;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u_cg_fsm_SLICE_17 ( input B1, A1, B0, A0, M1, M0, CE, CLK, FCI, output 
    Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_channel_0[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_channel_0[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20012 \u_cg_fsm/r_duration_cnt15_cry_5_0 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5009;
  defparam inst1.INIT1 = 16'h5009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u_cg_fsm_SLICE_18 ( input B1, A1, B0, A0, M1, M0, CE, CLK, FCI, output 
    Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_channel_0[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_channel_0[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20012 \u_cg_fsm/r_duration_cnt15_cry_3_0 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_19 ( input B1, A1, B0, A0, M1, M0, CE, CLK, FCI, output 
    Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_channel_0[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_channel_0[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20012 \u_cg_fsm/r_duration_cnt15_cry_1_0 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_20 ( input B1, A1, M1, M0, CE, CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_channel_0[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_channel_0[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \u_cg_fsm/r_duration_cnt15_cry_0_0 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h5009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u_cg_fsm_SLICE_21 ( input B0, A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_duration_cnt[7] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20014 \u_cg_fsm/r_duration_cnt_s_0[7] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5008;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u_cg_fsm_SLICE_22 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_duration_cnt[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_duration_cnt[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \u_cg_fsm/r_duration_cnt_cry_0[5] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF008;
  defparam inst1.INIT1 = 16'hF008;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u_cg_fsm_SLICE_23 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_duration_cnt[4] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_duration_cnt[3] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \u_cg_fsm/r_duration_cnt_cry_0[3] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_24 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_duration_cnt[2] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_duration_cnt[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \u_cg_fsm/r_duration_cnt_cry_0[1] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_25 ( input B1, A1, B0, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_duration_cnt[0] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20016 \u_cg_fsm/r_duration_cnt_cry_0[0] ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'hF008;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u_cg_fsm_SLICE_26 ( input B0, A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_interval_cnt[7] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20014 \u_cg_fsm/r_interval_cnt_s_0[7] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_27 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_interval_cnt[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_interval_cnt[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \u_cg_fsm/r_interval_cnt_cry_0[5] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_28 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_interval_cnt[4] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_interval_cnt[3] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \u_cg_fsm/r_interval_cnt_cry_0[3] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_29 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_interval_cnt[2] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_interval_cnt[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \u_cg_fsm/r_interval_cnt_cry_0[1] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_30 ( input B1, A1, B0, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_interval_cnt[0] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20016 \u_cg_fsm/r_interval_cnt_cry_0[0] ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_31 ( input B0, A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_rate_cnt[7] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20014 \u_cg_fsm/r_rate_cnt_s_0[7] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_32 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_rate_cnt[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_rate_cnt[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \u_cg_fsm/r_rate_cnt_cry_0[5] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_33 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_rate_cnt[4] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_rate_cnt[3] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \u_cg_fsm/r_rate_cnt_cry_0[3] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_34 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_rate_cnt[2] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_rate_cnt[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \u_cg_fsm/r_rate_cnt_cry_0[1] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_35 ( input B1, A1, B0, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre \u_cg_fsm/r_rate_cnt[0] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20016 \u_cg_fsm/r_rate_cnt_cry_0[0] ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_36 ( input B0, A0, M1, M0, CE, CLK, FCI, output Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0001 \r_dac_amp_0[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \r_dac_amp_0[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20011 sw1_counter33_cry_7_0( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_37 ( input B1, A1, B0, A0, M1, M0, CE, CLK, FCI, output Q0, Q1, 
    FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \r_channel_1[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_channel_1[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20012 sw1_counter33_cry_5_0( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_38 ( input B1, A1, B0, A0, M1, M0, CE, CLK, FCI, output Q0, Q1, 
    FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \r_channel_1[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_channel_1[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20012 sw1_counter33_cry_3_0( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_39 ( input B1, A1, B0, A0, M1, M0, CE, CLK, FCI, output Q0, Q1, 
    FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \r_channel_1[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \r_channel_1[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20012 sw1_counter33_cry_1_0( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_40 ( input C1, B1, A1, M0, CE, CLK, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre r_ack_mode_transition( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20017 sw1_counter33_cry_0_0( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h5056;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_41 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \sw1_counter[7] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \sw1_counter[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20018 \sw1_counter_cry_0[6] ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hA059;
  defparam inst1.INIT1 = 16'h5059;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_42 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \sw1_counter[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \sw1_counter[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20019 \sw1_counter_cry_0[4] ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20019 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hA059;
  defparam inst1.INIT1 = 16'hA059;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_43 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \sw1_counter[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \sw1_counter[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20019 \sw1_counter_cry_0[2] ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_44 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \sw1_counter[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \sw1_counter[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20019 \sw1_counter_cry_0[0] ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_45 ( input C1, B1, A1, B0, M1, M0, CE, CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0001 \r_dac_amp_0[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \r_dac_amp_0[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20020 sw1_counter_lcry_0( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20020 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h5003;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_46 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \sw2_counter[7] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \sw2_counter[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20021 \sw2_counter_cry_0[6] ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20021 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h10BE;
  defparam inst1.INIT1 = 16'h50BE;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_47 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \sw2_counter[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \sw2_counter[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20022 \sw2_counter_cry_0[4] ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20022 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h10BE;
  defparam inst1.INIT1 = 16'h10BE;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_48 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \sw2_counter[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \sw2_counter[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20022 \sw2_counter_cry_0[2] ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_49 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \sw2_counter[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \sw2_counter[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20022 \sw2_counter_cry_0[0] ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_50 ( input B0, A0, DI0, CE, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut4 \u_cg_fsm/display_item_num_3[0] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \display_item_num[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_51 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40023 \u_cg_fsm/display_item_num_3[2] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \u_cg_fsm/display_item_num_3[1] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \display_item_num[2] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \display_item_num[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0606) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_52 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40025 \u_cg_fsm/led_out_1[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 mode_disp_en_RNO( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre mode_disp_en( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00AC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9A9A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_53 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, 
    Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40027 \u_cg_fsm/sw1_counter29lto7_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 pb_p_test_RNO( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre pb_p_test( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h66A6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_57 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \u_cg_fsm/c_channel_0[1] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u_cg_fsm/c_channel_0[0] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre0001 \r_channel_0[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_channel_0[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_58 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \u_cg_fsm/c_channel_0[3] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u_cg_fsm/c_channel_0[2] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \r_channel_0[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_channel_0[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_59 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \u_cg_fsm/c_channel_0[5] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u_cg_fsm/c_channel_0[4] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \r_channel_0[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_channel_0[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_60 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \u_cg_fsm/c_channel_0[7] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u_cg_fsm/c_channel_0[6] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \r_channel_0[7] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_channel_0[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_61 ( input B0, A0, DI0, M1, CE, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut40030 \u_cg_fsm/c_channel_1[0] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_channel_1[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \r_channel_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_73 ( input C0, B0, A0, DI0, M1, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40031 \u_debounce_sw1/o_db_pb ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \r_db_sw1_pb_d[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_db_sw1_pb_d[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_74 ( input C0, B0, A0, DI0, M1, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40031 \u_debounce_sw2/o_db_pb ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \r_db_sw2_pb_d[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \r_db_sw2_pb_d[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_76 ( input B0, A0, DI0, M1, CE, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut40030 \u_cg_fsm/c_duration[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \r_duration[2] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duration[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_78 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40030 \u_cg_fsm/c_duration[5] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \u_cg_fsm/c_duration[4] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \r_duration[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duration[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_84 ( input B0, A0, DI0, M1, CE, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut40030 \u_cg_fsm/c_rate[3] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_rate[4] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_rate[3] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_86 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40030 \u_cg_fsm/c_rate[7] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \u_cg_fsm/c_rate[6] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \r_rate[7] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_rate[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40032 \u_cg_fsm/un1_r_mode_NE_1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \u_cg_fsm/un1_r_mode_NE ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre r_req_mode_transition( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7BDE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40034 \u_cg_fsm/r_search_disabled_channel_phase_RNO ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40035 \u_cg_fsm/un6_w_disabled_dac_sel_found[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_disabled_dac_sel_found_d ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4F44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_114 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40036 \u_cg_fsm/r_interval_cnt15_i ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \u_cg_fsm/r_interval_value_RNO[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_interval_value[0] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5155) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAEAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40038 \u_cg_fsm/r_rate_phase11_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \u_cg_fsm/r_rate_phase_RNO ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_rate_phase ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_120 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40040 \u_cg_fsm/r_search_disabled_channel_RNO[1] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40041 \u_cg_fsm/r_search_disabled_channel_RNO[0] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_search_disabled_channel[1] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_search_disabled_channel[0] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBABA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40040 \u_cg_fsm/r_search_disabled_channel_RNO[3] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40040 \u_cg_fsm/r_search_disabled_channel_RNO[2] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_search_disabled_channel[3] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_search_disabled_channel[2] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_122 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40040 \u_cg_fsm/r_search_disabled_channel_RNO[5] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40040 \u_cg_fsm/r_search_disabled_channel_RNO[4] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_search_disabled_channel[5] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_search_disabled_channel[4] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40040 \u_cg_fsm/r_search_disabled_channel_RNO[7] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40040 \u_cg_fsm/r_search_disabled_channel_RNO[6] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_search_disabled_channel[7] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_search_disabled_channel[6] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_124 ( input B1, A1, B0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40030 \u_trigger_en/r_slave_en8 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \u_trigger_en/o_sen ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u_cg_fsm/r_search_disabled_channel_phase ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 \u_cg_fsm/r_state_RNO[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \u_cg_fsm/r_state_ns[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_state[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \u_cg_fsm/r_state[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A4E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDC50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_129 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40045 \u_cg_fsm/r_state_ns[3] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \u_cg_fsm/r_state_ns[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_state[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_state[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_130 ( input D0, C0, B0, A0, DI0, CLK, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40047 \u_cg_fsm/c_stim_comp_en_n_f0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0001 \u_cg_fsm/r_stim_comp_en_n ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3130) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_139 ( input B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40030 \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en8 ( 
    .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/o_sen ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u_cg_fsm/r_sync_search_disabled_channel_phase_end_p_d ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_140 ( input B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40030 \u_cg_fsm/u_sync_trigger/r_slave_en8 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \u_cg_fsm/u_sync_trigger/o_sen ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_sync_trigger_d ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_141 ( input B1, A1, C0, B0, A0, DI0, M1, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40030 \u_cg_fsm/u_sync_anode_phase_en/r_slave_en8 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \u_cg_fsm/u_sync_anode_phase_en/r_master_en_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \u_cg_fsm/r_sync_anode_phase[0] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/u_sync_anode_phase_en/r_master_en ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_143 ( input B1, A1, C0, B0, A0, DI0, M1, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40030 \u_cg_fsm/u_sync_cathod_phase_en/r_slave_en8 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \u_cg_fsm/u_sync_cathod_phase_en/r_master_en_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \u_cg_fsm/r_sync_anode_phase[1] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/u_sync_cathod_phase_en/r_master_en ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_u_sync_fsm_trigger_SLICE_145 ( input B1, A1, C0, B0, A0, DI0, 
    CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40030 \u_cg_fsm/u_sync_fsm_trigger/r_slave_en8 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \u_cg_fsm/u_sync_fsm_trigger/r_master_en_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \u_cg_fsm/u_sync_fsm_trigger/r_master_en ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_147 ( input B1, A1, C0, B0, A0, DI0, M1, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40029 \u_cg_fsm/w_search_disabled_channel_phase_end_p ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 
    \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_master_en_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \u_cg_fsm/r_sync_anode_phase[2] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_master_en 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAEAE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_150 ( input C1, B1, A1, C0, B0, A0, DI0, M1, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40041 \u_cg_fsm/un1_i_polarity_1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \u_cg_fsm/u_sync_trigger/r_master_en_RNO ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre \u_cg_fsm/r_sync_cathod_phase[0] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/u_sync_trigger/r_master_en ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_154 ( input B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40049 \u_cg_fsm/r_state_ns_o4[4] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \u_cg_fsm/r_state_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_state[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_155 ( input D1, C1, B1, A1, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40050 \u_cg_fsm/r_anode_phase_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \u_cg_fsm/u_sync_anode_phase_en/o_sen ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_anode_phase ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_156 ( input C1, B1, A1, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40045 \u_cg_fsm/r_interval_phase_RNO ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \u_cg_fsm/r_state_ns_a2_0[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_interval_phase ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_157 ( input D1, C1, B1, A1, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40052 \u_cg_fsm/r_duration_cnt19_i ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \u_cg_fsm/u_sync_cathod_phase_en/o_sen ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_cathod_phase ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h000D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_162 ( input M1, M0, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40053 GND( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \u_debounce_sw2/r_pb_in[2] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \u_debounce_sw2/r_pb_in[1] ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_163 ( input A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40054 VCC( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \u_div2_clk/div2_count_RNO ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre0001 \u_div2_clk/div2_count ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_164 ( input C1, B1, A1, A0, DI0, M1, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40056 un1_w_async_ack_mode_transition_p( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \u_div4_clk/div4_count_RNO ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_sync_cathod_phase[1] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \u_div4_clk/div4_count ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2F2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_166 ( input B1, A1, C0, B0, A0, M0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut4 \u_cg_fsm/r_rate_phase11_3 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \u_cg_fsm/w_interval_tmout_0_I_21_0_RNIIPMU ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \u_trigger_en/r_slave_en[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, 
    Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40058 \u_cg_fsm/c_channel_0_0_sqmuxa_1_i ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40059 \u_trigger_en/r_master_en_RNO ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \u_trigger_en/r_master_en ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEAE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40060 \u_cg_fsm/c_stim_ca[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \u_cg_fsm/r_cathod_phase_RNO ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \u_trigger_en/r_slave_en[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_trigger_en/r_slave_en[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_169 ( input B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 \u_div64_clk/div64_count15_1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \u_div2_clk/r_gen_clk_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_div2_clk/r_gen_clk ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9999) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_170 ( input B1, A1, B0, A0, DI0, M1, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut4 \u_div64x64_clk/div64_count15_1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \u_div4_clk/r_gen_clk_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_sync_cathod_phase[2] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_div4_clk/r_gen_clk ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_div64_clk_SLICE_171 ( input D1, C1, B1, A1, B0, A0, DI0, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40062 \u_div64_clk/div64_count15 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \u_div64_clk/r_gen_clk_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_div64_clk/r_gen_clk ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_div64x64_clk_SLICE_172 ( input D1, C1, B1, A1, B0, A0, DI0, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40062 \u_div64x64_clk/div64_count15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \u_div64x64_clk/r_gen_clk_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_div64x64_clk/r_gen_clk ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_5_4__SLICE_173 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_5[4]/SLICE_173/u_cg_fsm/led_out_1_5[4]/SLICE_173_K1_H1 
         , \u_cg_fsm/led_out_1_5[4]/SLICE_173/u_cg_fsm/led_out_1_5[4]/GATE_H0 ;

  lut40064 \u_cg_fsm/led_out_1_5[4]/SLICE_173_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[4]/SLICE_173/u_cg_fsm/led_out_1_5[4]/SLICE_173_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \u_cg_fsm/led_out_1_5[4]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[4]/SLICE_173/u_cg_fsm/led_out_1_5[4]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_5[4]/SLICE_173_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_5[4]/SLICE_173/u_cg_fsm/led_out_1_5[4]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_5[4]/SLICE_173/u_cg_fsm/led_out_1_5[4]/SLICE_173_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD8D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module u_cg_fsm_led_out_1_6_7__SLICE_174 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_6[7]/SLICE_174/u_cg_fsm/led_out_1_6[7]/SLICE_174_K1_H1 
         , \u_cg_fsm/led_out_1_6[7]/SLICE_174/u_cg_fsm/led_out_1_6[7]/GATE_H0 ;

  lut40065 \u_cg_fsm/led_out_1_6[7]/SLICE_174_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[7]/SLICE_174/u_cg_fsm/led_out_1_6[7]/SLICE_174_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \u_cg_fsm/led_out_1_6[7]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[7]/SLICE_174/u_cg_fsm/led_out_1_6[7]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_6[7]/SLICE_174_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_6[7]/SLICE_174/u_cg_fsm/led_out_1_6[7]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_6[7]/SLICE_174/u_cg_fsm/led_out_1_6[7]/SLICE_174_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_led_out_1_0__SLICE_175 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1[0]/SLICE_175/u_cg_fsm/led_out_1[0]/SLICE_175_K1_H1 , 
         \u_cg_fsm/led_out_1[0]/SLICE_175/u_cg_fsm/led_out_1[0]/GATE_H0 ;

  lut40065 \u_cg_fsm/led_out_1[0]/SLICE_175_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1[0]/SLICE_175/u_cg_fsm/led_out_1[0]/SLICE_175_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \u_cg_fsm/led_out_1[0]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1[0]/SLICE_175/u_cg_fsm/led_out_1[0]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1[0]/SLICE_175_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1[0]/SLICE_175/u_cg_fsm/led_out_1[0]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1[0]/SLICE_175/u_cg_fsm/led_out_1[0]/SLICE_175_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_led_out_1_1__SLICE_176 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1[1]/SLICE_176/u_cg_fsm/led_out_1[1]/SLICE_176_K1_H1 , 
         \u_cg_fsm/led_out_1[1]/SLICE_176/u_cg_fsm/led_out_1[1]/GATE_H0 ;

  lut40065 \u_cg_fsm/led_out_1[1]/SLICE_176_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1[1]/SLICE_176/u_cg_fsm/led_out_1[1]/SLICE_176_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \u_cg_fsm/led_out_1[1]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1[1]/SLICE_176/u_cg_fsm/led_out_1[1]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1[1]/SLICE_176_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1[1]/SLICE_176/u_cg_fsm/led_out_1[1]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1[1]/SLICE_176/u_cg_fsm/led_out_1[1]/SLICE_176_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_2__SLICE_177 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1[2]/SLICE_177/u_cg_fsm/led_out_1[2]/SLICE_177_K1_H1 , 
         \u_cg_fsm/led_out_1[2]/SLICE_177/u_cg_fsm/led_out_1[2]/GATE_H0 ;

  lut40065 \u_cg_fsm/led_out_1[2]/SLICE_177_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1[2]/SLICE_177/u_cg_fsm/led_out_1[2]/SLICE_177_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \u_cg_fsm/led_out_1[2]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1[2]/SLICE_177/u_cg_fsm/led_out_1[2]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1[2]/SLICE_177_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1[2]/SLICE_177/u_cg_fsm/led_out_1[2]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1[2]/SLICE_177/u_cg_fsm/led_out_1[2]/SLICE_177_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_6_0__SLICE_178 ( input D1, C1, B1, A1, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \u_cg_fsm/led_out_1_6[0]/SLICE_178/u_cg_fsm/led_out_1_6[0]/SLICE_178_K1_H1 
         , GNDI, 
         \u_cg_fsm/led_out_1_6[0]/SLICE_178/u_cg_fsm/led_out_1_6[0]/GATE_H0 ;

  lut40068 \u_cg_fsm/led_out_1_6[0]/SLICE_178_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\u_cg_fsm/led_out_1_6[0]/SLICE_178/u_cg_fsm/led_out_1_6[0]/SLICE_178_K1_H1 )
    );
  lut40066 \u_cg_fsm/led_out_1_6[0]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[0]/SLICE_178/u_cg_fsm/led_out_1_6[0]/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \u_cg_fsm/led_out_1_6[0]/SLICE_178_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_6[0]/SLICE_178/u_cg_fsm/led_out_1_6[0]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_6[0]/SLICE_178/u_cg_fsm/led_out_1_6[0]/SLICE_178_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEE4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_led_out_1_6_2__SLICE_179 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_6[2]/SLICE_179/u_cg_fsm/led_out_1_6[2]/SLICE_179_K1_H1 
         , \u_cg_fsm/led_out_1_6[2]/SLICE_179/u_cg_fsm/led_out_1_6[2]/GATE_H0 ;

  lut40065 \u_cg_fsm/led_out_1_6[2]/SLICE_179_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[2]/SLICE_179/u_cg_fsm/led_out_1_6[2]/SLICE_179_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \u_cg_fsm/led_out_1_6[2]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[2]/SLICE_179/u_cg_fsm/led_out_1_6[2]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_6[2]/SLICE_179_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_6[2]/SLICE_179/u_cg_fsm/led_out_1_6[2]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_6[2]/SLICE_179/u_cg_fsm/led_out_1_6[2]/SLICE_179_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_6_3__SLICE_180 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_6[3]/SLICE_180/u_cg_fsm/led_out_1_6[3]/SLICE_180_K1_H1 
         , \u_cg_fsm/led_out_1_6[3]/SLICE_180/u_cg_fsm/led_out_1_6[3]/GATE_H0 ;

  lut40065 \u_cg_fsm/led_out_1_6[3]/SLICE_180_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[3]/SLICE_180/u_cg_fsm/led_out_1_6[3]/SLICE_180_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \u_cg_fsm/led_out_1_6[3]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[3]/SLICE_180/u_cg_fsm/led_out_1_6[3]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_6[3]/SLICE_180_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_6[3]/SLICE_180/u_cg_fsm/led_out_1_6[3]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_6[3]/SLICE_180/u_cg_fsm/led_out_1_6[3]/SLICE_180_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_6_5__SLICE_181 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_6[5]/SLICE_181/u_cg_fsm/led_out_1_6[5]/SLICE_181_K1_H1 
         , \u_cg_fsm/led_out_1_6[5]/SLICE_181/u_cg_fsm/led_out_1_6[5]/GATE_H0 ;

  lut40065 \u_cg_fsm/led_out_1_6[5]/SLICE_181_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[5]/SLICE_181/u_cg_fsm/led_out_1_6[5]/SLICE_181_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \u_cg_fsm/led_out_1_6[5]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[5]/SLICE_181/u_cg_fsm/led_out_1_6[5]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_6[5]/SLICE_181_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_6[5]/SLICE_181/u_cg_fsm/led_out_1_6[5]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_6[5]/SLICE_181/u_cg_fsm/led_out_1_6[5]/SLICE_181_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_6_6__SLICE_182 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_6[6]/SLICE_182/u_cg_fsm/led_out_1_6[6]/SLICE_182_K1_H1 
         , \u_cg_fsm/led_out_1_6[6]/SLICE_182/u_cg_fsm/led_out_1_6[6]/GATE_H0 ;

  lut40065 \u_cg_fsm/led_out_1_6[6]/SLICE_182_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[6]/SLICE_182/u_cg_fsm/led_out_1_6[6]/SLICE_182_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \u_cg_fsm/led_out_1_6[6]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[6]/SLICE_182/u_cg_fsm/led_out_1_6[6]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_6[6]/SLICE_182_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_6[6]/SLICE_182/u_cg_fsm/led_out_1_6[6]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_6[6]/SLICE_182/u_cg_fsm/led_out_1_6[6]/SLICE_182_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_6_1__SLICE_183 ( input D1, C1, B1, A1, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \u_cg_fsm/led_out_1_6[1]/SLICE_183/u_cg_fsm/led_out_1_6[1]/SLICE_183_K1_H1 
         , GNDI, 
         \u_cg_fsm/led_out_1_6[1]/SLICE_183/u_cg_fsm/led_out_1_6[1]/GATE_H0 ;

  lut40068 \u_cg_fsm/led_out_1_6[1]/SLICE_183_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\u_cg_fsm/led_out_1_6[1]/SLICE_183/u_cg_fsm/led_out_1_6[1]/SLICE_183_K1_H1 )
    );
  lut40066 \u_cg_fsm/led_out_1_6[1]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[1]/SLICE_183/u_cg_fsm/led_out_1_6[1]/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \u_cg_fsm/led_out_1_6[1]/SLICE_183_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_6[1]/SLICE_183/u_cg_fsm/led_out_1_6[1]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_6[1]/SLICE_183/u_cg_fsm/led_out_1_6[1]/SLICE_183_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_6_4__SLICE_184 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_6[4]/SLICE_184/u_cg_fsm/led_out_1_6[4]/SLICE_184_K1_H1 
         , \u_cg_fsm/led_out_1_6[4]/SLICE_184/u_cg_fsm/led_out_1_6[4]/GATE_H0 ;

  lut40065 \u_cg_fsm/led_out_1_6[4]/SLICE_184_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[4]/SLICE_184/u_cg_fsm/led_out_1_6[4]/SLICE_184_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \u_cg_fsm/led_out_1_6[4]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_6[4]/SLICE_184/u_cg_fsm/led_out_1_6[4]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_6[4]/SLICE_184_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_6[4]/SLICE_184/u_cg_fsm/led_out_1_6[4]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_6[4]/SLICE_184/u_cg_fsm/led_out_1_6[4]/SLICE_184_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_un1_c_dac_amp_0_0_sqmuxa_0__SLICE_185 ( input B1, A1, D0, C0, 
    B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185/u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185_K1_H1 
         , 
         \u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185/u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/GATE_H0 
         ;

  lut40069 \u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185/u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185/u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/GATE_H0 )
    );
  selmux2 \u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185_K0K1MUX ( 
    .D0(\u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185/u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/GATE_H0 )
    , 
    .D1(\u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185/u_cg_fsm/un1_c_dac_amp_0_0_sqmuxa[0]/SLICE_185_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_sw1_max_count_num_1_1__SLICE_186 ( input C1, B1, A1, D0, C0, 
    B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186/u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186_K1_H1 
         , 
         \u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186/u_cg_fsm/sw1_max_count_num_1[1]/GATE_H0 
         ;

  lut40071 \u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), 
    .Z(\u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186/u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \u_cg_fsm/sw1_max_count_num_1[1]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186/u_cg_fsm/sw1_max_count_num_1[1]/GATE_H0 )
    );
  selmux2 \u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186_K0K1MUX ( 
    .D0(\u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186/u_cg_fsm/sw1_max_count_num_1[1]/GATE_H0 )
    , 
    .D1(\u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186/u_cg_fsm/sw1_max_count_num_1[1]/SLICE_186_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0606) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C7C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_led_out_1_5_0__SLICE_187 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_5[0]/SLICE_187/u_cg_fsm/led_out_1_5[0]/SLICE_187_K1_H1 
         , \u_cg_fsm/led_out_1_5[0]/SLICE_187/u_cg_fsm/led_out_1_5[0]/GATE_H0 ;

  lut40064 \u_cg_fsm/led_out_1_5[0]/SLICE_187_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[0]/SLICE_187/u_cg_fsm/led_out_1_5[0]/SLICE_187_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \u_cg_fsm/led_out_1_5[0]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[0]/SLICE_187/u_cg_fsm/led_out_1_5[0]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_5[0]/SLICE_187_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_5[0]/SLICE_187/u_cg_fsm/led_out_1_5[0]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_5[0]/SLICE_187/u_cg_fsm/led_out_1_5[0]/SLICE_187_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_5_2__SLICE_188 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_5[2]/SLICE_188/u_cg_fsm/led_out_1_5[2]/SLICE_188_K1_H1 
         , \u_cg_fsm/led_out_1_5[2]/SLICE_188/u_cg_fsm/led_out_1_5[2]/GATE_H0 ;

  lut40064 \u_cg_fsm/led_out_1_5[2]/SLICE_188_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[2]/SLICE_188/u_cg_fsm/led_out_1_5[2]/SLICE_188_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \u_cg_fsm/led_out_1_5[2]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[2]/SLICE_188/u_cg_fsm/led_out_1_5[2]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_5[2]/SLICE_188_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_5[2]/SLICE_188/u_cg_fsm/led_out_1_5[2]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_5[2]/SLICE_188/u_cg_fsm/led_out_1_5[2]/SLICE_188_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_5_3__SLICE_189 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_5[3]/SLICE_189/u_cg_fsm/led_out_1_5[3]/SLICE_189_K1_H1 
         , \u_cg_fsm/led_out_1_5[3]/SLICE_189/u_cg_fsm/led_out_1_5[3]/GATE_H0 ;

  lut40064 \u_cg_fsm/led_out_1_5[3]/SLICE_189_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[3]/SLICE_189/u_cg_fsm/led_out_1_5[3]/SLICE_189_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \u_cg_fsm/led_out_1_5[3]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[3]/SLICE_189/u_cg_fsm/led_out_1_5[3]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_5[3]/SLICE_189_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_5[3]/SLICE_189/u_cg_fsm/led_out_1_5[3]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_5[3]/SLICE_189/u_cg_fsm/led_out_1_5[3]/SLICE_189_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_5_5__SLICE_190 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_5[5]/SLICE_190/u_cg_fsm/led_out_1_5[5]/SLICE_190_K1_H1 
         , \u_cg_fsm/led_out_1_5[5]/SLICE_190/u_cg_fsm/led_out_1_5[5]/GATE_H0 ;

  lut40064 \u_cg_fsm/led_out_1_5[5]/SLICE_190_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[5]/SLICE_190/u_cg_fsm/led_out_1_5[5]/SLICE_190_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \u_cg_fsm/led_out_1_5[5]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[5]/SLICE_190/u_cg_fsm/led_out_1_5[5]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_5[5]/SLICE_190_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_5[5]/SLICE_190/u_cg_fsm/led_out_1_5[5]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_5[5]/SLICE_190/u_cg_fsm/led_out_1_5[5]/SLICE_190_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_5_6__SLICE_191 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_5[6]/SLICE_191/u_cg_fsm/led_out_1_5[6]/SLICE_191_K1_H1 
         , \u_cg_fsm/led_out_1_5[6]/SLICE_191/u_cg_fsm/led_out_1_5[6]/GATE_H0 ;

  lut40064 \u_cg_fsm/led_out_1_5[6]/SLICE_191_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[6]/SLICE_191/u_cg_fsm/led_out_1_5[6]/SLICE_191_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \u_cg_fsm/led_out_1_5[6]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[6]/SLICE_191/u_cg_fsm/led_out_1_5[6]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_5[6]/SLICE_191_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_5[6]/SLICE_191/u_cg_fsm/led_out_1_5[6]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_5[6]/SLICE_191/u_cg_fsm/led_out_1_5[6]/SLICE_191_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_5_7__SLICE_192 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_5[7]/SLICE_192/u_cg_fsm/led_out_1_5[7]/SLICE_192_K1_H1 
         , \u_cg_fsm/led_out_1_5[7]/SLICE_192/u_cg_fsm/led_out_1_5[7]/GATE_H0 ;

  lut40064 \u_cg_fsm/led_out_1_5[7]/SLICE_192_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[7]/SLICE_192/u_cg_fsm/led_out_1_5[7]/SLICE_192_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \u_cg_fsm/led_out_1_5[7]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[7]/SLICE_192/u_cg_fsm/led_out_1_5[7]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_5[7]/SLICE_192_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_5[7]/SLICE_192/u_cg_fsm/led_out_1_5[7]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_5[7]/SLICE_192/u_cg_fsm/led_out_1_5[7]/SLICE_192_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_led_out_1_5_1__SLICE_193 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \u_cg_fsm/led_out_1_5[1]/SLICE_193/u_cg_fsm/led_out_1_5[1]/SLICE_193_K1_H1 
         , \u_cg_fsm/led_out_1_5[1]/SLICE_193/u_cg_fsm/led_out_1_5[1]/GATE_H0 ;

  lut40064 \u_cg_fsm/led_out_1_5[1]/SLICE_193_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[1]/SLICE_193/u_cg_fsm/led_out_1_5[1]/SLICE_193_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \u_cg_fsm/led_out_1_5[1]/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u_cg_fsm/led_out_1_5[1]/SLICE_193/u_cg_fsm/led_out_1_5[1]/GATE_H0 ));
  selmux2 \u_cg_fsm/led_out_1_5[1]/SLICE_193_K0K1MUX ( 
    .D0(\u_cg_fsm/led_out_1_5[1]/SLICE_193/u_cg_fsm/led_out_1_5[1]/GATE_H0 ), 
    .D1(\u_cg_fsm/led_out_1_5[1]/SLICE_193/u_cg_fsm/led_out_1_5[1]/SLICE_193_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40058 \u_cg_fsm/c_map_cathod_channel[4] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \u_cg_fsm/c_stim_an[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40073 sw2_counter_lcry_0_RNO( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 sw2_counter26_c4( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0001 \r_dac_amp_0[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \r_dac_amp_0[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5557) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_196 ( input D1, C1, B1, A1, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40074 sw2_counter30_c3( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 sw2_counter_lcry_0_RNO_0( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_dac_amp_1[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \r_dac_amp_1[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEA80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40038 \u_cg_fsm/c_map_cathod_channel_021_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \u_cg_fsm/c_stim_ca_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40038 \u_cg_fsm/c_disabled_dac_sel_0_a2_1[0] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40076 \u_cg_fsm/r_stim_bcg1_sel_2_RNO[2] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_dac_amp_0[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_dac_amp_0[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_199 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \u_cg_fsm/c_stim_ca_1_sqmuxa_1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \u_cg_fsm/c_map_cathod_channel_026_RNI7I8B ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA2A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_200 ( input B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40042 \u_cg_fsm/c_set_mode_monopolar8 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \u_cg_fsm/c_map_cathod_channel_025_RNI5I8B ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \r_mode[2] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_mode[1] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40079 \u_cg_fsm/c_map_cathod_channel_123 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \u_cg_fsm/c_map_cathod_channel_023_RNI1I8B ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0001 \u_debounce_sw1/r_pb_in[2] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \u_debounce_sw1/r_pb_in[1] ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40080 \u_cg_fsm/c_map_cathod_channel_121 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \u_cg_fsm/c_map_cathod_channel_021_RNITH8B ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/u_sync_trigger/r_slave_en[1] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/u_sync_trigger/r_slave_en[0] ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_203 ( input B1, A1, D0, C0, B0, A0, M0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40077 \u_cg_fsm/c_stim_an_1_sqmuxa_1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \u_cg_fsm/c_map_cathod_channel_021_RNI89J6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre 
    \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[2] ( 
    .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40081 \u_cg_fsm/c_map_cathod_channel_122 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \u_cg_fsm/c_map_cathod_channel_122_RNIA9J6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40079 \u_cg_fsm/c_map_cathod_channel_023 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \u_cg_fsm/c_map_cathod_channel_023_RNIC9J6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \r_async_ack_mode_transition[1] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_async_ack_mode_transition[0] ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \u_cg_fsm/c_map_cathod_channel_125 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \u_cg_fsm/c_map_cathod_channel_025_RNIG9J6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40080 \u_cg_fsm/c_map_cathod_channel_026 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \u_cg_fsm/c_map_cathod_channel_026_RNII9J6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_208 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40057 \u_cg_fsm/un1_w_disabled_dac_sel_found ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \u_cg_fsm/un1_w_disabled_dac_sel_found_RNIDERI ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_sync_duration[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_sync_duration[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2F22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_209 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \u_cg_fsm/led_out_1_sn_m6_0_a2 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \u_cg_fsm/led_out_1[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_210 ( input D1, C1, B1, A1, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40083 \u_cg_fsm/w_bcg_fsm_start ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 \u_cg_fsm/c_cathod_phase_en_0_sqmuxa_0_a2 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \r_dac_amp_1[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_dac_amp_1[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAE04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \u_cg_fsm/led_out_1_sn_m9_i ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \u_cg_fsm/led_out_1[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40085 \u_cg_fsm/c_map_cathod_channel_0_0[0] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40086 \u_cg_fsm/c_stim_an[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAAB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40085 \u_cg_fsm/c_map_cathod_channel_1_0[0] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40087 \u_cg_fsm/c_stim_ca[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40088 \u_cg_fsm/un2_w_disabled_dac_sel_found[7] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40089 \u_cg_fsm/un1_w_disabled_dac_sel_found_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_sync_duration[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_sync_duration[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_215 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40090 \u_cg_fsm/un2_w_disabled_dac_sel_found[2] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \u_cg_fsm/un1_w_disabled_dac_sel_found_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_sync_duration[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_sync_duration[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \u_cg_fsm/c_map_cathod_channel_127 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40086 \u_cg_fsm/c_stim_an[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_217 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \u_cg_fsm/c_map_cathod_channel_027 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \u_cg_fsm/c_stim_ca[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_218 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40029 \u_cg_fsm/c_set_mode_monopolar9 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \u_cg_fsm/r_stim_bcg1_sel_2[2] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_dac_amp_0[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_dac_amp_0[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40075 \u_cg_fsm/r_rate_phase11 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \u_cg_fsm/r_rate_phase_RNI67UL ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_channel_1[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_channel_1[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_220 ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40093 \u_cg_fsm/sw1_max_count_num15_RNIQDKA ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \u_cg_fsm/sw1_max_count_num_1[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_rate[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_rate[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0606) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4F4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_221 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40030 \u_cg_fsm/c_map_cathod_channel[5] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \u_cg_fsm/un1_w_disabled_dac_sel_found_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_rate[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_rate[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7350) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_222 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40030 \u_cg_fsm/c_map_cathod_channel[6] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \u_cg_fsm/un1_w_disabled_dac_sel_found_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_rate[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_rate[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_223 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40042 w_sw1_pb_p( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \u_cg_fsm/c_dac_amp_1_0_sqmuxa_1_RNIM86U ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \r_duration[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duration[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40097 \u_cg_fsm/c_disabled_dac_sel_0_a3[1] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40092 \u_cg_fsm/r_stim_bcg1_sel_2[1] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_dac_amp_0[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_dac_amp_0[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40098 \u_cg_fsm/c_disabled_dac_sel_0_a3[0] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40092 \u_cg_fsm/r_stim_bcg1_sel_2[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_channel_1[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_channel_1[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_226 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 sw2_counter26_ac0_1( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \u_cg_fsm/c_rate_1_sqmuxa_i ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_227 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40099 \sw1_max_count_num_3_6_.m3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \u_cg_fsm/sw1_max_count_num_1[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_rate[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_rate[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3878) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40101 \u_cg_fsm/r_duration_cnt19 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \u_cg_fsm/r_duration_cnt15_cry_7_0_RNIO51T ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/r_channel_1[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_channel_1[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_229 ( input D1, C1, B1, A1, B0, A0, M0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40080 \u_cg_fsm/c_map_cathod_channel_021 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \u_cg_fsm/c_map_cathod_channel[1] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/u_sync_fsm_trigger/r_slave_en[2] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_230 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut4 \u_cg_fsm/c_disabled_dac_sel_0_a2_0[0] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \u_cg_fsm/c_disabled_dac_sel_0_a3[2] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0001 \r_rate[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_rate[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_231 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut4 \u_cg_fsm/c_disabled_dac_sel_0_a2[0] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \u_cg_fsm/c_disabled_dac_sel_0_a3_0[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \r_rate[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_rate[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40038 \u_cg_fsm/c_map_cathod_channel_121_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40081 \u_cg_fsm/c_map_cathod_channel_126 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_233 ( input B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut4 \u_cg_fsm/c_map_cathod_channel_024_2 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \u_cg_fsm/c_map_cathod_channel_025 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \r_mode[0] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_async_ack_mode_transition[2] ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40103 \u_cg_fsm/c_stim_ca[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \u_cg_fsm/c_map_cathod_channel_022 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/u_sync_trigger/r_slave_en[2] ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_235 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \u_cg_fsm/c_map_cathod_channel_124_2 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \u_cg_fsm/c_map_cathod_channel_124 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_236 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \u_cg_fsm/c_map_cathod_channel_1_0_3[0] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \u_cg_fsm/c_map_cathod_channel_1_0_1[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_237 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \u_cg_fsm/c_map_cathod_channel_0_0_3[0] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \u_cg_fsm/c_map_cathod_channel_0_0_1[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_238 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40104 \u_cg_fsm/sw1_max_count_num15_RNIRRQ21 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40105 \u_cg_fsm/sw1_max_count_num15 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_duration[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_duration[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCECC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40104 \u_cg_fsm/c_channel_1_0_sqmuxa_2_RNI7B721 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40106 \u_cg_fsm/c_channel_1_0_sqmuxa_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \r_dac_amp_1[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \r_dac_amp_1[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40107 \u_cg_fsm/sw1_counter29lto7_4_RNI8LN01 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40027 \u_cg_fsm/sw1_counter29lto7_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_duration[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/r_duration[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_241 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40038 \sw2_counter_RNII6K3[3] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \u_cg_fsm/c_dac_amp_1_0_sqmuxa_1 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duration[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duration[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_242 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40025 \u_cg_fsm/led_out_1[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \u_cg_fsm/led_out_1[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_243 ( input B1, A1, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40109 \u_cg_fsm/sw1_counter_1_sqmuxa_i ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u_cg_fsm/sw1_counter_1_sqmuxa ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_duration[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_duration[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_244 ( input C1, B1, A1, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40045 \u_cg_fsm/un1_r_ack_mode_transition ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \u_cg_fsm/sw1_counter_0_sqmuxa ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_duration[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_duration[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_245 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \u_cg_fsm/CO1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \u_cg_fsm/led_out_1_sn_m5_0_a2 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40110 \u_cg_fsm/c_disabled_dac_sel_0_a3_1[1] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40111 \u_cg_fsm/c_disabled_dac_sel_0_a3_2[2] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u_cg_fsm/u_sync_fsm_trigger/r_slave_en[1] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u_cg_fsm/u_sync_fsm_trigger/r_slave_en[0] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0105) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0115) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_247 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 \u_cg_fsm/c_map_cathod_channel_024_0 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \u_cg_fsm/c_map_cathod_channel_027_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_248 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \u_cg_fsm/c_map_cathod_channel_126_0 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \u_cg_fsm/c_map_cathod_channel_121_2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_249 ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40112 \u_cg_fsm/r_stim_dac1_val_2[7] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \u_cg_fsm/r_stim_dac1_val_2[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_dac_amp_0[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_dac_amp_0[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_250 ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40112 \u_cg_fsm/r_stim_dac1_val_2[6] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \u_cg_fsm/r_stim_dac1_val_2[1] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_dac_amp_1[1] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_dac_amp_1[0] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_251 ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40112 \u_cg_fsm/r_stim_dac1_val_2[5] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \u_cg_fsm/r_stim_dac1_val_2[2] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_dac_amp_1[3] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_dac_amp_1[2] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_252 ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40112 \u_cg_fsm/r_stim_dac1_val_2[4] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \u_cg_fsm/r_stim_dac1_val_2[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u_cg_fsm/r_dac_amp_1[5] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_dac_amp_1[4] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_253 ( input C1, B1, A1, B0, A0, M1, M0, CE, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40057 sw2_counter_lcry_0_RNO_1( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 sw2_counter30_c4( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0001 \r_dac_amp_0[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \r_dac_amp_0[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u_cg_fsm_SLICE_254 ( input B1, A1, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40030 \u_cg_fsm/un1_r_sync_search_disabled_channel_phase_end_p_d ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \u_cg_fsm/r_sync_trigger_d_RNI89HK ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre \u_cg_fsm/r_dac_amp_1[7] ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u_cg_fsm/r_dac_amp_1[6] ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u_cg_fsm_SLICE_255 ( input B1, A1, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut4 \u_cg_fsm/c_map_cathod_channel_021_2 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \u_cg_fsm/c_map_cathod_channel[3] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre 
    \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[1] ( 
    .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \u_cg_fsm/u_sync_search_disabled_channel_phase_end_p/r_slave_en[0] ( 
    .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module led_out_0_ ( input PADDO, output ledout0 );
  wire   GNDI;

  xo2iobuf \led_out_pad[0] ( .I(PADDO), .T(GNDI), .PAD(ledout0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout0) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module i_rst_n ( output PADDI, input i_rst_n );

  xo2iobuf0114 i_rst_n_pad( .Z(PADDI), .PAD(i_rst_n));

  specify
    (i_rst_n => PADDI) = (0:0:0,0:0:0);
    $width (posedge i_rst_n, 0:0:0);
    $width (negedge i_rst_n, 0:0:0);
  endspecify

endmodule

module xo2iobuf0114 ( output Z, input PAD );

  IBPU INST1( .I(PAD), .O(Z));
endmodule

module stim_bcg1_sel_2_ ( input IOLDO, output stimbcg1sel2 );
  wire   GNDI;

  xo2iobuf \stim_bcg1_sel_pad[2] ( .I(IOLDO), .T(GNDI), .PAD(stimbcg1sel2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimbcg1sel2) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_bcg1_sel_2__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_bcg1_selio[2] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mfflsre ( input D0, SP, CK, LSR, output Q );

  FD1P3DX INST01( .D(D0), .SP(SP), .CK(CK), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module stim_bcg1_sel_1_ ( input IOLDO, output stimbcg1sel1 );
  wire   GNDI;

  xo2iobuf \stim_bcg1_sel_pad[1] ( .I(IOLDO), .T(GNDI), .PAD(stimbcg1sel1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimbcg1sel1) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_bcg1_sel_1__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_bcg1_selio[1] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_bcg1_sel_0_ ( input IOLDO, output stimbcg1sel0 );
  wire   GNDI;

  xo2iobuf \stim_bcg1_sel_pad[0] ( .I(IOLDO), .T(GNDI), .PAD(stimbcg1sel0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimbcg1sel0) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_bcg1_sel_0__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_bcg1_selio[0] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_bcg0_sel_2_ ( input IOLDO, output stimbcg0sel2 );
  wire   GNDI;

  xo2iobuf \stim_bcg0_sel_pad[2] ( .I(IOLDO), .T(GNDI), .PAD(stimbcg0sel2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimbcg0sel2) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_bcg0_sel_2__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_bcg0_selio[2] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_bcg0_sel_1_ ( input IOLDO, output stimbcg0sel1 );
  wire   GNDI;

  xo2iobuf \stim_bcg0_sel_pad[1] ( .I(IOLDO), .T(GNDI), .PAD(stimbcg0sel1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimbcg0sel1) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_bcg0_sel_1__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_bcg0_selio[1] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_bcg0_sel_0_ ( input IOLDO, output stimbcg0sel0 );
  wire   GNDI;

  xo2iobuf \stim_bcg0_sel_pad[0] ( .I(IOLDO), .T(GNDI), .PAD(stimbcg0sel0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimbcg0sel0) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_bcg0_sel_0__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_bcg0_selio[0] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac1_val_7_ ( input IOLDO, output stimdac1val7 );
  wire   GNDI;

  xo2iobuf \stim_dac1_val_pad[7] ( .I(IOLDO), .T(GNDI), .PAD(stimdac1val7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac1val7) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac1_val_7__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac1_valio[7] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac1_val_6_ ( input IOLDO, output stimdac1val6 );
  wire   GNDI;

  xo2iobuf \stim_dac1_val_pad[6] ( .I(IOLDO), .T(GNDI), .PAD(stimdac1val6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac1val6) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac1_val_6__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac1_valio[6] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac1_val_5_ ( input IOLDO, output stimdac1val5 );
  wire   GNDI;

  xo2iobuf \stim_dac1_val_pad[5] ( .I(IOLDO), .T(GNDI), .PAD(stimdac1val5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac1val5) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac1_val_5__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac1_valio[5] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac1_val_4_ ( input IOLDO, output stimdac1val4 );
  wire   GNDI;

  xo2iobuf \stim_dac1_val_pad[4] ( .I(IOLDO), .T(GNDI), .PAD(stimdac1val4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac1val4) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac1_val_4__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac1_valio[4] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac1_val_3_ ( input IOLDO, output stimdac1val3 );
  wire   GNDI;

  xo2iobuf \stim_dac1_val_pad[3] ( .I(IOLDO), .T(GNDI), .PAD(stimdac1val3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac1val3) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac1_val_3__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac1_valio[3] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac1_val_2_ ( input IOLDO, output stimdac1val2 );
  wire   GNDI;

  xo2iobuf \stim_dac1_val_pad[2] ( .I(IOLDO), .T(GNDI), .PAD(stimdac1val2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac1val2) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac1_val_2__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac1_valio[2] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac1_val_1_ ( input IOLDO, output stimdac1val1 );
  wire   GNDI;

  xo2iobuf \stim_dac1_val_pad[1] ( .I(IOLDO), .T(GNDI), .PAD(stimdac1val1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac1val1) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac1_val_1__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac1_valio[1] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac1_val_0_ ( input IOLDO, output stimdac1val0 );
  wire   GNDI;

  xo2iobuf \stim_dac1_val_pad[0] ( .I(IOLDO), .T(GNDI), .PAD(stimdac1val0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac1val0) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac1_val_0__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac1_valio[0] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac0_val_7_ ( input IOLDO, output stimdac0val7 );
  wire   GNDI;

  xo2iobuf \stim_dac0_val_pad[7] ( .I(IOLDO), .T(GNDI), .PAD(stimdac0val7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac0val7) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac0_val_7__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac0_valio[7] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac0_val_6_ ( input IOLDO, output stimdac0val6 );
  wire   GNDI;

  xo2iobuf \stim_dac0_val_pad[6] ( .I(IOLDO), .T(GNDI), .PAD(stimdac0val6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac0val6) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac0_val_6__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac0_valio[6] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac0_val_5_ ( input IOLDO, output stimdac0val5 );
  wire   GNDI;

  xo2iobuf \stim_dac0_val_pad[5] ( .I(IOLDO), .T(GNDI), .PAD(stimdac0val5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac0val5) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac0_val_5__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac0_valio[5] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac0_val_4_ ( input IOLDO, output stimdac0val4 );
  wire   GNDI;

  xo2iobuf \stim_dac0_val_pad[4] ( .I(IOLDO), .T(GNDI), .PAD(stimdac0val4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac0val4) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac0_val_4__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac0_valio[4] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac0_val_3_ ( input IOLDO, output stimdac0val3 );
  wire   GNDI;

  xo2iobuf \stim_dac0_val_pad[3] ( .I(IOLDO), .T(GNDI), .PAD(stimdac0val3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac0val3) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac0_val_3__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac0_valio[3] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac0_val_2_ ( input IOLDO, output stimdac0val2 );
  wire   GNDI;

  xo2iobuf \stim_dac0_val_pad[2] ( .I(IOLDO), .T(GNDI), .PAD(stimdac0val2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac0val2) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac0_val_2__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac0_valio[2] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac0_val_1_ ( input IOLDO, output stimdac0val1 );
  wire   GNDI;

  xo2iobuf \stim_dac0_val_pad[1] ( .I(IOLDO), .T(GNDI), .PAD(stimdac0val1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac0val1) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac0_val_1__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac0_valio[1] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_dac0_val_0_ ( input IOLDO, output stimdac0val0 );
  wire   GNDI;

  xo2iobuf \stim_dac0_val_pad[0] ( .I(IOLDO), .T(GNDI), .PAD(stimdac0val0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimdac0val0) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_dac0_val_0__MGIOL ( output IOLDO, input OPOS, CE, CLK );
  wire   GNDI, OPOS_dly, CLK_dly, CE_dly;

  mfflsre \u_cg_fsm_r_stim_dac0_valio[0] ( .D0(OPOS_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_ca_7_ ( input IOLDO, output stimca7 );
  wire   GNDI;

  xo2iobuf \stim_ca_pad[7] ( .I(IOLDO), .T(GNDI), .PAD(stimca7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimca7) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_ca_7__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_caio[7] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_ca_6_ ( input IOLDO, output stimca6 );
  wire   GNDI;

  xo2iobuf \stim_ca_pad[6] ( .I(IOLDO), .T(GNDI), .PAD(stimca6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimca6) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_ca_6__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_caio[6] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_ca_5_ ( input IOLDO, output stimca5 );
  wire   GNDI;

  xo2iobuf \stim_ca_pad[5] ( .I(IOLDO), .T(GNDI), .PAD(stimca5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimca5) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_ca_5__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_caio[5] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_ca_4_ ( input IOLDO, output stimca4 );
  wire   GNDI;

  xo2iobuf \stim_ca_pad[4] ( .I(IOLDO), .T(GNDI), .PAD(stimca4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimca4) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_ca_4__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_caio[4] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_ca_3_ ( input IOLDO, output stimca3 );
  wire   GNDI;

  xo2iobuf \stim_ca_pad[3] ( .I(IOLDO), .T(GNDI), .PAD(stimca3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimca3) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_ca_3__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_caio[3] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_ca_2_ ( input IOLDO, output stimca2 );
  wire   GNDI;

  xo2iobuf \stim_ca_pad[2] ( .I(IOLDO), .T(GNDI), .PAD(stimca2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimca2) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_ca_2__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_caio[2] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_ca_1_ ( input IOLDO, output stimca1 );
  wire   GNDI;

  xo2iobuf \stim_ca_pad[1] ( .I(IOLDO), .T(GNDI), .PAD(stimca1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimca1) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_ca_1__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_caio[1] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_ca_0_ ( input IOLDO, output stimca0 );
  wire   GNDI;

  xo2iobuf \stim_ca_pad[0] ( .I(IOLDO), .T(GNDI), .PAD(stimca0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stimca0) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_ca_0__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_caio[0] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_an_7_ ( input IOLDO, output stiman7 );
  wire   GNDI;

  xo2iobuf \stim_an_pad[7] ( .I(IOLDO), .T(GNDI), .PAD(stiman7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stiman7) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_an_7__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_anio[7] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_an_6_ ( input IOLDO, output stiman6 );
  wire   GNDI;

  xo2iobuf \stim_an_pad[6] ( .I(IOLDO), .T(GNDI), .PAD(stiman6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stiman6) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_an_6__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_anio[6] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_an_5_ ( input IOLDO, output stiman5 );
  wire   GNDI;

  xo2iobuf \stim_an_pad[5] ( .I(IOLDO), .T(GNDI), .PAD(stiman5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stiman5) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_an_5__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_anio[5] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_an_4_ ( input IOLDO, output stiman4 );
  wire   GNDI;

  xo2iobuf \stim_an_pad[4] ( .I(IOLDO), .T(GNDI), .PAD(stiman4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stiman4) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_an_4__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_anio[4] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_an_3_ ( input IOLDO, output stiman3 );
  wire   GNDI;

  xo2iobuf \stim_an_pad[3] ( .I(IOLDO), .T(GNDI), .PAD(stiman3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stiman3) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_an_3__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_anio[3] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_an_2_ ( input IOLDO, output stiman2 );
  wire   GNDI;

  xo2iobuf \stim_an_pad[2] ( .I(IOLDO), .T(GNDI), .PAD(stiman2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stiman2) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_an_2__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_anio[2] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_an_1_ ( input IOLDO, output stiman1 );
  wire   GNDI;

  xo2iobuf \stim_an_pad[1] ( .I(IOLDO), .T(GNDI), .PAD(stiman1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stiman1) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_an_1__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_anio[1] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_an_0_ ( input IOLDO, output stiman0 );
  wire   GNDI;

  xo2iobuf \stim_an_pad[0] ( .I(IOLDO), .T(GNDI), .PAD(stiman0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stiman0) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_an_0__MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre \u_cg_fsm_r_stim_anio[0] ( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module stim_comp_en_n ( input IOLDO, output stim_comp_en_n );
  wire   GNDI;

  xo2iobuf stim_comp_en_n_pad( .I(IOLDO), .T(GNDI), .PAD(stim_comp_en_n));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => stim_comp_en_n) = (0:0:0,0:0:0);
  endspecify

endmodule

module stim_comp_en_n_MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre u_cg_fsm_r_stim_comp_enio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module data_out ( input PADDO, output data_out );
  wire   GNDI;

  xo2iobuf data_out_pad( .I(PADDO), .T(GNDI), .PAD(data_out));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => data_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk_out ( input PADDO, output clk_out );
  wire   GNDI;

  xo2iobuf clk_out_pad( .I(PADDO), .T(GNDI), .PAD(clk_out));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => clk_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module lv_oe_n ( input PADDO, output lv_oe_n );
  wire   GNDI;

  xo2iobuf lv_oe_n_pad( .I(PADDO), .T(GNDI), .PAD(lv_oe_n));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => lv_oe_n) = (0:0:0,0:0:0);
  endspecify

endmodule

module lv_dir ( input PADDO, output lv_dir );
  wire   GNDI;

  xo2iobuf lv_dir_pad( .I(PADDO), .T(GNDI), .PAD(lv_dir));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => lv_dir) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_15_ ( input PADDO, output ledout15 );
  wire   GNDI;

  xo2iobuf \led_out_pad[15] ( .I(PADDO), .T(GNDI), .PAD(ledout15));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout15) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_14_ ( input PADDO, output ledout14 );
  wire   GNDI;

  xo2iobuf \led_out_pad[14] ( .I(PADDO), .T(GNDI), .PAD(ledout14));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout14) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_13_ ( input PADDO, output ledout13 );
  wire   GNDI;

  xo2iobuf \led_out_pad[13] ( .I(PADDO), .T(GNDI), .PAD(ledout13));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout13) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_12_ ( input PADDO, output ledout12 );
  wire   GNDI;

  xo2iobuf \led_out_pad[12] ( .I(PADDO), .T(GNDI), .PAD(ledout12));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout12) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_11_ ( input PADDO, output ledout11 );
  wire   GNDI;

  xo2iobuf \led_out_pad[11] ( .I(PADDO), .T(GNDI), .PAD(ledout11));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout11) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_10_ ( input PADDO, output ledout10 );
  wire   GNDI;

  xo2iobuf \led_out_pad[10] ( .I(PADDO), .T(GNDI), .PAD(ledout10));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout10) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_9_ ( input PADDO, output ledout9 );
  wire   GNDI;

  xo2iobuf \led_out_pad[9] ( .I(PADDO), .T(GNDI), .PAD(ledout9));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout9) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_8_ ( input PADDO, output ledout8 );
  wire   GNDI;

  xo2iobuf \led_out_pad[8] ( .I(PADDO), .T(GNDI), .PAD(ledout8));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout8) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_7_ ( input PADDO, output ledout7 );
  wire   GNDI;

  xo2iobuf \led_out_pad[7] ( .I(PADDO), .T(GNDI), .PAD(ledout7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout7) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_6_ ( input PADDO, output ledout6 );
  wire   GNDI;

  xo2iobuf \led_out_pad[6] ( .I(PADDO), .T(GNDI), .PAD(ledout6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout6) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_5_ ( input PADDO, output ledout5 );
  wire   GNDI;

  xo2iobuf \led_out_pad[5] ( .I(PADDO), .T(GNDI), .PAD(ledout5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout5) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_4_ ( input PADDO, output ledout4 );
  wire   GNDI;

  xo2iobuf \led_out_pad[4] ( .I(PADDO), .T(GNDI), .PAD(ledout4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout4) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_3_ ( input PADDO, output ledout3 );
  wire   GNDI;

  xo2iobuf \led_out_pad[3] ( .I(PADDO), .T(GNDI), .PAD(ledout3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout3) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_2_ ( input PADDO, output ledout2 );
  wire   GNDI;

  xo2iobuf \led_out_pad[2] ( .I(PADDO), .T(GNDI), .PAD(ledout2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout2) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_out_1_ ( input PADDO, output ledout1 );
  wire   GNDI;

  xo2iobuf \led_out_pad[1] ( .I(PADDO), .T(GNDI), .PAD(ledout1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ledout1) = (0:0:0,0:0:0);
  endspecify

endmodule

module polarity_2_ ( output PADDI, input polarity2 );

  xo2iobuf0115 \polarity_pad[2] ( .Z(PADDI), .PAD(polarity2));

  specify
    (polarity2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge polarity2, 0:0:0);
    $width (negedge polarity2, 0:0:0);
  endspecify

endmodule

module xo2iobuf0115 ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module polarity_1_ ( output PADDI, input polarity1 );

  xo2iobuf0114 \polarity_pad[1] ( .Z(PADDI), .PAD(polarity1));

  specify
    (polarity1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge polarity1, 0:0:0);
    $width (negedge polarity1, 0:0:0);
  endspecify

endmodule

module polarity_0_ ( output PADDI, input polarity0 );

  xo2iobuf0115 \polarity_pad[0] ( .Z(PADDI), .PAD(polarity0));

  specify
    (polarity0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge polarity0, 0:0:0);
    $width (negedge polarity0, 0:0:0);
  endspecify

endmodule

module sw2_pb ( output PADDI, input sw2_pb );

  xo2iobuf0115 sw2_pb_pad( .Z(PADDI), .PAD(sw2_pb));

  specify
    (sw2_pb => PADDI) = (0:0:0,0:0:0);
    $width (posedge sw2_pb, 0:0:0);
    $width (negedge sw2_pb, 0:0:0);
  endspecify

endmodule

module sw2_pb_MGIOL ( input DI, CLK, output IN );
  wire   VCCI, GNDI, DI_dly, CLK_dly;

  smuxlregsre \u_debounce_sw2_r_pb_inio[0] ( .D0(DI_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IN) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI, 0:0:0, 0:0:0,,,, CLK_dly, DI_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module smuxlregsre ( input D0, SP, CK, LSR, output Q );

  IFS1P3BX INST01( .D(D0), .SP(SP), .SCLK(CK), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module sw2_b ( output PADDI, input sw2_b );

  xo2iobuf0115 sw2_b_pad( .Z(PADDI), .PAD(sw2_b));

  specify
    (sw2_b => PADDI) = (0:0:0,0:0:0);
    $width (posedge sw2_b, 0:0:0);
    $width (negedge sw2_b, 0:0:0);
  endspecify

endmodule

module sw2_a ( output PADDI, input sw2_a );

  xo2iobuf0115 sw2_a_pad( .Z(PADDI), .PAD(sw2_a));

  specify
    (sw2_a => PADDI) = (0:0:0,0:0:0);
    $width (posedge sw2_a, 0:0:0);
    $width (negedge sw2_a, 0:0:0);
  endspecify

endmodule

module sw1_pb ( output PADDI, input sw1_pb );

  xo2iobuf0115 sw1_pb_pad( .Z(PADDI), .PAD(sw1_pb));

  specify
    (sw1_pb => PADDI) = (0:0:0,0:0:0);
    $width (posedge sw1_pb, 0:0:0);
    $width (negedge sw1_pb, 0:0:0);
  endspecify

endmodule

module sw1_pb_MGIOL ( input DI, CLK, output IN );
  wire   VCCI, GNDI, DI_dly, CLK_dly;

  smuxlregsre \u_debounce_sw1_r_pb_inio[0] ( .D0(DI_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(IN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IN) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI, 0:0:0, 0:0:0,,,, CLK_dly, DI_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module sw1_b ( output PADDI, input sw1_b );

  xo2iobuf0115 sw1_b_pad( .Z(PADDI), .PAD(sw1_b));

  specify
    (sw1_b => PADDI) = (0:0:0,0:0:0);
    $width (posedge sw1_b, 0:0:0);
    $width (negedge sw1_b, 0:0:0);
  endspecify

endmodule

module sw1_a ( output PADDI, input sw1_a );

  xo2iobuf0115 sw1_a_pad( .Z(PADDI), .PAD(sw1_a));

  specify
    (sw1_a => PADDI) = (0:0:0,0:0:0);
    $width (posedge sw1_a, 0:0:0);
    $width (negedge sw1_a, 0:0:0);
  endspecify

endmodule

module internal_osc ( output OSC );
  wire   GNDI;

  OSCH_B internal_osc_OSCH( .STDBY(GNDI), .OSC(OSC), .SEDSTDBY());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module OSCH_B ( input STDBY, output OSC, SEDSTDBY );

  OSCH INST10( .STDBY(STDBY), .OSC(OSC), .SEDSTDBY(SEDSTDBY));
  defparam INST10.NOM_FREQ = "9.50";
endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule
