\nomenclature{ALU}{Arithmatic Logic Unit}
\nomenclature{BFM}{Bus Functional Model}
\nomenclature{CCR}{Condition Code Register}
\nomenclature{CSR}{Control and Status Register}
\nomenclature{DUT}{Design Under Test}
\nomenclature{FSM}{Finite State Machine}
\nomenclature{IC}{Integrated Circuit}
\nomenclature{RAM}{Random-Access Memory}
\nomenclature{SVA}{SystemVerilog Assertion}
\nomenclature{TLM}{Transaction-Level Modeling}
\nomenclature{UVC}{Universal Verification Component}
\nomenclature{UVM}{Universal Verification Methodology}