`timescale 1ns / 1ps


module sseg(
   input  wire clk, reset,
   input  wire [15:0] binary_in,
   output reg  [3:0] anode,
   output reg  [7:0] sseg
);

   // TODO

endmodule
