{
  "module_name": "starfive-jh7100.h",
  "hash_id": "c9bece64af1da701e160533695e3bff321fb3bde7cfea3eb68e5e707da0624b6",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/starfive-jh7100.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_RESET_STARFIVE_JH7100_H__\n#define __DT_BINDINGS_RESET_STARFIVE_JH7100_H__\n\n#define JH7100_RSTN_DOM3AHB_BUS\t\t0\n#define JH7100_RSTN_DOM7AHB_BUS\t\t1\n#define JH7100_RST_U74\t\t\t2\n#define JH7100_RSTN_U74_AXI\t\t3\n#define JH7100_RSTN_SGDMA2P_AHB\t\t4\n#define JH7100_RSTN_SGDMA2P_AXI\t\t5\n#define JH7100_RSTN_DMA2PNOC_AXI\t6\n#define JH7100_RSTN_DLA_AXI\t\t7\n#define JH7100_RSTN_DLANOC_AXI\t\t8\n#define JH7100_RSTN_DLA_APB\t\t9\n#define JH7100_RST_VP6_DRESET\t\t10\n#define JH7100_RST_VP6_BRESET\t\t11\n#define JH7100_RSTN_VP6_AXI\t\t12\n#define JH7100_RSTN_VDECBRG_MAIN\t13\n#define JH7100_RSTN_VDEC_AXI\t\t14\n#define JH7100_RSTN_VDEC_BCLK\t\t15\n#define JH7100_RSTN_VDEC_CCLK\t\t16\n#define JH7100_RSTN_VDEC_APB\t\t17\n#define JH7100_RSTN_JPEG_AXI\t\t18\n#define JH7100_RSTN_JPEG_CCLK\t\t19\n#define JH7100_RSTN_JPEG_APB\t\t20\n#define JH7100_RSTN_JPCGC300_MAIN\t21\n#define JH7100_RSTN_GC300_2X\t\t22\n#define JH7100_RSTN_GC300_AXI\t\t23\n#define JH7100_RSTN_GC300_AHB\t\t24\n#define JH7100_RSTN_VENC_AXI\t\t25\n#define JH7100_RSTN_VENCBRG_MAIN\t26\n#define JH7100_RSTN_VENC_BCLK\t\t27\n#define JH7100_RSTN_VENC_CCLK\t\t28\n#define JH7100_RSTN_VENC_APB\t\t29\n#define JH7100_RSTN_DDRPHY_APB\t\t30\n#define JH7100_RSTN_NOC_ROB\t\t31\n#define JH7100_RSTN_NOC_COG\t\t32\n#define JH7100_RSTN_HIFI4_AXI\t\t33\n#define JH7100_RSTN_HIFI4NOC_AXI\t34\n#define JH7100_RST_HIFI4_DRESET\t\t35\n#define JH7100_RST_HIFI4_BRESET\t\t36\n#define JH7100_RSTN_USB_AXI\t\t37\n#define JH7100_RSTN_USBNOC_AXI\t\t38\n#define JH7100_RSTN_SGDMA1P_AXI\t\t39\n#define JH7100_RSTN_DMA1P_AXI\t\t40\n#define JH7100_RSTN_X2C_AXI\t\t41\n#define JH7100_RSTN_NNE_AHB\t\t42\n#define JH7100_RSTN_NNE_AXI\t\t43\n#define JH7100_RSTN_NNENOC_AXI\t\t44\n#define JH7100_RSTN_DLASLV_AXI\t\t45\n#define JH7100_RSTN_DSPX2C_AXI\t\t46\n#define JH7100_RSTN_VIN_SRC\t\t47\n#define JH7100_RSTN_ISPSLV_AXI\t\t48\n#define JH7100_RSTN_VIN_AXI\t\t49\n#define JH7100_RSTN_VINNOC_AXI\t\t50\n#define JH7100_RSTN_ISP0_AXI\t\t51\n#define JH7100_RSTN_ISP0NOC_AXI\t\t52\n#define JH7100_RSTN_ISP1_AXI\t\t53\n#define JH7100_RSTN_ISP1NOC_AXI\t\t54\n#define JH7100_RSTN_VOUT_SRC\t\t55\n#define JH7100_RSTN_DISP_AXI\t\t56\n#define JH7100_RSTN_DISPNOC_AXI\t\t57\n#define JH7100_RSTN_SDIO0_AHB\t\t58\n#define JH7100_RSTN_SDIO1_AHB\t\t59\n#define JH7100_RSTN_GMAC_AHB\t\t60\n#define JH7100_RSTN_SPI2AHB_AHB\t\t61\n#define JH7100_RSTN_SPI2AHB_CORE\t62\n#define JH7100_RSTN_EZMASTER_AHB\t63\n#define JH7100_RST_E24\t\t\t64\n#define JH7100_RSTN_QSPI_AHB\t\t65\n#define JH7100_RSTN_QSPI_CORE\t\t66\n#define JH7100_RSTN_QSPI_APB\t\t67\n#define JH7100_RSTN_SEC_AHB\t\t68\n#define JH7100_RSTN_AES\t\t\t69\n#define JH7100_RSTN_PKA\t\t\t70\n#define JH7100_RSTN_SHA\t\t\t71\n#define JH7100_RSTN_TRNG_APB\t\t72\n#define JH7100_RSTN_OTP_APB\t\t73\n#define JH7100_RSTN_UART0_APB\t\t74\n#define JH7100_RSTN_UART0_CORE\t\t75\n#define JH7100_RSTN_UART1_APB\t\t76\n#define JH7100_RSTN_UART1_CORE\t\t77\n#define JH7100_RSTN_SPI0_APB\t\t78\n#define JH7100_RSTN_SPI0_CORE\t\t79\n#define JH7100_RSTN_SPI1_APB\t\t80\n#define JH7100_RSTN_SPI1_CORE\t\t81\n#define JH7100_RSTN_I2C0_APB\t\t82\n#define JH7100_RSTN_I2C0_CORE\t\t83\n#define JH7100_RSTN_I2C1_APB\t\t84\n#define JH7100_RSTN_I2C1_CORE\t\t85\n#define JH7100_RSTN_GPIO_APB\t\t86\n#define JH7100_RSTN_UART2_APB\t\t87\n#define JH7100_RSTN_UART2_CORE\t\t88\n#define JH7100_RSTN_UART3_APB\t\t89\n#define JH7100_RSTN_UART3_CORE\t\t90\n#define JH7100_RSTN_SPI2_APB\t\t91\n#define JH7100_RSTN_SPI2_CORE\t\t92\n#define JH7100_RSTN_SPI3_APB\t\t93\n#define JH7100_RSTN_SPI3_CORE\t\t94\n#define JH7100_RSTN_I2C2_APB\t\t95\n#define JH7100_RSTN_I2C2_CORE\t\t96\n#define JH7100_RSTN_I2C3_APB\t\t97\n#define JH7100_RSTN_I2C3_CORE\t\t98\n#define JH7100_RSTN_WDTIMER_APB\t\t99\n#define JH7100_RSTN_WDT\t\t\t100\n#define JH7100_RSTN_TIMER0\t\t101\n#define JH7100_RSTN_TIMER1\t\t102\n#define JH7100_RSTN_TIMER2\t\t103\n#define JH7100_RSTN_TIMER3\t\t104\n#define JH7100_RSTN_TIMER4\t\t105\n#define JH7100_RSTN_TIMER5\t\t106\n#define JH7100_RSTN_TIMER6\t\t107\n#define JH7100_RSTN_VP6INTC_APB\t\t108\n#define JH7100_RSTN_PWM_APB\t\t109\n#define JH7100_RSTN_MSI_APB\t\t110\n#define JH7100_RSTN_TEMP_APB\t\t111\n#define JH7100_RSTN_TEMP_SENSE\t\t112\n#define JH7100_RSTN_SYSERR_APB\t\t113\n\n#define JH7100_RSTN_END\t\t\t114\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}