Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sat Jun 15 14:42:15 2024
| Host         : tony-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file RV32I_SoC_control_sets_placed.rpt
| Design       : RV32I_SoC
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           16 |
| No           | No                    | Yes                    |              34 |           10 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |             996 |          441 |
| Yes          | No                    | Yes                    |              12 |            2 |
| Yes          | Yes                   | No                     |              42 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |            Enable Signal           |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  iCPU/regfile_inst/bbstub_douta[13] |                                    |                                     |                1 |              1 |         1.00 |
|  clk_125mhz_IBUF                    |                                    |                                     |                1 |              1 |         1.00 |
|  iCPU/regfile_inst/cs_mem_reg_i_6_0 |                                    | iCPU/regfile_inst/cs_mem_reg_i_10_0 |                1 |              2 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/rst_reg[0]       |                                     |                1 |              4 |         4.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/iMEM_i_13_0[0]   | rst                                 |                2 |              7 |         3.50 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/E[0]             | rst                                 |                1 |              7 |         7.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/HEX0[6]_i_2_0[0] | rst                                 |                1 |              7 |         7.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/HEX1[6]_i_3[0]   | rst                                 |                3 |              7 |         2.33 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/HEX1[6]_i_4_0[0] | rst                                 |                1 |              7 |         7.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/LEDS[3]_i_4_0[0] | rst                                 |                2 |              7 |         3.50 |
|  iPLL/inst/clk0                     | iSeg7/seg_cnt[1]                   | rst                                 |                2 |             12 |         6.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x28              |                                     |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x29              |                                     |               12 |             32 |         2.67 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x26              |                                     |               12 |             32 |         2.67 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x21              |                                     |               15 |             32 |         2.13 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x6               |                                     |               12 |             32 |         2.67 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x27              |                                     |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x3[11]_i_1_n_1   |                                     |               12 |             32 |         2.67 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x31              |                                     |               19 |             32 |         1.68 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x17              |                                     |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x16              |                                     |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x7               |                                     |               20 |             32 |         1.60 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x2[11]_i_1_n_1   |                                     |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x15              |                                     |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x13              |                                     |                9 |             32 |         3.56 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x4               |                                     |               12 |             32 |         2.67 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x10              |                                     |               13 |             32 |         2.46 |
|  n_0_605_BUFG                       |                                    |                                     |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x9               |                                     |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x18              |                                     |               18 |             32 |         1.78 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x19              |                                     |               22 |             32 |         1.45 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x30              |                                     |               13 |             32 |         2.46 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x8               |                                     |               12 |             32 |         2.67 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x1               |                                     |               10 |             32 |         3.20 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x22              |                                     |               17 |             32 |         1.88 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x11              |                                     |               18 |             32 |         1.78 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x12              |                                     |               10 |             32 |         3.20 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x14              |                                     |               17 |             32 |         1.88 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x20              |                                     |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x23              |                                     |               17 |             32 |         1.88 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x24              |                                     |                9 |             32 |         3.56 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x5               |                                     |                9 |             32 |         3.56 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x25              |                                     |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     |                                    | rst                                 |               10 |             34 |         3.40 |
+-------------------------------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+


