// ***********************/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**
// async_fifo            /**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/***
// *********************/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/****
+incdir+$RTL_ROOT/soc/soc_top/include
$RTL_ROOT/sim_model/mdl_async_fifo/debug_fifo_monitor.v
$RTL_ROOT/sim_model/mdl_async_fifo/sim_async_fifo.v