// Seed: 1386946237
module module_0 (
    input wand id_0,
    input tri id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wor id_4
);
  logic [-1  <<  1 : 1] id_6;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd83
) (
    output wire id_0,
    input wand id_1,
    input uwire id_2,
    output wand id_3,
    input wand id_4,
    input tri1 _id_5,
    input supply1 id_6,
    output uwire id_7,
    input tri0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_8,
      id_4
  );
  wire [-1 'b0 : id_5] id_11;
endmodule
