QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_sideband_util_v1_0_11 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_sideband_util_v1_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:56 on Jul 13,2023
vlog -64 -L smartconnect_v1_0 -L axi_sideband_util_v1_0_11 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work axi_sideband_util_v1_0_11 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_sideband_util_v1_0_11/.cxl.systemverilog.axi_sideband_util_v1_0_11.axi_sideband_util_v1_0_11.lin64.cmf 
-- Compiling module axi_sideband_util_v1_0_11_top

Top level modules:
	axi_sideband_util_v1_0_11_top
End time: 11:32:56 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
