
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    width:68%;
    height:30%;
    display:block;  
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3, h4 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=sync_Pulse_Xilinx><h1 id="entity-sync_pulse_xilinx">Entity: sync_Pulse_Xilinx</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 998.3333333333334 110"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="395,0 410,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="193.33333333333337" height="50" fill="black" x="410" y="0"></rect><rect id="SvgjsRect1007" width="189.33333333333337" height="45" fill="#bdecb6" x="412" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="390" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="425" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   BITS </tspan></text><line id="SvgjsLine1012" x1="395" y1="15" x2="410" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="390" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   T_MISC_SYNC_DEPTH </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="425" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   SYNC_DEPTH </tspan></text><line id="SvgjsLine1017" x1="395" y1="35" x2="410" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1018" width="193.33333333333337" height="50" fill="black" x="410" y="55"></rect><rect id="SvgjsRect1019" width="189.33333333333337" height="45" fill="#fdfd96" x="412" y="57"></rect><text id="SvgjsText1020" font-family="Helvetica" x="390" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1022" font-family="Helvetica" x="425" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1023" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   Clock </tspan></text><line id="SvgjsLine1024" x1="395" y1="70" x2="410" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1025" font-family="Helvetica" x="390" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(BITS - 1 downto 0) </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="425" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   Input </tspan></text><line id="SvgjsLine1029" x1="395" y1="90" x2="410" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1030" font-family="Helvetica" x="623.3333333333334" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="623.3333333333334" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(BITS - 1 downto 0) </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="588.3333333333334" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="588.3333333333334" svgjs:data="{&quot;newLined&quot;:true}">   Output </tspan></text><line id="SvgjsLine1034" x1="603.3333333333334" y1="70" x2="618.3333333333334" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>EMACS settings: -<em>-  tab-width: 2; indent-tabs-mode: t -</em>- vim: tabstop=2:shiftwidth=2:noexpandtab kate: tab-width 2; replace-tabs off; indent-width 2; ============================================================================= Authors:          Patrick Lehmann Entity:           sync_Pulse_Xilinx Description:</p><hr /><p>This is a multi-bit clock-domain-crossing circuit optimized for Xilinx FPGAs. It synchronizes multiple pulsed bits into the clock-domain <code>Clock</code>. It utilizes two <code>FD</code> instances from <code>UniSim.vComponents</code>. All bits are independent from each other. If you need a platform independent version of this synchronizer, please use <code>PoC.misc.sync.Pulse</code>, which internally instantiates this module if a Xilinx FPGA is detected. .. ATTENTION:: Use this synchronizer for very short signals (pulse). CONSTRAINTS: This relative placement of the internal sites are constrained by RLOCs. Xilinx ISE UCF or XCF file: .. code-block:: VHDL NET "<em>_async"    TIG; INST "</em>FF1_METASTABILITY_FFS" TNM = "METASTABILITY_FFS"; TIMESPEC "TS_MetaStability" = FROM FFS TO "METASTABILITY_FFS" TIG; Xilinx Vivado xdc file: The XDC file <code>sync_Pulse_Xilinx.xdc</code> must be directly applied to all instances of sync_Pulse_Xilinx. To achieve this, set the property <code>SCOPED_TO_REF</code> to <code>sync_Pulse_Xilinx</code> within the Vivado project. Load the XDC file defining the clocks before that XDC file by using the property <code>PROCESSING_ORDER</code>. .. literalinclude:: ../../../ucf/misc/sync/sync_Pulse_Xilinx.xdc :language: xdc :tab-width: 2 :linenos: :lines: 4-8 License: ============================================================================= Copyright 2007-2016 Technische Universitaet Dresden - Germany Chair of VLSI-Design, Diagnostics and Architecture Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a> Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. =============================================================================</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BITS</td>
<td>positive</td>
<td>1</td>
<td>number of bit to be synchronized</td>
</tr>
<tr>
<td>SYNC_DEPTH</td>
<td>T_MISC_SYNC_DEPTH</td>
<td>2</td>
<td>generate SYNC_DEPTH many stages, at least 2</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock</td>
<td>in</td>
<td>std_logic</td>
<td>Clock to be synchronized to</td>
</tr>
<tr>
<td>Input</td>
<td>in</td>
<td>std_logic_vector(BITS - 1 downto 0)</td>
<td>Data to be synchronized</td>
</tr>
<tr>
<td>Output</td>
<td>out</td>
<td>std_logic_vector(BITS - 1 downto 0)</td>
<td>synchronised data</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Captured_async</td>
<td>std_logic_vector(BITS - 1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>Input_sync</td>
<td>std_logic_vector(BITS - 1 downto 0)</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT_I</td>
<td>bit_vector</td>
<td>(0 to BITS - 1 =&gt; '0')</td>
<td></td>
</tr>
</tbody>
</table><h2 id="instantiations">Instantiations</h2><ul>
<li>Sync: PoC.sync_Bits_Xilinx</li>
</ul><br><br><br><br><br><br>