





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » FPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-268908.html">
    <link rel="next" href="x86-271460.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-268908.html">Previous</a></li>


          

<li><a href="x86-245307.html">Up</a></li>


          

<li><a href="x86-271460.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <li>
                <ul>
                  <li><a href="index.html">Instruction set</a></li>
                  <li><a href="x86-175915.html">Registers</a></li>
                  <li><a href="x86-190707.html">Protection, privilege</a></li>
                  <li><a href="x86-224627.html">Exceptions</a></li>
                  <li><a href="x86-225699.html">Addressing modes</a></li>
                  <li><a href="x86-229455.html">Opcodes</a></li>
                  
                </ul>
              </li>
              <li>FPU</li>
              <li>
                <ul>
                  <li><a href="x86-245307.html">Instruction set</a></li>
                  <li><a href="x86-307843.html">Registers, data types</a></li>
                  
                </ul>
              </li>
              <li>MMX</li>
              <li>
                <ul>
                  <li><a href="x86-318646.html">Instruction set</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">FIST            Store integer                        Exceptions: I P</span></span><br><span class="line"><span class="ngb">FISTP           Store integer and pop</span>                C3 C2 C1 C0: ? ? * ?</span><br><span class="line"></span><br><span class="line"><span class="ngb">FIST</span> destination</span><br><span class="line"><span class="ngb">FISTP</span> destination</span><br><span class="line"></span><br><span class="line">                ; FIST                  ; FISTP</span><br><span class="line">        <span class="ngb">Logic</span>   destination ← ST        destination ← ST</span><br><span class="line">                                        pop ST</span><br><span class="line"></span><br><span class="line">    FIST converts the value in ST into a signed integer according to the</span><br><span class="line">    RC field of the control word. It then stores ST at destination,</span><br><span class="line">    which can be either a word or short integer in memory.</span><br><span class="line"></span><br><span class="line">    FISTP operates like FIST, except that it also pops the stack and</span><br><span class="line">    supports a long integer destination.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Note</span></span><br><span class="line">    If the value in ST is too large to represent an integer, an invalid</span><br><span class="line">    operation exception is raised. The masked response is to write the</span><br><span class="line">    most negative integer to memory.</span><br><span class="line"></span><br><span class="line">    The destination operand cannot be one of the 80x86 general registers.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Opcode      Format</span></span><br><span class="line">    DF /2       FIST m16</span><br><span class="line">    DB /2       FIST m32</span><br><span class="line">    DF /3       FISTP m16</span><br><span class="line">    DB /3       FISTP m32</span><br><span class="line">    DF /7       FISTP m64</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Timing</span></span><br><span class="line">    Variations/</span><br><span class="line">    operand       8087         287        387      486     Pentium</span><br><span class="line">    fist  m16    (80-90)+EA   80-90      82-95    29-34     6      NP</span><br><span class="line">    fist  m32    (82-92)+EA   82-92      79-93    28-34     6      NP</span><br><span class="line">    fistp m16    (82-92)+EA   82-92      82-95    29-34     6      NP</span><br><span class="line">    fistp m32    (84-94)+EA   84-94      79-93    28-34     6      NP</span><br><span class="line">    fistp m64    (94-105)+EA  94-105     80-97    28-34     6      NP</span><br></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-250828.html">FBSTP</a>
            
          </li>
        
          <li>
            
              <a href="x86-288647.html">FST</a>
            
          </li>
        
          <li>
            
              <a href="x86-267134.html">FILD</a>
            
          </li>
        
          <li>
            
              <a href="x86-310852.html">FPU registers</a>
            
          </li>
        
          <li>
            
              <a href="x86-315779.html">CC</a>
            
          </li>
        
      </ul>
    </nav>
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:35:14</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

