<!DOCTYPE html>
<html>
<!-- Created by GNU Texinfo 7.0dev, http://www.gnu.org/software/texinfo/ -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<!-- This file documents the use of the GNU compilers.

Copyright Â© 1988-2024 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being "Funding Free Software", the Front-Cover
Texts being (a) (see below), and with the Back-Cover Texts being (b)
(see below).  A copy of the license is included in the section entitled
"GNU Free Documentation License".

(a) The FSF's Front-Cover Text is:

A GNU Manual

(b) The FSF's Back-Cover Text is:

You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development. -->
<title>SPARC Options (Using the GNU Compiler Collection (GCC))</title>

<meta name="description" content="SPARC Options (Using the GNU Compiler Collection (GCC))">
<meta name="keywords" content="SPARC Options (Using the GNU Compiler Collection (GCC))">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta name="viewport" content="width=device-width,initial-scale=1">

<link href="index.html" rel="start" title="Top">
<link href="Indices.html" rel="index" title="Indices">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Submodel-Options.html" rel="up" title="Submodel Options">
<link href="System-V-Options.html" rel="next" title="System V Options">
<link href="Solaris-2-Options.html" rel="prev" title="Solaris 2 Options">
<style type="text/css">
<!--
a.copiable-link {visibility: hidden; text-decoration: none; line-height: 0em}
kbd.key {font-style: normal}
span:hover a.copiable-link {visibility: visible}
-->
</style>
<link rel="stylesheet" type="text/css" href="/texinfo-manuals.css">


</head>

<body lang="en_US">
<div class="subsection-level-extent" id="SPARC-Options">
<div class="nav-panel">
<p>
Next: <a href="System-V-Options.html" accesskey="n" rel="next">Options for System V</a>, Previous: <a href="Solaris-2-Options.html" accesskey="p" rel="prev">Solaris 2 Options</a>, Up: <a href="Submodel-Options.html" accesskey="u" rel="up">Machine-Dependent Options</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Indices.html" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<h4 class="subsection" id="SPARC-Options-1"><span>3.19.47 SPARC Options<a class="copiable-link" href="#SPARC-Options-1"> &para;</a></span></h4>
<a class="index-entry-id" id="index-SPARC-options"></a>

<p>These &lsquo;<samp class="samp">-m</samp>&rsquo; options are supported on the SPARC:
</p>
<dl class="table">
<dt><a class="index-entry-id" id="index-mapp_002dregs"></a>
<a id="index-mno_002dapp_002dregs"></a><span><code class="code">-mno-app-regs</code><a class="copiable-link" href="#index-mno_002dapp_002dregs"> &para;</a></span></dt>
<dt><code class="code">-mapp-regs</code></dt>
<dd><p>Specify <samp class="option">-mapp-regs</samp> to generate output using the global registers
2 through 4, which the SPARC SVR4 ABI reserves for applications.  Like the
global register 1, each global register 2 through 4 is then treated as an
allocable register that is clobbered by function calls.  This is the default.
</p>
<p>To be fully SVR4 ABI-compliant at the cost of some performance loss,
specify <samp class="option">-mno-app-regs</samp>.  You should compile libraries and system
software with this option.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dflat"></a>
<a id="index-mflat"></a><span><code class="code">-mflat</code><a class="copiable-link" href="#index-mflat"> &para;</a></span></dt>
<dt><code class="code">-mno-flat</code></dt>
<dd><p>With <samp class="option">-mflat</samp>, the compiler does not generate save/restore instructions
and uses a &ldquo;flat&rdquo; or single register window model.  This model is compatible
with the regular register window model.  The local registers and the input
registers (0&ndash;5) are still treated as &ldquo;call-saved&rdquo; registers and are
saved on the stack as needed.
</p>
<p>With <samp class="option">-mno-flat</samp> (the default), the compiler generates save/restore
instructions (except for leaf functions).  This is the normal operating mode.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mhard_002dfloat-8"></a>
<a id="index-mfpu-4"></a><span><code class="code">-mfpu</code><a class="copiable-link" href="#index-mfpu-4"> &para;</a></span></dt>
<dt><code class="code">-mhard-float</code></dt>
<dd><p>Generate output containing floating-point instructions.  This is the
default.
</p>
</dd>
<dt><a class="index-entry-id" id="index-msoft_002dfloat-13"></a>
<a id="index-mno_002dfpu"></a><span><code class="code">-mno-fpu</code><a class="copiable-link" href="#index-mno_002dfpu"> &para;</a></span></dt>
<dt><code class="code">-msoft-float</code></dt>
<dd><p>Generate output containing library calls for floating point.
<strong class="strong">Warning:</strong> the requisite libraries are not available for all SPARC
targets.  Normally the facilities of the machine&rsquo;s usual C compiler are
used, but this cannot be done directly in cross-compilation.  You must make
your own arrangements to provide suitable library functions for
cross-compilation.  The embedded targets &lsquo;<samp class="samp">sparc-*-aout</samp>&rsquo; and
&lsquo;<samp class="samp">sparclite-*-*</samp>&rsquo; do provide software floating-point support.
</p>
<p><samp class="option">-msoft-float</samp> changes the calling convention in the output file;
therefore, it is only useful if you compile <em class="emph">all</em> of a program with
this option.  In particular, you need to compile <samp class="file">libgcc.a</samp>, the
library that comes with GCC, with <samp class="option">-msoft-float</samp> in order for
this to work.
</p>
</dd>
<dt><a id="index-mhard_002dquad_002dfloat"></a><span><code class="code">-mhard-quad-float</code><a class="copiable-link" href="#index-mhard_002dquad_002dfloat"> &para;</a></span></dt>
<dd><p>Generate output containing quad-word (long double) floating-point
instructions.
</p>
</dd>
<dt><a id="index-msoft_002dquad_002dfloat"></a><span><code class="code">-msoft-quad-float</code><a class="copiable-link" href="#index-msoft_002dquad_002dfloat"> &para;</a></span></dt>
<dd><p>Generate output containing library calls for quad-word (long double)
floating-point instructions.  The functions called are those specified
in the SPARC ABI.  This is the default.
</p>
<p>As of this writing, there are no SPARC implementations that have hardware
support for the quad-word floating-point instructions.  They all invoke
a trap handler for one of these instructions, and then the trap handler
emulates the effect of the instruction.  Because of the trap handler overhead,
this is much slower than calling the ABI library routines.  Thus the
<samp class="option">-msoft-quad-float</samp> option is the default.
</p>
</dd>
<dt><a class="index-entry-id" id="index-munaligned_002ddoubles"></a>
<a id="index-mno_002dunaligned_002ddoubles"></a><span><code class="code">-mno-unaligned-doubles</code><a class="copiable-link" href="#index-mno_002dunaligned_002ddoubles"> &para;</a></span></dt>
<dt><code class="code">-munaligned-doubles</code></dt>
<dd><p>Assume that doubles have 8-byte alignment.  This is the default.
</p>
<p>With <samp class="option">-munaligned-doubles</samp>, GCC assumes that doubles have 8-byte
alignment only if they are contained in another type, or if they have an
absolute address.  Otherwise, it assumes they have 4-byte alignment.
Specifying this option avoids some rare compatibility problems with code
generated by other compilers.  It is not the default because it results
in a performance loss, especially for floating-point code.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002duser_002dmode"></a>
<a id="index-muser_002dmode"></a><span><code class="code">-muser-mode</code><a class="copiable-link" href="#index-muser_002dmode"> &para;</a></span></dt>
<dt><code class="code">-mno-user-mode</code></dt>
<dd><p>Do not generate code that can only run in supervisor mode.  This is relevant
only for the <code class="code">casa</code> instruction emitted for the LEON3 processor.  This
is the default.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dfaster_002dstructs"></a>
<a id="index-mfaster_002dstructs"></a><span><code class="code">-mfaster-structs</code><a class="copiable-link" href="#index-mfaster_002dstructs"> &para;</a></span></dt>
<dt><code class="code">-mno-faster-structs</code></dt>
<dd><p>With <samp class="option">-mfaster-structs</samp>, the compiler assumes that structures
should have 8-byte alignment.  This enables the use of pairs of
<code class="code">ldd</code> and <code class="code">std</code> instructions for copies in structure
assignment, in place of twice as many <code class="code">ld</code> and <code class="code">st</code> pairs.
However, the use of this changed alignment directly violates the SPARC
ABI.  Thus, it&rsquo;s intended only for use on targets where the developer
acknowledges that their resulting code is not directly in line with
the rules of the ABI.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dstd_002dstruct_002dreturn"></a>
<a id="index-mstd_002dstruct_002dreturn"></a><span><code class="code">-mstd-struct-return</code><a class="copiable-link" href="#index-mstd_002dstruct_002dreturn"> &para;</a></span></dt>
<dt><code class="code">-mno-std-struct-return</code></dt>
<dd><p>With <samp class="option">-mstd-struct-return</samp>, the compiler generates checking code
in functions returning structures or unions to detect size mismatches
between the two sides of function calls, as per the 32-bit ABI.
</p>
<p>The default is <samp class="option">-mno-std-struct-return</samp>.  This option has no effect
in 64-bit mode.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dlra"></a>
<a id="index-mlra-3"></a><span><code class="code">-mlra</code><a class="copiable-link" href="#index-mlra-3"> &para;</a></span></dt>
<dt><code class="code">-mno-lra</code></dt>
<dd><p>Enable Local Register Allocation.  This is the default for SPARC since GCC 7
so <samp class="option">-mno-lra</samp> needs to be passed to get old Reload.
</p>
</dd>
<dt><a id="index-mcpu-12"></a><span><code class="code">-mcpu=<var class="var">cpu_type</var></code><a class="copiable-link" href="#index-mcpu-12"> &para;</a></span></dt>
<dd><p>Set the instruction set, register set, and instruction scheduling parameters
for machine type <var class="var">cpu_type</var>.  Supported values for <var class="var">cpu_type</var> are
&lsquo;<samp class="samp">v7</samp>&rsquo;, &lsquo;<samp class="samp">cypress</samp>&rsquo;, &lsquo;<samp class="samp">v8</samp>&rsquo;, &lsquo;<samp class="samp">supersparc</samp>&rsquo;, &lsquo;<samp class="samp">hypersparc</samp>&rsquo;,
&lsquo;<samp class="samp">leon</samp>&rsquo;, &lsquo;<samp class="samp">leon3</samp>&rsquo;, &lsquo;<samp class="samp">leon3v7</samp>&rsquo;, &lsquo;<samp class="samp">leon5</samp>&rsquo;, &lsquo;<samp class="samp">sparclite</samp>&rsquo;,
&lsquo;<samp class="samp">f930</samp>&rsquo;, &lsquo;<samp class="samp">f934</samp>&rsquo;, &lsquo;<samp class="samp">sparclite86x</samp>&rsquo;, &lsquo;<samp class="samp">sparclet</samp>&rsquo;, &lsquo;<samp class="samp">tsc701</samp>&rsquo;,
&lsquo;<samp class="samp">v9</samp>&rsquo;, &lsquo;<samp class="samp">ultrasparc</samp>&rsquo;, &lsquo;<samp class="samp">ultrasparc3</samp>&rsquo;, &lsquo;<samp class="samp">niagara</samp>&rsquo;,
&lsquo;<samp class="samp">niagara2</samp>&rsquo;, &lsquo;<samp class="samp">niagara3</samp>&rsquo;, &lsquo;<samp class="samp">niagara4</samp>&rsquo;, &lsquo;<samp class="samp">niagara7</samp>&rsquo; and
&lsquo;<samp class="samp">m8</samp>&rsquo;.
</p>
<p>Native Solaris and GNU/Linux toolchains also support the value &lsquo;<samp class="samp">native</samp>&rsquo;,
which selects the best architecture option for the host processor.
<samp class="option">-mcpu=native</samp> has no effect if GCC does not recognize
the processor.
</p>
<p>Default instruction scheduling parameters are used for values that select
an architecture and not an implementation.  These are &lsquo;<samp class="samp">v7</samp>&rsquo;, &lsquo;<samp class="samp">v8</samp>&rsquo;,
&lsquo;<samp class="samp">sparclite</samp>&rsquo;, &lsquo;<samp class="samp">sparclet</samp>&rsquo;, &lsquo;<samp class="samp">v9</samp>&rsquo;.
</p>
<p>Here is a list of each supported architecture and their supported
implementations.
</p>
<dl class="table">
<dt>v7</dt>
<dd><p>cypress, leon3v7
</p>
</dd>
<dt>v8</dt>
<dd><p>supersparc, hypersparc, leon, leon3, leon5
</p>
</dd>
<dt>sparclite</dt>
<dd><p>f930, f934, sparclite86x
</p>
</dd>
<dt>sparclet</dt>
<dd><p>tsc701
</p>
</dd>
<dt>v9</dt>
<dd><p>ultrasparc, ultrasparc3, niagara, niagara2, niagara3, niagara4,
niagara7, m8
</p></dd>
</dl>

<p>By default (unless configured otherwise), GCC generates code for the V7
variant of the SPARC architecture.  With <samp class="option">-mcpu=cypress</samp>, the compiler
additionally optimizes it for the Cypress CY7C602 chip, as used in the
SPARCStation/SPARCServer 3xx series.  This is also appropriate for the older
SPARCStation 1, 2, IPX etc.
</p>
<p>With <samp class="option">-mcpu=v8</samp>, GCC generates code for the V8 variant of the SPARC
architecture.  The only difference from V7 code is that the compiler emits
the integer multiply and integer divide instructions which exist in SPARC-V8
but not in SPARC-V7.  With <samp class="option">-mcpu=supersparc</samp>, the compiler additionally
optimizes it for the SuperSPARC chip, as used in the SPARCStation 10, 1000 and
2000 series.
</p>
<p>With <samp class="option">-mcpu=sparclite</samp>, GCC generates code for the SPARClite variant of
the SPARC architecture.  This adds the integer multiply, integer divide step
and scan (<code class="code">ffs</code>) instructions which exist in SPARClite but not in SPARC-V7.
With <samp class="option">-mcpu=f930</samp>, the compiler additionally optimizes it for the
Fujitsu MB86930 chip, which is the original SPARClite, with no FPU.  With
<samp class="option">-mcpu=f934</samp>, the compiler additionally optimizes it for the Fujitsu
MB86934 chip, which is the more recent SPARClite with FPU.
</p>
<p>With <samp class="option">-mcpu=sparclet</samp>, GCC generates code for the SPARClet variant of
the SPARC architecture.  This adds the integer multiply, multiply/accumulate,
integer divide step and scan (<code class="code">ffs</code>) instructions which exist in SPARClet
but not in SPARC-V7.  With <samp class="option">-mcpu=tsc701</samp>, the compiler additionally
optimizes it for the TEMIC SPARClet chip.
</p>
<p>With <samp class="option">-mcpu=v9</samp>, GCC generates code for the V9 variant of the SPARC
architecture.  This adds 64-bit integer and floating-point move instructions,
3 additional floating-point condition code registers and conditional move
instructions.  With <samp class="option">-mcpu=ultrasparc</samp>, the compiler additionally
optimizes it for the Sun UltraSPARC I/II/IIi chips.  With
<samp class="option">-mcpu=ultrasparc3</samp>, the compiler additionally optimizes it for the
Sun UltraSPARC III/III+/IIIi/IIIi+/IV/IV+ chips.  With
<samp class="option">-mcpu=niagara</samp>, the compiler additionally optimizes it for
Sun UltraSPARC T1 chips.  With <samp class="option">-mcpu=niagara2</samp>, the compiler
additionally optimizes it for Sun UltraSPARC T2 chips. With
<samp class="option">-mcpu=niagara3</samp>, the compiler additionally optimizes it for Sun
UltraSPARC T3 chips.  With <samp class="option">-mcpu=niagara4</samp>, the compiler
additionally optimizes it for Sun UltraSPARC T4 chips.  With
<samp class="option">-mcpu=niagara7</samp>, the compiler additionally optimizes it for
Oracle SPARC M7 chips.  With <samp class="option">-mcpu=m8</samp>, the compiler
additionally optimizes it for Oracle M8 chips.
</p>
</dd>
<dt><a id="index-mtune-15"></a><span><code class="code">-mtune=<var class="var">cpu_type</var></code><a class="copiable-link" href="#index-mtune-15"> &para;</a></span></dt>
<dd><p>Set the instruction scheduling parameters for machine type
<var class="var">cpu_type</var>, but do not set the instruction set or register set that the
option <samp class="option">-mcpu=<var class="var">cpu_type</var></samp> does.
</p>
<p>The same values for <samp class="option">-mcpu=<var class="var">cpu_type</var></samp> can be used for
<samp class="option">-mtune=<var class="var">cpu_type</var></samp>, but the only useful values are those
that select a particular CPU implementation.  Those are
&lsquo;<samp class="samp">cypress</samp>&rsquo;, &lsquo;<samp class="samp">supersparc</samp>&rsquo;, &lsquo;<samp class="samp">hypersparc</samp>&rsquo;, &lsquo;<samp class="samp">leon</samp>&rsquo;,
&lsquo;<samp class="samp">leon3</samp>&rsquo;, &lsquo;<samp class="samp">leon3v7</samp>&rsquo;, &lsquo;<samp class="samp">leon5</samp>&rsquo;, &lsquo;<samp class="samp">f930</samp>&rsquo;, &lsquo;<samp class="samp">f934</samp>&rsquo;,
&lsquo;<samp class="samp">sparclite86x</samp>&rsquo;, &lsquo;<samp class="samp">tsc701</samp>&rsquo;, &lsquo;<samp class="samp">ultrasparc</samp>&rsquo;,
&lsquo;<samp class="samp">ultrasparc3</samp>&rsquo;, &lsquo;<samp class="samp">niagara</samp>&rsquo;, &lsquo;<samp class="samp">niagara2</samp>&rsquo;, &lsquo;<samp class="samp">niagara3</samp>&rsquo;,
&lsquo;<samp class="samp">niagara4</samp>&rsquo;, &lsquo;<samp class="samp">niagara7</samp>&rsquo; and &lsquo;<samp class="samp">m8</samp>&rsquo;.  With native Solaris
and GNU/Linux toolchains, &lsquo;<samp class="samp">native</samp>&rsquo; can also be used.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dv8plus"></a>
<a id="index-mv8plus"></a><span><code class="code">-mv8plus</code><a class="copiable-link" href="#index-mv8plus"> &para;</a></span></dt>
<dt><code class="code">-mno-v8plus</code></dt>
<dd><p>With <samp class="option">-mv8plus</samp>, GCC generates code for the SPARC-V8+ ABI.  The
difference from the V8 ABI is that the global and out registers are
considered 64 bits wide.  This is enabled by default on Solaris in 32-bit
mode for all SPARC-V9 processors.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dvis"></a>
<a id="index-mvis"></a><span><code class="code">-mvis</code><a class="copiable-link" href="#index-mvis"> &para;</a></span></dt>
<dt><code class="code">-mno-vis</code></dt>
<dd><p>With <samp class="option">-mvis</samp>, GCC generates code that takes advantage of the UltraSPARC
Visual Instruction Set extensions.  The default is <samp class="option">-mno-vis</samp>.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dvis2"></a>
<a id="index-mvis2"></a><span><code class="code">-mvis2</code><a class="copiable-link" href="#index-mvis2"> &para;</a></span></dt>
<dt><code class="code">-mno-vis2</code></dt>
<dd><p>With <samp class="option">-mvis2</samp>, GCC generates code that takes advantage of
version 2.0 of the UltraSPARC Visual Instruction Set extensions.  The
default is <samp class="option">-mvis2</samp> when targeting a cpu that supports such
instructions, such as UltraSPARC-III and later.  Setting <samp class="option">-mvis2</samp>
also sets <samp class="option">-mvis</samp>.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dvis3"></a>
<a id="index-mvis3"></a><span><code class="code">-mvis3</code><a class="copiable-link" href="#index-mvis3"> &para;</a></span></dt>
<dt><code class="code">-mno-vis3</code></dt>
<dd><p>With <samp class="option">-mvis3</samp>, GCC generates code that takes advantage of
version 3.0 of the UltraSPARC Visual Instruction Set extensions.  The
default is <samp class="option">-mvis3</samp> when targeting a cpu that supports such
instructions, such as niagara-3 and later.  Setting <samp class="option">-mvis3</samp>
also sets <samp class="option">-mvis2</samp> and <samp class="option">-mvis</samp>.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dvis4"></a>
<a id="index-mvis4"></a><span><code class="code">-mvis4</code><a class="copiable-link" href="#index-mvis4"> &para;</a></span></dt>
<dt><code class="code">-mno-vis4</code></dt>
<dd><p>With <samp class="option">-mvis4</samp>, GCC generates code that takes advantage of
version 4.0 of the UltraSPARC Visual Instruction Set extensions.  The
default is <samp class="option">-mvis4</samp> when targeting a cpu that supports such
instructions, such as niagara-7 and later.  Setting <samp class="option">-mvis4</samp>
also sets <samp class="option">-mvis3</samp>, <samp class="option">-mvis2</samp> and <samp class="option">-mvis</samp>.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dvis4b"></a>
<a id="index-mvis4b"></a><span><code class="code">-mvis4b</code><a class="copiable-link" href="#index-mvis4b"> &para;</a></span></dt>
<dt><code class="code">-mno-vis4b</code></dt>
<dd><p>With <samp class="option">-mvis4b</samp>, GCC generates code that takes advantage of
version 4.0 of the UltraSPARC Visual Instruction Set extensions, plus
the additional VIS instructions introduced in the Oracle SPARC
Architecture 2017.  The default is <samp class="option">-mvis4b</samp> when targeting a
cpu that supports such instructions, such as m8 and later.  Setting
<samp class="option">-mvis4b</samp> also sets <samp class="option">-mvis4</samp>, <samp class="option">-mvis3</samp>,
<samp class="option">-mvis2</samp> and <samp class="option">-mvis</samp>.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dcbcond"></a>
<a id="index-mcbcond"></a><span><code class="code">-mcbcond</code><a class="copiable-link" href="#index-mcbcond"> &para;</a></span></dt>
<dt><code class="code">-mno-cbcond</code></dt>
<dd><p>With <samp class="option">-mcbcond</samp>, GCC generates code that takes advantage of the UltraSPARC
Compare-and-Branch-on-Condition instructions.  The default is <samp class="option">-mcbcond</samp>
when targeting a CPU that supports such instructions, such as Niagara-4 and
later.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dfmaf"></a>
<a id="index-mfmaf"></a><span><code class="code">-mfmaf</code><a class="copiable-link" href="#index-mfmaf"> &para;</a></span></dt>
<dt><code class="code">-mno-fmaf</code></dt>
<dd><p>With <samp class="option">-mfmaf</samp>, GCC generates code that takes advantage of the UltraSPARC
Fused Multiply-Add Floating-point instructions.  The default is <samp class="option">-mfmaf</samp>
when targeting a CPU that supports such instructions, such as Niagara-3 and
later.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dfsmuld"></a>
<a id="index-mfsmuld"></a><span><code class="code">-mfsmuld</code><a class="copiable-link" href="#index-mfsmuld"> &para;</a></span></dt>
<dt><code class="code">-mno-fsmuld</code></dt>
<dd><p>With <samp class="option">-mfsmuld</samp>, GCC generates code that takes advantage of the
Floating-point Multiply Single to Double (FsMULd) instruction.  The default is
<samp class="option">-mfsmuld</samp> when targeting a CPU supporting the architecture versions V8
or V9 with FPU except <samp class="option">-mcpu=leon</samp>.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dpopc"></a>
<a id="index-mpopc"></a><span><code class="code">-mpopc</code><a class="copiable-link" href="#index-mpopc"> &para;</a></span></dt>
<dt><code class="code">-mno-popc</code></dt>
<dd><p>With <samp class="option">-mpopc</samp>, GCC generates code that takes advantage of the UltraSPARC
Population Count instruction.  The default is <samp class="option">-mpopc</samp>
when targeting a CPU that supports such an instruction, such as Niagara-2 and
later.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dsubxc"></a>
<a id="index-msubxc"></a><span><code class="code">-msubxc</code><a class="copiable-link" href="#index-msubxc"> &para;</a></span></dt>
<dt><code class="code">-mno-subxc</code></dt>
<dd><p>With <samp class="option">-msubxc</samp>, GCC generates code that takes advantage of the UltraSPARC
Subtract-Extended-with-Carry instruction.  The default is <samp class="option">-msubxc</samp>
when targeting a CPU that supports such an instruction, such as Niagara-7 and
later.
</p>
</dd>
<dt><a id="index-mfix_002dat697f"></a><span><code class="code">-mfix-at697f</code><a class="copiable-link" href="#index-mfix_002dat697f"> &para;</a></span></dt>
<dd><p>Enable the documented workaround for the single erratum of the Atmel AT697F
processor (which corresponds to erratum #13 of the AT697E processor).
</p>
</dd>
<dt><a id="index-mfix_002dut699"></a><span><code class="code">-mfix-ut699</code><a class="copiable-link" href="#index-mfix_002dut699"> &para;</a></span></dt>
<dd><p>Enable the documented workarounds for the floating-point errata and the data
cache nullify errata of the UT699 processor.
</p>
</dd>
<dt><a id="index-mfix_002dut700"></a><span><code class="code">-mfix-ut700</code><a class="copiable-link" href="#index-mfix_002dut700"> &para;</a></span></dt>
<dd><p>Enable the documented workaround for the back-to-back store errata of
the UT699E/UT700 processor.
</p>
</dd>
<dt><a id="index-mfix_002dgr712rc"></a><span><code class="code">-mfix-gr712rc</code><a class="copiable-link" href="#index-mfix_002dgr712rc"> &para;</a></span></dt>
<dd><p>Enable the documented workaround for the back-to-back store errata of
the GR712RC processor.
</p></dd>
</dl>

<p>These &lsquo;<samp class="samp">-m</samp>&rsquo; options are supported in addition to the above
on SPARC-V9 processors in 64-bit environments:
</p>
<dl class="table">
<dt><a class="index-entry-id" id="index-m64-3"></a>
<a id="index-m32-1"></a><span><code class="code">-m32</code><a class="copiable-link" href="#index-m32-1"> &para;</a></span></dt>
<dt><code class="code">-m64</code></dt>
<dd><p>Generate code for a 32-bit or 64-bit environment.
The 32-bit environment sets int, long and pointer to 32 bits.
The 64-bit environment sets int to 32 bits and long and pointer
to 64 bits.
</p>
</dd>
<dt><a id="index-mcmodel-2"></a><span><code class="code">-mcmodel=<var class="var">which</var></code><a class="copiable-link" href="#index-mcmodel-2"> &para;</a></span></dt>
<dd><p>Set the code model to one of
</p>
<dl class="table">
<dt>&lsquo;<samp class="samp">medlow</samp>&rsquo;</dt>
<dd><p>The Medium/Low code model: 64-bit addresses, programs
must be linked in the low 32 bits of memory.  Programs can be statically
or dynamically linked.
</p>
</dd>
<dt>&lsquo;<samp class="samp">medmid</samp>&rsquo;</dt>
<dd><p>The Medium/Middle code model: 64-bit addresses, programs
must be linked in the low 44 bits of memory, the text and data segments must
be less than 2GB in size and the data segment must be located within 2GB of
the text segment.
</p>
</dd>
<dt>&lsquo;<samp class="samp">medany</samp>&rsquo;</dt>
<dd><p>The Medium/Anywhere code model: 64-bit addresses, programs
may be linked anywhere in memory, the text and data segments must be less
than 2GB in size and the data segment must be located within 2GB of the
text segment.
</p>
</dd>
<dt>&lsquo;<samp class="samp">embmedany</samp>&rsquo;</dt>
<dd><p>The Medium/Anywhere code model for embedded systems:
64-bit addresses, the text and data segments must be less than 2GB in
size, both starting anywhere in memory (determined at link time).  The
global register %g4 points to the base of the data segment.  Programs
are statically linked and PIC is not supported.
</p></dd>
</dl>

</dd>
<dt><a id="index-mmemory_002dmodel"></a><span><code class="code">-mmemory-model=<var class="var">mem-model</var></code><a class="copiable-link" href="#index-mmemory_002dmodel"> &para;</a></span></dt>
<dd><p>Set the memory model in force on the processor to one of
</p>
<dl class="table">
<dt>&lsquo;<samp class="samp">default</samp>&rsquo;</dt>
<dd><p>The default memory model for the processor and operating system.
</p>
</dd>
<dt>&lsquo;<samp class="samp">rmo</samp>&rsquo;</dt>
<dd><p>Relaxed Memory Order
</p>
</dd>
<dt>&lsquo;<samp class="samp">pso</samp>&rsquo;</dt>
<dd><p>Partial Store Order
</p>
</dd>
<dt>&lsquo;<samp class="samp">tso</samp>&rsquo;</dt>
<dd><p>Total Store Order
</p>
</dd>
<dt>&lsquo;<samp class="samp">sc</samp>&rsquo;</dt>
<dd><p>Sequential Consistency
</p></dd>
</dl>

<p>These memory models are formally defined in Appendix D of the SPARC-V9
architecture manual, as set in the processor&rsquo;s <code class="code">PSTATE.MM</code> field.
</p>
</dd>
<dt><a class="index-entry-id" id="index-mno_002dstack_002dbias"></a>
<a id="index-mstack_002dbias"></a><span><code class="code">-mstack-bias</code><a class="copiable-link" href="#index-mstack_002dbias"> &para;</a></span></dt>
<dt><code class="code">-mno-stack-bias</code></dt>
<dd><p>With <samp class="option">-mstack-bias</samp>, GCC assumes that the stack pointer, and
frame pointer if present, are offset by &minus;2047 which must be added back
when making stack frame references.  This is the default in 64-bit mode.
Otherwise, assume no such offset is present.
</p></dd>
</dl>

</div>
<hr>
<div class="nav-panel">
<p>
Next: <a href="System-V-Options.html">Options for System V</a>, Previous: <a href="Solaris-2-Options.html">Solaris 2 Options</a>, Up: <a href="Submodel-Options.html">Machine-Dependent Options</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Indices.html" title="Index" rel="index">Index</a>]</p>
</div>



</body>
</html>
