Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  8 16:57:45 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_drc -file Conv_Accel_Top_drc_routed.rpt -pb Conv_Accel_Top_drc_routed.pb -rpx Conv_Accel_Top_drc_routed.rpx
| Design       : Conv_Accel_Top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 11
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| DPIP-1      | Warning  | Input pipelining                                            | 6          |
| DPOP-2      | Warning  | MREG Output pipelining                                      | 3          |
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg input ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg input ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg input ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg input ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg input ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg input ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg multiplier stage ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg multiplier stage ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg multiplier stage ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net processer/FIFO_RD_CLK is a gated clock net sourced by a combinational pin processer/rgray[5]_i_2/O, cell processer/rgray[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT processer/rgray[5]_i_2 is driving clock pin of 28 cells. This could lead to large hold time violations. Involved cells are:
ConvAccel/inputBuffer/o_rempty_reg, ConvAccel/inputBuffer/rbin_reg[0], ConvAccel/inputBuffer/rbin_reg[1], ConvAccel/inputBuffer/rbin_reg[2], ConvAccel/inputBuffer/rbin_reg[3], ConvAccel/inputBuffer/rbin_reg[4], ConvAccel/inputBuffer/rbin_reg[5], ConvAccel/inputBuffer/rbin_reg[6], ConvAccel/inputBuffer/rgray_reg[0], ConvAccel/inputBuffer/rgray_reg[1], ConvAccel/inputBuffer/rgray_reg[2], ConvAccel/inputBuffer/rgray_reg[3], ConvAccel/inputBuffer/rgray_reg[4], ConvAccel/inputBuffer/rgray_reg[5], ConvAccel/inputBuffer/rq1_wgray_reg[0] (the first 15 of 28 listed)
Related violations: <none>


