
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

000114cc <.init>:
   114cc:	push	{r3, lr}
   114d0:	bl	11930 <ftello64@plt+0x48>
   114d4:	pop	{r3, pc}

Disassembly of section .plt:

000114d8 <pthread_mutex_unlock@plt-0x14>:
   114d8:	push	{lr}		; (str lr, [sp, #-4]!)
   114dc:	ldr	lr, [pc, #4]	; 114e8 <pthread_mutex_unlock@plt-0x4>
   114e0:	add	lr, pc, lr
   114e4:	ldr	pc, [lr, #8]!
   114e8:	andeq	r7, r2, r8, lsl fp

000114ec <pthread_mutex_unlock@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #159744	; 0x27000
   114f4:	ldr	pc, [ip, #2840]!	; 0xb18

000114f8 <calloc@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #159744	; 0x27000
   11500:	ldr	pc, [ip, #2832]!	; 0xb10

00011504 <fputs_unlocked@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #159744	; 0x27000
   1150c:	ldr	pc, [ip, #2824]!	; 0xb08

00011510 <wctype@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #159744	; 0x27000
   11518:	ldr	pc, [ip, #2816]!	; 0xb00

0001151c <raise@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #159744	; 0x27000
   11524:	ldr	pc, [ip, #2808]!	; 0xaf8

00011528 <wcrtomb@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #159744	; 0x27000
   11530:	ldr	pc, [ip, #2800]!	; 0xaf0

00011534 <iconv_close@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #159744	; 0x27000
   1153c:	ldr	pc, [ip, #2792]!	; 0xae8

00011540 <iswctype@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #159744	; 0x27000
   11548:	ldr	pc, [ip, #2784]!	; 0xae0

0001154c <iconv@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #159744	; 0x27000
   11554:	ldr	pc, [ip, #2776]!	; 0xad8

00011558 <strcmp@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #159744	; 0x27000
   11560:	ldr	pc, [ip, #2768]!	; 0xad0

00011564 <pthread_mutex_destroy@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #159744	; 0x27000
   1156c:	ldr	pc, [ip, #2760]!	; 0xac8

00011570 <fflush@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #159744	; 0x27000
   11578:	ldr	pc, [ip, #2752]!	; 0xac0

0001157c <wcwidth@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #159744	; 0x27000
   11584:	ldr	pc, [ip, #2744]!	; 0xab8

00011588 <memmove@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #159744	; 0x27000
   11590:	ldr	pc, [ip, #2736]!	; 0xab0

00011594 <free@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #159744	; 0x27000
   1159c:	ldr	pc, [ip, #2728]!	; 0xaa8

000115a0 <pthread_mutex_lock@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #159744	; 0x27000
   115a8:	ldr	pc, [ip, #2720]!	; 0xaa0

000115ac <ferror@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #159744	; 0x27000
   115b4:	ldr	pc, [ip, #2712]!	; 0xa98

000115b8 <_exit@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #159744	; 0x27000
   115c0:	ldr	pc, [ip, #2704]!	; 0xa90

000115c4 <memcpy@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #159744	; 0x27000
   115cc:	ldr	pc, [ip, #2696]!	; 0xa88

000115d0 <tolower@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #159744	; 0x27000
   115d8:	ldr	pc, [ip, #2688]!	; 0xa80

000115dc <pthread_mutex_init@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #159744	; 0x27000
   115e4:	ldr	pc, [ip, #2680]!	; 0xa78

000115e8 <towlower@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #159744	; 0x27000
   115f0:	ldr	pc, [ip, #2672]!	; 0xa70

000115f4 <mbsinit@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #159744	; 0x27000
   115fc:	ldr	pc, [ip, #2664]!	; 0xa68

00011600 <stpcpy@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #159744	; 0x27000
   11608:	ldr	pc, [ip, #2656]!	; 0xa60

0001160c <dcgettext@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #159744	; 0x27000
   11614:	ldr	pc, [ip, #2648]!	; 0xa58

00011618 <strdup@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #159744	; 0x27000
   11620:	ldr	pc, [ip, #2640]!	; 0xa50

00011624 <dup2@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #159744	; 0x27000
   1162c:	ldr	pc, [ip, #2632]!	; 0xa48

00011630 <realloc@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #159744	; 0x27000
   11638:	ldr	pc, [ip, #2624]!	; 0xa40

0001163c <textdomain@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #159744	; 0x27000
   11644:	ldr	pc, [ip, #2616]!	; 0xa38

00011648 <iswcntrl@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #159744	; 0x27000
   11650:	ldr	pc, [ip, #2608]!	; 0xa30

00011654 <iswprint@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #159744	; 0x27000
   1165c:	ldr	pc, [ip, #2600]!	; 0xa28

00011660 <__fxstat64@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #159744	; 0x27000
   11668:	ldr	pc, [ip, #2592]!	; 0xa20

0001166c <fwrite@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #159744	; 0x27000
   11674:	ldr	pc, [ip, #2584]!	; 0xa18

00011678 <lseek64@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #159744	; 0x27000
   11680:	ldr	pc, [ip, #2576]!	; 0xa10

00011684 <__ctype_get_mb_cur_max@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #159744	; 0x27000
   1168c:	ldr	pc, [ip, #2568]!	; 0xa08

00011690 <fread@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #159744	; 0x27000
   11698:	ldr	pc, [ip, #2560]!	; 0xa00

0001169c <__fpending@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #159744	; 0x27000
   116a4:	ldr	pc, [ip, #2552]!	; 0x9f8

000116a8 <ferror_unlocked@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #159744	; 0x27000
   116b0:	ldr	pc, [ip, #2544]!	; 0x9f0

000116b4 <mbrtowc@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #159744	; 0x27000
   116bc:	ldr	pc, [ip, #2536]!	; 0x9e8

000116c0 <error@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #159744	; 0x27000
   116c8:	ldr	pc, [ip, #2528]!	; 0x9e0

000116cc <open64@plt>:
   116cc:	add	ip, pc, #0, 12
   116d0:	add	ip, ip, #159744	; 0x27000
   116d4:	ldr	pc, [ip, #2520]!	; 0x9d8

000116d8 <malloc@plt>:
   116d8:	add	ip, pc, #0, 12
   116dc:	add	ip, ip, #159744	; 0x27000
   116e0:	ldr	pc, [ip, #2512]!	; 0x9d0

000116e4 <iconv_open@plt>:
   116e4:	add	ip, pc, #0, 12
   116e8:	add	ip, ip, #159744	; 0x27000
   116ec:	ldr	pc, [ip, #2504]!	; 0x9c8

000116f0 <__libc_start_main@plt>:
   116f0:	add	ip, pc, #0, 12
   116f4:	add	ip, ip, #159744	; 0x27000
   116f8:	ldr	pc, [ip, #2496]!	; 0x9c0

000116fc <__freading@plt>:
   116fc:	add	ip, pc, #0, 12
   11700:	add	ip, ip, #159744	; 0x27000
   11704:	ldr	pc, [ip, #2488]!	; 0x9b8

00011708 <__gmon_start__@plt>:
   11708:	add	ip, pc, #0, 12
   1170c:	add	ip, ip, #159744	; 0x27000
   11710:	ldr	pc, [ip, #2480]!	; 0x9b0

00011714 <freopen64@plt>:
   11714:	add	ip, pc, #0, 12
   11718:	add	ip, ip, #159744	; 0x27000
   1171c:	ldr	pc, [ip, #2472]!	; 0x9a8

00011720 <getopt_long@plt>:
   11720:	add	ip, pc, #0, 12
   11724:	add	ip, ip, #159744	; 0x27000
   11728:	ldr	pc, [ip, #2464]!	; 0x9a0

0001172c <__ctype_b_loc@plt>:
   1172c:	add	ip, pc, #0, 12
   11730:	add	ip, ip, #159744	; 0x27000
   11734:	ldr	pc, [ip, #2456]!	; 0x998

00011738 <exit@plt>:
   11738:	add	ip, pc, #0, 12
   1173c:	add	ip, ip, #159744	; 0x27000
   11740:	ldr	pc, [ip, #2448]!	; 0x990

00011744 <iswspace@plt>:
   11744:	add	ip, pc, #0, 12
   11748:	add	ip, ip, #159744	; 0x27000
   1174c:	ldr	pc, [ip, #2440]!	; 0x988

00011750 <bcmp@plt>:
   11750:	add	ip, pc, #0, 12
   11754:	add	ip, ip, #159744	; 0x27000
   11758:	ldr	pc, [ip, #2432]!	; 0x980

0001175c <strlen@plt>:
   1175c:	add	ip, pc, #0, 12
   11760:	add	ip, ip, #159744	; 0x27000
   11764:	ldr	pc, [ip, #2424]!	; 0x978

00011768 <strchr@plt>:
   11768:	add	ip, pc, #0, 12
   1176c:	add	ip, ip, #159744	; 0x27000
   11770:	ldr	pc, [ip, #2416]!	; 0x970

00011774 <__errno_location@plt>:
   11774:	add	ip, pc, #0, 12
   11778:	add	ip, ip, #159744	; 0x27000
   1177c:	ldr	pc, [ip, #2408]!	; 0x968

00011780 <iswalnum@plt>:
   11780:	add	ip, pc, #0, 12
   11784:	add	ip, ip, #159744	; 0x27000
   11788:	ldr	pc, [ip, #2400]!	; 0x960

0001178c <__sprintf_chk@plt>:
   1178c:	add	ip, pc, #0, 12
   11790:	add	ip, ip, #159744	; 0x27000
   11794:	ldr	pc, [ip, #2392]!	; 0x958

00011798 <__cxa_atexit@plt>:
   11798:	add	ip, pc, #0, 12
   1179c:	add	ip, ip, #159744	; 0x27000
   117a0:	ldr	pc, [ip, #2384]!	; 0x950

000117a4 <setvbuf@plt>:
   117a4:	add	ip, pc, #0, 12
   117a8:	add	ip, ip, #159744	; 0x27000
   117ac:	ldr	pc, [ip, #2376]!	; 0x948

000117b0 <memset@plt>:
   117b0:	add	ip, pc, #0, 12
   117b4:	add	ip, ip, #159744	; 0x27000
   117b8:	ldr	pc, [ip, #2368]!	; 0x940

000117bc <btowc@plt>:
   117bc:	add	ip, pc, #0, 12
   117c0:	add	ip, ip, #159744	; 0x27000
   117c4:	ldr	pc, [ip, #2360]!	; 0x938

000117c8 <__printf_chk@plt>:
   117c8:	add	ip, pc, #0, 12
   117cc:	add	ip, ip, #159744	; 0x27000
   117d0:	ldr	pc, [ip, #2352]!	; 0x930

000117d4 <fileno@plt>:
   117d4:	add	ip, pc, #0, 12
   117d8:	add	ip, ip, #159744	; 0x27000
   117dc:	ldr	pc, [ip, #2344]!	; 0x928

000117e0 <__fprintf_chk@plt>:
   117e0:	add	ip, pc, #0, 12
   117e4:	add	ip, ip, #159744	; 0x27000
   117e8:	ldr	pc, [ip, #2336]!	; 0x920

000117ec <memchr@plt>:
   117ec:	add	ip, pc, #0, 12
   117f0:	add	ip, ip, #159744	; 0x27000
   117f4:	ldr	pc, [ip, #2328]!	; 0x918

000117f8 <strtoimax@plt>:
   117f8:	add	ip, pc, #0, 12
   117fc:	add	ip, ip, #159744	; 0x27000
   11800:	ldr	pc, [ip, #2320]!	; 0x910

00011804 <fclose@plt>:
   11804:	add	ip, pc, #0, 12
   11808:	add	ip, ip, #159744	; 0x27000
   1180c:	ldr	pc, [ip, #2312]!	; 0x908

00011810 <strnlen@plt>:
   11810:	add	ip, pc, #0, 12
   11814:	add	ip, ip, #159744	; 0x27000
   11818:	ldr	pc, [ip, #2304]!	; 0x900

0001181c <fseeko64@plt>:
   1181c:	add	ip, pc, #0, 12
   11820:	add	ip, ip, #159744	; 0x27000
   11824:	ldr	pc, [ip, #2296]!	; 0x8f8

00011828 <setlocale@plt>:
   11828:	add	ip, pc, #0, 12
   1182c:	add	ip, ip, #159744	; 0x27000
   11830:	ldr	pc, [ip, #2288]!	; 0x8f0

00011834 <toupper@plt>:
   11834:	add	ip, pc, #0, 12
   11838:	add	ip, ip, #159744	; 0x27000
   1183c:	ldr	pc, [ip, #2280]!	; 0x8e8

00011840 <__explicit_bzero_chk@plt>:
   11840:	add	ip, pc, #0, 12
   11844:	add	ip, ip, #159744	; 0x27000
   11848:	ldr	pc, [ip, #2272]!	; 0x8e0

0001184c <strrchr@plt>:
   1184c:	add	ip, pc, #0, 12
   11850:	add	ip, ip, #159744	; 0x27000
   11854:	ldr	pc, [ip, #2264]!	; 0x8d8

00011858 <nl_langinfo@plt>:
   11858:	add	ip, pc, #0, 12
   1185c:	add	ip, ip, #159744	; 0x27000
   11860:	ldr	pc, [ip, #2256]!	; 0x8d0

00011864 <clearerr_unlocked@plt>:
   11864:	add	ip, pc, #0, 12
   11868:	add	ip, ip, #159744	; 0x27000
   1186c:	ldr	pc, [ip, #2248]!	; 0x8c8

00011870 <fopen64@plt>:
   11870:	add	ip, pc, #0, 12
   11874:	add	ip, ip, #159744	; 0x27000
   11878:	ldr	pc, [ip, #2240]!	; 0x8c0

0001187c <qsort@plt>:
   1187c:	add	ip, pc, #0, 12
   11880:	add	ip, ip, #159744	; 0x27000
   11884:	ldr	pc, [ip, #2232]!	; 0x8b8

00011888 <bindtextdomain@plt>:
   11888:	add	ip, pc, #0, 12
   1188c:	add	ip, ip, #159744	; 0x27000
   11890:	ldr	pc, [ip, #2224]!	; 0x8b0

00011894 <towupper@plt>:
   11894:	add	ip, pc, #0, 12
   11898:	add	ip, ip, #159744	; 0x27000
   1189c:	ldr	pc, [ip, #2216]!	; 0x8a8

000118a0 <strncmp@plt>:
   118a0:	add	ip, pc, #0, 12
   118a4:	add	ip, ip, #159744	; 0x27000
   118a8:	ldr	pc, [ip, #2208]!	; 0x8a0

000118ac <abort@plt>:
   118ac:	add	ip, pc, #0, 12
   118b0:	add	ip, ip, #159744	; 0x27000
   118b4:	ldr	pc, [ip, #2200]!	; 0x898

000118b8 <close@plt>:
   118b8:	add	ip, pc, #0, 12
   118bc:	add	ip, ip, #159744	; 0x27000
   118c0:	ldr	pc, [ip, #2192]!	; 0x890

000118c4 <putchar_unlocked@plt>:
   118c4:	add	ip, pc, #0, 12
   118c8:	add	ip, ip, #159744	; 0x27000
   118cc:	ldr	pc, [ip, #2184]!	; 0x888

000118d0 <__assert_fail@plt>:
   118d0:	add	ip, pc, #0, 12
   118d4:	add	ip, ip, #159744	; 0x27000
   118d8:	ldr	pc, [ip, #2176]!	; 0x880

000118dc <putc_unlocked@plt>:
   118dc:	add	ip, pc, #0, 12
   118e0:	add	ip, ip, #159744	; 0x27000
   118e4:	ldr	pc, [ip, #2168]!	; 0x878

000118e8 <ftello64@plt>:
   118e8:	add	ip, pc, #0, 12
   118ec:	add	ip, ip, #159744	; 0x27000
   118f0:	ldr	pc, [ip, #2160]!	; 0x870

Disassembly of section .text:

000118f4 <.text>:
   118f4:	mov	fp, #0
   118f8:	mov	lr, #0
   118fc:	pop	{r1}		; (ldr r1, [sp], #4)
   11900:	mov	r2, sp
   11904:	push	{r2}		; (str r2, [sp, #-4]!)
   11908:	push	{r0}		; (str r0, [sp, #-4]!)
   1190c:	ldr	ip, [pc, #16]	; 11924 <ftello64@plt+0x3c>
   11910:	push	{ip}		; (str ip, [sp, #-4]!)
   11914:	ldr	r0, [pc, #12]	; 11928 <ftello64@plt+0x40>
   11918:	ldr	r3, [pc, #12]	; 1192c <ftello64@plt+0x44>
   1191c:	bl	116f0 <__libc_start_main@plt>
   11920:	bl	118ac <abort@plt>
   11924:	muleq	r2, r4, r9
   11928:	andeq	r1, r1, r0, asr sp
   1192c:	andeq	r7, r2, r4, lsr r9
   11930:	ldr	r3, [pc, #20]	; 1194c <ftello64@plt+0x64>
   11934:	ldr	r2, [pc, #20]	; 11950 <ftello64@plt+0x68>
   11938:	add	r3, pc, r3
   1193c:	ldr	r2, [r3, r2]
   11940:	cmp	r2, #0
   11944:	bxeq	lr
   11948:	b	11708 <__gmon_start__@plt>
   1194c:	andeq	r7, r2, r0, asr #13
   11950:	andeq	r0, r0, r4, ror #2
   11954:	ldr	r0, [pc, #24]	; 11974 <ftello64@plt+0x8c>
   11958:	ldr	r3, [pc, #24]	; 11978 <ftello64@plt+0x90>
   1195c:	cmp	r3, r0
   11960:	bxeq	lr
   11964:	ldr	r3, [pc, #16]	; 1197c <ftello64@plt+0x94>
   11968:	cmp	r3, #0
   1196c:	bxeq	lr
   11970:	bx	r3
   11974:	ldrdeq	r9, [r3], -r0
   11978:	ldrdeq	r9, [r3], -r0
   1197c:	andeq	r0, r0, r0
   11980:	ldr	r0, [pc, #36]	; 119ac <ftello64@plt+0xc4>
   11984:	ldr	r1, [pc, #36]	; 119b0 <ftello64@plt+0xc8>
   11988:	sub	r1, r1, r0
   1198c:	asr	r1, r1, #2
   11990:	add	r1, r1, r1, lsr #31
   11994:	asrs	r1, r1, #1
   11998:	bxeq	lr
   1199c:	ldr	r3, [pc, #16]	; 119b4 <ftello64@plt+0xcc>
   119a0:	cmp	r3, #0
   119a4:	bxeq	lr
   119a8:	bx	r3
   119ac:	ldrdeq	r9, [r3], -r0
   119b0:	ldrdeq	r9, [r3], -r0
   119b4:	andeq	r0, r0, r0
   119b8:	push	{r4, lr}
   119bc:	ldr	r4, [pc, #24]	; 119dc <ftello64@plt+0xf4>
   119c0:	ldrb	r3, [r4]
   119c4:	cmp	r3, #0
   119c8:	popne	{r4, pc}
   119cc:	bl	11954 <ftello64@plt+0x6c>
   119d0:	mov	r3, #1
   119d4:	strb	r3, [r4]
   119d8:	pop	{r4, pc}
   119dc:	strdeq	r9, [r3], -r4
   119e0:	b	11980 <ftello64@plt+0x98>
   119e4:	push	{fp, lr}
   119e8:	mov	fp, sp
   119ec:	mov	r4, r0
   119f0:	cmp	r0, #0
   119f4:	bne	11b24 <ftello64@plt+0x23c>
   119f8:	movw	r1, #31219	; 0x79f3
   119fc:	movt	r1, #2
   11a00:	mov	r0, #0
   11a04:	mov	r2, #5
   11a08:	bl	1160c <dcgettext@plt>
   11a0c:	mov	r1, r0
   11a10:	movw	r0, #38924	; 0x980c
   11a14:	movt	r0, #3
   11a18:	ldr	r2, [r0]
   11a1c:	mov	r0, #1
   11a20:	mov	r3, r2
   11a24:	bl	117c8 <__printf_chk@plt>
   11a28:	movw	r1, #31310	; 0x7a4e
   11a2c:	movt	r1, #2
   11a30:	mov	r0, #0
   11a34:	mov	r2, #5
   11a38:	bl	1160c <dcgettext@plt>
   11a3c:	movw	r5, #37356	; 0x91ec
   11a40:	movt	r5, #3
   11a44:	ldr	r1, [r5]
   11a48:	bl	11504 <fputs_unlocked@plt>
   11a4c:	bl	11b68 <ftello64@plt+0x280>
   11a50:	bl	11b98 <ftello64@plt+0x2b0>
   11a54:	movw	r1, #31388	; 0x7a9c
   11a58:	movt	r1, #2
   11a5c:	mov	r0, #0
   11a60:	mov	r2, #5
   11a64:	bl	1160c <dcgettext@plt>
   11a68:	ldr	r1, [r5]
   11a6c:	bl	11504 <fputs_unlocked@plt>
   11a70:	movw	r1, #31529	; 0x7b29
   11a74:	movt	r1, #2
   11a78:	mov	r0, #0
   11a7c:	mov	r2, #5
   11a80:	bl	1160c <dcgettext@plt>
   11a84:	ldr	r1, [r5]
   11a88:	bl	11504 <fputs_unlocked@plt>
   11a8c:	movw	r1, #31657	; 0x7ba9
   11a90:	movt	r1, #2
   11a94:	mov	r0, #0
   11a98:	mov	r2, #5
   11a9c:	bl	1160c <dcgettext@plt>
   11aa0:	ldr	r1, [r5]
   11aa4:	bl	11504 <fputs_unlocked@plt>
   11aa8:	movw	r1, #32006	; 0x7d06
   11aac:	movt	r1, #2
   11ab0:	mov	r0, #0
   11ab4:	mov	r2, #5
   11ab8:	bl	1160c <dcgettext@plt>
   11abc:	ldr	r1, [r5]
   11ac0:	bl	11504 <fputs_unlocked@plt>
   11ac4:	movw	r1, #32424	; 0x7ea8
   11ac8:	movt	r1, #2
   11acc:	mov	r0, #0
   11ad0:	mov	r2, #5
   11ad4:	bl	1160c <dcgettext@plt>
   11ad8:	ldr	r1, [r5]
   11adc:	bl	11504 <fputs_unlocked@plt>
   11ae0:	movw	r1, #32630	; 0x7f76
   11ae4:	movt	r1, #2
   11ae8:	mov	r0, #0
   11aec:	mov	r2, #5
   11af0:	bl	1160c <dcgettext@plt>
   11af4:	ldr	r1, [r5]
   11af8:	bl	11504 <fputs_unlocked@plt>
   11afc:	movw	r1, #32675	; 0x7fa3
   11b00:	movt	r1, #2
   11b04:	mov	r0, #0
   11b08:	mov	r2, #5
   11b0c:	bl	1160c <dcgettext@plt>
   11b10:	ldr	r1, [r5]
   11b14:	bl	11504 <fputs_unlocked@plt>
   11b18:	bl	11bc8 <ftello64@plt+0x2e0>
   11b1c:	mov	r0, r4
   11b20:	bl	11738 <exit@plt>
   11b24:	movw	r0, #37344	; 0x91e0
   11b28:	movt	r0, #3
   11b2c:	ldr	r5, [r0]
   11b30:	movw	r1, #31180	; 0x79cc
   11b34:	movt	r1, #2
   11b38:	mov	r0, #0
   11b3c:	mov	r2, #5
   11b40:	bl	1160c <dcgettext@plt>
   11b44:	mov	r2, r0
   11b48:	movw	r0, #38924	; 0x980c
   11b4c:	movt	r0, #3
   11b50:	ldr	r3, [r0]
   11b54:	mov	r0, r5
   11b58:	mov	r1, #1
   11b5c:	bl	117e0 <__fprintf_chk@plt>
   11b60:	mov	r0, r4
   11b64:	bl	11738 <exit@plt>
   11b68:	push	{fp, lr}
   11b6c:	mov	fp, sp
   11b70:	movw	r1, #32898	; 0x8082
   11b74:	movt	r1, #2
   11b78:	mov	r0, #0
   11b7c:	mov	r2, #5
   11b80:	bl	1160c <dcgettext@plt>
   11b84:	movw	r1, #37356	; 0x91ec
   11b88:	movt	r1, #3
   11b8c:	ldr	r1, [r1]
   11b90:	pop	{fp, lr}
   11b94:	b	11504 <fputs_unlocked@plt>
   11b98:	push	{fp, lr}
   11b9c:	mov	fp, sp
   11ba0:	movw	r1, #32954	; 0x80ba
   11ba4:	movt	r1, #2
   11ba8:	mov	r0, #0
   11bac:	mov	r2, #5
   11bb0:	bl	1160c <dcgettext@plt>
   11bb4:	movw	r1, #37356	; 0x91ec
   11bb8:	movt	r1, #3
   11bbc:	ldr	r1, [r1]
   11bc0:	pop	{fp, lr}
   11bc4:	b	11504 <fputs_unlocked@plt>
   11bc8:	push	{r4, r5, r6, sl, fp, lr}
   11bcc:	add	fp, sp, #16
   11bd0:	sub	sp, sp, #56	; 0x38
   11bd4:	movw	r0, #34072	; 0x8518
   11bd8:	movt	r0, #2
   11bdc:	add	r1, r0, #32
   11be0:	mov	r2, #48	; 0x30
   11be4:	vld1.64	{d16-d17}, [r1]
   11be8:	mov	r6, sp
   11bec:	add	r1, r6, #32
   11bf0:	add	r3, r0, #16
   11bf4:	vld1.64	{d18-d19}, [r0], r2
   11bf8:	vld1.64	{d20-d21}, [r3]
   11bfc:	vldr	d22, [r0]
   11c00:	vst1.64	{d16-d17}, [r1]
   11c04:	add	r0, r6, #16
   11c08:	vst1.64	{d20-d21}, [r0]
   11c0c:	mov	r0, r6
   11c10:	vst1.64	{d18-d19}, [r0], r2
   11c14:	vstr	d22, [r0]
   11c18:	ldr	r1, [sp]
   11c1c:	cmp	r1, #0
   11c20:	movw	r4, #32729	; 0x7fd9
   11c24:	movt	r4, #2
   11c28:	beq	11c50 <ftello64@plt+0x368>
   11c2c:	mov	r6, sp
   11c30:	movw	r5, #32729	; 0x7fd9
   11c34:	movt	r5, #2
   11c38:	mov	r0, r5
   11c3c:	bl	11558 <strcmp@plt>
   11c40:	cmp	r0, #0
   11c44:	ldrne	r1, [r6, #8]!
   11c48:	cmpne	r1, #0
   11c4c:	bne	11c38 <ftello64@plt+0x350>
   11c50:	ldr	r5, [r6, #4]
   11c54:	movw	r1, #33124	; 0x8164
   11c58:	movt	r1, #2
   11c5c:	mov	r0, #0
   11c60:	mov	r2, #5
   11c64:	bl	1160c <dcgettext@plt>
   11c68:	mov	r1, r0
   11c6c:	movw	r2, #32838	; 0x8046
   11c70:	movt	r2, #2
   11c74:	movw	r3, #33147	; 0x817b
   11c78:	movt	r3, #2
   11c7c:	mov	r0, #1
   11c80:	bl	117c8 <__printf_chk@plt>
   11c84:	cmp	r5, #0
   11c88:	moveq	r5, r4
   11c8c:	mov	r0, #5
   11c90:	mov	r1, #0
   11c94:	bl	11828 <setlocale@plt>
   11c98:	cmp	r0, #0
   11c9c:	beq	11cdc <ftello64@plt+0x3f4>
   11ca0:	movw	r1, #33187	; 0x81a3
   11ca4:	movt	r1, #2
   11ca8:	mov	r2, #3
   11cac:	bl	118a0 <strncmp@plt>
   11cb0:	cmp	r0, #0
   11cb4:	beq	11cdc <ftello64@plt+0x3f4>
   11cb8:	movw	r1, #33191	; 0x81a7
   11cbc:	movt	r1, #2
   11cc0:	mov	r0, #0
   11cc4:	mov	r2, #5
   11cc8:	bl	1160c <dcgettext@plt>
   11ccc:	movw	r1, #37356	; 0x91ec
   11cd0:	movt	r1, #3
   11cd4:	ldr	r1, [r1]
   11cd8:	bl	11504 <fputs_unlocked@plt>
   11cdc:	movw	r1, #33262	; 0x81ee
   11ce0:	movt	r1, #2
   11ce4:	mov	r0, #0
   11ce8:	mov	r2, #5
   11cec:	bl	1160c <dcgettext@plt>
   11cf0:	mov	r1, r0
   11cf4:	movw	r2, #33147	; 0x817b
   11cf8:	movt	r2, #2
   11cfc:	mov	r0, #1
   11d00:	mov	r3, r4
   11d04:	bl	117c8 <__printf_chk@plt>
   11d08:	movw	r0, #33057	; 0x8121
   11d0c:	movt	r0, #2
   11d10:	movw	r6, #31656	; 0x7ba8
   11d14:	movt	r6, #2
   11d18:	cmp	r5, r4
   11d1c:	moveq	r6, r0
   11d20:	movw	r1, #33289	; 0x8209
   11d24:	movt	r1, #2
   11d28:	mov	r0, #0
   11d2c:	mov	r2, #5
   11d30:	bl	1160c <dcgettext@plt>
   11d34:	mov	r1, r0
   11d38:	mov	r0, #1
   11d3c:	mov	r2, r5
   11d40:	mov	r3, r6
   11d44:	sub	sp, fp, #16
   11d48:	pop	{r4, r5, r6, sl, fp, lr}
   11d4c:	b	117c8 <__printf_chk@plt>
   11d50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d54:	add	fp, sp, #28
   11d58:	sub	sp, sp, #28
   11d5c:	mov	sl, r1
   11d60:	mov	r9, r0
   11d64:	ldr	r0, [r1]
   11d68:	bl	15478 <ftello64@plt+0x3b90>
   11d6c:	movw	r1, #31656	; 0x7ba8
   11d70:	movt	r1, #2
   11d74:	mov	r0, #6
   11d78:	bl	11828 <setlocale@plt>
   11d7c:	movw	r6, #32842	; 0x804a
   11d80:	movt	r6, #2
   11d84:	movw	r1, #32733	; 0x7fdd
   11d88:	movt	r1, #2
   11d8c:	mov	r0, r6
   11d90:	bl	11888 <bindtextdomain@plt>
   11d94:	mov	r0, r6
   11d98:	bl	1163c <textdomain@plt>
   11d9c:	movw	r0, #20880	; 0x5190
   11da0:	movt	r0, #1
   11da4:	bl	27998 <ftello64@plt+0x160b0>
   11da8:	mov	r5, #0
   11dac:	movw	r6, #32757	; 0x7ff5
   11db0:	movt	r6, #2
   11db4:	movw	r4, #33744	; 0x83d0
   11db8:	movt	r4, #2
   11dbc:	movw	r7, #37360	; 0x91f0
   11dc0:	movt	r7, #3
   11dc4:	mov	r8, #1
   11dc8:	str	r5, [sp]
   11dcc:	mov	r0, r9
   11dd0:	mov	r1, sl
   11dd4:	mov	r2, r6
   11dd8:	mov	r3, r4
   11ddc:	bl	11720 <getopt_long@plt>
   11de0:	add	r0, r0, #3
   11de4:	cmp	r0, #122	; 0x7a
   11de8:	bhi	125a8 <ftello64@plt+0xcc0>
   11dec:	add	r1, pc, #0
   11df0:	ldr	pc, [r1, r0, lsl #2]
   11df4:			; <UNDEFINED> instruction: 0x000125b0
   11df8:	andeq	r2, r1, r8, lsl #12
   11dfc:	andeq	r2, r1, r8, lsl #4
   11e00:	andeq	r2, r1, r8, lsr #11
   11e04:	andeq	r2, r1, r8, lsr #11
   11e08:	andeq	r2, r1, r8, lsr #11
   11e0c:	andeq	r2, r1, r8, lsr #11
   11e10:	andeq	r2, r1, r8, lsr #11
   11e14:	andeq	r2, r1, r8, lsr #11
   11e18:	andeq	r2, r1, r8, lsr #11
   11e1c:	andeq	r2, r1, r8, lsr #11
   11e20:	andeq	r2, r1, r8, lsr #11
   11e24:	andeq	r2, r1, r8, lsr #11
   11e28:	andeq	r1, r1, r0, ror #31
   11e2c:	andeq	r2, r1, r8, lsr #11
   11e30:	andeq	r2, r1, r8, lsr #11
   11e34:	andeq	r2, r1, r8, lsr #11
   11e38:	andeq	r2, r1, r8, lsr #11
   11e3c:	andeq	r2, r1, r8, lsr #11
   11e40:	andeq	r2, r1, r8, lsr #11
   11e44:	andeq	r2, r1, r8, lsr #11
   11e48:	andeq	r2, r1, r8, lsr #11
   11e4c:	andeq	r2, r1, r8, lsr #11
   11e50:	andeq	r2, r1, r8, lsr #11
   11e54:	andeq	r2, r1, r8, lsr #11
   11e58:	andeq	r2, r1, r8, lsr #11
   11e5c:	andeq	r2, r1, r8, lsr #11
   11e60:	andeq	r2, r1, r8, lsr #11
   11e64:	andeq	r2, r1, r8, lsr #11
   11e68:	andeq	r2, r1, r8, lsr #11
   11e6c:	andeq	r2, r1, r8, lsr #11
   11e70:	andeq	r2, r1, r8, lsr #11
   11e74:	andeq	r2, r1, r8, lsr #11
   11e78:	andeq	r2, r1, r8, lsr #11
   11e7c:	andeq	r2, r1, r8, lsr #11
   11e80:	andeq	r2, r1, r8, lsr #11
   11e84:	andeq	r2, r1, r8, lsr #11
   11e88:	andeq	r2, r1, r8, lsr #11
   11e8c:	andeq	r2, r1, r8, lsr #11
   11e90:	andeq	r2, r1, r8, lsr #11
   11e94:	andeq	r2, r1, r8, lsr #11
   11e98:	andeq	r2, r1, r8, lsr #11
   11e9c:	andeq	r2, r1, r8, lsr #11
   11ea0:	andeq	r2, r1, r8, lsr #11
   11ea4:	andeq	r2, r1, r8, lsr #11
   11ea8:	andeq	r2, r1, r8, lsr #11
   11eac:	andeq	r2, r1, r8, lsr #11
   11eb0:	andeq	r2, r1, r8, lsr #11
   11eb4:	andeq	r2, r1, r8, lsr #11
   11eb8:	andeq	r2, r1, r8, lsr #11
   11ebc:	andeq	r2, r1, r8, lsr #11
   11ec0:	andeq	r2, r1, r8, lsr #11
   11ec4:	andeq	r2, r1, r8, lsr #11
   11ec8:	andeq	r2, r1, r8, lsr #11
   11ecc:	andeq	r2, r1, r8, lsr #11
   11ed0:	andeq	r2, r1, r8, lsr #11
   11ed4:	andeq	r2, r1, r8, lsr #11
   11ed8:	andeq	r2, r1, r8, lsr #11
   11edc:	andeq	r2, r1, r8, lsr #11
   11ee0:	andeq	r2, r1, r8, lsr #11
   11ee4:	andeq	r2, r1, r8, lsr #11
   11ee8:	andeq	r2, r1, r8, lsr #11
   11eec:	andeq	r2, r1, r8, lsr #11
   11ef0:	andeq	r2, r1, r8, lsr #11
   11ef4:	andeq	r2, r1, r8, lsr #11
   11ef8:	andeq	r2, r1, r8, lsr #11
   11efc:	andeq	r2, r1, r8, lsr #11
   11f00:	andeq	r2, r1, r8, lsr #11
   11f04:	andeq	r2, r1, r0, ror #2
   11f08:	andeq	r2, r1, r8, lsr #11
   11f0c:	andeq	r2, r1, r8, lsr #11
   11f10:	andeq	r2, r1, r8, lsr #11
   11f14:	andeq	r2, r1, r8, lsr #11
   11f18:	muleq	r1, r4, r1
   11f1c:	andeq	r2, r1, ip, lsr #3
   11f20:	andeq	r2, r1, r8, lsr #11
   11f24:	andeq	r2, r1, r8, lsr #11
   11f28:	andeq	r2, r1, r8, lsr #11
   11f2c:	andeq	r2, r1, r8, lsr #11
   11f30:	andeq	r2, r1, r8, lsr #11
   11f34:	andeq	r2, r1, ip, asr #2
   11f38:	andeq	r2, r1, r8, lsr #11
   11f3c:	andeq	r2, r1, r0, ror r1
   11f40:	andeq	r2, r1, r8, lsr #11
   11f44:	andeq	r2, r1, r8, lsr #11
   11f48:	andeq	r2, r1, r4, lsl #3
   11f4c:	andeq	r2, r1, r4, asr #32
   11f50:			; <UNDEFINED> instruction: 0x000121bc
   11f54:	andeq	r2, r1, r8, lsr #11
   11f58:	andeq	r2, r1, r8, lsr #11
   11f5c:	andeq	r2, r1, r8, rrx
   11f60:	andeq	r2, r1, r8, lsr #11
   11f64:	andeq	r2, r1, r8, lsr #11
   11f68:	andeq	r2, r1, r8, lsr #11
   11f6c:	andeq	r2, r1, r8, lsr #11
   11f70:	andeq	r2, r1, r8, lsr #11
   11f74:	andeq	r2, r1, r8, lsr #11
   11f78:	andeq	r2, r1, r8, lsr #11
   11f7c:	andeq	r2, r1, r8, lsr #11
   11f80:	andeq	r2, r1, r8, lsr #11
   11f84:	andeq	r2, r1, r8, lsr #11
   11f88:	ldrdeq	r2, [r1], -r0
   11f8c:	andeq	r2, r1, r8, lsr #11
   11f90:	andeq	r2, r1, r8, lsr #11
   11f94:	andeq	r2, r1, r8, lsr #11
   11f98:	andeq	r2, r1, r4, lsr r0
   11f9c:	muleq	r1, ip, r0
   11fa0:	andeq	r2, r1, r8, lsr #11
   11fa4:	andeq	r2, r1, r4, ror #3
   11fa8:	andeq	r2, r1, r8, lsr #11
   11fac:	andeq	r2, r1, r8, lsr #11
   11fb0:	andeq	r2, r1, r8, lsr #11
   11fb4:	andeq	r2, r1, r8, lsr #11
   11fb8:	andeq	r2, r1, r8, lsr #11
   11fbc:	andeq	r2, r1, r4, asr r0
   11fc0:	andeq	r2, r1, r8, lsr #11
   11fc4:	andeq	r2, r1, r8, lsr #11
   11fc8:	strdeq	r2, [r1], -r8
   11fcc:	andeq	r2, r1, r8, lsr #11
   11fd0:	andeq	r1, r1, r8, asr #27
   11fd4:	andeq	r2, r1, r8, lsr #11
   11fd8:	andeq	r2, r1, r8, lsr #11
   11fdc:	strdeq	r2, [r1], -r4
   11fe0:	ldr	r1, [r7]
   11fe4:	movw	r0, #37252	; 0x9184
   11fe8:	movt	r0, #3
   11fec:	ldr	r0, [r0]
   11ff0:	mov	r2, #4
   11ff4:	str	r2, [sp]
   11ff8:	stmib	sp, {r0, r8}
   11ffc:	movw	r0, #32829	; 0x803d
   12000:	movt	r0, #2
   12004:	movw	r2, #34056	; 0x8508
   12008:	movt	r2, #2
   1200c:	movw	r8, #34048	; 0x8500
   12010:	movt	r8, #2
   12014:	mov	r3, r8
   12018:	bl	15060 <ftello64@plt+0x3778>
   1201c:	ldr	r0, [r8, r0, lsl #2]
   12020:	mov	r8, #1
   12024:	movw	r1, #37392	; 0x9210
   12028:	movt	r1, #3
   1202c:	str	r0, [r1]
   12030:	b	11dc8 <ftello64@plt+0x4e0>
   12034:	movw	r0, #37376	; 0x9200
   12038:	movt	r0, #3
   1203c:	strb	r8, [r0]
   12040:	b	11dc8 <ftello64@plt+0x4e0>
   12044:	ldr	r0, [r7]
   12048:	movw	r1, #37400	; 0x9218
   1204c:	movt	r1, #3
   12050:	b	121a0 <ftello64@plt+0x8b8>
   12054:	ldr	r0, [r7]
   12058:	movw	r1, #37384	; 0x9208
   1205c:	movt	r1, #3
   12060:	str	r0, [r1]
   12064:	b	11dc8 <ftello64@plt+0x4e0>
   12068:	ldr	r0, [r7]
   1206c:	movw	r5, #37692	; 0x933c
   12070:	movt	r5, #3
   12074:	str	r0, [r5]
   12078:	bl	126c4 <ftello64@plt+0xddc>
   1207c:	ldr	r0, [r5]
   12080:	mov	r5, #0
   12084:	ldrb	r0, [r0]
   12088:	cmp	r0, #0
   1208c:	movweq	r0, #37692	; 0x933c
   12090:	movteq	r0, #3
   12094:	streq	r5, [r0]
   12098:	b	11dc8 <ftello64@plt+0x4e0>
   1209c:	ldr	r0, [r7]
   120a0:	movw	r1, #31656	; 0x7ba8
   120a4:	movt	r1, #2
   120a8:	str	r1, [sp]
   120ac:	mov	r1, #0
   120b0:	mov	r2, #0
   120b4:	add	r3, sp, #16
   120b8:	bl	25274 <ftello64@plt+0x1398c>
   120bc:	ldr	r1, [sp, #16]
   120c0:	ldr	r3, [sp, #20]
   120c4:	subs	r2, r1, #1
   120c8:	sbc	r3, r3, #0
   120cc:	cmp	r0, #0
   120d0:	bne	12610 <ftello64@plt+0xd28>
   120d4:	mvn	r0, #-2147483648	; 0x80000000
   120d8:	subs	r0, r2, r0
   120dc:	sbcs	r0, r3, #0
   120e0:	bcs	12610 <ftello64@plt+0xd28>
   120e4:	movw	r0, #37232	; 0x9170
   120e8:	movt	r0, #3
   120ec:	str	r1, [r0]
   120f0:	b	11dc8 <ftello64@plt+0x4e0>
   120f4:	ldr	r0, [r7]
   120f8:	movw	r1, #31656	; 0x7ba8
   120fc:	movt	r1, #2
   12100:	str	r1, [sp]
   12104:	mov	r1, #0
   12108:	mov	r2, #0
   1210c:	add	r3, sp, #16
   12110:	bl	25274 <ftello64@plt+0x1398c>
   12114:	ldr	r1, [sp, #16]
   12118:	ldr	r3, [sp, #20]
   1211c:	subs	r2, r1, #1
   12120:	sbc	r3, r3, #0
   12124:	cmp	r0, #0
   12128:	bne	1261c <ftello64@plt+0xd34>
   1212c:	mvn	r0, #-2147483648	; 0x80000000
   12130:	subs	r0, r2, r0
   12134:	sbcs	r0, r3, #0
   12138:	bcs	1261c <ftello64@plt+0xd34>
   1213c:	movw	r0, #37236	; 0x9174
   12140:	movt	r0, #3
   12144:	str	r1, [r0]
   12148:	b	11dc8 <ftello64@plt+0x4e0>
   1214c:	ldr	r0, [r7]
   12150:	movw	r1, #37244	; 0x917c
   12154:	movt	r1, #3
   12158:	str	r0, [r1]
   1215c:	b	11dc8 <ftello64@plt+0x4e0>
   12160:	movw	r0, #37389	; 0x920d
   12164:	movt	r0, #3
   12168:	strb	r8, [r0]
   1216c:	b	11dc8 <ftello64@plt+0x4e0>
   12170:	movw	r0, #37392	; 0x9210
   12174:	movt	r0, #3
   12178:	mov	r1, #2
   1217c:	str	r1, [r0]
   12180:	b	11dc8 <ftello64@plt+0x4e0>
   12184:	movw	r0, #37396	; 0x9214
   12188:	movt	r0, #3
   1218c:	strb	r8, [r0]
   12190:	b	11dc8 <ftello64@plt+0x4e0>
   12194:	ldr	r0, [r7]
   12198:	movw	r1, #37240	; 0x9178
   1219c:	movt	r1, #3
   121a0:	str	r0, [r1]
   121a4:	bl	126c4 <ftello64@plt+0xddc>
   121a8:	b	11dc8 <ftello64@plt+0x4e0>
   121ac:	movw	r0, #37368	; 0x91f8
   121b0:	movt	r0, #3
   121b4:	strb	r8, [r0]
   121b8:	b	11dc8 <ftello64@plt+0x4e0>
   121bc:	movw	r0, #37392	; 0x9210
   121c0:	movt	r0, #3
   121c4:	mov	r1, #3
   121c8:	str	r1, [r0]
   121cc:	b	11dc8 <ftello64@plt+0x4e0>
   121d0:	ldr	r0, [r7]
   121d4:	movw	r1, #37372	; 0x91fc
   121d8:	movt	r1, #3
   121dc:	str	r0, [r1]
   121e0:	b	11dc8 <ftello64@plt+0x4e0>
   121e4:	ldr	r0, [r7]
   121e8:	movw	r1, #37380	; 0x9204
   121ec:	movt	r1, #3
   121f0:	str	r0, [r1]
   121f4:	b	11dc8 <ftello64@plt+0x4e0>
   121f8:	movw	r0, #37388	; 0x920c
   121fc:	movt	r0, #3
   12200:	strb	r8, [r0]
   12204:	b	11dc8 <ftello64@plt+0x4e0>
   12208:	movw	r8, #37336	; 0x91d8
   1220c:	movt	r8, #3
   12210:	ldr	r0, [r8]
   12214:	cmp	r0, r9
   12218:	movw	r6, #37996	; 0x946c
   1221c:	movt	r6, #3
   12220:	bne	1227c <ftello64@plt+0x994>
   12224:	mov	r0, #4
   12228:	bl	24dfc <ftello64@plt+0x13514>
   1222c:	movw	r5, #37984	; 0x9460
   12230:	movt	r5, #3
   12234:	str	r0, [r5]
   12238:	mov	r0, #8
   1223c:	bl	24dfc <ftello64@plt+0x13514>
   12240:	movw	r1, #37988	; 0x9464
   12244:	movt	r1, #3
   12248:	str	r0, [r1]
   1224c:	mov	r0, #8
   12250:	bl	24dfc <ftello64@plt+0x13514>
   12254:	movw	r1, #37992	; 0x9468
   12258:	movt	r1, #3
   1225c:	str	r0, [r1]
   12260:	mov	r0, #1
   12264:	mov	r4, r6
   12268:	str	r0, [r6]
   1226c:	ldr	r0, [r5]
   12270:	mov	r1, #0
   12274:	str	r1, [r0]
   12278:	b	12418 <ftello64@plt+0xb30>
   1227c:	mov	r4, r6
   12280:	movw	r1, #37368	; 0x91f8
   12284:	movt	r1, #3
   12288:	ldrb	r1, [r1]
   1228c:	cmp	r1, #0
   12290:	beq	12308 <ftello64@plt+0xa20>
   12294:	mov	r0, #1
   12298:	str	r0, [r4]
   1229c:	mov	r0, #4
   122a0:	bl	24dfc <ftello64@plt+0x13514>
   122a4:	movw	r5, #37984	; 0x9460
   122a8:	movt	r5, #3
   122ac:	str	r0, [r5]
   122b0:	mov	r0, #8
   122b4:	bl	24dfc <ftello64@plt+0x13514>
   122b8:	movw	r1, #37988	; 0x9464
   122bc:	movt	r1, #3
   122c0:	str	r0, [r1]
   122c4:	mov	r0, #8
   122c8:	bl	24dfc <ftello64@plt+0x13514>
   122cc:	movw	r1, #37992	; 0x9468
   122d0:	movt	r1, #3
   122d4:	str	r0, [r1]
   122d8:	ldr	r7, [r8]
   122dc:	ldr	r6, [sl, r7, lsl #2]
   122e0:	ldrb	r0, [r6]
   122e4:	cmp	r0, #0
   122e8:	beq	123c0 <ftello64@plt+0xad8>
   122ec:	movw	r1, #34328	; 0x8618
   122f0:	movt	r1, #2
   122f4:	mov	r0, r6
   122f8:	bl	11558 <strcmp@plt>
   122fc:	cmp	r0, #0
   12300:	movne	r0, r6
   12304:	b	123c4 <ftello64@plt+0xadc>
   12308:	sub	r0, r9, r0
   1230c:	mov	r6, r4
   12310:	str	r0, [r4]
   12314:	mov	r1, #4
   12318:	bl	24e98 <ftello64@plt+0x135b0>
   1231c:	movw	r5, #37984	; 0x9460
   12320:	movt	r5, #3
   12324:	str	r0, [r5]
   12328:	ldr	r0, [r4]
   1232c:	mov	r1, #8
   12330:	bl	24e98 <ftello64@plt+0x135b0>
   12334:	movw	r1, #37988	; 0x9464
   12338:	movt	r1, #3
   1233c:	str	r0, [r1]
   12340:	ldr	r0, [r4]
   12344:	mov	r1, #8
   12348:	bl	24e98 <ftello64@plt+0x135b0>
   1234c:	movw	r1, #37992	; 0x9468
   12350:	movt	r1, #3
   12354:	str	r0, [r1]
   12358:	ldr	r0, [r4]
   1235c:	cmp	r0, #1
   12360:	blt	12418 <ftello64@plt+0xb30>
   12364:	mov	r7, #0
   12368:	b	1238c <ftello64@plt+0xaa4>
   1236c:	ldr	r1, [r5]
   12370:	str	r0, [r1, r7, lsl #2]
   12374:	add	r0, r9, #1
   12378:	str	r0, [r8]
   1237c:	add	r7, r7, #1
   12380:	ldr	r0, [r4]
   12384:	cmp	r7, r0
   12388:	bge	12418 <ftello64@plt+0xb30>
   1238c:	ldr	r9, [r8]
   12390:	ldr	r6, [sl, r9, lsl #2]
   12394:	ldrb	r0, [r6]
   12398:	cmp	r0, #0
   1239c:	mov	r0, #0
   123a0:	beq	1236c <ftello64@plt+0xa84>
   123a4:	mov	r0, r6
   123a8:	movw	r1, #34328	; 0x8618
   123ac:	movt	r1, #2
   123b0:	bl	11558 <strcmp@plt>
   123b4:	cmp	r0, #0
   123b8:	movne	r0, r6
   123bc:	b	1236c <ftello64@plt+0xa84>
   123c0:	mov	r0, #0
   123c4:	ldr	r1, [r5]
   123c8:	str	r0, [r1]
   123cc:	add	r0, r7, #1
   123d0:	str	r0, [r8]
   123d4:	cmp	r0, r9
   123d8:	bge	1240c <ftello64@plt+0xb24>
   123dc:	ldr	r0, [sl, r0, lsl #2]
   123e0:	movw	r1, #37356	; 0x91ec
   123e4:	movt	r1, #3
   123e8:	ldr	r2, [r1]
   123ec:	movw	r1, #32879	; 0x806f
   123f0:	movt	r1, #2
   123f4:	bl	152a0 <ftello64@plt+0x39b8>
   123f8:	cmp	r0, #0
   123fc:	beq	12690 <ftello64@plt+0xda8>
   12400:	ldr	r0, [r8]
   12404:	add	r0, r0, #1
   12408:	str	r0, [r8]
   1240c:	ldr	r0, [r8]
   12410:	cmp	r0, r9
   12414:	blt	12650 <ftello64@plt+0xd68>
   12418:	movw	r2, #37392	; 0x9210
   1241c:	movt	r2, #3
   12420:	ldr	r0, [r2]
   12424:	cmp	r0, #0
   12428:	bne	12448 <ftello64@plt+0xb60>
   1242c:	movw	r0, #37368	; 0x91f8
   12430:	movt	r0, #3
   12434:	ldrb	r0, [r0]
   12438:	mov	r1, #1
   1243c:	cmp	r0, #0
   12440:	movwne	r1, #2
   12444:	str	r1, [r2]
   12448:	bl	129a8 <ftello64@plt+0x10c0>
   1244c:	movw	r0, #37372	; 0x91fc
   12450:	movt	r0, #3
   12454:	ldr	r0, [r0]
   12458:	cmp	r0, #0
   1245c:	mov	r7, r4
   12460:	blne	12b08 <ftello64@plt+0x1220>
   12464:	movw	r0, #37380	; 0x9204
   12468:	movt	r0, #3
   1246c:	ldr	r0, [r0]
   12470:	cmp	r0, #0
   12474:	beq	124a4 <ftello64@plt+0xbbc>
   12478:	movw	r4, #38000	; 0x9470
   1247c:	movt	r4, #3
   12480:	mov	r1, r4
   12484:	bl	12b90 <ftello64@plt+0x12a8>
   12488:	ldr	r0, [r4, #8]
   1248c:	cmp	r0, #0
   12490:	bne	124a4 <ftello64@plt+0xbbc>
   12494:	mov	r0, #0
   12498:	movw	r1, #37380	; 0x9204
   1249c:	movt	r1, #3
   124a0:	str	r0, [r1]
   124a4:	movw	r0, #37384	; 0x9208
   124a8:	movt	r0, #3
   124ac:	ldr	r0, [r0]
   124b0:	cmp	r0, #0
   124b4:	beq	124e4 <ftello64@plt+0xbfc>
   124b8:	movw	r4, #38012	; 0x947c
   124bc:	movt	r4, #3
   124c0:	mov	r1, r4
   124c4:	bl	12b90 <ftello64@plt+0x12a8>
   124c8:	ldr	r0, [r4, #8]
   124cc:	cmp	r0, #0
   124d0:	bne	124e4 <ftello64@plt+0xbfc>
   124d4:	mov	r0, #0
   124d8:	movw	r1, #37384	; 0x9208
   124dc:	movt	r1, #3
   124e0:	str	r0, [r1]
   124e4:	movw	r5, #38024	; 0x9488
   124e8:	movt	r5, #3
   124ec:	mov	r6, #0
   124f0:	str	r6, [r5]
   124f4:	str	r6, [r5, #4]
   124f8:	movw	r0, #38908	; 0x97fc
   124fc:	movt	r0, #3
   12500:	str	r6, [r0]
   12504:	movw	r0, #38032	; 0x9490
   12508:	movt	r0, #3
   1250c:	str	r6, [r0]
   12510:	movw	r0, #38036	; 0x9494
   12514:	movt	r0, #3
   12518:	str	r6, [r0]
   1251c:	ldr	r0, [r7]
   12520:	cmp	r0, #1
   12524:	blt	12590 <ftello64@plt+0xca8>
   12528:	movw	r8, #37984	; 0x9460
   1252c:	movt	r8, #3
   12530:	movw	r9, #37992	; 0x9468
   12534:	movt	r9, #3
   12538:	movw	sl, #37988	; 0x9464
   1253c:	movt	sl, #3
   12540:	mov	r4, #0
   12544:	ldr	r0, [r8]
   12548:	ldr	r0, [r0, r4, lsl #2]
   1254c:	ldr	r1, [r9]
   12550:	add	r1, r1, r6
   12554:	bl	12c90 <ftello64@plt+0x13a8>
   12558:	mov	r0, r4
   1255c:	bl	12d78 <ftello64@plt+0x1490>
   12560:	ldrd	r0, [r5]
   12564:	adds	r0, r0, #1
   12568:	adc	r1, r1, #0
   1256c:	strd	r0, [r5]
   12570:	ldr	r2, [sl]
   12574:	str	r0, [r2, r6]!
   12578:	str	r1, [r2, #4]
   1257c:	add	r6, r6, #8
   12580:	add	r4, r4, #1
   12584:	ldr	r0, [r7]
   12588:	cmp	r4, r0
   1258c:	blt	12544 <ftello64@plt+0xc5c>
   12590:	bl	13424 <ftello64@plt+0x1b3c>
   12594:	bl	13454 <ftello64@plt+0x1b6c>
   12598:	bl	1373c <ftello64@plt+0x1e54>
   1259c:	mov	r0, #0
   125a0:	sub	sp, fp, #28
   125a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125a8:	mov	r0, #1
   125ac:	bl	119e4 <ftello64@plt+0xfc>
   125b0:	movw	r0, #37248	; 0x9180
   125b4:	movt	r0, #3
   125b8:	ldr	r4, [r0]
   125bc:	movw	r0, #37356	; 0x91ec
   125c0:	movt	r0, #3
   125c4:	ldr	r5, [r0]
   125c8:	movw	r0, #32852	; 0x8054
   125cc:	movt	r0, #2
   125d0:	movw	r1, #32862	; 0x805e
   125d4:	movt	r1, #2
   125d8:	bl	158a0 <ftello64@plt+0x3fb8>
   125dc:	mov	r1, #0
   125e0:	stm	sp, {r0, r1}
   125e4:	movw	r1, #32729	; 0x7fd9
   125e8:	movt	r1, #2
   125ec:	movw	r2, #32838	; 0x8046
   125f0:	movt	r2, #2
   125f4:	mov	r0, r5
   125f8:	mov	r3, r4
   125fc:	bl	24cf4 <ftello64@plt+0x1340c>
   12600:	mov	r0, #0
   12604:	bl	11738 <exit@plt>
   12608:	mov	r0, #0
   1260c:	bl	119e4 <ftello64@plt+0xfc>
   12610:	movw	r1, #32784	; 0x8010
   12614:	movt	r1, #2
   12618:	b	12624 <ftello64@plt+0xd3c>
   1261c:	movw	r1, #32806	; 0x8026
   12620:	movt	r1, #2
   12624:	mov	r0, #0
   12628:	mov	r2, #5
   1262c:	bl	1160c <dcgettext@plt>
   12630:	mov	r4, r0
   12634:	ldr	r0, [r7]
   12638:	bl	17214 <ftello64@plt+0x592c>
   1263c:	mov	r3, r0
   12640:	mov	r0, #1
   12644:	mov	r1, #0
   12648:	mov	r2, r4
   1264c:	bl	116c0 <error@plt>
   12650:	movw	r1, #32881	; 0x8071
   12654:	movt	r1, #2
   12658:	mov	r0, #0
   1265c:	mov	r2, #5
   12660:	bl	1160c <dcgettext@plt>
   12664:	mov	r5, r0
   12668:	ldr	r0, [r8]
   1266c:	ldr	r0, [sl, r0, lsl #2]
   12670:	bl	17214 <ftello64@plt+0x592c>
   12674:	mov	r3, r0
   12678:	mov	r0, #0
   1267c:	mov	r1, #0
   12680:	mov	r2, r5
   12684:	bl	116c0 <error@plt>
   12688:	mov	r0, #1
   1268c:	bl	119e4 <ftello64@plt+0xfc>
   12690:	bl	11774 <__errno_location@plt>
   12694:	ldr	r1, [r8]
   12698:	ldr	r2, [sl, r1, lsl #2]
   1269c:	ldr	r4, [r0]
   126a0:	mov	r0, #0
   126a4:	mov	r1, #3
   126a8:	bl	170d4 <ftello64@plt+0x57ec>
   126ac:	mov	r3, r0
   126b0:	movw	r2, #34230	; 0x85b6
   126b4:	movt	r2, #2
   126b8:	mov	r0, #1
   126bc:	mov	r1, r4
   126c0:	bl	116c0 <error@plt>
   126c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126c8:	add	fp, sp, #28
   126cc:	sub	sp, sp, #4
   126d0:	mov	r4, r0
   126d4:	ldrb	r1, [r0]
   126d8:	cmp	r1, #0
   126dc:	beq	12998 <ftello64@plt+0x10b0>
   126e0:	mov	r5, #92	; 0x5c
   126e4:	mov	r9, #11
   126e8:	mov	r0, r4
   126ec:	b	12704 <ftello64@plt+0xe1c>
   126f0:	strb	r1, [r4], #1
   126f4:	mov	r0, r2
   126f8:	ldrb	r1, [r0]
   126fc:	cmp	r1, #0
   12700:	beq	12998 <ftello64@plt+0x10b0>
   12704:	add	r2, r0, #1
   12708:	uxtb	r3, r1
   1270c:	cmp	r3, #92	; 0x5c
   12710:	bne	126f0 <ftello64@plt+0xe08>
   12714:	ldrb	r2, [r2]
   12718:	sub	r1, r2, #48	; 0x30
   1271c:	cmp	r1, #72	; 0x48
   12720:	bhi	12944 <ftello64@plt+0x105c>
   12724:	add	r2, pc, #0
   12728:	ldr	pc, [r2, r1, lsl #2]
   1272c:	andeq	r2, r1, r0, asr r8
   12730:	andeq	r2, r1, ip, asr #18
   12734:	andeq	r2, r1, ip, asr #18
   12738:	andeq	r2, r1, ip, asr #18
   1273c:	andeq	r2, r1, ip, asr #18
   12740:	andeq	r2, r1, ip, asr #18
   12744:	andeq	r2, r1, ip, asr #18
   12748:	andeq	r2, r1, ip, asr #18
   1274c:	andeq	r2, r1, ip, asr #18
   12750:	andeq	r2, r1, ip, asr #18
   12754:	andeq	r2, r1, ip, asr #18
   12758:	andeq	r2, r1, ip, asr #18
   1275c:	andeq	r2, r1, ip, asr #18
   12760:	andeq	r2, r1, ip, asr #18
   12764:	andeq	r2, r1, ip, asr #18
   12768:	andeq	r2, r1, ip, asr #18
   1276c:	andeq	r2, r1, ip, asr #18
   12770:	andeq	r2, r1, ip, asr #18
   12774:	andeq	r2, r1, ip, asr #18
   12778:	andeq	r2, r1, ip, asr #18
   1277c:	andeq	r2, r1, ip, asr #18
   12780:	andeq	r2, r1, ip, asr #18
   12784:	andeq	r2, r1, ip, asr #18
   12788:	andeq	r2, r1, ip, asr #18
   1278c:	andeq	r2, r1, ip, asr #18
   12790:	andeq	r2, r1, ip, asr #18
   12794:	andeq	r2, r1, ip, asr #18
   12798:	andeq	r2, r1, ip, asr #18
   1279c:	andeq	r2, r1, ip, asr #18
   127a0:	andeq	r2, r1, ip, asr #18
   127a4:	andeq	r2, r1, ip, asr #18
   127a8:	andeq	r2, r1, ip, asr #18
   127ac:	andeq	r2, r1, ip, asr #18
   127b0:	andeq	r2, r1, ip, asr #18
   127b4:	andeq	r2, r1, ip, asr #18
   127b8:	andeq	r2, r1, ip, asr #18
   127bc:	andeq	r2, r1, ip, asr #18
   127c0:	andeq	r2, r1, ip, asr #18
   127c4:	andeq	r2, r1, ip, asr #18
   127c8:	andeq	r2, r1, ip, asr #18
   127cc:	andeq	r2, r1, ip, asr #18
   127d0:	andeq	r2, r1, ip, asr #18
   127d4:	andeq	r2, r1, ip, asr #18
   127d8:	andeq	r2, r1, ip, asr #18
   127dc:	andeq	r2, r1, ip, asr #18
   127e0:	andeq	r2, r1, ip, asr #18
   127e4:	andeq	r2, r1, ip, asr #18
   127e8:	andeq	r2, r1, ip, asr #18
   127ec:	andeq	r2, r1, ip, asr #18
   127f0:	andeq	r2, r1, ip, lsl #17
   127f4:	muleq	r1, r4, r8
   127f8:	andeq	r2, r1, r8, lsl #19
   127fc:	andeq	r2, r1, ip, asr #18
   12800:	andeq	r2, r1, ip, asr #18
   12804:	muleq	r1, ip, r8
   12808:	andeq	r2, r1, ip, asr #18
   1280c:	andeq	r2, r1, ip, asr #18
   12810:	andeq	r2, r1, ip, asr #18
   12814:	andeq	r2, r1, ip, asr #18
   12818:	andeq	r2, r1, ip, asr #18
   1281c:	andeq	r2, r1, ip, asr #18
   12820:	andeq	r2, r1, ip, asr #18
   12824:	andeq	r2, r1, r4, lsr #17
   12828:	andeq	r2, r1, ip, asr #18
   1282c:	andeq	r2, r1, ip, asr #18
   12830:	andeq	r2, r1, ip, asr #18
   12834:	andeq	r2, r1, ip, lsr #17
   12838:	andeq	r2, r1, ip, asr #18
   1283c:			; <UNDEFINED> instruction: 0x000128b4
   12840:	andeq	r2, r1, ip, asr #18
   12844:	andeq	r2, r1, r4, asr #17
   12848:	andeq	r2, r1, ip, asr #18
   1284c:	ldrdeq	r2, [r1], -r0
   12850:	add	r0, r0, #2
   12854:	mov	r2, #0
   12858:	mov	r1, #0
   1285c:	ldrb	r3, [r0, r2]
   12860:	and	r7, r3, #248	; 0xf8
   12864:	cmp	r7, #48	; 0x30
   12868:	bne	12880 <ftello64@plt+0xf98>
   1286c:	add	r1, r3, r1, lsl #3
   12870:	sub	r1, r1, #48	; 0x30
   12874:	add	r2, r2, #1
   12878:	cmp	r2, #3
   1287c:	bne	1285c <ftello64@plt+0xf74>
   12880:	add	r0, r0, r2
   12884:	strb	r1, [r4], #1
   12888:	b	126f8 <ftello64@plt+0xe10>
   1288c:	mov	r1, #7
   12890:	b	128b8 <ftello64@plt+0xfd0>
   12894:	mov	r1, #8
   12898:	b	128b8 <ftello64@plt+0xfd0>
   1289c:	mov	r1, #12
   128a0:	b	128b8 <ftello64@plt+0xfd0>
   128a4:	mov	r1, #10
   128a8:	b	128b8 <ftello64@plt+0xfd0>
   128ac:	mov	r1, #13
   128b0:	b	128b8 <ftello64@plt+0xfd0>
   128b4:	mov	r1, #9
   128b8:	strb	r1, [r4], #1
   128bc:	add	r0, r0, #2
   128c0:	b	126f8 <ftello64@plt+0xe10>
   128c4:	strb	r9, [r4], #1
   128c8:	add	r0, r0, #2
   128cc:	b	126f8 <ftello64@plt+0xe10>
   128d0:	add	sl, r0, #2
   128d4:	bl	1172c <__ctype_b_loc@plt>
   128d8:	ldr	r6, [r0]
   128dc:	mov	r7, #0
   128e0:	mov	r8, #0
   128e4:	b	128fc <ftello64@plt+0x1014>
   128e8:	add	r0, r2, r0
   128ec:	add	r8, r0, r1
   128f0:	sub	r7, r7, #1
   128f4:	cmn	r7, #3
   128f8:	beq	1297c <ftello64@plt+0x1094>
   128fc:	ldrb	r0, [sl, -r7]
   12900:	bl	137f8 <ftello64@plt+0x1f10>
   12904:	add	r1, r6, r0, lsl #1
   12908:	ldrb	r1, [r1, #1]
   1290c:	tst	r1, #16
   12910:	beq	12964 <ftello64@plt+0x107c>
   12914:	lsl	r1, r8, #4
   12918:	sub	r2, r0, #97	; 0x61
   1291c:	uxtb	r3, r2
   12920:	mvn	r2, #86	; 0x56
   12924:	cmp	r3, #6
   12928:	bcc	128e8 <ftello64@plt+0x1000>
   1292c:	sub	r2, r0, #65	; 0x41
   12930:	uxtb	r2, r2
   12934:	cmp	r2, #6
   12938:	mvn	r2, #47	; 0x2f
   1293c:	mvncc	r2, #54	; 0x36
   12940:	b	128e8 <ftello64@plt+0x1000>
   12944:	cmp	r2, #0
   12948:	beq	12998 <ftello64@plt+0x10b0>
   1294c:	strb	r5, [r4]
   12950:	ldrb	r1, [r0, #1]
   12954:	strb	r1, [r4, #1]
   12958:	add	r4, r4, #2
   1295c:	add	r0, r0, #2
   12960:	b	126f8 <ftello64@plt+0xe10>
   12964:	sub	r0, sl, r7
   12968:	cmp	r7, #0
   1296c:	bne	12980 <ftello64@plt+0x1098>
   12970:	movw	r1, #30812	; 0x785c
   12974:	strh	r1, [r4], #2
   12978:	b	126f8 <ftello64@plt+0xe10>
   1297c:	sub	r0, sl, r7
   12980:	strb	r8, [r4], #1
   12984:	b	126f8 <ftello64@plt+0xe10>
   12988:	add	r0, r0, #2
   1298c:	ldrb	r1, [r0], #1
   12990:	cmp	r1, #0
   12994:	bne	1298c <ftello64@plt+0x10a4>
   12998:	mov	r0, #0
   1299c:	strb	r0, [r4]
   129a0:	sub	sp, fp, #28
   129a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129a8:	push	{r4, r5, fp, lr}
   129ac:	add	fp, sp, #8
   129b0:	movw	r0, #37376	; 0x9200
   129b4:	movt	r0, #3
   129b8:	ldrb	r0, [r0]
   129bc:	cmp	r0, #1
   129c0:	bne	129e8 <ftello64@plt+0x1100>
   129c4:	mov	r4, #0
   129c8:	movw	r5, #38040	; 0x9498
   129cc:	movt	r5, #3
   129d0:	mov	r0, r4
   129d4:	bl	11834 <toupper@plt>
   129d8:	strb	r0, [r5, r4]
   129dc:	add	r4, r4, #1
   129e0:	cmp	r4, #256	; 0x100
   129e4:	bne	129d0 <ftello64@plt+0x10e8>
   129e8:	movw	r0, #37400	; 0x9218
   129ec:	movt	r0, #3
   129f0:	ldr	r1, [r0]
   129f4:	cmp	r1, #0
   129f8:	beq	12a14 <ftello64@plt+0x112c>
   129fc:	ldrb	r1, [r1]
   12a00:	cmp	r1, #0
   12a04:	bne	12a54 <ftello64@plt+0x116c>
   12a08:	mov	r1, #0
   12a0c:	str	r1, [r0]
   12a10:	b	12a60 <ftello64@plt+0x1178>
   12a14:	movw	r1, #37368	; 0x91f8
   12a18:	movt	r1, #3
   12a1c:	ldrb	r1, [r1]
   12a20:	cmp	r1, #0
   12a24:	bne	12a3c <ftello64@plt+0x1154>
   12a28:	movw	r1, #37388	; 0x920c
   12a2c:	movt	r1, #3
   12a30:	ldrb	r1, [r1]
   12a34:	cmp	r1, #1
   12a38:	bne	12a48 <ftello64@plt+0x1160>
   12a3c:	movw	r1, #31655	; 0x7ba7
   12a40:	movt	r1, #2
   12a44:	b	12a50 <ftello64@plt+0x1168>
   12a48:	movw	r1, #33547	; 0x830b
   12a4c:	movt	r1, #2
   12a50:	str	r1, [r0]
   12a54:	movw	r0, #37400	; 0x9218
   12a58:	movt	r0, #3
   12a5c:	bl	137fc <ftello64@plt+0x1f14>
   12a60:	movw	r0, #37692	; 0x933c
   12a64:	movt	r0, #3
   12a68:	ldr	r0, [r0]
   12a6c:	cmp	r0, #0
   12a70:	beq	12a84 <ftello64@plt+0x119c>
   12a74:	movw	r0, #37692	; 0x933c
   12a78:	movt	r0, #3
   12a7c:	pop	{r4, r5, fp, lr}
   12a80:	b	137fc <ftello64@plt+0x1f14>
   12a84:	movw	r0, #37372	; 0x91fc
   12a88:	movt	r0, #3
   12a8c:	ldr	r0, [r0]
   12a90:	cmp	r0, #0
   12a94:	popne	{r4, r5, fp, pc}
   12a98:	movw	r0, #37368	; 0x91f8
   12a9c:	movt	r0, #3
   12aa0:	ldrb	r0, [r0]
   12aa4:	cmp	r0, #0
   12aa8:	beq	12ad4 <ftello64@plt+0x11ec>
   12aac:	movw	r4, #38296	; 0x9598
   12ab0:	movt	r4, #3
   12ab4:	mov	r0, r4
   12ab8:	mov	r1, #1
   12abc:	mov	r2, #256	; 0x100
   12ac0:	bl	117b0 <memset@plt>
   12ac4:	mov	r0, #0
   12ac8:	strb	r0, [r4, #32]
   12acc:	strh	r0, [r4, #9]
   12ad0:	pop	{r4, r5, fp, pc}
   12ad4:	mov	r4, #0
   12ad8:	movw	r5, #38296	; 0x9598
   12adc:	movt	r5, #3
   12ae0:	bl	1172c <__ctype_b_loc@plt>
   12ae4:	ldr	r1, [r0]
   12ae8:	add	r1, r1, r4
   12aec:	ldrh	r1, [r1]
   12af0:	ubfx	r1, r1, #10, #1
   12af4:	strb	r1, [r5], #1
   12af8:	add	r4, r4, #2
   12afc:	cmp	r4, #512	; 0x200
   12b00:	bne	12ae4 <ftello64@plt+0x11fc>
   12b04:	pop	{r4, r5, fp, pc}
   12b08:	push	{r4, r5, r6, r7, fp, lr}
   12b0c:	add	fp, sp, #16
   12b10:	sub	sp, sp, #8
   12b14:	mov	r1, sp
   12b18:	bl	12c90 <ftello64@plt+0x13a8>
   12b1c:	movw	r4, #38296	; 0x9598
   12b20:	movt	r4, #3
   12b24:	mov	r0, r4
   12b28:	mov	r1, #1
   12b2c:	mov	r2, #256	; 0x100
   12b30:	bl	117b0 <memset@plt>
   12b34:	ldr	r5, [sp]
   12b38:	ldr	r0, [sp, #4]
   12b3c:	cmp	r5, r0
   12b40:	bcs	12b64 <ftello64@plt+0x127c>
   12b44:	mov	r6, #0
   12b48:	mov	r7, r5
   12b4c:	ldrb	r0, [r7], #1
   12b50:	bl	137f8 <ftello64@plt+0x1f10>
   12b54:	strb	r6, [r4, r0]
   12b58:	ldr	r0, [sp, #4]
   12b5c:	cmp	r7, r0
   12b60:	bcc	12b4c <ftello64@plt+0x1264>
   12b64:	movw	r0, #37368	; 0x91f8
   12b68:	movt	r0, #3
   12b6c:	ldrb	r0, [r0]
   12b70:	cmp	r0, #1
   12b74:	moveq	r0, #0
   12b78:	strheq	r0, [r4, #9]
   12b7c:	strbeq	r0, [r4, #32]
   12b80:	mov	r0, r5
   12b84:	sub	sp, fp, #16
   12b88:	pop	{r4, r5, r6, r7, fp, lr}
   12b8c:	b	15278 <ftello64@plt+0x3990>
   12b90:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12b94:	add	fp, sp, #24
   12b98:	sub	sp, sp, #8
   12b9c:	mov	r4, r1
   12ba0:	mov	r1, sp
   12ba4:	bl	12c90 <ftello64@plt+0x13a8>
   12ba8:	mov	r0, #0
   12bac:	str	r0, [r4, #8]
   12bb0:	str	r0, [r4]
   12bb4:	mov	r8, r4
   12bb8:	str	r0, [r8, #4]!
   12bbc:	ldr	r5, [sp]
   12bc0:	b	12bec <ftello64@plt+0x1304>
   12bc4:	sub	r0, r6, r5
   12bc8:	ldr	r1, [r4]
   12bcc:	ldr	r2, [r4, #8]
   12bd0:	str	r5, [r1, r2, lsl #3]!
   12bd4:	str	r0, [r1, #4]
   12bd8:	add	r0, r2, #1
   12bdc:	str	r0, [r4, #8]
   12be0:	mov	r5, r6
   12be4:	cmp	r7, #0
   12be8:	addne	r5, r5, #1
   12bec:	ldr	r0, [sp, #4]
   12bf0:	cmp	r5, r0
   12bf4:	bcs	12c70 <ftello64@plt+0x1388>
   12bf8:	mov	r7, #0
   12bfc:	cmp	r5, r0
   12c00:	bcs	12be4 <ftello64@plt+0x12fc>
   12c04:	ldrb	r1, [r5]
   12c08:	mov	r7, #1
   12c0c:	cmp	r1, #10
   12c10:	mov	r6, r5
   12c14:	beq	12c44 <ftello64@plt+0x135c>
   12c18:	add	r1, r5, #1
   12c1c:	mov	r6, r1
   12c20:	cmp	r1, r0
   12c24:	mov	r7, #0
   12c28:	movwcc	r7, #1
   12c2c:	cmp	r0, r1
   12c30:	beq	12c44 <ftello64@plt+0x135c>
   12c34:	mov	r1, r6
   12c38:	ldrb	r2, [r1], #1
   12c3c:	cmp	r2, #10
   12c40:	bne	12c1c <ftello64@plt+0x1334>
   12c44:	cmp	r6, r5
   12c48:	bls	12be0 <ftello64@plt+0x12f8>
   12c4c:	ldmib	r4, {r0, r1}
   12c50:	cmp	r1, r0
   12c54:	bne	12bc4 <ftello64@plt+0x12dc>
   12c58:	ldr	r0, [r4]
   12c5c:	mov	r1, r8
   12c60:	mov	r2, #8
   12c64:	bl	24ec0 <ftello64@plt+0x135d8>
   12c68:	str	r0, [r4]
   12c6c:	b	12bc4 <ftello64@plt+0x12dc>
   12c70:	ldr	r0, [r4]
   12c74:	ldr	r1, [r4, #8]
   12c78:	movw	r3, #14512	; 0x38b0
   12c7c:	movt	r3, #1
   12c80:	mov	r2, #8
   12c84:	sub	sp, fp, #24
   12c88:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   12c8c:	b	1187c <qsort@plt>
   12c90:	push	{r4, r5, r6, r7, fp, lr}
   12c94:	add	fp, sp, #16
   12c98:	sub	sp, sp, #8
   12c9c:	mov	r4, r1
   12ca0:	mov	r5, r0
   12ca4:	cmp	r0, #0
   12ca8:	movw	r6, #37352	; 0x91e8
   12cac:	movt	r6, #3
   12cb0:	beq	12cf0 <ftello64@plt+0x1408>
   12cb4:	ldrb	r0, [r5]
   12cb8:	cmp	r0, #0
   12cbc:	beq	12cf0 <ftello64@plt+0x1408>
   12cc0:	movw	r1, #34328	; 0x8618
   12cc4:	movt	r1, #2
   12cc8:	mov	r0, r5
   12ccc:	bl	11558 <strcmp@plt>
   12cd0:	cmp	r0, #0
   12cd4:	beq	12cf0 <ftello64@plt+0x1408>
   12cd8:	mov	r7, #0
   12cdc:	add	r2, sp, #4
   12ce0:	mov	r0, r5
   12ce4:	mov	r1, #0
   12ce8:	bl	178c8 <ftello64@plt+0x5fe0>
   12cec:	b	12d04 <ftello64@plt+0x141c>
   12cf0:	ldr	r0, [r6]
   12cf4:	add	r2, sp, #4
   12cf8:	mov	r1, #0
   12cfc:	bl	1762c <ftello64@plt+0x5d44>
   12d00:	mov	r7, #1
   12d04:	str	r0, [r4]
   12d08:	cmp	r0, #0
   12d0c:	beq	12d38 <ftello64@plt+0x1450>
   12d10:	cmp	r7, #0
   12d14:	beq	12d20 <ftello64@plt+0x1438>
   12d18:	ldr	r0, [r6]
   12d1c:	bl	11864 <clearerr_unlocked@plt>
   12d20:	ldr	r0, [r4]
   12d24:	ldr	r1, [sp, #4]
   12d28:	add	r0, r0, r1
   12d2c:	str	r0, [r4, #4]
   12d30:	sub	sp, fp, #16
   12d34:	pop	{r4, r5, r6, r7, fp, pc}
   12d38:	movw	r0, #34328	; 0x8618
   12d3c:	movt	r0, #2
   12d40:	cmp	r7, #0
   12d44:	movne	r5, r0
   12d48:	bl	11774 <__errno_location@plt>
   12d4c:	ldr	r4, [r0]
   12d50:	mov	r0, #0
   12d54:	mov	r1, #3
   12d58:	mov	r2, r5
   12d5c:	bl	170d4 <ftello64@plt+0x57ec>
   12d60:	mov	r3, r0
   12d64:	movw	r2, #34230	; 0x85b6
   12d68:	movt	r2, #2
   12d6c:	mov	r0, #1
   12d70:	mov	r1, r4
   12d74:	bl	116c0 <error@plt>
   12d78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d7c:	add	fp, sp, #28
   12d80:	sub	sp, sp, #52	; 0x34
   12d84:	mov	r4, r0
   12d88:	movw	r0, #37992	; 0x9468
   12d8c:	movt	r0, #3
   12d90:	ldr	r8, [r0]
   12d94:	ldr	sl, [r8, r4, lsl #3]
   12d98:	movw	r0, #37388	; 0x920c
   12d9c:	movt	r0, #3
   12da0:	ldrb	r0, [r0]
   12da4:	mov	r7, #0
   12da8:	cmp	r0, #1
   12dac:	mov	r9, sl
   12db0:	str	r4, [sp, #20]
   12db4:	bne	12e64 <ftello64@plt+0x157c>
   12db8:	add	r6, r8, r4, lsl #3
   12dbc:	ldr	r5, [r6, #4]!
   12dc0:	cmp	sl, r5
   12dc4:	bcs	12e20 <ftello64@plt+0x1538>
   12dc8:	bl	1172c <__ctype_b_loc@plt>
   12dcc:	ldr	r7, [r0]
   12dd0:	ldrb	r0, [sl]
   12dd4:	bl	137f8 <ftello64@plt+0x1f10>
   12dd8:	add	r0, r7, r0, lsl #1
   12ddc:	ldrb	r0, [r0, #1]
   12de0:	tst	r0, #32
   12de4:	mov	r9, sl
   12de8:	bne	12e24 <ftello64@plt+0x153c>
   12dec:	add	r4, sl, #1
   12df0:	mov	r9, r4
   12df4:	ldr	r5, [r6]
   12df8:	cmp	r4, r5
   12dfc:	bcs	12e24 <ftello64@plt+0x153c>
   12e00:	mov	r4, r9
   12e04:	ldrb	r0, [r4], #1
   12e08:	bl	137f8 <ftello64@plt+0x1f10>
   12e0c:	add	r0, r7, r0, lsl #1
   12e10:	ldrb	r0, [r0, #1]
   12e14:	tst	r0, #32
   12e18:	beq	12df0 <ftello64@plt+0x1508>
   12e1c:	b	12e24 <ftello64@plt+0x153c>
   12e20:	mov	r9, sl
   12e24:	sub	r7, r9, sl
   12e28:	cmp	r9, r5
   12e2c:	bcs	12e60 <ftello64@plt+0x1578>
   12e30:	bl	1172c <__ctype_b_loc@plt>
   12e34:	ldr	r6, [r0]
   12e38:	ldr	r4, [sp, #20]
   12e3c:	ldrb	r0, [r9]
   12e40:	bl	137f8 <ftello64@plt+0x1f10>
   12e44:	add	r0, r6, r0, lsl #1
   12e48:	ldrb	r0, [r0, #1]
   12e4c:	tst	r0, #32
   12e50:	addne	r9, r9, #1
   12e54:	cmpne	r5, r9
   12e58:	bne	12e3c <ftello64@plt+0x1554>
   12e5c:	b	12e64 <ftello64@plt+0x157c>
   12e60:	ldr	r4, [sp, #20]
   12e64:	str	r7, [sp, #24]
   12e68:	add	r0, r8, r4, lsl #3
   12e6c:	ldr	r4, [r0, #4]!
   12e70:	str	r0, [sp, #36]	; 0x24
   12e74:	cmp	sl, r4
   12e78:	bcs	133e4 <ftello64@plt+0x1afc>
   12e7c:	movw	r8, #37400	; 0x9218
   12e80:	movt	r8, #3
   12e84:	movw	r7, #38296	; 0x9598
   12e88:	movt	r7, #3
   12e8c:	str	sl, [sp, #28]
   12e90:	b	12ea8 <ftello64@plt+0x15c0>
   12e94:	ldr	r0, [sp, #36]	; 0x24
   12e98:	ldr	r4, [r0]
   12e9c:	ldr	sl, [sp, #32]
   12ea0:	cmp	sl, r4
   12ea4:	bcs	133e4 <ftello64@plt+0x1afc>
   12ea8:	ldr	r0, [r8]
   12eac:	cmp	r0, #0
   12eb0:	beq	12f04 <ftello64@plt+0x161c>
   12eb4:	sub	r2, r4, sl
   12eb8:	str	r2, [sp]
   12ebc:	movw	r0, #38552	; 0x9698
   12ec0:	movt	r0, #3
   12ec4:	str	r0, [sp, #4]
   12ec8:	add	r0, r8, #4
   12ecc:	mov	r1, sl
   12ed0:	mov	r3, #0
   12ed4:	bl	18e34 <ftello64@plt+0x754c>
   12ed8:	cmn	r0, #1
   12edc:	beq	12f04 <ftello64@plt+0x161c>
   12ee0:	cmp	r0, #0
   12ee4:	beq	133f0 <ftello64@plt+0x1b08>
   12ee8:	cmn	r0, #2
   12eec:	beq	133ec <ftello64@plt+0x1b04>
   12ef0:	movw	r0, #38552	; 0x9698
   12ef4:	movt	r0, #3
   12ef8:	ldr	r0, [r0, #8]
   12efc:	ldr	r0, [r0]
   12f00:	add	r4, sl, r0
   12f04:	str	r4, [sp, #32]
   12f08:	mov	r5, r4
   12f0c:	mov	r4, r5
   12f10:	cmp	r5, sl
   12f14:	bls	12f3c <ftello64@plt+0x1654>
   12f18:	bl	1172c <__ctype_b_loc@plt>
   12f1c:	ldr	r6, [r0]
   12f20:	mov	r5, r4
   12f24:	ldrb	r0, [r5, #-1]!
   12f28:	bl	137f8 <ftello64@plt+0x1f10>
   12f2c:	add	r0, r6, r0, lsl #1
   12f30:	ldrb	r0, [r0, #1]
   12f34:	tst	r0, #32
   12f38:	bne	12f0c <ftello64@plt+0x1624>
   12f3c:	mov	r5, sl
   12f40:	mov	r6, r5
   12f44:	movw	r5, #37692	; 0x933c
   12f48:	movt	r5, #3
   12f4c:	ldr	r0, [r5]
   12f50:	cmp	r0, #0
   12f54:	beq	12fbc <ftello64@plt+0x16d4>
   12f58:	sub	r2, r4, r6
   12f5c:	str	r2, [sp]
   12f60:	movw	r0, #38564	; 0x96a4
   12f64:	movt	r0, #3
   12f68:	str	r0, [sp, #4]
   12f6c:	add	r0, r5, #4
   12f70:	mov	r1, r6
   12f74:	mov	r3, #0
   12f78:	bl	18e34 <ftello64@plt+0x754c>
   12f7c:	cmn	r0, #1
   12f80:	beq	12e94 <ftello64@plt+0x15ac>
   12f84:	cmn	r0, #2
   12f88:	beq	133ec <ftello64@plt+0x1b04>
   12f8c:	movw	r0, #38564	; 0x96a4
   12f90:	movt	r0, #3
   12f94:	mov	r1, r0
   12f98:	ldr	r0, [r0, #4]
   12f9c:	ldr	r1, [r1, #8]
   12fa0:	ldr	r1, [r1]
   12fa4:	add	r5, r6, r1
   12fa8:	ldr	r0, [r0]
   12fac:	add	r6, r6, r0
   12fb0:	cmp	r5, r6
   12fb4:	beq	1301c <ftello64@plt+0x1734>
   12fb8:	b	1302c <ftello64@plt+0x1744>
   12fbc:	cmp	r6, r4
   12fc0:	bcs	12fe4 <ftello64@plt+0x16fc>
   12fc4:	ldrb	r0, [r6]
   12fc8:	bl	137f8 <ftello64@plt+0x1f10>
   12fcc:	ldrb	r0, [r7, r0]
   12fd0:	cmp	r0, #0
   12fd4:	bne	12fe4 <ftello64@plt+0x16fc>
   12fd8:	add	r6, r6, #1
   12fdc:	cmp	r4, r6
   12fe0:	bne	12fc4 <ftello64@plt+0x16dc>
   12fe4:	cmp	r6, r4
   12fe8:	beq	12e94 <ftello64@plt+0x15ac>
   12fec:	bcs	13024 <ftello64@plt+0x173c>
   12ff0:	mov	r5, r6
   12ff4:	ldrb	r0, [r5]
   12ff8:	bl	137f8 <ftello64@plt+0x1f10>
   12ffc:	ldrb	r0, [r7, r0]
   13000:	cmp	r0, #0
   13004:	beq	13014 <ftello64@plt+0x172c>
   13008:	add	r5, r5, #1
   1300c:	cmp	r4, r5
   13010:	bne	12ff4 <ftello64@plt+0x170c>
   13014:	cmp	r5, r6
   13018:	bne	1302c <ftello64@plt+0x1744>
   1301c:	movw	r5, #37692	; 0x933c
   13020:	movt	r5, #3
   13024:	add	r6, r6, #1
   13028:	b	12f4c <ftello64@plt+0x1664>
   1302c:	str	r6, [sp, #40]	; 0x28
   13030:	sub	r0, r5, r6
   13034:	str	r0, [sp, #44]	; 0x2c
   13038:	movw	r1, #38032	; 0x9490
   1303c:	movt	r1, #3
   13040:	ldr	r1, [r1]
   13044:	cmp	r0, r1
   13048:	movwgt	r1, #38032	; 0x9490
   1304c:	movtgt	r1, #3
   13050:	strgt	r0, [r1]
   13054:	movw	r0, #37388	; 0x920c
   13058:	movt	r0, #3
   1305c:	ldrb	r0, [r0]
   13060:	cmp	r0, #1
   13064:	bne	1312c <ftello64@plt+0x1844>
   13068:	cmp	r9, r6
   1306c:	bcs	1311c <ftello64@plt+0x1834>
   13070:	ldr	r1, [sp, #28]
   13074:	b	13084 <ftello64@plt+0x179c>
   13078:	add	r9, r9, #1
   1307c:	cmp	r9, r6
   13080:	bcs	13120 <ftello64@plt+0x1838>
   13084:	ldrb	r0, [r9]
   13088:	cmp	r0, #10
   1308c:	bne	13078 <ftello64@plt+0x1790>
   13090:	movw	r0, #38024	; 0x9488
   13094:	movt	r0, #3
   13098:	mov	r2, r0
   1309c:	ldrd	r0, [r0]
   130a0:	adds	r0, r0, #1
   130a4:	adc	r1, r1, #0
   130a8:	strd	r0, [r2]
   130ac:	add	r9, r9, #1
   130b0:	ldr	r0, [sp, #36]	; 0x24
   130b4:	ldr	r0, [r0]
   130b8:	cmp	r9, r0
   130bc:	str	r9, [sp, #28]
   130c0:	bcs	130fc <ftello64@plt+0x1814>
   130c4:	bl	1172c <__ctype_b_loc@plt>
   130c8:	ldr	r8, [r0]
   130cc:	ldr	r9, [sp, #28]
   130d0:	ldrb	r0, [r9]
   130d4:	bl	137f8 <ftello64@plt+0x1f10>
   130d8:	add	r0, r8, r0, lsl #1
   130dc:	ldrb	r0, [r0, #1]
   130e0:	tst	r0, #32
   130e4:	bne	130fc <ftello64@plt+0x1814>
   130e8:	ldr	r0, [sp, #36]	; 0x24
   130ec:	ldr	r0, [r0]
   130f0:	add	r9, r9, #1
   130f4:	cmp	r9, r0
   130f8:	bcc	130d0 <ftello64@plt+0x17e8>
   130fc:	ldr	r1, [sp, #28]
   13100:	sub	r0, r9, r1
   13104:	str	r0, [sp, #24]
   13108:	movw	r8, #37400	; 0x9218
   1310c:	movt	r8, #3
   13110:	cmp	r9, r6
   13114:	bcc	13084 <ftello64@plt+0x179c>
   13118:	b	13120 <ftello64@plt+0x1838>
   1311c:	ldr	r1, [sp, #28]
   13120:	str	r1, [sp, #28]
   13124:	cmp	r9, r6
   13128:	bhi	12f40 <ftello64@plt+0x1658>
   1312c:	movw	r0, #37380	; 0x9204
   13130:	movt	r0, #3
   13134:	ldr	r0, [r0]
   13138:	cmp	r0, #0
   1313c:	beq	13158 <ftello64@plt+0x1870>
   13140:	add	r0, sp, #40	; 0x28
   13144:	movw	r1, #38000	; 0x9470
   13148:	movt	r1, #3
   1314c:	bl	139c0 <ftello64@plt+0x20d8>
   13150:	cmp	r0, #0
   13154:	bne	12f40 <ftello64@plt+0x1658>
   13158:	movw	r0, #37384	; 0x9208
   1315c:	movt	r0, #3
   13160:	ldr	r0, [r0]
   13164:	cmp	r0, #0
   13168:	beq	13184 <ftello64@plt+0x189c>
   1316c:	add	r0, sp, #40	; 0x28
   13170:	movw	r1, #38012	; 0x947c
   13174:	movt	r1, #3
   13178:	bl	139c0 <ftello64@plt+0x20d8>
   1317c:	cmp	r0, #0
   13180:	beq	12f40 <ftello64@plt+0x1658>
   13184:	movw	r0, #38576	; 0x96b0
   13188:	movt	r0, #3
   1318c:	ldr	r0, [r0]
   13190:	movw	r1, #38908	; 0x97fc
   13194:	movt	r1, #3
   13198:	ldr	r1, [r1]
   1319c:	cmp	r1, r0
   131a0:	bne	131cc <ftello64@plt+0x18e4>
   131a4:	movw	r0, #38912	; 0x9800
   131a8:	movt	r0, #3
   131ac:	ldr	r0, [r0]
   131b0:	movw	r1, #38576	; 0x96b0
   131b4:	movt	r1, #3
   131b8:	mov	r2, #32
   131bc:	bl	24ec0 <ftello64@plt+0x135d8>
   131c0:	movw	r1, #38912	; 0x9800
   131c4:	movt	r1, #3
   131c8:	str	r0, [r1]
   131cc:	movw	r0, #38908	; 0x97fc
   131d0:	movt	r0, #3
   131d4:	ldr	r1, [r0]
   131d8:	movw	r0, #38912	; 0x9800
   131dc:	movt	r0, #3
   131e0:	ldr	r0, [r0]
   131e4:	str	r1, [sp, #12]
   131e8:	add	r0, r0, r1, lsl #5
   131ec:	str	r0, [sp, #16]
   131f0:	movw	r0, #37389	; 0x920d
   131f4:	movt	r0, #3
   131f8:	ldrb	r0, [r0]
   131fc:	cmp	r0, #1
   13200:	bne	132dc <ftello64@plt+0x19f4>
   13204:	cmp	r9, r6
   13208:	ldr	r1, [sp, #28]
   1320c:	bcc	13220 <ftello64@plt+0x1938>
   13210:	b	132bc <ftello64@plt+0x19d4>
   13214:	add	r9, r9, #1
   13218:	cmp	r9, r6
   1321c:	bcs	132bc <ftello64@plt+0x19d4>
   13220:	ldrb	r0, [r9]
   13224:	cmp	r0, #10
   13228:	bne	13214 <ftello64@plt+0x192c>
   1322c:	movw	r0, #38024	; 0x9488
   13230:	movt	r0, #3
   13234:	mov	r2, r0
   13238:	ldrd	r0, [r0]
   1323c:	adds	r0, r0, #1
   13240:	adc	r1, r1, #0
   13244:	strd	r0, [r2]
   13248:	add	r1, r9, #1
   1324c:	ldr	r0, [sp, #36]	; 0x24
   13250:	ldr	r0, [r0]
   13254:	cmp	r1, r0
   13258:	bcs	132b0 <ftello64@plt+0x19c8>
   1325c:	mov	r9, r1
   13260:	bl	1172c <__ctype_b_loc@plt>
   13264:	ldr	r8, [r0]
   13268:	str	r9, [sp, #28]
   1326c:	ldrb	r0, [r9]
   13270:	bl	137f8 <ftello64@plt+0x1f10>
   13274:	add	r0, r8, r0, lsl #1
   13278:	ldrb	r0, [r0, #1]
   1327c:	tst	r0, #32
   13280:	bne	13298 <ftello64@plt+0x19b0>
   13284:	ldr	r0, [sp, #36]	; 0x24
   13288:	ldr	r0, [r0]
   1328c:	add	r9, r9, #1
   13290:	cmp	r9, r0
   13294:	bcc	1326c <ftello64@plt+0x1984>
   13298:	movw	r8, #37400	; 0x9218
   1329c:	movt	r8, #3
   132a0:	ldr	r1, [sp, #28]
   132a4:	cmp	r9, r6
   132a8:	bcc	13220 <ftello64@plt+0x1938>
   132ac:	b	132bc <ftello64@plt+0x19d4>
   132b0:	mov	r9, r1
   132b4:	cmp	r9, r6
   132b8:	bcc	13220 <ftello64@plt+0x1938>
   132bc:	movw	r0, #38024	; 0x9488
   132c0:	movt	r0, #3
   132c4:	mov	r2, r1
   132c8:	ldrd	r0, [r0]
   132cc:	ldr	r3, [sp, #16]
   132d0:	strd	r0, [r3, #16]
   132d4:	mov	r1, r2
   132d8:	b	13324 <ftello64@plt+0x1a3c>
   132dc:	movw	r0, #37388	; 0x920c
   132e0:	movt	r0, #3
   132e4:	ldrb	r0, [r0]
   132e8:	cmp	r0, #1
   132ec:	ldr	r1, [sp, #28]
   132f0:	bne	13324 <ftello64@plt+0x1a3c>
   132f4:	ldr	r0, [sp, #40]	; 0x28
   132f8:	sub	r0, r1, r0
   132fc:	asr	r1, r0, #31
   13300:	ldr	r2, [sp, #16]
   13304:	strd	r0, [r2, #16]
   13308:	movw	r2, #38036	; 0x9494
   1330c:	movt	r2, #3
   13310:	ldr	r0, [r2]
   13314:	ldr	r1, [sp, #24]
   13318:	cmp	r1, r0
   1331c:	strgt	r1, [r2]
   13320:	ldr	r1, [sp, #28]
   13324:	movw	r0, #37388	; 0x920c
   13328:	movt	r0, #3
   1332c:	ldrb	r0, [r0]
   13330:	cmp	r0, #1
   13334:	str	r1, [sp, #28]
   13338:	cmpeq	r1, sl
   1333c:	beq	1337c <ftello64@plt+0x1a94>
   13340:	ldr	r0, [sp, #40]	; 0x28
   13344:	ldr	r1, [sp, #44]	; 0x2c
   13348:	ldr	r2, [sp, #40]	; 0x28
   1334c:	ldr	r3, [sp, #20]
   13350:	ldr	r6, [sp, #16]
   13354:	str	r3, [r6, #24]
   13358:	sub	r3, r4, r2
   1335c:	sub	r2, sl, r2
   13360:	stm	r6, {r0, r1, r2, r3}
   13364:	ldr	r0, [sp, #12]
   13368:	add	r0, r0, #1
   1336c:	movw	r1, #38908	; 0x97fc
   13370:	movt	r1, #3
   13374:	str	r0, [r1]
   13378:	b	12f40 <ftello64@plt+0x1658>
   1337c:	cmp	sl, r4
   13380:	bcs	133b0 <ftello64@plt+0x1ac8>
   13384:	bl	1172c <__ctype_b_loc@plt>
   13388:	ldr	r6, [r0]
   1338c:	ldrb	r0, [sl]
   13390:	bl	137f8 <ftello64@plt+0x1f10>
   13394:	add	r0, r6, r0, lsl #1
   13398:	ldrb	r0, [r0, #1]
   1339c:	tst	r0, #32
   133a0:	bne	133b0 <ftello64@plt+0x1ac8>
   133a4:	add	sl, sl, #1
   133a8:	cmp	r4, sl
   133ac:	bne	1338c <ftello64@plt+0x1aa4>
   133b0:	cmp	sl, r4
   133b4:	bcs	13340 <ftello64@plt+0x1a58>
   133b8:	bl	1172c <__ctype_b_loc@plt>
   133bc:	ldr	r6, [r0]
   133c0:	ldrb	r0, [sl]
   133c4:	bl	137f8 <ftello64@plt+0x1f10>
   133c8:	add	r0, r6, r0, lsl #1
   133cc:	ldrb	r0, [r0, #1]
   133d0:	tst	r0, #32
   133d4:	addne	sl, sl, #1
   133d8:	cmpne	r4, sl
   133dc:	bne	133c0 <ftello64@plt+0x1ad8>
   133e0:	b	13340 <ftello64@plt+0x1a58>
   133e4:	sub	sp, fp, #28
   133e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   133ec:	bl	1398c <ftello64@plt+0x20a4>
   133f0:	movw	r1, #33598	; 0x833e
   133f4:	movt	r1, #2
   133f8:	mov	r0, #0
   133fc:	mov	r2, #5
   13400:	bl	1160c <dcgettext@plt>
   13404:	mov	r4, r0
   13408:	ldr	r0, [r8]
   1340c:	bl	17214 <ftello64@plt+0x592c>
   13410:	mov	r3, r0
   13414:	mov	r0, #1
   13418:	mov	r1, #0
   1341c:	mov	r2, r4
   13420:	bl	116c0 <error@plt>
   13424:	movw	r0, #38908	; 0x97fc
   13428:	movt	r0, #3
   1342c:	ldr	r1, [r0]
   13430:	cmp	r1, #0
   13434:	bxeq	lr
   13438:	movw	r0, #38912	; 0x9800
   1343c:	movt	r0, #3
   13440:	ldr	r0, [r0]
   13444:	movw	r3, #14904	; 0x3a38
   13448:	movt	r3, #1
   1344c:	mov	r2, #32
   13450:	b	1187c <qsort@plt>
   13454:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13458:	add	fp, sp, #28
   1345c:	sub	sp, sp, #36	; 0x24
   13460:	movw	r0, #37389	; 0x920d
   13464:	movt	r0, #3
   13468:	ldrb	r0, [r0]
   1346c:	cmp	r0, #1
   13470:	movw	r3, #37236	; 0x9174
   13474:	movt	r3, #3
   13478:	movw	r2, #37232	; 0x9170
   1347c:	movt	r2, #3
   13480:	bne	135a0 <ftello64@plt+0x1cb8>
   13484:	movw	r7, #38036	; 0x9494
   13488:	movt	r7, #3
   1348c:	mov	r8, #0
   13490:	str	r8, [r7]
   13494:	movw	r0, #37996	; 0x946c
   13498:	movt	r0, #3
   1349c:	ldr	r0, [r0]
   134a0:	cmp	r0, #0
   134a4:	beq	1355c <ftello64@plt+0x1c74>
   134a8:	add	r4, sp, #15
   134ac:	movw	r5, #33701	; 0x83a5
   134b0:	movt	r5, #2
   134b4:	movw	sl, #37984	; 0x9460
   134b8:	movt	sl, #3
   134bc:	mov	r9, #0
   134c0:	b	134ec <ftello64@plt+0x1c04>
   134c4:	ldr	r0, [r7]
   134c8:	cmp	r6, r0
   134cc:	strgt	r6, [r7]
   134d0:	add	r8, r8, #8
   134d4:	add	r9, r9, #1
   134d8:	movw	r0, #37996	; 0x946c
   134dc:	movt	r0, #3
   134e0:	ldr	r0, [r0]
   134e4:	cmp	r9, r0
   134e8:	bcs	1355c <ftello64@plt+0x1c74>
   134ec:	movw	r0, #37988	; 0x9464
   134f0:	movt	r0, #3
   134f4:	ldr	r2, [r0]
   134f8:	mov	r0, r2
   134fc:	ldr	r1, [r0, r8]!
   13500:	ldr	r3, [r0, #4]
   13504:	adds	r0, r1, #1
   13508:	adc	r1, r3, #0
   1350c:	cmp	r9, #0
   13510:	beq	13524 <ftello64@plt+0x1c3c>
   13514:	add	r2, r2, r8
   13518:	ldrd	r2, [r2, #-8]
   1351c:	subs	r0, r0, r2
   13520:	sbc	r1, r1, r3
   13524:	stm	sp, {r0, r1}
   13528:	mov	r0, r4
   1352c:	mov	r1, #1
   13530:	mov	r2, #21
   13534:	mov	r3, r5
   13538:	bl	1178c <__sprintf_chk@plt>
   1353c:	mov	r6, r0
   13540:	ldr	r0, [sl]
   13544:	ldr	r0, [r0, r9, lsl #2]
   13548:	cmp	r0, #0
   1354c:	beq	134c4 <ftello64@plt+0x1bdc>
   13550:	bl	1175c <strlen@plt>
   13554:	add	r6, r0, r6
   13558:	b	134c4 <ftello64@plt+0x1bdc>
   1355c:	ldr	r0, [r7]
   13560:	add	r1, r0, #1
   13564:	str	r1, [r7]
   13568:	add	r0, r0, #2
   1356c:	bl	24dfc <ftello64@plt+0x13514>
   13570:	movw	r1, #38580	; 0x96b4
   13574:	movt	r1, #3
   13578:	str	r0, [r1]
   1357c:	movw	r0, #37389	; 0x920d
   13580:	movt	r0, #3
   13584:	ldrb	r0, [r0]
   13588:	cmp	r0, #0
   1358c:	movw	r2, #37232	; 0x9170
   13590:	movt	r2, #3
   13594:	movw	r3, #37236	; 0x9174
   13598:	movt	r3, #3
   1359c:	bne	135b4 <ftello64@plt+0x1ccc>
   135a0:	movw	r0, #37388	; 0x920c
   135a4:	movt	r0, #3
   135a8:	ldrb	r0, [r0]
   135ac:	cmp	r0, #1
   135b0:	bne	135c8 <ftello64@plt+0x1ce0>
   135b4:	movw	r0, #37396	; 0x9214
   135b8:	movt	r0, #3
   135bc:	ldrb	r0, [r0]
   135c0:	cmp	r0, #0
   135c4:	beq	135d0 <ftello64@plt+0x1ce8>
   135c8:	ldr	r0, [r3]
   135cc:	b	135f0 <ftello64@plt+0x1d08>
   135d0:	movw	r0, #38036	; 0x9494
   135d4:	movt	r0, #3
   135d8:	ldr	r0, [r0]
   135dc:	ldr	r1, [r2]
   135e0:	add	r0, r1, r0
   135e4:	ldr	r1, [r3]
   135e8:	sub	r0, r1, r0
   135ec:	str	r0, [r3]
   135f0:	cmn	r0, #1
   135f4:	movle	r0, #0
   135f8:	strle	r0, [r3]
   135fc:	ldr	r0, [r3]
   13600:	add	r0, r0, r0, lsr #31
   13604:	asr	r4, r0, #1
   13608:	movw	r1, #38588	; 0x96bc
   1360c:	movt	r1, #3
   13610:	str	r4, [r1]
   13614:	ldr	r1, [r2]
   13618:	rsb	r7, r1, r0, asr #1
   1361c:	movw	r8, #38592	; 0x96c0
   13620:	movt	r8, #3
   13624:	str	r7, [r8]
   13628:	movw	r5, #38596	; 0x96c4
   1362c:	movt	r5, #3
   13630:	str	r4, [r5]
   13634:	movw	r1, #37240	; 0x9178
   13638:	movt	r1, #3
   1363c:	ldr	r0, [r1]
   13640:	cmp	r0, #0
   13644:	movw	r6, #38600	; 0x96c8
   13648:	movt	r6, #3
   1364c:	beq	13668 <ftello64@plt+0x1d80>
   13650:	ldrb	r2, [r0]
   13654:	cmp	r2, #0
   13658:	beq	13668 <ftello64@plt+0x1d80>
   1365c:	bl	1175c <strlen@plt>
   13660:	str	r0, [r6]
   13664:	b	13670 <ftello64@plt+0x1d88>
   13668:	mov	r0, #0
   1366c:	str	r0, [r1]
   13670:	movw	r0, #37368	; 0x91f8
   13674:	movt	r0, #3
   13678:	ldrb	r1, [r0]
   1367c:	ldr	r0, [r6]
   13680:	lsl	r0, r0, #1
   13684:	cmp	r1, #0
   13688:	beq	13694 <ftello64@plt+0x1dac>
   1368c:	orr	r0, r0, #1
   13690:	b	136a0 <ftello64@plt+0x1db8>
   13694:	sub	r1, r7, r0
   13698:	bic	r1, r1, r1, asr #31
   1369c:	str	r1, [r8]
   136a0:	sub	r0, r4, r0
   136a4:	str	r0, [r5]
   136a8:	bl	1172c <__ctype_b_loc@plt>
   136ac:	ldr	r1, [r0]
   136b0:	mov	r2, #0
   136b4:	movw	r0, #38604	; 0x96cc
   136b8:	movt	r0, #3
   136bc:	ldrh	r3, [r1], #2
   136c0:	ubfx	r3, r3, #13, #1
   136c4:	strb	r3, [r0, r2]
   136c8:	add	r2, r2, #1
   136cc:	cmp	r2, #256	; 0x100
   136d0:	bne	136bc <ftello64@plt+0x1dd4>
   136d4:	mov	r1, #1
   136d8:	strb	r1, [r0, #12]
   136dc:	movw	r2, #37392	; 0x9210
   136e0:	movt	r2, #3
   136e4:	ldr	r2, [r2]
   136e8:	cmp	r2, #2
   136ec:	beq	13730 <ftello64@plt+0x1e48>
   136f0:	cmp	r2, #3
   136f4:	bne	13728 <ftello64@plt+0x1e40>
   136f8:	mov	r7, #36	; 0x24
   136fc:	mov	r1, #0
   13700:	mov	r2, #1
   13704:	movw	r3, #33691	; 0x839b
   13708:	movt	r3, #2
   1370c:	uxtb	r7, r7
   13710:	strb	r2, [r0, r7]
   13714:	add	r7, r3, r1
   13718:	ldrb	r7, [r7, #1]
   1371c:	add	r1, r1, #1
   13720:	cmp	r1, #8
   13724:	bne	1370c <ftello64@plt+0x1e24>
   13728:	sub	sp, fp, #28
   1372c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13730:	strb	r1, [r0, #34]	; 0x22
   13734:	sub	sp, fp, #28
   13738:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1373c:	push	{r4, r5, r6, r7, fp, lr}
   13740:	add	fp, sp, #16
   13744:	movw	r0, #38860	; 0x97cc
   13748:	movt	r0, #3
   1374c:	mov	r5, #0
   13750:	str	r5, [r0]
   13754:	str	r5, [r0, #4]
   13758:	movw	r0, #38868	; 0x97d4
   1375c:	movt	r0, #3
   13760:	strb	r5, [r0]
   13764:	movw	r0, #38872	; 0x97d8
   13768:	movt	r0, #3
   1376c:	str	r5, [r0]
   13770:	str	r5, [r0, #4]
   13774:	movw	r0, #38880	; 0x97e0
   13778:	movt	r0, #3
   1377c:	strb	r5, [r0]
   13780:	movw	r6, #38908	; 0x97fc
   13784:	movt	r6, #3
   13788:	ldr	r0, [r6]
   1378c:	cmp	r0, #1
   13790:	blt	137f4 <ftello64@plt+0x1f0c>
   13794:	movw	r0, #38912	; 0x9800
   13798:	movt	r0, #3
   1379c:	ldr	r4, [r0]
   137a0:	movw	r7, #37392	; 0x9210
   137a4:	movt	r7, #3
   137a8:	b	137c4 <ftello64@plt+0x1edc>
   137ac:	bl	144e8 <ftello64@plt+0x2c00>
   137b0:	add	r5, r5, #1
   137b4:	add	r4, r4, #32
   137b8:	ldr	r0, [r6]
   137bc:	cmp	r5, r0
   137c0:	bge	137f4 <ftello64@plt+0x1f0c>
   137c4:	mov	r0, r4
   137c8:	bl	13a78 <ftello64@plt+0x2190>
   137cc:	ldr	r0, [r7]
   137d0:	cmp	r0, #2
   137d4:	bcc	137ac <ftello64@plt+0x1ec4>
   137d8:	beq	137ec <ftello64@plt+0x1f04>
   137dc:	cmp	r0, #3
   137e0:	bne	137b0 <ftello64@plt+0x1ec8>
   137e4:	bl	149c4 <ftello64@plt+0x30dc>
   137e8:	b	137b0 <ftello64@plt+0x1ec8>
   137ec:	bl	14824 <ftello64@plt+0x2f3c>
   137f0:	b	137b0 <ftello64@plt+0x1ec8>
   137f4:	pop	{r4, r5, r6, r7, fp, pc}
   137f8:	bx	lr
   137fc:	push	{r4, r5, r6, sl, fp, lr}
   13800:	add	fp, sp, #16
   13804:	sub	sp, sp, #8
   13808:	mov	r1, #0
   1380c:	str	r1, [r0, #8]
   13810:	add	r2, r0, #36	; 0x24
   13814:	mov	r6, r0
   13818:	str	r1, [r6, #4]!
   1381c:	movw	r1, #37376	; 0x9200
   13820:	movt	r1, #3
   13824:	ldrb	r1, [r1]
   13828:	movw	r3, #38040	; 0x9498
   1382c:	movt	r3, #3
   13830:	cmp	r1, #0
   13834:	moveq	r3, r1
   13838:	str	r2, [r0, #20]
   1383c:	str	r3, [r0, #24]
   13840:	ldr	r4, [r0]
   13844:	mov	r0, r4
   13848:	bl	1175c <strlen@plt>
   1384c:	mov	r1, r0
   13850:	mov	r0, r4
   13854:	mov	r2, r6
   13858:	bl	1797c <ftello64@plt+0x6094>
   1385c:	cmp	r0, #0
   13860:	bne	13874 <ftello64@plt+0x1f8c>
   13864:	mov	r0, r6
   13868:	sub	sp, fp, #16
   1386c:	pop	{r4, r5, r6, sl, fp, lr}
   13870:	b	17bfc <ftello64@plt+0x6314>
   13874:	mov	r5, r0
   13878:	movw	r1, #33579	; 0x832b
   1387c:	movt	r1, #2
   13880:	mov	r0, #0
   13884:	mov	r2, #5
   13888:	bl	1160c <dcgettext@plt>
   1388c:	mov	r6, r0
   13890:	mov	r0, r4
   13894:	bl	17214 <ftello64@plt+0x592c>
   13898:	str	r0, [sp]
   1389c:	mov	r0, #1
   138a0:	mov	r1, #0
   138a4:	mov	r2, r6
   138a8:	mov	r3, r5
   138ac:	bl	116c0 <error@plt>
   138b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   138b4:	add	fp, sp, #28
   138b8:	sub	sp, sp, #4
   138bc:	ldr	r3, [r0, #4]
   138c0:	ldr	r9, [r1, #4]
   138c4:	cmp	r3, r9
   138c8:	mov	r7, r9
   138cc:	movlt	r7, r3
   138d0:	movw	r2, #37376	; 0x9200
   138d4:	movt	r2, #3
   138d8:	ldrb	r2, [r2]
   138dc:	cmp	r2, #0
   138e0:	str	r3, [sp]
   138e4:	beq	13934 <ftello64@plt+0x204c>
   138e8:	cmp	r7, #1
   138ec:	blt	13970 <ftello64@plt+0x2088>
   138f0:	ldr	sl, [r1]
   138f4:	ldr	r5, [r0]
   138f8:	mov	r6, #0
   138fc:	movw	r4, #38040	; 0x9498
   13900:	movt	r4, #3
   13904:	ldrb	r0, [r5, r6]
   13908:	bl	137f8 <ftello64@plt+0x1f10>
   1390c:	ldrb	r8, [r4, r0]
   13910:	ldrb	r0, [sl, r6]
   13914:	bl	137f8 <ftello64@plt+0x1f10>
   13918:	ldrb	r0, [r4, r0]
   1391c:	subs	r0, r8, r0
   13920:	bne	13984 <ftello64@plt+0x209c>
   13924:	add	r6, r6, #1
   13928:	cmp	r6, r7
   1392c:	blt	13904 <ftello64@plt+0x201c>
   13930:	b	13970 <ftello64@plt+0x2088>
   13934:	cmp	r7, #1
   13938:	blt	13970 <ftello64@plt+0x2088>
   1393c:	ldr	sl, [r1]
   13940:	ldr	r6, [r0]
   13944:	mov	r5, #0
   13948:	ldrb	r4, [r6, r5]
   1394c:	mov	r0, r4
   13950:	bl	137f8 <ftello64@plt+0x1f10>
   13954:	ldrb	r0, [sl, r5]
   13958:	bl	137f8 <ftello64@plt+0x1f10>
   1395c:	subs	r0, r4, r0
   13960:	bne	13984 <ftello64@plt+0x209c>
   13964:	add	r5, r5, #1
   13968:	cmp	r5, r7
   1396c:	blt	13948 <ftello64@plt+0x2060>
   13970:	mov	r0, #0
   13974:	ldr	r1, [sp]
   13978:	cmp	r1, r9
   1397c:	movwgt	r0, #1
   13980:	mvnlt	r0, #0
   13984:	sub	sp, fp, #28
   13988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1398c:	push	{fp, lr}
   13990:	mov	fp, sp
   13994:	bl	11774 <__errno_location@plt>
   13998:	ldr	r4, [r0]
   1399c:	movw	r1, #33655	; 0x8377
   139a0:	movt	r1, #2
   139a4:	mov	r0, #0
   139a8:	mov	r2, #5
   139ac:	bl	1160c <dcgettext@plt>
   139b0:	mov	r2, r0
   139b4:	mov	r0, #1
   139b8:	mov	r1, r4
   139bc:	bl	116c0 <error@plt>
   139c0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   139c4:	add	fp, sp, #24
   139c8:	mov	r8, r0
   139cc:	ldr	r0, [r1, #8]
   139d0:	cmp	r0, #1
   139d4:	blt	13a28 <ftello64@plt+0x2140>
   139d8:	sub	r6, r0, #1
   139dc:	ldr	r5, [r1]
   139e0:	mov	r7, #0
   139e4:	b	139f4 <ftello64@plt+0x210c>
   139e8:	sub	r6, r4, #1
   139ec:	cmp	r7, r6
   139f0:	bgt	13a28 <ftello64@plt+0x2140>
   139f4:	add	r0, r7, r6
   139f8:	add	r0, r0, r0, lsr #31
   139fc:	asr	r4, r0, #1
   13a00:	add	r1, r5, r4, lsl #3
   13a04:	mov	r0, r8
   13a08:	bl	138b0 <ftello64@plt+0x1fc8>
   13a0c:	cmn	r0, #1
   13a10:	ble	139e8 <ftello64@plt+0x2100>
   13a14:	cmp	r0, #0
   13a18:	beq	13a30 <ftello64@plt+0x2148>
   13a1c:	add	r7, r4, #1
   13a20:	cmp	r7, r6
   13a24:	ble	139f4 <ftello64@plt+0x210c>
   13a28:	mov	r0, #0
   13a2c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13a30:	mov	r0, #1
   13a34:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13a38:	push	{r4, r5, fp, lr}
   13a3c:	add	fp, sp, #8
   13a40:	mov	r5, r1
   13a44:	mov	r4, r0
   13a48:	bl	138b0 <ftello64@plt+0x1fc8>
   13a4c:	cmp	r0, #0
   13a50:	beq	13a58 <ftello64@plt+0x2170>
   13a54:	pop	{r4, r5, fp, pc}
   13a58:	ldr	r1, [r5]
   13a5c:	ldr	r2, [r4]
   13a60:	mvn	r0, #0
   13a64:	cmp	r2, r1
   13a68:	popcc	{r4, r5, fp, pc}
   13a6c:	mov	r0, #0
   13a70:	movwhi	r0, #1
   13a74:	pop	{r4, r5, fp, pc}
   13a78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a7c:	add	fp, sp, #28
   13a80:	sub	sp, sp, #36	; 0x24
   13a84:	mov	sl, r0
   13a88:	ldr	r3, [r0]
   13a8c:	movw	r9, #38884	; 0x97e4
   13a90:	movt	r9, #3
   13a94:	str	r3, [r9]
   13a98:	ldr	r0, [r0, #4]
   13a9c:	add	r5, r3, r0
   13aa0:	str	r5, [r9, #4]
   13aa4:	ldr	r1, [sl, #8]
   13aa8:	str	r1, [sp, #12]
   13aac:	ldr	r1, [sl, #12]
   13ab0:	ldr	r2, [sl, #24]
   13ab4:	str	r3, [sp, #16]
   13ab8:	add	r7, r3, r1
   13abc:	movw	r3, #37992	; 0x9468
   13ac0:	movt	r3, #3
   13ac4:	ldr	r3, [r3]
   13ac8:	ldr	r2, [r3, r2, lsl #3]!
   13acc:	str	r2, [sp, #24]
   13ad0:	ldr	r2, [r3, #4]
   13ad4:	str	r2, [sp, #32]
   13ad8:	cmp	r0, r1
   13adc:	bge	13ba8 <ftello64@plt+0x22c0>
   13ae0:	movw	r4, #37692	; 0x933c
   13ae4:	movt	r4, #3
   13ae8:	movw	r6, #38296	; 0x9598
   13aec:	movt	r6, #3
   13af0:	mov	r8, #0
   13af4:	b	13b04 <ftello64@plt+0x221c>
   13af8:	add	r5, r5, #1
   13afc:	cmp	r5, r7
   13b00:	bcs	13ba8 <ftello64@plt+0x22c0>
   13b04:	movw	r0, #38596	; 0x96c4
   13b08:	movt	r0, #3
   13b0c:	ldr	r0, [r0]
   13b10:	ldr	r1, [r9]
   13b14:	add	r0, r1, r0
   13b18:	cmp	r5, r0
   13b1c:	bhi	13ba8 <ftello64@plt+0x22c0>
   13b20:	str	r5, [r9, #4]
   13b24:	ldr	r0, [r4]
   13b28:	cmp	r0, #0
   13b2c:	beq	13b68 <ftello64@plt+0x2280>
   13b30:	str	r8, [sp]
   13b34:	sub	r2, r7, r5
   13b38:	add	r0, r4, #4
   13b3c:	mov	r1, r5
   13b40:	mov	r3, #0
   13b44:	bl	18c20 <ftello64@plt+0x7338>
   13b48:	cmn	r0, #2
   13b4c:	beq	144e4 <ftello64@plt+0x2bfc>
   13b50:	cmn	r0, #1
   13b54:	movweq	r0, #1
   13b58:	add	r5, r5, r0
   13b5c:	cmp	r5, r7
   13b60:	bcc	13b04 <ftello64@plt+0x221c>
   13b64:	b	13ba8 <ftello64@plt+0x22c0>
   13b68:	ldrb	r0, [r5]
   13b6c:	bl	137f8 <ftello64@plt+0x1f10>
   13b70:	ldrb	r0, [r6, r0]
   13b74:	cmp	r0, #0
   13b78:	beq	13af8 <ftello64@plt+0x2210>
   13b7c:	cmp	r5, r7
   13b80:	bcs	13afc <ftello64@plt+0x2214>
   13b84:	ldrb	r0, [r5]
   13b88:	bl	137f8 <ftello64@plt+0x1f10>
   13b8c:	ldrb	r0, [r6, r0]
   13b90:	cmp	r0, #0
   13b94:	beq	13afc <ftello64@plt+0x2214>
   13b98:	add	r5, r5, #1
   13b9c:	cmp	r7, r5
   13ba0:	bne	13b84 <ftello64@plt+0x229c>
   13ba4:	b	13afc <ftello64@plt+0x2214>
   13ba8:	movw	r0, #38596	; 0x96c4
   13bac:	movt	r0, #3
   13bb0:	ldr	r0, [r0]
   13bb4:	ldr	r4, [r9]
   13bb8:	add	r0, r4, r0
   13bbc:	cmp	r5, r0
   13bc0:	strls	r5, [r9, #4]
   13bc4:	ldr	r0, [r9, #4]
   13bc8:	mov	r1, #0
   13bcc:	cmp	r0, r7
   13bd0:	movwcc	r1, #1
   13bd4:	movw	r2, #37240	; 0x9178
   13bd8:	movt	r2, #3
   13bdc:	ldr	r2, [r2]
   13be0:	cmp	r2, #0
   13be4:	movwne	r2, #1
   13be8:	and	r1, r2, r1
   13bec:	movw	r2, #38892	; 0x97ec
   13bf0:	movt	r2, #3
   13bf4:	strb	r1, [r2]
   13bf8:	cmp	r0, r4
   13bfc:	bls	13c38 <ftello64@plt+0x2350>
   13c00:	sub	r5, r0, #1
   13c04:	bl	1172c <__ctype_b_loc@plt>
   13c08:	ldr	r6, [r0]
   13c0c:	ldrb	r0, [r5]
   13c10:	bl	137f8 <ftello64@plt+0x1f10>
   13c14:	add	r0, r6, r0, lsl #1
   13c18:	ldrb	r0, [r0, #1]
   13c1c:	tst	r0, #32
   13c20:	beq	13c38 <ftello64@plt+0x2350>
   13c24:	str	r5, [r9, #4]
   13c28:	sub	r0, r5, #1
   13c2c:	cmp	r5, r4
   13c30:	mov	r5, r0
   13c34:	bhi	13c0c <ftello64@plt+0x2324>
   13c38:	movw	r0, #38588	; 0x96bc
   13c3c:	movt	r0, #3
   13c40:	ldr	r0, [r0]
   13c44:	movw	r1, #38032	; 0x9490
   13c48:	movt	r1, #3
   13c4c:	ldr	r1, [r1]
   13c50:	add	r6, r1, r0
   13c54:	ldr	r0, [sl, #8]
   13c58:	rsb	r1, r0, #0
   13c5c:	cmp	r6, r1
   13c60:	bge	13cb0 <ftello64@plt+0x23c8>
   13c64:	sub	r9, r4, r6
   13c68:	movw	r0, #37692	; 0x933c
   13c6c:	movt	r0, #3
   13c70:	ldr	r1, [r0]
   13c74:	cmp	r1, #0
   13c78:	beq	1448c <ftello64@plt+0x2ba4>
   13c7c:	mov	r1, #0
   13c80:	str	r1, [sp]
   13c84:	add	r0, r0, #4
   13c88:	mov	r1, r9
   13c8c:	mov	r2, r6
   13c90:	mov	r3, #0
   13c94:	bl	18c20 <ftello64@plt+0x7338>
   13c98:	cmn	r0, #2
   13c9c:	beq	144e4 <ftello64@plt+0x2bfc>
   13ca0:	cmn	r0, #1
   13ca4:	movweq	r0, #1
   13ca8:	add	r9, r9, r0
   13cac:	b	13cb4 <ftello64@plt+0x23cc>
   13cb0:	add	r9, r4, r0
   13cb4:	str	sl, [sp, #20]
   13cb8:	str	r7, [sp, #28]
   13cbc:	movw	r5, #38896	; 0x97f0
   13cc0:	movt	r5, #3
   13cc4:	movw	r0, #38884	; 0x97e4
   13cc8:	movt	r0, #3
   13ccc:	ldr	r0, [r0]
   13cd0:	str	r9, [r5]
   13cd4:	str	r0, [r5, #4]
   13cd8:	cmp	r9, r0
   13cdc:	bcs	13d18 <ftello64@plt+0x2430>
   13ce0:	sub	r4, r0, #1
   13ce4:	bl	1172c <__ctype_b_loc@plt>
   13ce8:	ldr	r6, [r0]
   13cec:	ldrb	r0, [r4]
   13cf0:	bl	137f8 <ftello64@plt+0x1f10>
   13cf4:	add	r0, r6, r0, lsl #1
   13cf8:	ldrb	r0, [r0, #1]
   13cfc:	tst	r0, #32
   13d00:	beq	13d18 <ftello64@plt+0x2430>
   13d04:	str	r4, [r5, #4]
   13d08:	sub	r0, r4, #1
   13d0c:	cmp	r4, r9
   13d10:	mov	r4, r0
   13d14:	bhi	13cec <ftello64@plt+0x2404>
   13d18:	movw	r0, #38592	; 0x96c0
   13d1c:	movt	r0, #3
   13d20:	ldr	r4, [r0]
   13d24:	ldm	r5, {r7, sl}
   13d28:	add	r0, r7, r4
   13d2c:	cmp	r0, sl
   13d30:	ldr	r5, [sp, #32]
   13d34:	bcs	13e28 <ftello64@plt+0x2540>
   13d38:	movw	r0, #37692	; 0x933c
   13d3c:	movt	r0, #3
   13d40:	movw	r8, #38296	; 0x9598
   13d44:	movt	r8, #3
   13d48:	add	r6, r0, #4
   13d4c:	b	13d84 <ftello64@plt+0x249c>
   13d50:	add	r0, r7, #1
   13d54:	movw	r7, #38896	; 0x97f0
   13d58:	movt	r7, #3
   13d5c:	str	r0, [r7]
   13d60:	movw	r0, #38592	; 0x96c0
   13d64:	movt	r0, #3
   13d68:	ldr	r4, [r0]
   13d6c:	mov	r0, r7
   13d70:	ldr	r7, [r7]
   13d74:	ldr	sl, [r0, #4]
   13d78:	add	r0, r7, r4
   13d7c:	cmp	r0, sl
   13d80:	bcs	13e28 <ftello64@plt+0x2540>
   13d84:	movw	r0, #37692	; 0x933c
   13d88:	movt	r0, #3
   13d8c:	ldr	r0, [r0]
   13d90:	cmp	r0, #0
   13d94:	beq	13dd8 <ftello64@plt+0x24f0>
   13d98:	mov	r0, #0
   13d9c:	str	r0, [sp]
   13da0:	sub	r2, sl, r7
   13da4:	mov	r0, r6
   13da8:	mov	r1, r7
   13dac:	mov	r3, #0
   13db0:	bl	18c20 <ftello64@plt+0x7338>
   13db4:	cmn	r0, #2
   13db8:	beq	144e4 <ftello64@plt+0x2bfc>
   13dbc:	movw	r7, #38896	; 0x97f0
   13dc0:	movt	r7, #3
   13dc4:	ldr	r1, [r7]
   13dc8:	cmn	r0, #1
   13dcc:	movweq	r0, #1
   13dd0:	add	r0, r1, r0
   13dd4:	b	13d5c <ftello64@plt+0x2474>
   13dd8:	ldrb	r0, [r7]
   13ddc:	bl	137f8 <ftello64@plt+0x1f10>
   13de0:	ldrb	r0, [r8, r0]
   13de4:	cmp	r0, #0
   13de8:	beq	13d50 <ftello64@plt+0x2468>
   13dec:	movw	r7, #38896	; 0x97f0
   13df0:	movt	r7, #3
   13df4:	ldr	r4, [r7]
   13df8:	cmp	r4, sl
   13dfc:	bcs	13d60 <ftello64@plt+0x2478>
   13e00:	ldrb	r0, [r4]
   13e04:	bl	137f8 <ftello64@plt+0x1f10>
   13e08:	ldrb	r0, [r8, r0]
   13e0c:	cmp	r0, #0
   13e10:	beq	13d60 <ftello64@plt+0x2478>
   13e14:	add	r4, r4, #1
   13e18:	str	r4, [r7]
   13e1c:	cmp	sl, r4
   13e20:	bne	13e00 <ftello64@plt+0x2518>
   13e24:	b	13d60 <ftello64@plt+0x2478>
   13e28:	ldr	r0, [sp, #16]
   13e2c:	ldr	r1, [sp, #12]
   13e30:	add	r0, r0, r1
   13e34:	str	r0, [sp, #16]
   13e38:	movw	r0, #37240	; 0x9178
   13e3c:	movt	r0, #3
   13e40:	ldr	r0, [r0]
   13e44:	cmp	r0, #0
   13e48:	beq	13e9c <ftello64@plt+0x25b4>
   13e4c:	ldr	sl, [sp, #28]
   13e50:	ldr	r8, [sp, #24]
   13e54:	mov	r6, r7
   13e58:	cmp	r7, r8
   13e5c:	bls	13e84 <ftello64@plt+0x259c>
   13e60:	bl	1172c <__ctype_b_loc@plt>
   13e64:	ldr	r5, [r0]
   13e68:	mov	r7, r6
   13e6c:	ldrb	r0, [r7, #-1]!
   13e70:	bl	137f8 <ftello64@plt+0x1f10>
   13e74:	add	r0, r5, r0, lsl #1
   13e78:	ldrb	r0, [r0, #1]
   13e7c:	tst	r0, #32
   13e80:	bne	13e54 <ftello64@plt+0x256c>
   13e84:	mov	r0, #0
   13e88:	ldr	r1, [sp, #16]
   13e8c:	cmp	r6, r1
   13e90:	movwhi	r0, #1
   13e94:	ldr	r5, [sp, #32]
   13e98:	b	13ea4 <ftello64@plt+0x25bc>
   13e9c:	mov	r0, #0
   13ea0:	ldr	sl, [sp, #28]
   13ea4:	movw	r1, #38904	; 0x97f8
   13ea8:	movt	r1, #3
   13eac:	strb	r0, [r1]
   13eb0:	movw	r0, #38896	; 0x97f0
   13eb4:	movt	r0, #3
   13eb8:	ldr	r6, [r0]
   13ebc:	cmp	r6, r5
   13ec0:	bcs	13ef8 <ftello64@plt+0x2610>
   13ec4:	bl	1172c <__ctype_b_loc@plt>
   13ec8:	ldr	r7, [r0]
   13ecc:	ldrb	r0, [r6]
   13ed0:	bl	137f8 <ftello64@plt+0x1f10>
   13ed4:	add	r0, r7, r0, lsl #1
   13ed8:	ldrb	r0, [r0, #1]
   13edc:	tst	r0, #32
   13ee0:	addne	r6, r6, #1
   13ee4:	movwne	r0, #38896	; 0x97f0
   13ee8:	movtne	r0, #3
   13eec:	strne	r6, [r0]
   13ef0:	cmpne	r5, r6
   13ef4:	bne	13ecc <ftello64@plt+0x25e4>
   13ef8:	movw	r0, #38896	; 0x97f0
   13efc:	movt	r0, #3
   13f00:	mov	r1, r0
   13f04:	ldr	r0, [r0]
   13f08:	ldr	r1, [r1, #4]
   13f0c:	sub	r1, r4, r1
   13f10:	add	r0, r1, r0
   13f14:	movw	r1, #37232	; 0x9170
   13f18:	movt	r1, #3
   13f1c:	ldr	r1, [r1]
   13f20:	sub	r8, r0, r1
   13f24:	cmp	r8, #1
   13f28:	movw	r1, #38860	; 0x97cc
   13f2c:	movt	r1, #3
   13f30:	blt	14128 <ftello64@plt+0x2840>
   13f34:	movw	r0, #38884	; 0x97e4
   13f38:	movt	r0, #3
   13f3c:	ldr	r6, [r0, #4]
   13f40:	str	r6, [r1]
   13f44:	cmp	r5, r6
   13f48:	bls	13f80 <ftello64@plt+0x2698>
   13f4c:	bl	1172c <__ctype_b_loc@plt>
   13f50:	ldr	r4, [r0]
   13f54:	ldrb	r0, [r6]
   13f58:	bl	137f8 <ftello64@plt+0x1f10>
   13f5c:	add	r0, r4, r0, lsl #1
   13f60:	ldrb	r0, [r0, #1]
   13f64:	tst	r0, #32
   13f68:	addne	r6, r6, #1
   13f6c:	movwne	r0, #38860	; 0x97cc
   13f70:	movtne	r0, #3
   13f74:	strne	r6, [r0]
   13f78:	cmpne	r5, r6
   13f7c:	bne	13f54 <ftello64@plt+0x266c>
   13f80:	movw	r5, #38860	; 0x97cc
   13f84:	movt	r5, #3
   13f88:	str	r6, [r5, #4]
   13f8c:	ldr	r7, [r5]
   13f90:	add	r1, r7, r8
   13f94:	mov	r0, #0
   13f98:	cmp	r6, r1
   13f9c:	movwcc	r0, #1
   13fa0:	cmp	r6, sl
   13fa4:	cmpcc	r6, r1
   13fa8:	bcs	14078 <ftello64@plt+0x2790>
   13fac:	movw	r0, #37692	; 0x933c
   13fb0:	movt	r0, #3
   13fb4:	movw	r4, #38296	; 0x9598
   13fb8:	movt	r4, #3
   13fbc:	add	r0, r0, #4
   13fc0:	str	r0, [sp, #32]
   13fc4:	b	13fec <ftello64@plt+0x2704>
   13fc8:	add	r6, r6, #1
   13fcc:	ldr	r7, [r5]
   13fd0:	add	r1, r7, r8
   13fd4:	cmp	r6, r1
   13fd8:	mov	r0, #0
   13fdc:	movwcc	r0, #1
   13fe0:	cmp	r6, sl
   13fe4:	cmpcc	r6, r1
   13fe8:	bcs	14078 <ftello64@plt+0x2790>
   13fec:	str	r6, [r5, #4]
   13ff0:	movw	r0, #37692	; 0x933c
   13ff4:	movt	r0, #3
   13ff8:	ldr	r0, [r0]
   13ffc:	cmp	r0, #0
   14000:	beq	14038 <ftello64@plt+0x2750>
   14004:	mov	r0, #0
   14008:	str	r0, [sp]
   1400c:	sub	r2, sl, r6
   14010:	ldr	r0, [sp, #32]
   14014:	mov	r1, r6
   14018:	mov	r3, #0
   1401c:	bl	18c20 <ftello64@plt+0x7338>
   14020:	cmn	r0, #2
   14024:	beq	144e4 <ftello64@plt+0x2bfc>
   14028:	cmn	r0, #1
   1402c:	movweq	r0, #1
   14030:	add	r6, r6, r0
   14034:	b	13fcc <ftello64@plt+0x26e4>
   14038:	ldrb	r0, [r6]
   1403c:	bl	137f8 <ftello64@plt+0x1f10>
   14040:	ldrb	r0, [r4, r0]
   14044:	cmp	r0, #0
   14048:	beq	13fc8 <ftello64@plt+0x26e0>
   1404c:	cmp	r6, sl
   14050:	bcs	13fcc <ftello64@plt+0x26e4>
   14054:	ldrb	r0, [r6]
   14058:	bl	137f8 <ftello64@plt+0x1f10>
   1405c:	ldrb	r0, [r4, r0]
   14060:	cmp	r0, #0
   14064:	beq	13fcc <ftello64@plt+0x26e4>
   14068:	add	r6, r6, #1
   1406c:	cmp	sl, r6
   14070:	bne	14054 <ftello64@plt+0x276c>
   14074:	b	13fcc <ftello64@plt+0x26e4>
   14078:	cmp	r0, #0
   1407c:	strne	r6, [r5, #4]
   14080:	ldr	r1, [r5, #4]
   14084:	mov	r0, #0
   14088:	cmp	r1, r7
   1408c:	ldr	r5, [sp, #24]
   14090:	bls	140c4 <ftello64@plt+0x27dc>
   14094:	mov	r0, #0
   14098:	movw	r2, #38892	; 0x97ec
   1409c:	movt	r2, #3
   140a0:	strb	r0, [r2]
   140a4:	movw	r2, #37240	; 0x9178
   140a8:	movt	r2, #3
   140ac:	ldr	r2, [r2]
   140b0:	cmp	r2, #0
   140b4:	beq	140c4 <ftello64@plt+0x27dc>
   140b8:	mov	r0, #0
   140bc:	cmp	r1, sl
   140c0:	movwcc	r0, #1
   140c4:	movw	r1, #38868	; 0x97d4
   140c8:	movt	r1, #3
   140cc:	strb	r0, [r1]
   140d0:	movw	r0, #38860	; 0x97cc
   140d4:	movt	r0, #3
   140d8:	ldr	r0, [r0, #4]
   140dc:	cmp	r0, r7
   140e0:	bls	14144 <ftello64@plt+0x285c>
   140e4:	sub	r4, r0, #1
   140e8:	bl	1172c <__ctype_b_loc@plt>
   140ec:	ldr	r6, [r0]
   140f0:	ldrb	r0, [r4]
   140f4:	bl	137f8 <ftello64@plt+0x1f10>
   140f8:	add	r0, r6, r0, lsl #1
   140fc:	ldrb	r0, [r0, #1]
   14100:	tst	r0, #32
   14104:	beq	14144 <ftello64@plt+0x285c>
   14108:	movw	r0, #38860	; 0x97cc
   1410c:	movt	r0, #3
   14110:	str	r4, [r0, #4]
   14114:	sub	r0, r4, #1
   14118:	cmp	r4, r7
   1411c:	mov	r4, r0
   14120:	bhi	140f0 <ftello64@plt+0x2808>
   14124:	b	14144 <ftello64@plt+0x285c>
   14128:	mov	r0, #0
   1412c:	str	r0, [r1]
   14130:	str	r0, [r1, #4]
   14134:	movw	r1, #38868	; 0x97d4
   14138:	movt	r1, #3
   1413c:	strb	r0, [r1]
   14140:	ldr	r5, [sp, #24]
   14144:	movw	r0, #38884	; 0x97e4
   14148:	movt	r0, #3
   1414c:	mov	r1, r0
   14150:	ldr	r0, [r0]
   14154:	ldr	r1, [r1, #4]
   14158:	movw	r2, #38596	; 0x96c4
   1415c:	movt	r2, #3
   14160:	ldr	r2, [r2]
   14164:	sub	r1, r2, r1
   14168:	add	r0, r1, r0
   1416c:	movw	r1, #37232	; 0x9170
   14170:	movt	r1, #3
   14174:	ldr	r1, [r1]
   14178:	sub	sl, r0, r1
   1417c:	cmp	sl, #1
   14180:	movw	r7, #38872	; 0x97d8
   14184:	movt	r7, #3
   14188:	blt	1434c <ftello64@plt+0x2a64>
   1418c:	movw	r0, #38896	; 0x97f0
   14190:	movt	r0, #3
   14194:	ldr	r0, [r0]
   14198:	str	r0, [r7, #4]
   1419c:	cmp	r5, r0
   141a0:	bcs	141dc <ftello64@plt+0x28f4>
   141a4:	sub	r4, r0, #1
   141a8:	bl	1172c <__ctype_b_loc@plt>
   141ac:	ldr	r6, [r0]
   141b0:	ldrb	r0, [r4]
   141b4:	bl	137f8 <ftello64@plt+0x1f10>
   141b8:	add	r0, r6, r0, lsl #1
   141bc:	ldrb	r0, [r0, #1]
   141c0:	tst	r0, #32
   141c4:	beq	141dc <ftello64@plt+0x28f4>
   141c8:	str	r4, [r7, #4]
   141cc:	sub	r0, r4, #1
   141d0:	cmp	r4, r5
   141d4:	mov	r4, r0
   141d8:	bhi	141b0 <ftello64@plt+0x28c8>
   141dc:	str	r9, [r7]
   141e0:	add	r0, r9, sl
   141e4:	ldr	r4, [r7, #4]
   141e8:	cmp	r0, r4
   141ec:	bcs	142b8 <ftello64@plt+0x29d0>
   141f0:	movw	r0, #37692	; 0x933c
   141f4:	movt	r0, #3
   141f8:	movw	r6, #38296	; 0x9598
   141fc:	movt	r6, #3
   14200:	add	r8, r0, #4
   14204:	b	14224 <ftello64@plt+0x293c>
   14208:	add	r0, r9, #1
   1420c:	str	r0, [r7]
   14210:	ldr	r9, [r7]
   14214:	ldr	r4, [r7, #4]
   14218:	add	r0, r9, sl
   1421c:	cmp	r0, r4
   14220:	bcs	142b8 <ftello64@plt+0x29d0>
   14224:	movw	r0, #37692	; 0x933c
   14228:	movt	r0, #3
   1422c:	ldr	r0, [r0]
   14230:	cmp	r0, #0
   14234:	beq	14270 <ftello64@plt+0x2988>
   14238:	mov	r0, #0
   1423c:	str	r0, [sp]
   14240:	sub	r2, r4, r9
   14244:	mov	r0, r8
   14248:	mov	r1, r9
   1424c:	mov	r3, #0
   14250:	bl	18c20 <ftello64@plt+0x7338>
   14254:	cmn	r0, #2
   14258:	beq	144e4 <ftello64@plt+0x2bfc>
   1425c:	ldr	r1, [r7]
   14260:	cmn	r0, #1
   14264:	movweq	r0, #1
   14268:	add	r0, r1, r0
   1426c:	b	1420c <ftello64@plt+0x2924>
   14270:	ldrb	r0, [r9]
   14274:	bl	137f8 <ftello64@plt+0x1f10>
   14278:	ldrb	r0, [r6, r0]
   1427c:	cmp	r0, #0
   14280:	beq	14208 <ftello64@plt+0x2920>
   14284:	ldr	r5, [r7]
   14288:	cmp	r5, r4
   1428c:	bcs	14210 <ftello64@plt+0x2928>
   14290:	ldrb	r0, [r5]
   14294:	bl	137f8 <ftello64@plt+0x1f10>
   14298:	ldrb	r0, [r6, r0]
   1429c:	cmp	r0, #0
   142a0:	beq	14210 <ftello64@plt+0x2928>
   142a4:	add	r5, r5, #1
   142a8:	str	r5, [r7]
   142ac:	cmp	r4, r5
   142b0:	bne	14290 <ftello64@plt+0x29a8>
   142b4:	b	14210 <ftello64@plt+0x2928>
   142b8:	mov	r0, #0
   142bc:	cmp	r4, r9
   142c0:	bls	142f8 <ftello64@plt+0x2a10>
   142c4:	mov	r0, #0
   142c8:	movw	r1, #38904	; 0x97f8
   142cc:	movt	r1, #3
   142d0:	strb	r0, [r1]
   142d4:	movw	r1, #37240	; 0x9178
   142d8:	movt	r1, #3
   142dc:	ldr	r1, [r1]
   142e0:	cmp	r1, #0
   142e4:	beq	142f8 <ftello64@plt+0x2a10>
   142e8:	mov	r0, #0
   142ec:	ldr	r1, [sp, #16]
   142f0:	cmp	r9, r1
   142f4:	movwhi	r0, #1
   142f8:	movw	r1, #38880	; 0x97e0
   142fc:	movt	r1, #3
   14300:	strb	r0, [r1]
   14304:	ldr	r5, [r7]
   14308:	cmp	r5, r4
   1430c:	ldr	r8, [sp, #28]
   14310:	ldr	r9, [sp, #20]
   14314:	bcs	1436c <ftello64@plt+0x2a84>
   14318:	bl	1172c <__ctype_b_loc@plt>
   1431c:	ldr	r6, [r0]
   14320:	ldrb	r0, [r5]
   14324:	bl	137f8 <ftello64@plt+0x1f10>
   14328:	add	r0, r6, r0, lsl #1
   1432c:	ldrb	r0, [r0, #1]
   14330:	tst	r0, #32
   14334:	beq	1436c <ftello64@plt+0x2a84>
   14338:	add	r5, r5, #1
   1433c:	str	r5, [r7]
   14340:	cmp	r4, r5
   14344:	bne	14320 <ftello64@plt+0x2a38>
   14348:	b	1436c <ftello64@plt+0x2a84>
   1434c:	mov	r0, #0
   14350:	str	r0, [r7]
   14354:	str	r0, [r7, #4]
   14358:	movw	r1, #38880	; 0x97e0
   1435c:	movt	r1, #3
   14360:	strb	r0, [r1]
   14364:	ldr	r8, [sp, #28]
   14368:	ldr	r9, [sp, #20]
   1436c:	movw	r0, #37389	; 0x920d
   14370:	movt	r0, #3
   14374:	ldrb	r0, [r0]
   14378:	cmp	r0, #1
   1437c:	bne	14418 <ftello64@plt+0x2b30>
   14380:	ldr	r1, [r9, #16]
   14384:	ldr	r2, [r9, #20]
   14388:	ldr	r0, [r9, #24]
   1438c:	adds	r5, r1, #1
   14390:	adc	r6, r2, #0
   14394:	movw	r1, #37984	; 0x9460
   14398:	movt	r1, #3
   1439c:	ldr	r1, [r1]
   143a0:	ldr	r2, [r1, r0, lsl #2]
   143a4:	movw	r1, #31656	; 0x7ba8
   143a8:	movt	r1, #2
   143ac:	cmp	r2, #0
   143b0:	movne	r1, r2
   143b4:	cmp	r0, #1
   143b8:	blt	143dc <ftello64@plt+0x2af4>
   143bc:	movw	r2, #37988	; 0x9464
   143c0:	movt	r2, #3
   143c4:	ldr	r2, [r2]
   143c8:	add	r0, r2, r0, lsl #3
   143cc:	ldr	r3, [r0, #-4]
   143d0:	ldr	r0, [r0, #-8]
   143d4:	subs	r5, r5, r0
   143d8:	sbc	r6, r6, r3
   143dc:	movw	r7, #38580	; 0x96b4
   143e0:	movt	r7, #3
   143e4:	ldr	r0, [r7]
   143e8:	bl	11600 <stpcpy@plt>
   143ec:	mov	r4, r0
   143f0:	stm	sp, {r5, r6}
   143f4:	movw	r3, #33700	; 0x83a4
   143f8:	movt	r3, #2
   143fc:	mov	r1, #1
   14400:	mvn	r2, #0
   14404:	bl	1178c <__sprintf_chk@plt>
   14408:	add	r0, r4, r0
   1440c:	str	r0, [r7, #4]
   14410:	sub	sp, fp, #28
   14414:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14418:	movw	r0, #37388	; 0x920c
   1441c:	movt	r0, #3
   14420:	ldrb	r0, [r0]
   14424:	cmp	r0, #1
   14428:	bne	14484 <ftello64@plt+0x2b9c>
   1442c:	ldr	r0, [r9, #16]
   14430:	movw	r1, #38884	; 0x97e4
   14434:	movt	r1, #3
   14438:	ldr	r1, [r1]
   1443c:	add	r4, r1, r0
   14440:	movw	r5, #38580	; 0x96b4
   14444:	movt	r5, #3
   14448:	str	r4, [r5]
   1444c:	str	r4, [r5, #4]
   14450:	cmp	r4, r8
   14454:	bcs	14484 <ftello64@plt+0x2b9c>
   14458:	bl	1172c <__ctype_b_loc@plt>
   1445c:	ldr	r6, [r0]
   14460:	ldrb	r0, [r4], #1
   14464:	bl	137f8 <ftello64@plt+0x1f10>
   14468:	add	r0, r6, r0, lsl #1
   1446c:	ldrb	r0, [r0, #1]
   14470:	tst	r0, #32
   14474:	bne	14484 <ftello64@plt+0x2b9c>
   14478:	str	r4, [r5, #4]
   1447c:	cmp	r8, r4
   14480:	bne	14460 <ftello64@plt+0x2b78>
   14484:	sub	sp, fp, #28
   14488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1448c:	ldrb	r0, [r9]
   14490:	bl	137f8 <ftello64@plt+0x1f10>
   14494:	movw	r5, #38296	; 0x9598
   14498:	movt	r5, #3
   1449c:	ldrb	r0, [r5, r0]
   144a0:	cmp	r0, #0
   144a4:	beq	144dc <ftello64@plt+0x2bf4>
   144a8:	rsb	r0, r6, #0
   144ac:	cmn	r0, #1
   144b0:	bgt	13cb4 <ftello64@plt+0x23cc>
   144b4:	b	144c4 <ftello64@plt+0x2bdc>
   144b8:	add	r9, r9, #1
   144bc:	cmp	r9, r4
   144c0:	bcs	13cb4 <ftello64@plt+0x23cc>
   144c4:	ldrb	r0, [r9]
   144c8:	bl	137f8 <ftello64@plt+0x1f10>
   144cc:	ldrb	r0, [r5, r0]
   144d0:	cmp	r0, #0
   144d4:	bne	144b8 <ftello64@plt+0x2bd0>
   144d8:	b	13cb4 <ftello64@plt+0x23cc>
   144dc:	add	r9, r9, #1
   144e0:	b	13cb4 <ftello64@plt+0x23cc>
   144e4:	bl	1398c <ftello64@plt+0x20a4>
   144e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   144ec:	add	fp, sp, #28
   144f0:	sub	sp, sp, #4
   144f4:	movw	r0, #37396	; 0x9214
   144f8:	movt	r0, #3
   144fc:	ldrb	r0, [r0]
   14500:	cmp	r0, #0
   14504:	movw	r7, #37232	; 0x9170
   14508:	movt	r7, #3
   1450c:	movw	r0, #37389	; 0x920d
   14510:	movt	r0, #3
   14514:	bne	1457c <ftello64@plt+0x2c94>
   14518:	ldrb	r5, [r0]
   1451c:	movw	r4, #38580	; 0x96b4
   14520:	movt	r4, #3
   14524:	ldm	r4, {r0, r1}
   14528:	bl	14b98 <ftello64@plt+0x32b0>
   1452c:	cmp	r5, #1
   14530:	bne	14558 <ftello64@plt+0x2c70>
   14534:	mov	r0, #58	; 0x3a
   14538:	bl	118c4 <putchar_unlocked@plt>
   1453c:	ldr	r0, [r7]
   14540:	movw	r1, #38036	; 0x9494
   14544:	movt	r1, #3
   14548:	ldr	r1, [r1]
   1454c:	add	r0, r1, r0
   14550:	sub	r0, r0, #1
   14554:	b	1456c <ftello64@plt+0x2c84>
   14558:	movw	r0, #38036	; 0x9494
   1455c:	movt	r0, #3
   14560:	ldr	r0, [r0]
   14564:	ldr	r1, [r7]
   14568:	add	r0, r1, r0
   1456c:	ldm	r4, {r1, r2}
   14570:	sub	r0, r0, r2
   14574:	add	r0, r0, r1
   14578:	bl	14d60 <ftello64@plt+0x3478>
   1457c:	movw	r9, #38860	; 0x97cc
   14580:	movt	r9, #3
   14584:	ldm	r9, {r0, r1}
   14588:	cmp	r0, r1
   1458c:	movw	r8, #38904	; 0x97f8
   14590:	movt	r8, #3
   14594:	movw	r1, #38588	; 0x96bc
   14598:	movt	r1, #3
   1459c:	movw	r5, #38600	; 0x96c8
   145a0:	movt	r5, #3
   145a4:	movw	r6, #37356	; 0x91ec
   145a8:	movt	r6, #3
   145ac:	bcs	14628 <ftello64@plt+0x2d40>
   145b0:	mov	sl, r1
   145b4:	ldm	r9, {r0, r1}
   145b8:	bl	14b98 <ftello64@plt+0x32b0>
   145bc:	movw	r4, #38868	; 0x97d4
   145c0:	movt	r4, #3
   145c4:	ldrb	r0, [r4]
   145c8:	cmp	r0, #0
   145cc:	beq	145e4 <ftello64@plt+0x2cfc>
   145d0:	ldr	r1, [r6]
   145d4:	movw	r0, #37240	; 0x9178
   145d8:	movt	r0, #3
   145dc:	ldr	r0, [r0]
   145e0:	bl	11504 <fputs_unlocked@plt>
   145e4:	ldr	r0, [r7]
   145e8:	ldr	r1, [sl]
   145ec:	sub	r0, r1, r0
   145f0:	movw	r1, #38896	; 0x97f0
   145f4:	movt	r1, #3
   145f8:	ldr	r2, [r1]
   145fc:	ldr	r1, [r1, #4]
   14600:	sub	r0, r0, r1
   14604:	add	r0, r0, r2
   14608:	ldr	r2, [r5]
   1460c:	ldrb	r1, [r8]
   14610:	cmp	r1, #0
   14614:	subne	r0, r0, r2
   14618:	ldr	r1, [r9, #4]
   1461c:	sub	r0, r0, r1
   14620:	ldrb	r1, [r4]
   14624:	b	14650 <ftello64@plt+0x2d68>
   14628:	movw	r9, #38896	; 0x97f0
   1462c:	movt	r9, #3
   14630:	ldr	r0, [r7]
   14634:	mov	sl, r1
   14638:	ldr	r1, [r1]
   1463c:	sub	r0, r1, r0
   14640:	ldr	r1, [r9, #4]
   14644:	sub	r0, r0, r1
   14648:	ldrb	r1, [r8]
   1464c:	ldr	r2, [r5]
   14650:	cmp	r1, #0
   14654:	rsbne	r1, r2, #0
   14658:	ldr	r2, [r9]
   1465c:	add	r0, r0, r2
   14660:	add	r0, r0, r1
   14664:	bl	14d60 <ftello64@plt+0x3478>
   14668:	ldrb	r0, [r8]
   1466c:	cmp	r0, #0
   14670:	beq	14688 <ftello64@plt+0x2da0>
   14674:	ldr	r1, [r6]
   14678:	movw	r0, #37240	; 0x9178
   1467c:	movt	r0, #3
   14680:	ldr	r0, [r0]
   14684:	bl	11504 <fputs_unlocked@plt>
   14688:	mov	r9, r5
   1468c:	movw	r1, #38896	; 0x97f0
   14690:	movt	r1, #3
   14694:	ldm	r1, {r0, r1}
   14698:	bl	14b98 <ftello64@plt+0x32b0>
   1469c:	mov	r8, r7
   146a0:	ldr	r0, [r7]
   146a4:	bl	14d60 <ftello64@plt+0x3478>
   146a8:	movw	r4, #38884	; 0x97e4
   146ac:	movt	r4, #3
   146b0:	ldm	r4, {r0, r1}
   146b4:	bl	14b98 <ftello64@plt+0x32b0>
   146b8:	movw	r7, #38892	; 0x97ec
   146bc:	movt	r7, #3
   146c0:	ldrb	r0, [r7]
   146c4:	cmp	r0, #0
   146c8:	beq	146e0 <ftello64@plt+0x2df8>
   146cc:	ldr	r1, [r6]
   146d0:	movw	r0, #37240	; 0x9178
   146d4:	movt	r0, #3
   146d8:	ldr	r0, [r0]
   146dc:	bl	11504 <fputs_unlocked@plt>
   146e0:	movw	r5, #38872	; 0x97d8
   146e4:	movt	r5, #3
   146e8:	ldm	r5, {r0, r1}
   146ec:	cmp	r0, r1
   146f0:	bcs	14770 <ftello64@plt+0x2e88>
   146f4:	sub	r0, r0, r1
   146f8:	ldr	r1, [sl]
   146fc:	add	r0, r0, r1
   14700:	ldm	r4, {r1, r2}
   14704:	sub	r0, r0, r2
   14708:	add	r0, r0, r1
   1470c:	ldr	r1, [r9]
   14710:	ldrb	r2, [r7]
   14714:	cmp	r2, #0
   14718:	subne	r0, r0, r1
   1471c:	movw	r4, #38880	; 0x97e0
   14720:	movt	r4, #3
   14724:	ldrb	r2, [r4]
   14728:	cmp	r2, #0
   1472c:	subne	r0, r0, r1
   14730:	bl	14d60 <ftello64@plt+0x3478>
   14734:	ldrb	r0, [r4]
   14738:	cmp	r0, #0
   1473c:	beq	14754 <ftello64@plt+0x2e6c>
   14740:	ldr	r1, [r6]
   14744:	movw	r0, #37240	; 0x9178
   14748:	movt	r0, #3
   1474c:	ldr	r0, [r0]
   14750:	bl	11504 <fputs_unlocked@plt>
   14754:	ldm	r5, {r0, r1}
   14758:	bl	14b98 <ftello64@plt+0x32b0>
   1475c:	movw	r5, #37396	; 0x9214
   14760:	movt	r5, #3
   14764:	movw	r6, #37389	; 0x920d
   14768:	movt	r6, #3
   1476c:	b	147d0 <ftello64@plt+0x2ee8>
   14770:	movw	r6, #37389	; 0x920d
   14774:	movt	r6, #3
   14778:	ldrb	r0, [r6]
   1477c:	cmp	r0, #0
   14780:	movw	r5, #37396	; 0x9214
   14784:	movt	r5, #3
   14788:	bne	147a0 <ftello64@plt+0x2eb8>
   1478c:	movw	r0, #37388	; 0x920c
   14790:	movt	r0, #3
   14794:	ldrb	r0, [r0]
   14798:	cmp	r0, #1
   1479c:	bne	14814 <ftello64@plt+0x2f2c>
   147a0:	ldrb	r0, [r5]
   147a4:	cmp	r0, #1
   147a8:	bne	147d0 <ftello64@plt+0x2ee8>
   147ac:	ldm	r4, {r0, r1}
   147b0:	ldr	r2, [sl]
   147b4:	sub	r1, r2, r1
   147b8:	add	r0, r1, r0
   147bc:	ldr	r1, [r9]
   147c0:	ldrb	r2, [r7]
   147c4:	cmp	r2, #0
   147c8:	subne	r0, r0, r1
   147cc:	bl	14d60 <ftello64@plt+0x3478>
   147d0:	ldrb	r0, [r6]
   147d4:	cmp	r0, #0
   147d8:	bne	147f0 <ftello64@plt+0x2f08>
   147dc:	movw	r0, #37388	; 0x920c
   147e0:	movt	r0, #3
   147e4:	ldrb	r0, [r0]
   147e8:	cmp	r0, #1
   147ec:	bne	14814 <ftello64@plt+0x2f2c>
   147f0:	ldrb	r0, [r5]
   147f4:	cmp	r0, #1
   147f8:	bne	14814 <ftello64@plt+0x2f2c>
   147fc:	ldr	r0, [r8]
   14800:	bl	14d60 <ftello64@plt+0x3478>
   14804:	movw	r1, #38580	; 0x96b4
   14808:	movt	r1, #3
   1480c:	ldm	r1, {r0, r1}
   14810:	bl	14b98 <ftello64@plt+0x32b0>
   14814:	mov	r0, #10
   14818:	sub	sp, fp, #28
   1481c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14820:	b	118c4 <putchar_unlocked@plt>
   14824:	push	{r4, r5, fp, lr}
   14828:	add	fp, sp, #8
   1482c:	movw	r0, #37244	; 0x917c
   14830:	movt	r0, #3
   14834:	ldr	r2, [r0]
   14838:	movw	r1, #33725	; 0x83bd
   1483c:	movt	r1, #2
   14840:	mov	r0, #1
   14844:	bl	117c8 <__printf_chk@plt>
   14848:	movw	r1, #38860	; 0x97cc
   1484c:	movt	r1, #3
   14850:	ldm	r1, {r0, r1}
   14854:	bl	14b98 <ftello64@plt+0x32b0>
   14858:	movw	r0, #38868	; 0x97d4
   1485c:	movt	r0, #3
   14860:	ldrb	r0, [r0]
   14864:	cmp	r0, #0
   14868:	movw	r4, #37356	; 0x91ec
   1486c:	movt	r4, #3
   14870:	movw	r5, #37240	; 0x9178
   14874:	movt	r5, #3
   14878:	beq	14888 <ftello64@plt+0x2fa0>
   1487c:	ldr	r1, [r4]
   14880:	ldr	r0, [r5]
   14884:	bl	11504 <fputs_unlocked@plt>
   14888:	mov	r0, #34	; 0x22
   1488c:	bl	118c4 <putchar_unlocked@plt>
   14890:	ldr	r1, [r4]
   14894:	movw	r0, #33728	; 0x83c0
   14898:	movt	r0, #2
   1489c:	bl	11504 <fputs_unlocked@plt>
   148a0:	movw	r0, #38904	; 0x97f8
   148a4:	movt	r0, #3
   148a8:	ldrb	r0, [r0]
   148ac:	cmp	r0, #0
   148b0:	beq	148c0 <ftello64@plt+0x2fd8>
   148b4:	ldr	r1, [r4]
   148b8:	ldr	r0, [r5]
   148bc:	bl	11504 <fputs_unlocked@plt>
   148c0:	movw	r1, #38896	; 0x97f0
   148c4:	movt	r1, #3
   148c8:	ldm	r1, {r0, r1}
   148cc:	bl	14b98 <ftello64@plt+0x32b0>
   148d0:	mov	r0, #34	; 0x22
   148d4:	bl	118c4 <putchar_unlocked@plt>
   148d8:	ldr	r1, [r4]
   148dc:	movw	r0, #33728	; 0x83c0
   148e0:	movt	r0, #2
   148e4:	bl	11504 <fputs_unlocked@plt>
   148e8:	movw	r1, #38884	; 0x97e4
   148ec:	movt	r1, #3
   148f0:	ldm	r1, {r0, r1}
   148f4:	bl	14b98 <ftello64@plt+0x32b0>
   148f8:	movw	r0, #38892	; 0x97ec
   148fc:	movt	r0, #3
   14900:	ldrb	r0, [r0]
   14904:	cmp	r0, #0
   14908:	beq	14918 <ftello64@plt+0x3030>
   1490c:	ldr	r1, [r4]
   14910:	ldr	r0, [r5]
   14914:	bl	11504 <fputs_unlocked@plt>
   14918:	mov	r0, #34	; 0x22
   1491c:	bl	118c4 <putchar_unlocked@plt>
   14920:	ldr	r1, [r4]
   14924:	movw	r0, #33728	; 0x83c0
   14928:	movt	r0, #2
   1492c:	bl	11504 <fputs_unlocked@plt>
   14930:	movw	r0, #38880	; 0x97e0
   14934:	movt	r0, #3
   14938:	ldrb	r0, [r0]
   1493c:	cmp	r0, #0
   14940:	beq	14950 <ftello64@plt+0x3068>
   14944:	ldr	r1, [r4]
   14948:	ldr	r0, [r5]
   1494c:	bl	11504 <fputs_unlocked@plt>
   14950:	movw	r1, #38872	; 0x97d8
   14954:	movt	r1, #3
   14958:	ldm	r1, {r0, r1}
   1495c:	bl	14b98 <ftello64@plt+0x32b0>
   14960:	mov	r0, #34	; 0x22
   14964:	bl	118c4 <putchar_unlocked@plt>
   14968:	movw	r0, #37389	; 0x920d
   1496c:	movt	r0, #3
   14970:	ldrb	r0, [r0]
   14974:	cmp	r0, #0
   14978:	bne	14990 <ftello64@plt+0x30a8>
   1497c:	movw	r0, #37388	; 0x920c
   14980:	movt	r0, #3
   14984:	ldrb	r0, [r0]
   14988:	cmp	r0, #1
   1498c:	bne	149b8 <ftello64@plt+0x30d0>
   14990:	ldr	r1, [r4]
   14994:	movw	r0, #33728	; 0x83c0
   14998:	movt	r0, #2
   1499c:	bl	11504 <fputs_unlocked@plt>
   149a0:	movw	r1, #38580	; 0x96b4
   149a4:	movt	r1, #3
   149a8:	ldm	r1, {r0, r1}
   149ac:	bl	14b98 <ftello64@plt+0x32b0>
   149b0:	mov	r0, #34	; 0x22
   149b4:	bl	118c4 <putchar_unlocked@plt>
   149b8:	mov	r0, #10
   149bc:	pop	{r4, r5, fp, lr}
   149c0:	b	118c4 <putchar_unlocked@plt>
   149c4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   149c8:	add	fp, sp, #24
   149cc:	sub	sp, sp, #8
   149d0:	movw	r0, #37244	; 0x917c
   149d4:	movt	r0, #3
   149d8:	ldr	r2, [r0]
   149dc:	movw	r1, #33731	; 0x83c3
   149e0:	movt	r1, #2
   149e4:	mov	r0, #1
   149e8:	bl	117c8 <__printf_chk@plt>
   149ec:	mov	r0, #123	; 0x7b
   149f0:	bl	118c4 <putchar_unlocked@plt>
   149f4:	movw	r1, #38860	; 0x97cc
   149f8:	movt	r1, #3
   149fc:	ldm	r1, {r0, r1}
   14a00:	bl	14b98 <ftello64@plt+0x32b0>
   14a04:	movw	r8, #37356	; 0x91ec
   14a08:	movt	r8, #3
   14a0c:	ldr	r1, [r8]
   14a10:	movw	r4, #33736	; 0x83c8
   14a14:	movt	r4, #2
   14a18:	mov	r0, r4
   14a1c:	bl	11504 <fputs_unlocked@plt>
   14a20:	movw	r1, #38896	; 0x97f0
   14a24:	movt	r1, #3
   14a28:	ldm	r1, {r0, r1}
   14a2c:	bl	14b98 <ftello64@plt+0x32b0>
   14a30:	ldr	r1, [r8]
   14a34:	mov	r0, r4
   14a38:	bl	11504 <fputs_unlocked@plt>
   14a3c:	movw	r4, #38884	; 0x97e4
   14a40:	movt	r4, #3
   14a44:	ldm	r4, {r5, r9}
   14a48:	movw	r0, #37692	; 0x933c
   14a4c:	movt	r0, #3
   14a50:	ldr	r1, [r0]
   14a54:	cmp	r1, #0
   14a58:	beq	14b34 <ftello64@plt+0x324c>
   14a5c:	mov	r1, #0
   14a60:	str	r1, [sp]
   14a64:	sub	r2, r9, r5
   14a68:	add	r0, r0, #4
   14a6c:	mov	r1, r5
   14a70:	mov	r3, #0
   14a74:	bl	18c20 <ftello64@plt+0x7338>
   14a78:	cmn	r0, #2
   14a7c:	beq	14b94 <ftello64@plt+0x32ac>
   14a80:	cmn	r0, #1
   14a84:	movweq	r0, #1
   14a88:	add	r6, r5, r0
   14a8c:	mov	r0, r5
   14a90:	mov	r1, r6
   14a94:	bl	14b98 <ftello64@plt+0x32b0>
   14a98:	ldr	r1, [r8]
   14a9c:	movw	r5, #33736	; 0x83c8
   14aa0:	movt	r5, #2
   14aa4:	mov	r0, r5
   14aa8:	bl	11504 <fputs_unlocked@plt>
   14aac:	mov	r0, r6
   14ab0:	mov	r1, r9
   14ab4:	bl	14b98 <ftello64@plt+0x32b0>
   14ab8:	ldr	r1, [r8]
   14abc:	mov	r0, r5
   14ac0:	bl	11504 <fputs_unlocked@plt>
   14ac4:	movw	r1, #38872	; 0x97d8
   14ac8:	movt	r1, #3
   14acc:	ldm	r1, {r0, r1}
   14ad0:	bl	14b98 <ftello64@plt+0x32b0>
   14ad4:	mov	r0, #125	; 0x7d
   14ad8:	bl	118c4 <putchar_unlocked@plt>
   14adc:	movw	r0, #37389	; 0x920d
   14ae0:	movt	r0, #3
   14ae4:	ldrb	r0, [r0]
   14ae8:	cmp	r0, #0
   14aec:	bne	14b04 <ftello64@plt+0x321c>
   14af0:	movw	r0, #37388	; 0x920c
   14af4:	movt	r0, #3
   14af8:	ldrb	r0, [r0]
   14afc:	cmp	r0, #1
   14b00:	bne	14b24 <ftello64@plt+0x323c>
   14b04:	mov	r0, #123	; 0x7b
   14b08:	bl	118c4 <putchar_unlocked@plt>
   14b0c:	movw	r1, #38580	; 0x96b4
   14b10:	movt	r1, #3
   14b14:	ldm	r1, {r0, r1}
   14b18:	bl	14b98 <ftello64@plt+0x32b0>
   14b1c:	mov	r0, #125	; 0x7d
   14b20:	bl	118c4 <putchar_unlocked@plt>
   14b24:	mov	r0, #10
   14b28:	sub	sp, fp, #24
   14b2c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   14b30:	b	118c4 <putchar_unlocked@plt>
   14b34:	ldrb	r0, [r5]
   14b38:	bl	137f8 <ftello64@plt+0x1f10>
   14b3c:	movw	r7, #38296	; 0x9598
   14b40:	movt	r7, #3
   14b44:	ldrb	r0, [r7, r0]
   14b48:	cmp	r0, #0
   14b4c:	beq	14b8c <ftello64@plt+0x32a4>
   14b50:	ldr	r0, [r4, #4]
   14b54:	cmp	r5, r0
   14b58:	mov	r6, r5
   14b5c:	bcs	14a8c <ftello64@plt+0x31a4>
   14b60:	ldr	r4, [r4, #4]
   14b64:	mov	r6, r5
   14b68:	ldrb	r0, [r6]
   14b6c:	bl	137f8 <ftello64@plt+0x1f10>
   14b70:	ldrb	r0, [r7, r0]
   14b74:	cmp	r0, #0
   14b78:	beq	14a8c <ftello64@plt+0x31a4>
   14b7c:	add	r6, r6, #1
   14b80:	cmp	r6, r4
   14b84:	bcc	14b68 <ftello64@plt+0x3280>
   14b88:	b	14a8c <ftello64@plt+0x31a4>
   14b8c:	add	r6, r5, #1
   14b90:	b	14a8c <ftello64@plt+0x31a4>
   14b94:	bl	1398c <ftello64@plt+0x20a4>
   14b98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b9c:	add	fp, sp, #28
   14ba0:	sub	sp, sp, #4
   14ba4:	cmp	r0, r1
   14ba8:	bcs	14d58 <ftello64@plt+0x3470>
   14bac:	mov	r4, r1
   14bb0:	mov	r5, r0
   14bb4:	movw	r6, #38604	; 0x96cc
   14bb8:	movt	r6, #3
   14bbc:	movw	r9, #33706	; 0x83aa
   14bc0:	movt	r9, #2
   14bc4:	movw	sl, #37356	; 0x91ec
   14bc8:	movt	sl, #3
   14bcc:	movw	r8, #33712	; 0x83b0
   14bd0:	movt	r8, #2
   14bd4:	b	14bf4 <ftello64@plt+0x330c>
   14bd8:	mov	r0, #92	; 0x5c
   14bdc:	bl	118c4 <putchar_unlocked@plt>
   14be0:	mov	r0, r7
   14be4:	bl	118c4 <putchar_unlocked@plt>
   14be8:	add	r5, r5, #1
   14bec:	cmp	r4, r5
   14bf0:	beq	14d58 <ftello64@plt+0x3470>
   14bf4:	ldrb	r7, [r5]
   14bf8:	ldrb	r0, [r6, r7]
   14bfc:	cmp	r0, #0
   14c00:	beq	14be0 <ftello64@plt+0x32f8>
   14c04:	sub	r0, r7, #34	; 0x22
   14c08:	cmp	r0, #61	; 0x3d
   14c0c:	bhi	14d20 <ftello64@plt+0x3438>
   14c10:	add	r1, pc, #0
   14c14:	ldr	pc, [r1, r0, lsl #2]
   14c18:	andeq	r4, r1, r0, lsl sp
   14c1c:	ldrdeq	r4, [r1], -r8
   14c20:	ldrdeq	r4, [r1], -r8
   14c24:	ldrdeq	r4, [r1], -r8
   14c28:	ldrdeq	r4, [r1], -r8
   14c2c:	andeq	r4, r1, r0, asr #26
   14c30:	andeq	r4, r1, r0, asr #26
   14c34:	andeq	r4, r1, r0, asr #26
   14c38:	andeq	r4, r1, r0, asr #26
   14c3c:	andeq	r4, r1, r0, asr #26
   14c40:	andeq	r4, r1, r0, asr #26
   14c44:	andeq	r4, r1, r0, asr #26
   14c48:	andeq	r4, r1, r0, asr #26
   14c4c:	andeq	r4, r1, r0, asr #26
   14c50:	andeq	r4, r1, r0, asr #26
   14c54:	andeq	r4, r1, r0, asr #26
   14c58:	andeq	r4, r1, r0, asr #26
   14c5c:	andeq	r4, r1, r0, asr #26
   14c60:	andeq	r4, r1, r0, asr #26
   14c64:	andeq	r4, r1, r0, asr #26
   14c68:	andeq	r4, r1, r0, asr #26
   14c6c:	andeq	r4, r1, r0, asr #26
   14c70:	andeq	r4, r1, r0, asr #26
   14c74:	andeq	r4, r1, r0, asr #26
   14c78:	andeq	r4, r1, r0, asr #26
   14c7c:	andeq	r4, r1, r0, asr #26
   14c80:	andeq	r4, r1, r0, asr #26
   14c84:	andeq	r4, r1, r0, asr #26
   14c88:	andeq	r4, r1, r0, asr #26
   14c8c:	andeq	r4, r1, r0, asr #26
   14c90:	andeq	r4, r1, r0, asr #26
   14c94:	andeq	r4, r1, r0, asr #26
   14c98:	andeq	r4, r1, r0, asr #26
   14c9c:	andeq	r4, r1, r0, asr #26
   14ca0:	andeq	r4, r1, r0, asr #26
   14ca4:	andeq	r4, r1, r0, asr #26
   14ca8:	andeq	r4, r1, r0, asr #26
   14cac:	andeq	r4, r1, r0, asr #26
   14cb0:	andeq	r4, r1, r0, asr #26
   14cb4:	andeq	r4, r1, r0, asr #26
   14cb8:	andeq	r4, r1, r0, asr #26
   14cbc:	andeq	r4, r1, r0, asr #26
   14cc0:	andeq	r4, r1, r0, asr #26
   14cc4:	andeq	r4, r1, r0, asr #26
   14cc8:	andeq	r4, r1, r0, asr #26
   14ccc:	andeq	r4, r1, r0, asr #26
   14cd0:	andeq	r4, r1, r0, asr #26
   14cd4:	andeq	r4, r1, r0, asr #26
   14cd8:	andeq	r4, r1, r0, asr #26
   14cdc:	andeq	r4, r1, r0, asr #26
   14ce0:	andeq	r4, r1, r0, asr #26
   14ce4:	andeq	r4, r1, r0, asr #26
   14ce8:	andeq	r4, r1, r0, asr #26
   14cec:	andeq	r4, r1, r0, asr #26
   14cf0:	andeq	r4, r1, r0, asr #26
   14cf4:	andeq	r4, r1, r0, asr #26
   14cf8:	andeq	r4, r1, r0, asr #26
   14cfc:	andeq	r4, r1, r0, asr #26
   14d00:	andeq	r4, r1, r8, asr #26
   14d04:	andeq	r4, r1, r0, asr #26
   14d08:	andeq	r4, r1, r0, asr #26
   14d0c:	ldrdeq	r4, [r1], -r8
   14d10:	mov	r0, #34	; 0x22
   14d14:	bl	118c4 <putchar_unlocked@plt>
   14d18:	mov	r0, #34	; 0x22
   14d1c:	b	14be4 <ftello64@plt+0x32fc>
   14d20:	cmp	r7, #123	; 0x7b
   14d24:	cmpne	r7, #125	; 0x7d
   14d28:	bne	14d40 <ftello64@plt+0x3458>
   14d2c:	mov	r0, #1
   14d30:	mov	r1, r9
   14d34:	mov	r2, r7
   14d38:	bl	117c8 <__printf_chk@plt>
   14d3c:	b	14be8 <ftello64@plt+0x3300>
   14d40:	mov	r0, #32
   14d44:	b	14be4 <ftello64@plt+0x32fc>
   14d48:	ldr	r1, [sl]
   14d4c:	mov	r0, r8
   14d50:	bl	11504 <fputs_unlocked@plt>
   14d54:	b	14be8 <ftello64@plt+0x3300>
   14d58:	sub	sp, fp, #28
   14d5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d60:	push	{r4, sl, fp, lr}
   14d64:	add	fp, sp, #8
   14d68:	cmp	r0, #1
   14d6c:	poplt	{r4, sl, fp, pc}
   14d70:	mov	r4, r0
   14d74:	mov	r0, #32
   14d78:	bl	118c4 <putchar_unlocked@plt>
   14d7c:	sub	r4, r4, #1
   14d80:	cmp	r4, #0
   14d84:	bgt	14d74 <ftello64@plt+0x348c>
   14d88:	pop	{r4, sl, fp, pc}
   14d8c:	mov	r0, #1
   14d90:	b	119e4 <ftello64@plt+0xfc>
   14d94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d98:	add	fp, sp, #28
   14d9c:	sub	sp, sp, #12
   14da0:	mov	r4, r3
   14da4:	mov	r6, r2
   14da8:	mov	r5, r1
   14dac:	mov	sl, r0
   14db0:	bl	1175c <strlen@plt>
   14db4:	ldr	r8, [r5]
   14db8:	cmp	r8, #0
   14dbc:	beq	14e7c <ftello64@plt+0x3594>
   14dc0:	mov	r7, r0
   14dc4:	add	r9, r5, #4
   14dc8:	mov	r0, #0
   14dcc:	str	r0, [sp]
   14dd0:	mvn	r0, #0
   14dd4:	str	r0, [sp, #8]
   14dd8:	str	r6, [sp, #4]
   14ddc:	mov	r5, #0
   14de0:	b	14dfc <ftello64@plt+0x3514>
   14de4:	str	r5, [sp, #8]
   14de8:	add	r6, r6, r4
   14dec:	ldr	r8, [r9, r5, lsl #2]
   14df0:	add	r5, r5, #1
   14df4:	cmp	r8, #0
   14df8:	beq	14e64 <ftello64@plt+0x357c>
   14dfc:	mov	r0, r8
   14e00:	mov	r1, sl
   14e04:	mov	r2, r7
   14e08:	bl	118a0 <strncmp@plt>
   14e0c:	cmp	r0, #0
   14e10:	bne	14de8 <ftello64@plt+0x3500>
   14e14:	mov	r0, r8
   14e18:	bl	1175c <strlen@plt>
   14e1c:	cmp	r0, r7
   14e20:	beq	14e80 <ftello64@plt+0x3598>
   14e24:	ldr	r0, [sp, #8]
   14e28:	cmn	r0, #1
   14e2c:	beq	14de4 <ftello64@plt+0x34fc>
   14e30:	ldr	r0, [sp, #4]
   14e34:	cmp	r0, #0
   14e38:	beq	14e58 <ftello64@plt+0x3570>
   14e3c:	ldr	r1, [sp, #8]
   14e40:	mla	r0, r1, r4, r0
   14e44:	mov	r1, r6
   14e48:	mov	r2, r4
   14e4c:	bl	11750 <bcmp@plt>
   14e50:	cmp	r0, #0
   14e54:	beq	14de8 <ftello64@plt+0x3500>
   14e58:	mov	r0, #1
   14e5c:	str	r0, [sp]
   14e60:	b	14de8 <ftello64@plt+0x3500>
   14e64:	ldr	r0, [sp]
   14e68:	tst	r0, #1
   14e6c:	ldr	r0, [sp, #8]
   14e70:	mvnne	r0, #1
   14e74:	sub	sp, fp, #28
   14e78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e7c:	mvn	r5, #0
   14e80:	mov	r0, r5
   14e84:	sub	sp, fp, #28
   14e88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e8c:	push	{r4, r5, r6, r7, fp, lr}
   14e90:	add	fp, sp, #16
   14e94:	mov	r5, r0
   14e98:	ldr	r0, [r1]
   14e9c:	mvn	r4, #0
   14ea0:	cmp	r0, #0
   14ea4:	beq	14ed0 <ftello64@plt+0x35e8>
   14ea8:	add	r7, r1, #4
   14eac:	mov	r6, #0
   14eb0:	mov	r1, r5
   14eb4:	bl	11558 <strcmp@plt>
   14eb8:	cmp	r0, #0
   14ebc:	beq	14ed8 <ftello64@plt+0x35f0>
   14ec0:	ldr	r0, [r7, r6, lsl #2]
   14ec4:	add	r6, r6, #1
   14ec8:	cmp	r0, #0
   14ecc:	bne	14eb0 <ftello64@plt+0x35c8>
   14ed0:	mov	r0, r4
   14ed4:	pop	{r4, r5, r6, r7, fp, pc}
   14ed8:	mov	r0, r6
   14edc:	pop	{r4, r5, r6, r7, fp, pc}
   14ee0:	push	{r4, r5, r6, sl, fp, lr}
   14ee4:	add	fp, sp, #16
   14ee8:	sub	sp, sp, #8
   14eec:	mov	r4, r1
   14ef0:	mov	r5, r0
   14ef4:	movw	r0, #34143	; 0x855f
   14ef8:	movt	r0, #2
   14efc:	movw	r1, #34170	; 0x857a
   14f00:	movt	r1, #2
   14f04:	cmn	r2, #1
   14f08:	moveq	r1, r0
   14f0c:	mov	r0, #0
   14f10:	mov	r2, #5
   14f14:	bl	1160c <dcgettext@plt>
   14f18:	mov	r6, r0
   14f1c:	mov	r0, #0
   14f20:	mov	r1, #8
   14f24:	mov	r2, r4
   14f28:	bl	16f70 <ftello64@plt+0x5688>
   14f2c:	mov	r4, r0
   14f30:	mov	r0, #1
   14f34:	mov	r1, r5
   14f38:	bl	1720c <ftello64@plt+0x5924>
   14f3c:	str	r0, [sp]
   14f40:	mov	r0, #0
   14f44:	mov	r1, #0
   14f48:	mov	r2, r6
   14f4c:	mov	r3, r4
   14f50:	bl	116c0 <error@plt>
   14f54:	sub	sp, fp, #16
   14f58:	pop	{r4, r5, r6, sl, fp, pc}
   14f5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f60:	add	fp, sp, #28
   14f64:	sub	sp, sp, #4
   14f68:	mov	sl, r2
   14f6c:	mov	r5, r1
   14f70:	mov	r7, r0
   14f74:	mov	r8, #0
   14f78:	movw	r1, #34199	; 0x8597
   14f7c:	movt	r1, #2
   14f80:	mov	r0, #0
   14f84:	mov	r2, #5
   14f88:	bl	1160c <dcgettext@plt>
   14f8c:	movw	r4, #37344	; 0x91e0
   14f90:	movt	r4, #3
   14f94:	ldr	r1, [r4]
   14f98:	bl	11504 <fputs_unlocked@plt>
   14f9c:	ldr	r6, [r7]
   14fa0:	cmp	r6, #0
   14fa4:	beq	1504c <ftello64@plt+0x3764>
   14fa8:	add	r9, r7, #4
   14fac:	mov	r7, #0
   14fb0:	str	sl, [sp]
   14fb4:	cmp	r8, #0
   14fb8:	bne	15000 <ftello64@plt+0x3718>
   14fbc:	ldr	r7, [r4]
   14fc0:	mov	r0, r6
   14fc4:	bl	17214 <ftello64@plt+0x592c>
   14fc8:	mov	r3, r0
   14fcc:	mov	r0, r7
   14fd0:	mov	r1, #1
   14fd4:	movw	r2, #34220	; 0x85ac
   14fd8:	movt	r2, #2
   14fdc:	bl	117e0 <__fprintf_chk@plt>
   14fe0:	mov	r7, r5
   14fe4:	add	r5, r5, sl
   14fe8:	ldr	r6, [r9, -r8, lsl #2]
   14fec:	sub	r8, r8, #1
   14ff0:	cmp	r6, #0
   14ff4:	beq	1504c <ftello64@plt+0x3764>
   14ff8:	cmp	r8, #0
   14ffc:	beq	14fbc <ftello64@plt+0x36d4>
   15000:	mov	r0, r7
   15004:	mov	r1, r5
   15008:	mov	r2, sl
   1500c:	bl	11750 <bcmp@plt>
   15010:	cmp	r0, #0
   15014:	bne	14fbc <ftello64@plt+0x36d4>
   15018:	mov	sl, r9
   1501c:	ldr	r9, [r4]
   15020:	mov	r0, r6
   15024:	bl	17214 <ftello64@plt+0x592c>
   15028:	mov	r3, r0
   1502c:	mov	r0, r9
   15030:	mov	r9, sl
   15034:	ldr	sl, [sp]
   15038:	mov	r1, #1
   1503c:	movw	r2, #34228	; 0x85b4
   15040:	movt	r2, #2
   15044:	bl	117e0 <__fprintf_chk@plt>
   15048:	b	14fe4 <ftello64@plt+0x36fc>
   1504c:	ldr	r1, [r4]
   15050:	mov	r0, #10
   15054:	sub	sp, fp, #28
   15058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1505c:	b	118dc <putc_unlocked@plt>
   15060:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15064:	add	fp, sp, #24
   15068:	mov	r4, r3
   1506c:	mov	r5, r2
   15070:	mov	r7, r1
   15074:	mov	r6, r0
   15078:	ldr	r8, [fp, #8]
   1507c:	ldr	r0, [fp, #16]
   15080:	cmp	r0, #0
   15084:	beq	150a0 <ftello64@plt+0x37b8>
   15088:	mov	r0, r7
   1508c:	mov	r1, r5
   15090:	mov	r2, r4
   15094:	mov	r3, r8
   15098:	bl	14d94 <ftello64@plt+0x34ac>
   1509c:	b	150ac <ftello64@plt+0x37c4>
   150a0:	mov	r0, r7
   150a4:	mov	r1, r5
   150a8:	bl	14e8c <ftello64@plt+0x35a4>
   150ac:	mov	r2, r0
   150b0:	cmn	r0, #1
   150b4:	ble	150c0 <ftello64@plt+0x37d8>
   150b8:	mov	r0, r2
   150bc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   150c0:	ldr	r9, [fp, #12]
   150c4:	mov	r0, r6
   150c8:	mov	r1, r7
   150cc:	bl	14ee0 <ftello64@plt+0x35f8>
   150d0:	mov	r0, r5
   150d4:	mov	r1, r4
   150d8:	mov	r2, r8
   150dc:	bl	14f5c <ftello64@plt+0x3674>
   150e0:	blx	r9
   150e4:	mvn	r2, #0
   150e8:	mov	r0, r2
   150ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   150f0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   150f4:	add	fp, sp, #24
   150f8:	ldr	r6, [r1]
   150fc:	cmp	r6, #0
   15100:	beq	15164 <ftello64@plt+0x387c>
   15104:	mov	r4, r3
   15108:	mov	r7, r2
   1510c:	mov	r8, r1
   15110:	mov	r9, r0
   15114:	mov	r1, r2
   15118:	mov	r2, r3
   1511c:	bl	11750 <bcmp@plt>
   15120:	cmp	r0, #0
   15124:	beq	1515c <ftello64@plt+0x3874>
   15128:	add	r7, r7, r4
   1512c:	add	r5, r8, #4
   15130:	ldr	r6, [r5]
   15134:	cmp	r6, #0
   15138:	beq	15164 <ftello64@plt+0x387c>
   1513c:	mov	r0, r9
   15140:	mov	r1, r7
   15144:	mov	r2, r4
   15148:	bl	11750 <bcmp@plt>
   1514c:	add	r7, r7, r4
   15150:	add	r5, r5, #4
   15154:	cmp	r0, #0
   15158:	bne	15130 <ftello64@plt+0x3848>
   1515c:	mov	r0, r6
   15160:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15164:	mov	r6, #0
   15168:	mov	r0, r6
   1516c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15170:	movw	r1, #38916	; 0x9804
   15174:	movt	r1, #3
   15178:	str	r0, [r1]
   1517c:	bx	lr
   15180:	movw	r1, #38920	; 0x9808
   15184:	movt	r1, #3
   15188:	strb	r0, [r1]
   1518c:	bx	lr
   15190:	push	{r4, r5, r6, sl, fp, lr}
   15194:	add	fp, sp, #16
   15198:	sub	sp, sp, #8
   1519c:	movw	r0, #37356	; 0x91ec
   151a0:	movt	r0, #3
   151a4:	ldr	r0, [r0]
   151a8:	bl	25c68 <ftello64@plt+0x14380>
   151ac:	cmp	r0, #0
   151b0:	beq	151d8 <ftello64@plt+0x38f0>
   151b4:	movw	r0, #38920	; 0x9808
   151b8:	movt	r0, #3
   151bc:	ldrb	r0, [r0]
   151c0:	cmp	r0, #0
   151c4:	beq	151f8 <ftello64@plt+0x3910>
   151c8:	bl	11774 <__errno_location@plt>
   151cc:	ldr	r0, [r0]
   151d0:	cmp	r0, #32
   151d4:	bne	151f8 <ftello64@plt+0x3910>
   151d8:	movw	r0, #37344	; 0x91e0
   151dc:	movt	r0, #3
   151e0:	ldr	r0, [r0]
   151e4:	bl	25c68 <ftello64@plt+0x14380>
   151e8:	cmp	r0, #0
   151ec:	subeq	sp, fp, #16
   151f0:	popeq	{r4, r5, r6, sl, fp, pc}
   151f4:	b	15268 <ftello64@plt+0x3980>
   151f8:	movw	r1, #34233	; 0x85b9
   151fc:	movt	r1, #2
   15200:	mov	r0, #0
   15204:	mov	r2, #5
   15208:	bl	1160c <dcgettext@plt>
   1520c:	mov	r4, r0
   15210:	movw	r0, #38916	; 0x9804
   15214:	movt	r0, #3
   15218:	ldr	r6, [r0]
   1521c:	bl	11774 <__errno_location@plt>
   15220:	ldr	r5, [r0]
   15224:	cmp	r6, #0
   15228:	bne	15244 <ftello64@plt+0x395c>
   1522c:	movw	r2, #34230	; 0x85b6
   15230:	movt	r2, #2
   15234:	mov	r0, #0
   15238:	mov	r1, r5
   1523c:	mov	r3, r4
   15240:	b	15264 <ftello64@plt+0x397c>
   15244:	mov	r0, r6
   15248:	bl	170c4 <ftello64@plt+0x57dc>
   1524c:	mov	r3, r0
   15250:	str	r4, [sp]
   15254:	movw	r2, #34245	; 0x85c5
   15258:	movt	r2, #2
   1525c:	mov	r0, #0
   15260:	mov	r1, r5
   15264:	bl	116c0 <error@plt>
   15268:	movw	r0, #37256	; 0x9188
   1526c:	movt	r0, #3
   15270:	ldr	r0, [r0]
   15274:	bl	115b8 <_exit@plt>
   15278:	push	{r4, r5, r6, sl, fp, lr}
   1527c:	add	fp, sp, #16
   15280:	mov	r4, r0
   15284:	bl	11774 <__errno_location@plt>
   15288:	mov	r5, r0
   1528c:	ldr	r6, [r0]
   15290:	mov	r0, r4
   15294:	bl	11594 <free@plt>
   15298:	str	r6, [r5]
   1529c:	pop	{r4, r5, r6, sl, fp, pc}
   152a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   152a4:	add	fp, sp, #28
   152a8:	sub	sp, sp, #4
   152ac:	mov	r4, r2
   152b0:	mov	r8, r1
   152b4:	mov	r5, r0
   152b8:	mov	r0, r2
   152bc:	bl	117d4 <fileno@plt>
   152c0:	mov	r6, #0
   152c4:	cmp	r0, #0
   152c8:	beq	15308 <ftello64@plt+0x3a20>
   152cc:	cmp	r0, #1
   152d0:	beq	15314 <ftello64@plt+0x3a2c>
   152d4:	cmp	r0, #2
   152d8:	beq	152f0 <ftello64@plt+0x3a08>
   152dc:	mov	r0, #2
   152e0:	mov	r1, #2
   152e4:	bl	11624 <dup2@plt>
   152e8:	subs	r6, r0, #2
   152ec:	movwne	r6, #1
   152f0:	mov	r0, #1
   152f4:	mov	r1, #1
   152f8:	bl	11624 <dup2@plt>
   152fc:	subs	r7, r0, #1
   15300:	movwne	r7, #1
   15304:	b	15318 <ftello64@plt+0x3a30>
   15308:	mov	r7, #0
   1530c:	mov	r9, #0
   15310:	b	153c8 <ftello64@plt+0x3ae0>
   15314:	mov	r7, #0
   15318:	mov	sl, #0
   1531c:	mov	r0, #0
   15320:	mov	r1, #0
   15324:	bl	11624 <dup2@plt>
   15328:	cmp	r0, #0
   1532c:	mov	r9, #0
   15330:	beq	15348 <ftello64@plt+0x3a60>
   15334:	mov	r0, #0
   15338:	bl	1542c <ftello64@plt+0x3b44>
   1533c:	mov	r9, #1
   15340:	cmp	r0, #0
   15344:	beq	153a4 <ftello64@plt+0x3abc>
   15348:	cmp	r7, #0
   1534c:	beq	15364 <ftello64@plt+0x3a7c>
   15350:	mov	sl, #1
   15354:	mov	r0, #1
   15358:	bl	1542c <ftello64@plt+0x3b44>
   1535c:	cmp	r0, #0
   15360:	beq	153a4 <ftello64@plt+0x3abc>
   15364:	cmp	r6, #0
   15368:	beq	153c0 <ftello64@plt+0x3ad8>
   1536c:	mov	r0, #2
   15370:	bl	1542c <ftello64@plt+0x3b44>
   15374:	mov	r6, #1
   15378:	cmp	r0, #0
   1537c:	bne	153c4 <ftello64@plt+0x3adc>
   15380:	bl	11774 <__errno_location@plt>
   15384:	mov	r4, r0
   15388:	ldr	r8, [r0]
   1538c:	mov	r0, #2
   15390:	bl	118b8 <close@plt>
   15394:	mov	r5, #0
   15398:	cmp	sl, #0
   1539c:	bne	15400 <ftello64@plt+0x3b18>
   153a0:	b	15408 <ftello64@plt+0x3b20>
   153a4:	bl	11774 <__errno_location@plt>
   153a8:	mov	r4, r0
   153ac:	ldr	r8, [r0]
   153b0:	mov	r5, #0
   153b4:	cmp	r6, #0
   153b8:	bne	153f0 <ftello64@plt+0x3b08>
   153bc:	b	153f8 <ftello64@plt+0x3b10>
   153c0:	mov	r6, #0
   153c4:	mov	r7, sl
   153c8:	mov	r0, r5
   153cc:	mov	r1, r8
   153d0:	mov	r2, r4
   153d4:	bl	11714 <freopen64@plt>
   153d8:	mov	r5, r0
   153dc:	bl	11774 <__errno_location@plt>
   153e0:	mov	r4, r0
   153e4:	ldr	r8, [r0]
   153e8:	cmp	r6, #0
   153ec:	beq	153f8 <ftello64@plt+0x3b10>
   153f0:	mov	r0, #2
   153f4:	bl	118b8 <close@plt>
   153f8:	cmp	r7, #0
   153fc:	beq	15408 <ftello64@plt+0x3b20>
   15400:	mov	r0, #1
   15404:	bl	118b8 <close@plt>
   15408:	cmp	r9, #0
   1540c:	beq	15418 <ftello64@plt+0x3b30>
   15410:	mov	r0, #0
   15414:	bl	118b8 <close@plt>
   15418:	cmp	r5, #0
   1541c:	streq	r8, [r4]
   15420:	mov	r0, r5
   15424:	sub	sp, fp, #28
   15428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1542c:	push	{r4, sl, fp, lr}
   15430:	add	fp, sp, #8
   15434:	mov	r4, r0
   15438:	movw	r0, #34252	; 0x85cc
   1543c:	movt	r0, #2
   15440:	mov	r1, #0
   15444:	bl	116cc <open64@plt>
   15448:	mov	r1, #1
   1544c:	cmp	r0, r4
   15450:	beq	15470 <ftello64@plt+0x3b88>
   15454:	cmp	r0, #0
   15458:	bmi	1546c <ftello64@plt+0x3b84>
   1545c:	bl	118b8 <close@plt>
   15460:	bl	11774 <__errno_location@plt>
   15464:	mov	r1, #9
   15468:	str	r1, [r0]
   1546c:	mov	r1, #0
   15470:	mov	r0, r1
   15474:	pop	{r4, sl, fp, pc}
   15478:	push	{r4, r5, fp, lr}
   1547c:	add	fp, sp, #8
   15480:	cmp	r0, #0
   15484:	beq	15518 <ftello64@plt+0x3c30>
   15488:	mov	r4, r0
   1548c:	mov	r1, #47	; 0x2f
   15490:	bl	1184c <strrchr@plt>
   15494:	cmp	r0, #0
   15498:	mov	r5, r4
   1549c:	addne	r5, r0, #1
   154a0:	sub	r0, r5, r4
   154a4:	cmp	r0, #7
   154a8:	blt	154fc <ftello64@plt+0x3c14>
   154ac:	sub	r0, r5, #7
   154b0:	movw	r1, #34318	; 0x860e
   154b4:	movt	r1, #2
   154b8:	mov	r2, #7
   154bc:	bl	118a0 <strncmp@plt>
   154c0:	cmp	r0, #0
   154c4:	bne	154fc <ftello64@plt+0x3c14>
   154c8:	movw	r1, #34326	; 0x8616
   154cc:	movt	r1, #2
   154d0:	mov	r0, r5
   154d4:	mov	r2, #3
   154d8:	bl	118a0 <strncmp@plt>
   154dc:	cmp	r0, #0
   154e0:	beq	154ec <ftello64@plt+0x3c04>
   154e4:	mov	r4, r5
   154e8:	b	154fc <ftello64@plt+0x3c14>
   154ec:	add	r4, r5, #3
   154f0:	movw	r0, #37328	; 0x91d0
   154f4:	movt	r0, #3
   154f8:	str	r4, [r0]
   154fc:	movw	r0, #37332	; 0x91d4
   15500:	movt	r0, #3
   15504:	str	r4, [r0]
   15508:	movw	r0, #38924	; 0x980c
   1550c:	movt	r0, #3
   15510:	str	r4, [r0]
   15514:	pop	{r4, r5, fp, pc}
   15518:	movw	r0, #37344	; 0x91e0
   1551c:	movt	r0, #3
   15520:	ldr	r3, [r0]
   15524:	movw	r0, #34262	; 0x85d6
   15528:	movt	r0, #2
   1552c:	mov	r1, #55	; 0x37
   15530:	mov	r2, #1
   15534:	bl	1166c <fwrite@plt>
   15538:	bl	118ac <abort@plt>
   1553c:	push	{r4, r5, r6, sl, fp, lr}
   15540:	add	fp, sp, #16
   15544:	sub	sp, sp, #8
   15548:	mov	r4, r0
   1554c:	mov	r0, #0
   15550:	mov	r1, r4
   15554:	mov	r2, #5
   15558:	bl	1160c <dcgettext@plt>
   1555c:	cmp	r0, r4
   15560:	beq	15580 <ftello64@plt+0x3c98>
   15564:	mov	r5, r0
   15568:	mov	r1, r4
   1556c:	bl	155d4 <ftello64@plt+0x3cec>
   15570:	cmp	r0, #0
   15574:	beq	15588 <ftello64@plt+0x3ca0>
   15578:	mov	r6, r5
   1557c:	b	155c8 <ftello64@plt+0x3ce0>
   15580:	mov	r6, r4
   15584:	b	155c8 <ftello64@plt+0x3ce0>
   15588:	mov	r0, r5
   1558c:	bl	1175c <strlen@plt>
   15590:	mov	r6, r0
   15594:	mov	r0, r4
   15598:	bl	1175c <strlen@plt>
   1559c:	add	r0, r6, r0
   155a0:	add	r0, r0, #4
   155a4:	bl	24dfc <ftello64@plt+0x13514>
   155a8:	mov	r6, r0
   155ac:	str	r5, [sp]
   155b0:	str	r4, [sp, #4]
   155b4:	movw	r3, #34330	; 0x861a
   155b8:	movt	r3, #2
   155bc:	mov	r1, #1
   155c0:	mvn	r2, #0
   155c4:	bl	1178c <__sprintf_chk@plt>
   155c8:	mov	r0, r6
   155cc:	sub	sp, fp, #16
   155d0:	pop	{r4, r5, r6, sl, fp, pc}
   155d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   155d8:	add	fp, sp, #28
   155dc:	sub	sp, sp, #124	; 0x7c
   155e0:	mov	r4, r0
   155e4:	mov	r0, r1
   155e8:	mov	r1, #2
   155ec:	bl	2466c <ftello64@plt+0x12d84>
   155f0:	mov	sl, r0
   155f4:	ldrb	r0, [r4]
   155f8:	cmp	r0, #0
   155fc:	beq	15878 <ftello64@plt+0x3f90>
   15600:	add	r5, sp, #12
   15604:	add	r0, r5, #4
   15608:	str	r0, [sp, #4]
   1560c:	add	r6, sp, #68	; 0x44
   15610:	add	r8, r6, #4
   15614:	mov	r9, #0
   15618:	str	r8, [sp]
   1561c:	b	15634 <ftello64@plt+0x3d4c>
   15620:	ldr	r0, [sp, #88]	; 0x58
   15624:	add	r4, r7, r0
   15628:	ldrb	r0, [r4]
   1562c:	cmp	r0, #0
   15630:	beq	15878 <ftello64@plt+0x3f90>
   15634:	mov	r0, r4
   15638:	mov	r1, sl
   1563c:	bl	26234 <ftello64@plt+0x1494c>
   15640:	cmp	r0, #0
   15644:	beq	15878 <ftello64@plt+0x3f90>
   15648:	mov	r7, r0
   1564c:	bl	11684 <__ctype_get_mb_cur_max@plt>
   15650:	cmp	r0, #2
   15654:	bcc	156c0 <ftello64@plt+0x3dd8>
   15658:	strb	r9, [sp, #68]	; 0x44
   1565c:	str	r4, [sp, #84]	; 0x54
   15660:	str	r9, [r8]
   15664:	str	r9, [r8, #4]
   15668:	strb	r9, [sp, #80]	; 0x50
   1566c:	mov	r0, #1
   15670:	str	r0, [sp, #8]
   15674:	cmp	r4, r7
   15678:	bcc	1569c <ftello64@plt+0x3db4>
   1567c:	b	1575c <ftello64@plt+0x3e74>
   15680:	strb	r9, [sp, #80]	; 0x50
   15684:	ldr	r2, [sp, #84]	; 0x54
   15688:	ldr	r3, [sp, #88]	; 0x58
   1568c:	add	r2, r2, r3
   15690:	str	r2, [sp, #84]	; 0x54
   15694:	cmp	r2, r7
   15698:	bcs	15744 <ftello64@plt+0x3e5c>
   1569c:	mov	r0, r6
   156a0:	bl	26c50 <ftello64@plt+0x15368>
   156a4:	ldr	r0, [sp, #96]	; 0x60
   156a8:	ldrb	r1, [sp, #92]	; 0x5c
   156ac:	cmp	r1, #0
   156b0:	beq	15680 <ftello64@plt+0x3d98>
   156b4:	cmp	r0, #0
   156b8:	bne	15680 <ftello64@plt+0x3d98>
   156bc:	b	1589c <ftello64@plt+0x3fb4>
   156c0:	mov	r8, #1
   156c4:	cmp	r4, r7
   156c8:	mov	r4, #1
   156cc:	bcs	156ec <ftello64@plt+0x3e04>
   156d0:	bl	1172c <__ctype_b_loc@plt>
   156d4:	ldrb	r1, [r7, #-1]
   156d8:	ldr	r0, [r0]
   156dc:	ldrb	r0, [r0, r1, lsl #1]
   156e0:	and	r0, r0, #8
   156e4:	mov	r1, #1
   156e8:	eor	r4, r1, r0, lsr #3
   156ec:	mov	r5, sl
   156f0:	mov	r0, sl
   156f4:	bl	1175c <strlen@plt>
   156f8:	ldrb	sl, [r7, r0]
   156fc:	cmp	sl, #0
   15700:	beq	1571c <ftello64@plt+0x3e34>
   15704:	bl	1172c <__ctype_b_loc@plt>
   15708:	ldr	r0, [r0]
   1570c:	ldrb	r0, [r0, sl, lsl #1]
   15710:	and	r0, r0, #8
   15714:	mov	r1, #1
   15718:	eor	r8, r1, r0, lsr #3
   1571c:	tst	r4, r8
   15720:	bne	15890 <ftello64@plt+0x3fa8>
   15724:	ldrb	r0, [r7], #1
   15728:	cmp	r0, #0
   1572c:	mov	r4, r7
   15730:	mov	sl, r5
   15734:	add	r5, sp, #12
   15738:	ldr	r8, [sp]
   1573c:	bne	15628 <ftello64@plt+0x3d40>
   15740:	b	15878 <ftello64@plt+0x3f90>
   15744:	cmp	r1, #0
   15748:	beq	1575c <ftello64@plt+0x3e74>
   1574c:	bl	11780 <iswalnum@plt>
   15750:	clz	r0, r0
   15754:	lsr	r0, r0, #5
   15758:	str	r0, [sp, #8]
   1575c:	strb	r9, [sp, #68]	; 0x44
   15760:	str	r7, [sp, #84]	; 0x54
   15764:	str	r9, [r8]
   15768:	str	r9, [r8, #4]
   1576c:	strb	r9, [sp, #80]	; 0x50
   15770:	strb	r9, [sp, #12]
   15774:	str	sl, [sp, #28]
   15778:	ldr	r0, [sp, #4]
   1577c:	str	r9, [r0]
   15780:	str	r9, [r0, #4]
   15784:	strb	r9, [sp, #24]
   15788:	b	157b4 <ftello64@plt+0x3ecc>
   1578c:	strb	r9, [sp, #80]	; 0x50
   15790:	strb	r9, [sp, #24]
   15794:	ldr	r0, [sp, #84]	; 0x54
   15798:	ldr	r1, [sp, #88]	; 0x58
   1579c:	add	r0, r0, r1
   157a0:	str	r0, [sp, #84]	; 0x54
   157a4:	ldr	r0, [sp, #28]
   157a8:	ldr	r1, [sp, #32]
   157ac:	add	r0, r0, r1
   157b0:	str	r0, [sp, #28]
   157b4:	mov	r0, r5
   157b8:	bl	26c50 <ftello64@plt+0x15368>
   157bc:	ldrb	r0, [sp, #36]	; 0x24
   157c0:	cmp	r0, #0
   157c4:	beq	157d4 <ftello64@plt+0x3eec>
   157c8:	ldr	r0, [sp, #40]	; 0x28
   157cc:	cmp	r0, #0
   157d0:	beq	157f8 <ftello64@plt+0x3f10>
   157d4:	mov	r0, r6
   157d8:	bl	26c50 <ftello64@plt+0x15368>
   157dc:	ldrb	r0, [sp, #92]	; 0x5c
   157e0:	cmp	r0, #0
   157e4:	beq	1578c <ftello64@plt+0x3ea4>
   157e8:	ldr	r0, [sp, #96]	; 0x60
   157ec:	cmp	r0, #0
   157f0:	bne	1578c <ftello64@plt+0x3ea4>
   157f4:	b	1589c <ftello64@plt+0x3fb4>
   157f8:	mov	r0, r6
   157fc:	bl	26c50 <ftello64@plt+0x15368>
   15800:	mov	r4, #1
   15804:	ldrb	r0, [sp, #92]	; 0x5c
   15808:	cmp	r0, #0
   1580c:	mov	r1, #1
   15810:	beq	15830 <ftello64@plt+0x3f48>
   15814:	ldr	r0, [sp, #96]	; 0x60
   15818:	cmp	r0, #0
   1581c:	mov	r1, #1
   15820:	beq	15830 <ftello64@plt+0x3f48>
   15824:	bl	11780 <iswalnum@plt>
   15828:	clz	r0, r0
   1582c:	lsr	r1, r0, #5
   15830:	ldr	r0, [sp, #8]
   15834:	tst	r0, r1
   15838:	bne	1587c <ftello64@plt+0x3f94>
   1583c:	mov	r4, #0
   15840:	strb	r4, [sp, #68]	; 0x44
   15844:	str	r7, [sp, #84]	; 0x54
   15848:	str	r4, [r8]
   1584c:	str	r4, [r8, #4]
   15850:	strb	r4, [sp, #80]	; 0x50
   15854:	mov	r0, r6
   15858:	bl	26c50 <ftello64@plt+0x15368>
   1585c:	ldrb	r0, [sp, #92]	; 0x5c
   15860:	cmp	r0, #0
   15864:	beq	15620 <ftello64@plt+0x3d38>
   15868:	ldr	r0, [sp, #96]	; 0x60
   1586c:	cmp	r0, #0
   15870:	bne	15620 <ftello64@plt+0x3d38>
   15874:	b	1587c <ftello64@plt+0x3f94>
   15878:	mov	r4, #0
   1587c:	mov	r0, sl
   15880:	bl	15278 <ftello64@plt+0x3990>
   15884:	mov	r0, r4
   15888:	sub	sp, fp, #28
   1588c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15890:	mov	r4, #1
   15894:	mov	sl, r5
   15898:	b	1587c <ftello64@plt+0x3f94>
   1589c:	bl	118ac <abort@plt>
   158a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158a4:	add	fp, sp, #28
   158a8:	sub	sp, sp, #12
   158ac:	mov	r5, r1
   158b0:	mov	r8, r0
   158b4:	mov	r7, #0
   158b8:	mov	r0, #0
   158bc:	mov	r1, r8
   158c0:	mov	r2, #5
   158c4:	bl	1160c <dcgettext@plt>
   158c8:	mov	r4, r0
   158cc:	bl	25fb0 <ftello64@plt+0x146c8>
   158d0:	mov	r6, r0
   158d4:	movw	r1, #34338	; 0x8622
   158d8:	movt	r1, #2
   158dc:	bl	25c08 <ftello64@plt+0x14320>
   158e0:	cmp	r0, #0
   158e4:	beq	15998 <ftello64@plt+0x40b0>
   158e8:	str	r4, [sp, #8]
   158ec:	movw	r4, #34338	; 0x8622
   158f0:	movt	r4, #2
   158f4:	mov	r0, r5
   158f8:	mov	r1, r4
   158fc:	mov	r2, r6
   15900:	bl	25240 <ftello64@plt+0x13958>
   15904:	mov	sl, r0
   15908:	mov	r0, r6
   1590c:	bl	1175c <strlen@plt>
   15910:	mov	r7, r0
   15914:	add	r0, r0, #11
   15918:	bl	24dfc <ftello64@plt+0x13514>
   1591c:	mov	r9, r0
   15920:	mov	r1, r6
   15924:	mov	r2, r7
   15928:	bl	115c4 <memcpy@plt>
   1592c:	movw	r0, #34472	; 0x86a8
   15930:	movt	r0, #2
   15934:	vldr	d16, [r0]
   15938:	add	r0, r9, r7
   1593c:	movw	r1, #18764	; 0x494c
   15940:	movt	r1, #84	; 0x54
   15944:	str	r1, [r0, #7]
   15948:	vst1.8	{d16}, [r0]
   1594c:	mov	r0, r5
   15950:	mov	r1, r4
   15954:	mov	r2, r9
   15958:	bl	25240 <ftello64@plt+0x13958>
   1595c:	mov	r7, r0
   15960:	mov	r0, r9
   15964:	bl	15278 <ftello64@plt+0x3990>
   15968:	mov	r5, #0
   1596c:	cmp	r7, #0
   15970:	beq	15990 <ftello64@plt+0x40a8>
   15974:	mov	r0, r7
   15978:	mov	r1, #63	; 0x3f
   1597c:	bl	11768 <strchr@plt>
   15980:	cmp	r0, #0
   15984:	beq	159a4 <ftello64@plt+0x40bc>
   15988:	mov	r0, r7
   1598c:	bl	15278 <ftello64@plt+0x3990>
   15990:	mov	r7, #0
   15994:	b	159a8 <ftello64@plt+0x40c0>
   15998:	mov	sl, r5
   1599c:	mov	r9, #0
   159a0:	b	159b0 <ftello64@plt+0x40c8>
   159a4:	mov	r5, r7
   159a8:	mov	r9, sl
   159ac:	ldr	r4, [sp, #8]
   159b0:	cmp	r5, #0
   159b4:	mov	r6, r5
   159b8:	moveq	r6, r8
   159bc:	cmp	sl, #0
   159c0:	movne	r6, sl
   159c4:	mov	r0, r4
   159c8:	mov	r1, r8
   159cc:	bl	11558 <strcmp@plt>
   159d0:	cmp	r0, #0
   159d4:	beq	15a48 <ftello64@plt+0x4160>
   159d8:	mov	r0, r4
   159dc:	mov	r1, r8
   159e0:	bl	155d4 <ftello64@plt+0x3cec>
   159e4:	cmp	r0, #0
   159e8:	bne	15a24 <ftello64@plt+0x413c>
   159ec:	cmp	sl, #0
   159f0:	beq	15a08 <ftello64@plt+0x4120>
   159f4:	mov	r0, r4
   159f8:	mov	r1, sl
   159fc:	bl	155d4 <ftello64@plt+0x3cec>
   15a00:	cmp	r0, #0
   15a04:	bne	15a24 <ftello64@plt+0x413c>
   15a08:	cmp	r5, #0
   15a0c:	beq	15a78 <ftello64@plt+0x4190>
   15a10:	mov	r0, r4
   15a14:	mov	r1, r5
   15a18:	bl	155d4 <ftello64@plt+0x3cec>
   15a1c:	cmp	r0, #0
   15a20:	beq	15a78 <ftello64@plt+0x4190>
   15a24:	cmp	r9, #0
   15a28:	beq	15a34 <ftello64@plt+0x414c>
   15a2c:	mov	r0, r9
   15a30:	bl	15278 <ftello64@plt+0x3990>
   15a34:	cmp	r7, #0
   15a38:	beq	15ad8 <ftello64@plt+0x41f0>
   15a3c:	mov	r0, r7
   15a40:	bl	15278 <ftello64@plt+0x3990>
   15a44:	b	15ad8 <ftello64@plt+0x41f0>
   15a48:	cmp	r9, #0
   15a4c:	cmpne	r9, r6
   15a50:	beq	15a5c <ftello64@plt+0x4174>
   15a54:	mov	r0, r9
   15a58:	bl	15278 <ftello64@plt+0x3990>
   15a5c:	cmp	r7, #0
   15a60:	cmpne	r7, r6
   15a64:	beq	15a70 <ftello64@plt+0x4188>
   15a68:	mov	r0, r7
   15a6c:	bl	15278 <ftello64@plt+0x3990>
   15a70:	mov	r4, r6
   15a74:	b	15ad8 <ftello64@plt+0x41f0>
   15a78:	mov	r0, r4
   15a7c:	bl	1175c <strlen@plt>
   15a80:	mov	r5, r0
   15a84:	mov	r0, r6
   15a88:	bl	1175c <strlen@plt>
   15a8c:	add	r0, r5, r0
   15a90:	add	r0, r0, #4
   15a94:	bl	24dfc <ftello64@plt+0x13514>
   15a98:	mov	r5, r0
   15a9c:	stm	sp, {r4, r6}
   15aa0:	movw	r3, #34330	; 0x861a
   15aa4:	movt	r3, #2
   15aa8:	mov	r1, #1
   15aac:	mvn	r2, #0
   15ab0:	bl	1178c <__sprintf_chk@plt>
   15ab4:	cmp	r9, #0
   15ab8:	beq	15ac4 <ftello64@plt+0x41dc>
   15abc:	mov	r0, r9
   15ac0:	bl	15278 <ftello64@plt+0x3990>
   15ac4:	cmp	r7, #0
   15ac8:	beq	15ad4 <ftello64@plt+0x41ec>
   15acc:	mov	r0, r7
   15ad0:	bl	15278 <ftello64@plt+0x3990>
   15ad4:	mov	r4, r5
   15ad8:	mov	r0, r4
   15adc:	sub	sp, fp, #28
   15ae0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ae4:	push	{r4, r5, r6, sl, fp, lr}
   15ae8:	add	fp, sp, #16
   15aec:	mov	r4, r0
   15af0:	movw	r0, #38928	; 0x9810
   15af4:	movt	r0, #3
   15af8:	cmp	r4, #0
   15afc:	moveq	r4, r0
   15b00:	bl	11774 <__errno_location@plt>
   15b04:	mov	r5, r0
   15b08:	ldr	r6, [r0]
   15b0c:	mov	r0, r4
   15b10:	mov	r1, #48	; 0x30
   15b14:	bl	250e4 <ftello64@plt+0x137fc>
   15b18:	str	r6, [r5]
   15b1c:	pop	{r4, r5, r6, sl, fp, pc}
   15b20:	movw	r1, #38928	; 0x9810
   15b24:	movt	r1, #3
   15b28:	cmp	r0, #0
   15b2c:	movne	r1, r0
   15b30:	ldr	r0, [r1]
   15b34:	bx	lr
   15b38:	movw	r2, #38928	; 0x9810
   15b3c:	movt	r2, #3
   15b40:	cmp	r0, #0
   15b44:	movne	r2, r0
   15b48:	str	r1, [r2]
   15b4c:	bx	lr
   15b50:	movw	r3, #38928	; 0x9810
   15b54:	movt	r3, #3
   15b58:	cmp	r0, #0
   15b5c:	movne	r3, r0
   15b60:	ubfx	r0, r1, #5, #3
   15b64:	add	ip, r3, r0, lsl #2
   15b68:	ldr	r3, [ip, #8]
   15b6c:	and	r1, r1, #31
   15b70:	mov	r0, #1
   15b74:	and	r0, r0, r3, lsr r1
   15b78:	and	r2, r2, #1
   15b7c:	eor	r2, r0, r2
   15b80:	eor	r1, r3, r2, lsl r1
   15b84:	str	r1, [ip, #8]
   15b88:	bx	lr
   15b8c:	movw	r2, #38928	; 0x9810
   15b90:	movt	r2, #3
   15b94:	cmp	r0, #0
   15b98:	movne	r2, r0
   15b9c:	ldr	r0, [r2, #4]
   15ba0:	str	r1, [r2, #4]
   15ba4:	bx	lr
   15ba8:	push	{fp, lr}
   15bac:	mov	fp, sp
   15bb0:	movw	r3, #38928	; 0x9810
   15bb4:	movt	r3, #3
   15bb8:	cmp	r0, #0
   15bbc:	movne	r3, r0
   15bc0:	mov	r0, #10
   15bc4:	str	r0, [r3]
   15bc8:	cmp	r1, #0
   15bcc:	cmpne	r2, #0
   15bd0:	bne	15bd8 <ftello64@plt+0x42f0>
   15bd4:	bl	118ac <abort@plt>
   15bd8:	str	r1, [r3, #40]	; 0x28
   15bdc:	str	r2, [r3, #44]	; 0x2c
   15be0:	pop	{fp, pc}
   15be4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15be8:	add	fp, sp, #28
   15bec:	sub	sp, sp, #20
   15bf0:	mov	r8, r3
   15bf4:	mov	r9, r2
   15bf8:	mov	sl, r1
   15bfc:	mov	r7, r0
   15c00:	ldr	r0, [fp, #8]
   15c04:	movw	r5, #38928	; 0x9810
   15c08:	movt	r5, #3
   15c0c:	cmp	r0, #0
   15c10:	movne	r5, r0
   15c14:	bl	11774 <__errno_location@plt>
   15c18:	mov	r4, r0
   15c1c:	ldm	r5, {r0, r1}
   15c20:	ldr	r2, [r5, #40]	; 0x28
   15c24:	ldr	r3, [r5, #44]	; 0x2c
   15c28:	ldr	r6, [r4]
   15c2c:	add	r5, r5, #8
   15c30:	stm	sp, {r0, r1, r5}
   15c34:	str	r2, [sp, #12]
   15c38:	str	r3, [sp, #16]
   15c3c:	mov	r0, r7
   15c40:	mov	r1, sl
   15c44:	mov	r2, r9
   15c48:	mov	r3, r8
   15c4c:	bl	15c5c <ftello64@plt+0x4374>
   15c50:	str	r6, [r4]
   15c54:	sub	sp, fp, #28
   15c58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c60:	add	fp, sp, #28
   15c64:	sub	sp, sp, #156	; 0x9c
   15c68:	mov	r9, r3
   15c6c:	mov	r7, r1
   15c70:	mov	r6, r0
   15c74:	str	r2, [fp, #-80]	; 0xffffffb0
   15c78:	add	r0, r2, #1
   15c7c:	str	r0, [sp, #76]	; 0x4c
   15c80:	ldr	r0, [fp, #12]
   15c84:	and	r1, r0, #1
   15c88:	str	r1, [sp, #40]	; 0x28
   15c8c:	and	r1, r0, #4
   15c90:	str	r1, [sp, #36]	; 0x24
   15c94:	ubfx	r4, r0, #1, #1
   15c98:	bl	11684 <__ctype_get_mb_cur_max@plt>
   15c9c:	str	r0, [sp, #44]	; 0x2c
   15ca0:	ldr	r0, [fp, #24]
   15ca4:	str	r0, [sp, #88]	; 0x58
   15ca8:	ldr	r0, [fp, #20]
   15cac:	str	r0, [sp, #80]	; 0x50
   15cb0:	ldr	r1, [fp, #8]
   15cb4:	mov	r0, #0
   15cb8:	str	r0, [sp, #84]	; 0x54
   15cbc:	mov	r0, #0
   15cc0:	str	r0, [fp, #-84]	; 0xffffffac
   15cc4:	mov	r0, #0
   15cc8:	str	r0, [fp, #-72]	; 0xffffffb8
   15ccc:	mov	r0, #0
   15cd0:	mov	r2, #0
   15cd4:	str	r2, [fp, #-56]	; 0xffffffc8
   15cd8:	mov	r2, #0
   15cdc:	str	r2, [sp, #64]	; 0x40
   15ce0:	mov	r2, #1
   15ce4:	str	r2, [fp, #-48]	; 0xffffffd0
   15ce8:	cmp	r1, #10
   15cec:	bhi	16c18 <ftello64@plt+0x5330>
   15cf0:	mov	sl, r7
   15cf4:	mov	r7, r1
   15cf8:	add	r1, pc, #24
   15cfc:	mov	r8, #0
   15d00:	mov	r2, #1
   15d04:	mov	r3, #0
   15d08:	ldr	ip, [fp, #-80]	; 0xffffffb0
   15d0c:	mov	lr, r9
   15d10:	mov	r5, r6
   15d14:	ldr	pc, [r1, r7, lsl #2]
   15d18:	andeq	r5, r1, ip, ror #27
   15d1c:	andeq	r5, r1, ip, lsr #28
   15d20:	strdeq	r5, [r1], -ip
   15d24:	andeq	r5, r1, r4, ror #27
   15d28:	andeq	r5, r1, r0, lsr #28
   15d2c:	andeq	r5, r1, r0, lsl #29
   15d30:	andeq	r5, r1, ip, lsl #28
   15d34:	ldrdeq	r5, [r1], -ip
   15d38:	andeq	r5, r1, r4, asr #26
   15d3c:	andeq	r5, r1, r4, asr #26
   15d40:	andeq	r5, r1, r0, ror sp
   15d44:	movw	r0, #34564	; 0x8704
   15d48:	movt	r0, #2
   15d4c:	mov	r1, r7
   15d50:	bl	17220 <ftello64@plt+0x5938>
   15d54:	str	r0, [sp, #80]	; 0x50
   15d58:	movw	r0, #34452	; 0x8694
   15d5c:	movt	r0, #2
   15d60:	mov	r1, r7
   15d64:	bl	17220 <ftello64@plt+0x5938>
   15d68:	mov	r5, r6
   15d6c:	str	r0, [sp, #88]	; 0x58
   15d70:	mov	r8, #0
   15d74:	tst	r4, #1
   15d78:	str	r7, [fp, #-64]	; 0xffffffc0
   15d7c:	bne	15db4 <ftello64@plt+0x44cc>
   15d80:	ldr	r0, [sp, #80]	; 0x50
   15d84:	ldrb	r0, [r0]
   15d88:	cmp	r0, #0
   15d8c:	beq	15db4 <ftello64@plt+0x44cc>
   15d90:	ldr	r1, [sp, #80]	; 0x50
   15d94:	add	r1, r1, #1
   15d98:	mov	r8, #0
   15d9c:	cmp	r8, sl
   15da0:	strbcc	r0, [r5, r8]
   15da4:	ldrb	r0, [r1, r8]
   15da8:	add	r8, r8, #1
   15dac:	cmp	r0, #0
   15db0:	bne	15d9c <ftello64@plt+0x44b4>
   15db4:	ldr	r7, [sp, #88]	; 0x58
   15db8:	mov	r0, r7
   15dbc:	bl	1175c <strlen@plt>
   15dc0:	mov	r5, r6
   15dc4:	str	r0, [fp, #-72]	; 0xffffffb8
   15dc8:	str	r7, [fp, #-84]	; 0xffffffac
   15dcc:	mov	r2, #1
   15dd0:	mov	r3, r4
   15dd4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   15dd8:	mov	lr, r9
   15ddc:	ldr	r7, [fp, #-64]	; 0xffffffc0
   15de0:	b	15edc <ftello64@plt+0x45f4>
   15de4:	mov	r0, #1
   15de8:	b	15e2c <ftello64@plt+0x4544>
   15dec:	mov	r7, #0
   15df0:	mov	r8, #0
   15df4:	mov	r2, r0
   15df8:	b	15ed8 <ftello64@plt+0x45f0>
   15dfc:	tst	r4, #1
   15e00:	bne	15e2c <ftello64@plt+0x4544>
   15e04:	mov	r2, r0
   15e08:	b	15e54 <ftello64@plt+0x456c>
   15e0c:	mov	r0, #1
   15e10:	str	r0, [fp, #-72]	; 0xffffffb8
   15e14:	mov	r8, #0
   15e18:	mov	r7, #5
   15e1c:	b	15e98 <ftello64@plt+0x45b0>
   15e20:	mov	r2, #1
   15e24:	tst	r4, #1
   15e28:	beq	15e54 <ftello64@plt+0x456c>
   15e2c:	mov	r1, #1
   15e30:	str	r1, [fp, #-72]	; 0xffffffb8
   15e34:	mov	r8, #0
   15e38:	mov	r7, #2
   15e3c:	movw	r1, #34452	; 0x8694
   15e40:	movt	r1, #2
   15e44:	str	r1, [fp, #-84]	; 0xffffffac
   15e48:	mov	r2, r0
   15e4c:	mov	r3, #1
   15e50:	b	15edc <ftello64@plt+0x45f4>
   15e54:	mov	r8, #1
   15e58:	mov	r7, #2
   15e5c:	cmp	sl, #0
   15e60:	movne	r0, #39	; 0x27
   15e64:	strbne	r0, [r5]
   15e68:	movw	r0, #34452	; 0x8694
   15e6c:	movt	r0, #2
   15e70:	str	r0, [fp, #-84]	; 0xffffffac
   15e74:	mov	r0, #1
   15e78:	str	r0, [fp, #-72]	; 0xffffffb8
   15e7c:	b	15ed8 <ftello64@plt+0x45f0>
   15e80:	mov	r7, #5
   15e84:	tst	r4, #1
   15e88:	beq	15eb0 <ftello64@plt+0x45c8>
   15e8c:	mov	r0, #1
   15e90:	str	r0, [fp, #-72]	; 0xffffffb8
   15e94:	mov	r8, #0
   15e98:	movw	r0, #33729	; 0x83c1
   15e9c:	movt	r0, #2
   15ea0:	str	r0, [fp, #-84]	; 0xffffffac
   15ea4:	mov	r2, #1
   15ea8:	mov	r3, #1
   15eac:	b	15edc <ftello64@plt+0x45f4>
   15eb0:	cmp	sl, #0
   15eb4:	movne	r0, #34	; 0x22
   15eb8:	strbne	r0, [r5]
   15ebc:	mov	r8, #1
   15ec0:	movw	r0, #33729	; 0x83c1
   15ec4:	movt	r0, #2
   15ec8:	str	r0, [fp, #-84]	; 0xffffffac
   15ecc:	mov	r0, #1
   15ed0:	str	r0, [fp, #-72]	; 0xffffffb8
   15ed4:	mov	r2, #1
   15ed8:	mov	r3, #0
   15edc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15ee0:	cmp	r0, #0
   15ee4:	movwne	r0, #1
   15ee8:	and	r1, r0, r3
   15eec:	and	r1, r2, r1
   15ef0:	str	r1, [sp, #56]	; 0x38
   15ef4:	sub	r1, r7, #2
   15ef8:	clz	r1, r1
   15efc:	lsr	r1, r1, #5
   15f00:	and	r1, r1, r3
   15f04:	str	r1, [sp, #68]	; 0x44
   15f08:	str	r7, [fp, #-64]	; 0xffffffc0
   15f0c:	subs	r1, r7, #2
   15f10:	movwne	r1, #1
   15f14:	eor	r4, r3, #1
   15f18:	str	r4, [fp, #-88]	; 0xffffffa8
   15f1c:	orr	r4, r1, r4
   15f20:	str	r4, [sp, #72]	; 0x48
   15f24:	and	r1, r1, r2
   15f28:	and	r0, r0, r1
   15f2c:	str	r0, [fp, #-60]	; 0xffffffc4
   15f30:	str	r3, [fp, #-76]	; 0xffffffb4
   15f34:	orr	r0, r1, r3
   15f38:	eor	r0, r0, #1
   15f3c:	ldr	r1, [fp, #16]
   15f40:	clz	r1, r1
   15f44:	lsr	r1, r1, #5
   15f48:	orr	r0, r1, r0
   15f4c:	str	r0, [fp, #-68]	; 0xffffffbc
   15f50:	str	r2, [sp, #92]	; 0x5c
   15f54:	eor	r0, r2, #1
   15f58:	str	r0, [sp, #60]	; 0x3c
   15f5c:	mov	r7, #0
   15f60:	cmn	lr, #1
   15f64:	beq	15f74 <ftello64@plt+0x468c>
   15f68:	cmp	r7, lr
   15f6c:	bne	15f80 <ftello64@plt+0x4698>
   15f70:	b	16a8c <ftello64@plt+0x51a4>
   15f74:	ldrb	r0, [ip, r7]
   15f78:	cmp	r0, #0
   15f7c:	beq	16a8c <ftello64@plt+0x51a4>
   15f80:	mov	r9, #0
   15f84:	ldr	r0, [fp, #-60]	; 0xffffffc4
   15f88:	cmp	r0, #0
   15f8c:	beq	15fc0 <ftello64@plt+0x46d8>
   15f90:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15f94:	add	r4, r7, r0
   15f98:	cmp	r0, #2
   15f9c:	bcc	15fb8 <ftello64@plt+0x46d0>
   15fa0:	cmn	lr, #1
   15fa4:	bne	15fb8 <ftello64@plt+0x46d0>
   15fa8:	mov	r0, ip
   15fac:	bl	1175c <strlen@plt>
   15fb0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   15fb4:	mov	lr, r0
   15fb8:	cmp	r4, lr
   15fbc:	bls	15fcc <ftello64@plt+0x46e4>
   15fc0:	mov	r0, #0
   15fc4:	str	r0, [fp, #-52]	; 0xffffffcc
   15fc8:	b	16010 <ftello64@plt+0x4728>
   15fcc:	mov	r4, lr
   15fd0:	add	r0, ip, r7
   15fd4:	ldr	r1, [fp, #-84]	; 0xffffffac
   15fd8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   15fdc:	bl	11750 <bcmp@plt>
   15fe0:	cmp	r0, #0
   15fe4:	mov	r1, r0
   15fe8:	movwne	r1, #1
   15fec:	ldr	r2, [fp, #-88]	; 0xffffffa8
   15ff0:	orr	r1, r1, r2
   15ff4:	tst	r1, #1
   15ff8:	beq	16b60 <ftello64@plt+0x5278>
   15ffc:	clz	r0, r0
   16000:	lsr	r0, r0, #5
   16004:	str	r0, [fp, #-52]	; 0xffffffcc
   16008:	ldr	ip, [fp, #-80]	; 0xffffffb0
   1600c:	mov	lr, r4
   16010:	ldrb	r4, [ip, r7]
   16014:	cmp	r4, #126	; 0x7e
   16018:	bhi	16548 <ftello64@plt+0x4c60>
   1601c:	mov	r6, #1
   16020:	mov	r2, #110	; 0x6e
   16024:	mov	r0, #97	; 0x61
   16028:	add	r3, pc, #4
   1602c:	mov	r1, #0
   16030:	ldr	pc, [r3, r4, lsl #2]
   16034:	andeq	r6, r1, r8, lsr #7
   16038:	andeq	r6, r1, r8, asr #10
   1603c:	andeq	r6, r1, r8, asr #10
   16040:	andeq	r6, r1, r8, asr #10
   16044:	andeq	r6, r1, r8, asr #10
   16048:	andeq	r6, r1, r8, asr #10
   1604c:	andeq	r6, r1, r8, asr #10
   16050:	andeq	r6, r1, ip, lsl r6
   16054:	andeq	r6, r1, r8, lsl #7
   16058:	andeq	r6, r1, r0, lsl #7
   1605c:	muleq	r1, r4, r3
   16060:			; <UNDEFINED> instruction: 0x000164b0
   16064:	andeq	r6, r1, r8, ror r3
   16068:	muleq	r1, r0, r3
   1606c:	andeq	r6, r1, r8, asr #10
   16070:	andeq	r6, r1, r8, asr #10
   16074:	andeq	r6, r1, r8, asr #10
   16078:	andeq	r6, r1, r8, asr #10
   1607c:	andeq	r6, r1, r8, asr #10
   16080:	andeq	r6, r1, r8, asr #10
   16084:	andeq	r6, r1, r8, asr #10
   16088:	andeq	r6, r1, r8, asr #10
   1608c:	andeq	r6, r1, r8, asr #10
   16090:	andeq	r6, r1, r8, asr #10
   16094:	andeq	r6, r1, r8, asr #10
   16098:	andeq	r6, r1, r8, asr #10
   1609c:	andeq	r6, r1, r8, asr #10
   160a0:	andeq	r6, r1, r8, asr #10
   160a4:	andeq	r6, r1, r8, asr #10
   160a8:	andeq	r6, r1, r8, asr #10
   160ac:	andeq	r6, r1, r8, asr #10
   160b0:	andeq	r6, r1, r8, asr #10
   160b4:	andeq	r6, r1, ip, lsr #6
   160b8:	andeq	r6, r1, r0, lsr r3
   160bc:	andeq	r6, r1, r0, lsr r3
   160c0:	andeq	r6, r1, r8, lsl r3
   160c4:	andeq	r6, r1, r0, lsr r3
   160c8:	andeq	r6, r1, r0, lsr r2
   160cc:	andeq	r6, r1, r0, lsr r3
   160d0:			; <UNDEFINED> instruction: 0x000164b8
   160d4:	andeq	r6, r1, r0, lsr r3
   160d8:	andeq	r6, r1, r0, lsr r3
   160dc:	andeq	r6, r1, r0, lsr r3
   160e0:	andeq	r6, r1, r0, lsr r2
   160e4:	andeq	r6, r1, r0, lsr r2
   160e8:	andeq	r6, r1, r0, lsr r2
   160ec:	andeq	r6, r1, r0, lsr r2
   160f0:	andeq	r6, r1, r0, lsr r2
   160f4:	andeq	r6, r1, r0, lsr r2
   160f8:	andeq	r6, r1, r0, lsr r2
   160fc:	andeq	r6, r1, r0, lsr r2
   16100:	andeq	r6, r1, r0, lsr r2
   16104:	andeq	r6, r1, r0, lsr r2
   16108:	andeq	r6, r1, r0, lsr r2
   1610c:	andeq	r6, r1, r0, lsr r2
   16110:	andeq	r6, r1, r0, lsr r2
   16114:	andeq	r6, r1, r0, lsr r2
   16118:	andeq	r6, r1, r0, lsr r2
   1611c:	andeq	r6, r1, r0, lsr r2
   16120:	andeq	r6, r1, r0, lsr r3
   16124:	andeq	r6, r1, r0, lsr r3
   16128:	andeq	r6, r1, r0, lsr r3
   1612c:	andeq	r6, r1, r0, lsr r3
   16130:	andeq	r6, r1, r0, lsl #9
   16134:	andeq	r6, r1, r8, asr #10
   16138:	andeq	r6, r1, r0, lsr r2
   1613c:	andeq	r6, r1, r0, lsr r2
   16140:	andeq	r6, r1, r0, lsr r2
   16144:	andeq	r6, r1, r0, lsr r2
   16148:	andeq	r6, r1, r0, lsr r2
   1614c:	andeq	r6, r1, r0, lsr r2
   16150:	andeq	r6, r1, r0, lsr r2
   16154:	andeq	r6, r1, r0, lsr r2
   16158:	andeq	r6, r1, r0, lsr r2
   1615c:	andeq	r6, r1, r0, lsr r2
   16160:	andeq	r6, r1, r0, lsr r2
   16164:	andeq	r6, r1, r0, lsr r2
   16168:	andeq	r6, r1, r0, lsr r2
   1616c:	andeq	r6, r1, r0, lsr r2
   16170:	andeq	r6, r1, r0, lsr r2
   16174:	andeq	r6, r1, r0, lsr r2
   16178:	andeq	r6, r1, r0, lsr r2
   1617c:	andeq	r6, r1, r0, lsr r2
   16180:	andeq	r6, r1, r0, lsr r2
   16184:	andeq	r6, r1, r0, lsr r2
   16188:	andeq	r6, r1, r0, lsr r2
   1618c:	andeq	r6, r1, r0, lsr r2
   16190:	andeq	r6, r1, r0, lsr r2
   16194:	andeq	r6, r1, r0, lsr r2
   16198:	andeq	r6, r1, r0, lsr r2
   1619c:	andeq	r6, r1, r0, lsr r2
   161a0:	andeq	r6, r1, r0, lsr r3
   161a4:	andeq	r6, r1, r8, asr r3
   161a8:	andeq	r6, r1, r0, lsr r2
   161ac:	andeq	r6, r1, r0, lsr r3
   161b0:	andeq	r6, r1, r0, lsr r2
   161b4:	andeq	r6, r1, r0, lsr r3
   161b8:	andeq	r6, r1, r0, lsr r2
   161bc:	andeq	r6, r1, r0, lsr r2
   161c0:	andeq	r6, r1, r0, lsr r2
   161c4:	andeq	r6, r1, r0, lsr r2
   161c8:	andeq	r6, r1, r0, lsr r2
   161cc:	andeq	r6, r1, r0, lsr r2
   161d0:	andeq	r6, r1, r0, lsr r2
   161d4:	andeq	r6, r1, r0, lsr r2
   161d8:	andeq	r6, r1, r0, lsr r2
   161dc:	andeq	r6, r1, r0, lsr r2
   161e0:	andeq	r6, r1, r0, lsr r2
   161e4:	andeq	r6, r1, r0, lsr r2
   161e8:	andeq	r6, r1, r0, lsr r2
   161ec:	andeq	r6, r1, r0, lsr r2
   161f0:	andeq	r6, r1, r0, lsr r2
   161f4:	andeq	r6, r1, r0, lsr r2
   161f8:	andeq	r6, r1, r0, lsr r2
   161fc:	andeq	r6, r1, r0, lsr r2
   16200:	andeq	r6, r1, r0, lsr r2
   16204:	andeq	r6, r1, r0, lsr r2
   16208:	andeq	r6, r1, r0, lsr r2
   1620c:	andeq	r6, r1, r0, lsr r2
   16210:	andeq	r6, r1, r0, lsr r2
   16214:	andeq	r6, r1, r0, lsr r2
   16218:	andeq	r6, r1, r0, lsr r2
   1621c:	andeq	r6, r1, r0, lsr r2
   16220:	andeq	r6, r1, ip, ror #5
   16224:	andeq	r6, r1, r0, lsr r3
   16228:	andeq	r6, r1, ip, ror #5
   1622c:	andeq	r6, r1, r8, lsl r3
   16230:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16234:	tst	r0, #1
   16238:	bne	16264 <ftello64@plt+0x497c>
   1623c:	ubfx	r0, r4, #5, #3
   16240:	ldr	r1, [fp, #16]
   16244:	ldr	r0, [r1, r0, lsl #2]
   16248:	and	r1, r4, #31
   1624c:	mov	r2, #1
   16250:	tst	r0, r2, lsl r1
   16254:	beq	16264 <ftello64@plt+0x497c>
   16258:	mov	r0, r4
   1625c:	mov	r1, r6
   16260:	b	16278 <ftello64@plt+0x4990>
   16264:	ldr	r0, [fp, #-52]	; 0xffffffcc
   16268:	cmp	r0, #0
   1626c:	mov	r0, r4
   16270:	mov	r1, r6
   16274:	beq	165b0 <ftello64@plt+0x4cc8>
   16278:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1627c:	tst	r2, #1
   16280:	bne	16b74 <ftello64@plt+0x528c>
   16284:	ldr	r2, [fp, #-64]	; 0xffffffc0
   16288:	subs	r2, r2, #2
   1628c:	movwne	r2, #1
   16290:	ldr	r3, [fp, #-56]	; 0xffffffc8
   16294:	orr	r2, r2, r3
   16298:	tst	r2, #1
   1629c:	bne	162d8 <ftello64@plt+0x49f0>
   162a0:	cmp	r8, sl
   162a4:	movcc	r2, #39	; 0x27
   162a8:	strbcc	r2, [r5, r8]
   162ac:	add	r2, r8, #1
   162b0:	cmp	r2, sl
   162b4:	movcc	r3, #36	; 0x24
   162b8:	strbcc	r3, [r5, r2]
   162bc:	add	r2, r8, #2
   162c0:	cmp	r2, sl
   162c4:	movcc	r3, #39	; 0x27
   162c8:	strbcc	r3, [r5, r2]
   162cc:	add	r8, r8, #3
   162d0:	mov	r2, #1
   162d4:	str	r2, [fp, #-56]	; 0xffffffc8
   162d8:	cmp	r8, sl
   162dc:	movcc	r2, #92	; 0x5c
   162e0:	strbcc	r2, [r5, r8]
   162e4:	add	r8, r8, #1
   162e8:	b	165f4 <ftello64@plt+0x4d0c>
   162ec:	cmp	lr, #1
   162f0:	beq	16318 <ftello64@plt+0x4a30>
   162f4:	mov	r6, #0
   162f8:	cmn	lr, #1
   162fc:	bne	16324 <ftello64@plt+0x4a3c>
   16300:	ldrb	r0, [ip, #1]
   16304:	cmp	r0, #0
   16308:	beq	16318 <ftello64@plt+0x4a30>
   1630c:	mvn	lr, #0
   16310:	mov	r9, #0
   16314:	b	16230 <ftello64@plt+0x4948>
   16318:	mov	r6, #0
   1631c:	cmp	r7, #0
   16320:	beq	1632c <ftello64@plt+0x4a44>
   16324:	mov	r9, #0
   16328:	b	16230 <ftello64@plt+0x4948>
   1632c:	mov	r1, #1
   16330:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16334:	cmp	r0, #2
   16338:	bne	16350 <ftello64@plt+0x4a68>
   1633c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16340:	tst	r0, #1
   16344:	mov	r6, r1
   16348:	beq	16230 <ftello64@plt+0x4948>
   1634c:	b	16b74 <ftello64@plt+0x528c>
   16350:	mov	r6, r1
   16354:	b	16230 <ftello64@plt+0x4948>
   16358:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1635c:	cmp	r0, #2
   16360:	bne	16594 <ftello64@plt+0x4cac>
   16364:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16368:	tst	r0, #1
   1636c:	bne	16b74 <ftello64@plt+0x528c>
   16370:	mov	r9, #0
   16374:	b	165a8 <ftello64@plt+0x4cc0>
   16378:	mov	r0, #102	; 0x66
   1637c:	b	1661c <ftello64@plt+0x4d34>
   16380:	mov	r2, #116	; 0x74
   16384:	b	16394 <ftello64@plt+0x4aac>
   16388:	mov	r0, #98	; 0x62
   1638c:	b	1661c <ftello64@plt+0x4d34>
   16390:	mov	r2, #114	; 0x72
   16394:	ldr	r0, [sp, #72]	; 0x48
   16398:	tst	r0, #1
   1639c:	mov	r0, r2
   163a0:	bne	1661c <ftello64@plt+0x4d34>
   163a4:	b	16b74 <ftello64@plt+0x528c>
   163a8:	ldr	r0, [sp, #92]	; 0x5c
   163ac:	tst	r0, #1
   163b0:	beq	16638 <ftello64@plt+0x4d50>
   163b4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   163b8:	tst	r0, #1
   163bc:	bne	16b74 <ftello64@plt+0x528c>
   163c0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   163c4:	subs	r0, r0, #2
   163c8:	movwne	r0, #1
   163cc:	ldr	r1, [fp, #-56]	; 0xffffffc8
   163d0:	orr	r0, r0, r1
   163d4:	tst	r0, #1
   163d8:	bne	16414 <ftello64@plt+0x4b2c>
   163dc:	cmp	r8, sl
   163e0:	movcc	r0, #39	; 0x27
   163e4:	strbcc	r0, [r5, r8]
   163e8:	add	r0, r8, #1
   163ec:	cmp	r0, sl
   163f0:	movcc	r1, #36	; 0x24
   163f4:	strbcc	r1, [r5, r0]
   163f8:	add	r0, r8, #2
   163fc:	cmp	r0, sl
   16400:	movcc	r1, #39	; 0x27
   16404:	strbcc	r1, [r5, r0]
   16408:	add	r8, r8, #3
   1640c:	mov	r0, #1
   16410:	str	r0, [fp, #-56]	; 0xffffffc8
   16414:	cmp	r8, sl
   16418:	movcc	r0, #92	; 0x5c
   1641c:	strbcc	r0, [r5, r8]
   16420:	add	r0, r8, #1
   16424:	mov	r6, #0
   16428:	mov	r9, #1
   1642c:	mov	r4, #48	; 0x30
   16430:	ldr	r1, [fp, #-64]	; 0xffffffc0
   16434:	cmp	r1, #2
   16438:	beq	167fc <ftello64@plt+0x4f14>
   1643c:	add	r1, r7, #1
   16440:	cmp	r1, lr
   16444:	bcs	167fc <ftello64@plt+0x4f14>
   16448:	ldrb	r1, [ip, r1]
   1644c:	sub	r1, r1, #48	; 0x30
   16450:	uxtb	r1, r1
   16454:	cmp	r1, #9
   16458:	bhi	167fc <ftello64@plt+0x4f14>
   1645c:	cmp	r0, sl
   16460:	movcc	r1, #48	; 0x30
   16464:	strbcc	r1, [r5, r0]
   16468:	add	r0, r8, #2
   1646c:	cmp	r0, sl
   16470:	movcc	r1, #48	; 0x30
   16474:	strbcc	r1, [r5, r0]
   16478:	add	r8, r8, #3
   1647c:	b	16230 <ftello64@plt+0x4948>
   16480:	mov	r9, #0
   16484:	mov	r4, #63	; 0x3f
   16488:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1648c:	cmp	r0, #5
   16490:	beq	16804 <ftello64@plt+0x4f1c>
   16494:	cmp	r0, #2
   16498:	bne	168ac <ftello64@plt+0x4fc4>
   1649c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   164a0:	tst	r0, #1
   164a4:	mov	r6, #0
   164a8:	beq	16230 <ftello64@plt+0x4948>
   164ac:	b	16b74 <ftello64@plt+0x528c>
   164b0:	mov	r0, #118	; 0x76
   164b4:	b	1661c <ftello64@plt+0x4d34>
   164b8:	mov	r4, #39	; 0x27
   164bc:	mov	r0, #1
   164c0:	str	r0, [sp, #64]	; 0x40
   164c4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   164c8:	cmp	r0, #2
   164cc:	bne	16654 <ftello64@plt+0x4d6c>
   164d0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   164d4:	tst	r0, #1
   164d8:	bne	16b74 <ftello64@plt+0x528c>
   164dc:	ldr	r2, [sp, #84]	; 0x54
   164e0:	cmp	r2, #0
   164e4:	mov	r0, r2
   164e8:	movwne	r0, #1
   164ec:	clz	r1, sl
   164f0:	lsr	r1, r1, #5
   164f4:	orrs	r0, r0, r1
   164f8:	moveq	r2, sl
   164fc:	str	r2, [sp, #84]	; 0x54
   16500:	moveq	sl, r0
   16504:	cmp	r8, sl
   16508:	movcc	r0, #39	; 0x27
   1650c:	strbcc	r0, [r5, r8]
   16510:	add	r0, r8, #1
   16514:	cmp	r0, sl
   16518:	movcc	r1, #92	; 0x5c
   1651c:	strbcc	r1, [r5, r0]
   16520:	add	r0, r8, #2
   16524:	cmp	r0, sl
   16528:	movcc	r1, #39	; 0x27
   1652c:	strbcc	r1, [r5, r0]
   16530:	add	r8, r8, #3
   16534:	mov	r0, #0
   16538:	str	r0, [fp, #-56]	; 0xffffffc8
   1653c:	mov	r9, #0
   16540:	mov	r6, #1
   16544:	b	16230 <ftello64@plt+0x4948>
   16548:	ldr	r0, [sp, #44]	; 0x2c
   1654c:	cmp	r0, #1
   16550:	bne	1665c <ftello64@plt+0x4d74>
   16554:	str	lr, [sp, #32]
   16558:	bl	1172c <__ctype_b_loc@plt>
   1655c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   16560:	ldr	r0, [r0]
   16564:	add	r0, r0, r4, lsl #1
   16568:	ldrb	r0, [r0, #1]
   1656c:	ubfx	r6, r0, #6, #1
   16570:	mov	r2, #1
   16574:	ldr	r0, [sp, #60]	; 0x3c
   16578:	orr	r1, r6, r0
   1657c:	cmp	r2, #1
   16580:	bhi	168b4 <ftello64@plt+0x4fcc>
   16584:	tst	r1, #1
   16588:	beq	168b4 <ftello64@plt+0x4fcc>
   1658c:	ldr	lr, [sp, #32]
   16590:	b	16230 <ftello64@plt+0x4948>
   16594:	mov	r9, #0
   16598:	mov	r0, #92	; 0x5c
   1659c:	ldr	r1, [sp, #56]	; 0x38
   165a0:	cmp	r1, #0
   165a4:	beq	1661c <ftello64@plt+0x4d34>
   165a8:	mov	r4, #92	; 0x5c
   165ac:	mov	r6, #0
   165b0:	cmp	r9, #0
   165b4:	bne	165ec <ftello64@plt+0x4d04>
   165b8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   165bc:	tst	r0, #1
   165c0:	beq	165ec <ftello64@plt+0x4d04>
   165c4:	cmp	r8, sl
   165c8:	movcc	r0, #39	; 0x27
   165cc:	strbcc	r0, [r5, r8]
   165d0:	add	r0, r8, #1
   165d4:	cmp	r0, sl
   165d8:	movcc	r1, #39	; 0x27
   165dc:	strbcc	r1, [r5, r0]
   165e0:	add	r8, r8, #2
   165e4:	mov	r0, #0
   165e8:	str	r0, [fp, #-56]	; 0xffffffc8
   165ec:	mov	r1, r6
   165f0:	mov	r0, r4
   165f4:	cmp	r8, sl
   165f8:	strbcc	r0, [r5, r8]
   165fc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16600:	and	r0, r0, r1
   16604:	str	r0, [fp, #-48]	; 0xffffffd0
   16608:	add	r8, r8, #1
   1660c:	add	r7, r7, #1
   16610:	cmn	lr, #1
   16614:	bne	15f68 <ftello64@plt+0x4680>
   16618:	b	15f74 <ftello64@plt+0x468c>
   1661c:	mov	r9, #0
   16620:	ldr	r1, [sp, #92]	; 0x5c
   16624:	tst	r1, #1
   16628:	mov	r6, #0
   1662c:	mov	r1, #0
   16630:	beq	16230 <ftello64@plt+0x4948>
   16634:	b	16278 <ftello64@plt+0x4990>
   16638:	mov	r4, #0
   1663c:	ldr	r0, [sp, #40]	; 0x28
   16640:	cmp	r0, #0
   16644:	mov	r9, #0
   16648:	mov	r6, #0
   1664c:	beq	16230 <ftello64@plt+0x4948>
   16650:	b	1660c <ftello64@plt+0x4d24>
   16654:	mov	r6, #1
   16658:	b	16230 <ftello64@plt+0x4948>
   1665c:	mov	r0, #0
   16660:	str	r0, [fp, #-36]	; 0xffffffdc
   16664:	str	r0, [fp, #-40]	; 0xffffffd8
   16668:	cmn	lr, #1
   1666c:	bne	16680 <ftello64@plt+0x4d98>
   16670:	mov	r0, ip
   16674:	bl	1175c <strlen@plt>
   16678:	ldr	ip, [fp, #-80]	; 0xffffffb0
   1667c:	mov	lr, r0
   16680:	ldr	r0, [sp, #76]	; 0x4c
   16684:	add	r0, r0, r7
   16688:	str	r0, [sp, #24]
   1668c:	mov	r6, #1
   16690:	mov	r2, #0
   16694:	sub	r0, fp, #40	; 0x28
   16698:	mov	r3, r0
   1669c:	str	r5, [sp, #28]
   166a0:	str	lr, [sp, #32]
   166a4:	b	166e8 <ftello64@plt+0x4e00>
   166a8:	ldr	r5, [sp, #52]	; 0x34
   166ac:	add	r5, r0, r5
   166b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   166b4:	bl	11654 <iswprint@plt>
   166b8:	cmp	r0, #0
   166bc:	movwne	r0, #1
   166c0:	and	r6, r6, r0
   166c4:	sub	r0, fp, #40	; 0x28
   166c8:	bl	115f4 <mbsinit@plt>
   166cc:	sub	r3, fp, #40	; 0x28
   166d0:	mov	r2, r5
   166d4:	ldr	lr, [sp, #32]
   166d8:	cmp	r0, #0
   166dc:	ldr	r5, [sp, #28]
   166e0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   166e4:	bne	16574 <ftello64@plt+0x4c8c>
   166e8:	str	r2, [sp, #52]	; 0x34
   166ec:	add	r0, r2, r7
   166f0:	add	r1, ip, r0
   166f4:	str	r0, [sp, #48]	; 0x30
   166f8:	sub	r2, lr, r0
   166fc:	sub	r0, fp, #44	; 0x2c
   16700:	bl	261d0 <ftello64@plt+0x148e8>
   16704:	cmp	r0, #0
   16708:	beq	16a80 <ftello64@plt+0x5198>
   1670c:	cmn	r0, #1
   16710:	beq	16a3c <ftello64@plt+0x5154>
   16714:	cmn	r0, #2
   16718:	ldr	lr, [sp, #32]
   1671c:	beq	16a44 <ftello64@plt+0x515c>
   16720:	cmp	r0, #2
   16724:	mov	r1, #0
   16728:	movwcc	r1, #1
   1672c:	ldr	r2, [sp, #68]	; 0x44
   16730:	eor	r2, r2, #1
   16734:	orrs	r1, r2, r1
   16738:	bne	166a8 <ftello64@plt+0x4dc0>
   1673c:	ldr	r1, [sp, #52]	; 0x34
   16740:	ldr	r2, [sp, #24]
   16744:	add	r1, r2, r1
   16748:	sub	r2, r0, #1
   1674c:	b	1675c <ftello64@plt+0x4e74>
   16750:	add	r1, r1, #1
   16754:	subs	r2, r2, #1
   16758:	beq	166a8 <ftello64@plt+0x4dc0>
   1675c:	ldrb	r3, [r1]
   16760:	sub	r3, r3, #91	; 0x5b
   16764:	cmp	r3, #33	; 0x21
   16768:	bhi	16750 <ftello64@plt+0x4e68>
   1676c:	add	r5, pc, #0
   16770:	ldr	pc, [r5, r3, lsl #2]
   16774:	andeq	r6, r1, ip, ror #22
   16778:	andeq	r6, r1, ip, ror #22
   1677c:	andeq	r6, r1, r0, asr r7
   16780:	andeq	r6, r1, ip, ror #22
   16784:	andeq	r6, r1, r0, asr r7
   16788:	andeq	r6, r1, ip, ror #22
   1678c:	andeq	r6, r1, r0, asr r7
   16790:	andeq	r6, r1, r0, asr r7
   16794:	andeq	r6, r1, r0, asr r7
   16798:	andeq	r6, r1, r0, asr r7
   1679c:	andeq	r6, r1, r0, asr r7
   167a0:	andeq	r6, r1, r0, asr r7
   167a4:	andeq	r6, r1, r0, asr r7
   167a8:	andeq	r6, r1, r0, asr r7
   167ac:	andeq	r6, r1, r0, asr r7
   167b0:	andeq	r6, r1, r0, asr r7
   167b4:	andeq	r6, r1, r0, asr r7
   167b8:	andeq	r6, r1, r0, asr r7
   167bc:	andeq	r6, r1, r0, asr r7
   167c0:	andeq	r6, r1, r0, asr r7
   167c4:	andeq	r6, r1, r0, asr r7
   167c8:	andeq	r6, r1, r0, asr r7
   167cc:	andeq	r6, r1, r0, asr r7
   167d0:	andeq	r6, r1, r0, asr r7
   167d4:	andeq	r6, r1, r0, asr r7
   167d8:	andeq	r6, r1, r0, asr r7
   167dc:	andeq	r6, r1, r0, asr r7
   167e0:	andeq	r6, r1, r0, asr r7
   167e4:	andeq	r6, r1, r0, asr r7
   167e8:	andeq	r6, r1, r0, asr r7
   167ec:	andeq	r6, r1, r0, asr r7
   167f0:	andeq	r6, r1, r0, asr r7
   167f4:	andeq	r6, r1, r0, asr r7
   167f8:	andeq	r6, r1, ip, ror #22
   167fc:	mov	r8, r0
   16800:	b	16230 <ftello64@plt+0x4948>
   16804:	ldr	r0, [sp, #36]	; 0x24
   16808:	cmp	r0, #0
   1680c:	beq	168ac <ftello64@plt+0x4fc4>
   16810:	add	r0, r7, #2
   16814:	cmp	r0, lr
   16818:	bcs	168ac <ftello64@plt+0x4fc4>
   1681c:	add	r1, r7, ip
   16820:	ldrb	r1, [r1, #1]
   16824:	cmp	r1, #63	; 0x3f
   16828:	bne	168ac <ftello64@plt+0x4fc4>
   1682c:	ldrb	r1, [ip, r0]
   16830:	sub	r2, r1, #33	; 0x21
   16834:	cmp	r2, #29
   16838:	bhi	168ac <ftello64@plt+0x4fc4>
   1683c:	mov	r3, #1
   16840:	movw	r6, #20929	; 0x51c1
   16844:	movt	r6, #14336	; 0x3800
   16848:	tst	r6, r3, lsl r2
   1684c:	beq	168ac <ftello64@plt+0x4fc4>
   16850:	ldr	r2, [fp, #-76]	; 0xffffffb4
   16854:	tst	r2, #1
   16858:	bne	16b74 <ftello64@plt+0x528c>
   1685c:	cmp	r8, sl
   16860:	movcc	r2, #63	; 0x3f
   16864:	strbcc	r2, [r5, r8]
   16868:	add	r2, r8, #1
   1686c:	cmp	r2, sl
   16870:	movcc	r3, #34	; 0x22
   16874:	strbcc	r3, [r5, r2]
   16878:	add	r2, r8, #2
   1687c:	cmp	r2, sl
   16880:	movcc	r3, #34	; 0x22
   16884:	strbcc	r3, [r5, r2]
   16888:	add	r2, r8, #3
   1688c:	cmp	r2, sl
   16890:	movcc	r3, #63	; 0x3f
   16894:	strbcc	r3, [r5, r2]
   16898:	add	r8, r8, #4
   1689c:	mov	r7, r0
   168a0:	mov	r4, r1
   168a4:	mov	r6, #0
   168a8:	b	16230 <ftello64@plt+0x4948>
   168ac:	mov	r6, #0
   168b0:	b	16230 <ftello64@plt+0x4948>
   168b4:	add	r0, r2, r7
   168b8:	str	r0, [sp, #52]	; 0x34
   168bc:	mov	r2, #0
   168c0:	ldr	lr, [sp, #32]
   168c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   168c8:	str	r1, [sp, #48]	; 0x30
   168cc:	tst	r1, #1
   168d0:	bne	169ac <ftello64@plt+0x50c4>
   168d4:	ldr	r1, [fp, #-76]	; 0xffffffb4
   168d8:	tst	r1, #1
   168dc:	bne	16b74 <ftello64@plt+0x528c>
   168e0:	mov	r3, r0
   168e4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   168e8:	subs	r1, r0, #2
   168ec:	movwne	r1, #1
   168f0:	orr	r1, r1, r3
   168f4:	tst	r1, #1
   168f8:	bne	16930 <ftello64@plt+0x5048>
   168fc:	cmp	r8, sl
   16900:	movcc	r0, #39	; 0x27
   16904:	strbcc	r0, [r5, r8]
   16908:	add	r2, r8, #1
   1690c:	cmp	r2, sl
   16910:	movcc	r0, #36	; 0x24
   16914:	strbcc	r0, [r5, r2]
   16918:	add	r2, r8, #2
   1691c:	cmp	r2, sl
   16920:	movcc	r0, #39	; 0x27
   16924:	strbcc	r0, [r5, r2]
   16928:	add	r8, r8, #3
   1692c:	mov	r3, #1
   16930:	cmp	r8, sl
   16934:	movcc	r1, #92	; 0x5c
   16938:	strbcc	r1, [r5, r8]
   1693c:	add	r2, r8, #1
   16940:	cmp	r2, sl
   16944:	bcs	16958 <ftello64@plt+0x5070>
   16948:	uxtb	r1, r4
   1694c:	mov	r0, #48	; 0x30
   16950:	orr	r1, r0, r1, lsr #6
   16954:	strb	r1, [r5, r2]
   16958:	add	r2, r8, #2
   1695c:	cmp	r2, sl
   16960:	lsrcc	r1, r4, #3
   16964:	movcc	r0, #6
   16968:	bficc	r1, r0, #3, #29
   1696c:	strbcc	r1, [r5, r2]
   16970:	mov	r0, #6
   16974:	bfi	r4, r0, #3, #29
   16978:	add	r8, r8, #3
   1697c:	mov	r2, #1
   16980:	mov	r0, r3
   16984:	b	169d0 <ftello64@plt+0x50e8>
   16988:	cmp	r8, sl
   1698c:	strbcc	r4, [r5, r8]
   16990:	ldr	r1, [sp, #76]	; 0x4c
   16994:	ldrb	r4, [r1, r7]
   16998:	add	r8, r8, #1
   1699c:	mov	r7, r3
   169a0:	ldr	r1, [sp, #48]	; 0x30
   169a4:	tst	r1, #1
   169a8:	beq	168d4 <ftello64@plt+0x4fec>
   169ac:	ldr	r1, [fp, #-52]	; 0xffffffcc
   169b0:	tst	r1, #1
   169b4:	beq	169c8 <ftello64@plt+0x50e0>
   169b8:	cmp	r8, sl
   169bc:	movcc	r1, #92	; 0x5c
   169c0:	strbcc	r1, [r5, r8]
   169c4:	add	r8, r8, #1
   169c8:	mov	r1, #0
   169cc:	str	r1, [fp, #-52]	; 0xffffffcc
   169d0:	and	r9, r2, #1
   169d4:	add	r3, r7, #1
   169d8:	ldr	r1, [sp, #52]	; 0x34
   169dc:	cmp	r1, r3
   169e0:	bls	16a24 <ftello64@plt+0x513c>
   169e4:	cmp	r9, #0
   169e8:	movwne	r9, #1
   169ec:	mvn	r1, r0
   169f0:	orr	r1, r1, r9
   169f4:	tst	r1, #1
   169f8:	bne	16988 <ftello64@plt+0x50a0>
   169fc:	cmp	r8, sl
   16a00:	movcc	r1, #39	; 0x27
   16a04:	strbcc	r1, [r5, r8]
   16a08:	add	r1, r8, #1
   16a0c:	cmp	r1, sl
   16a10:	movcc	r0, #39	; 0x27
   16a14:	strbcc	r0, [r5, r1]
   16a18:	add	r8, r8, #2
   16a1c:	mov	r0, #0
   16a20:	b	16988 <ftello64@plt+0x50a0>
   16a24:	str	r0, [fp, #-56]	; 0xffffffc8
   16a28:	cmp	r9, #0
   16a2c:	movwne	r9, #1
   16a30:	cmp	r9, #0
   16a34:	beq	165b8 <ftello64@plt+0x4cd0>
   16a38:	b	165ec <ftello64@plt+0x4d04>
   16a3c:	mov	r6, #0
   16a40:	b	16a80 <ftello64@plt+0x5198>
   16a44:	mov	r6, #0
   16a48:	ldr	r0, [sp, #48]	; 0x30
   16a4c:	cmp	r0, lr
   16a50:	bcs	16a80 <ftello64@plt+0x5198>
   16a54:	ldr	ip, [fp, #-80]	; 0xffffffb0
   16a58:	add	r0, ip, r7
   16a5c:	ldr	r2, [sp, #52]	; 0x34
   16a60:	ldrb	r1, [r0, r2]
   16a64:	cmp	r1, #0
   16a68:	beq	16574 <ftello64@plt+0x4c8c>
   16a6c:	add	r2, r2, #1
   16a70:	add	r1, r7, r2
   16a74:	cmp	r1, lr
   16a78:	bcc	16a60 <ftello64@plt+0x5178>
   16a7c:	b	16574 <ftello64@plt+0x4c8c>
   16a80:	ldr	ip, [fp, #-80]	; 0xffffffb0
   16a84:	ldr	r2, [sp, #52]	; 0x34
   16a88:	b	16574 <ftello64@plt+0x4c8c>
   16a8c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   16a90:	eor	r0, r1, #2
   16a94:	orr	r0, r0, r8
   16a98:	clz	r0, r0
   16a9c:	lsr	r0, r0, #5
   16aa0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   16aa4:	tst	r3, r0
   16aa8:	bne	16b74 <ftello64@plt+0x528c>
   16aac:	mov	r6, r5
   16ab0:	subs	r0, r1, #2
   16ab4:	movwne	r0, #1
   16ab8:	orr	r0, r3, r0
   16abc:	tst	r0, #1
   16ac0:	ldr	r2, [sp, #92]	; 0x5c
   16ac4:	ldreq	r0, [sp, #64]	; 0x40
   16ac8:	eoreq	r0, r0, #1
   16acc:	tsteq	r0, #1
   16ad0:	bne	16b10 <ftello64@plt+0x5228>
   16ad4:	mov	r9, lr
   16ad8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16adc:	tst	r0, #1
   16ae0:	bne	16bdc <ftello64@plt+0x52f4>
   16ae4:	ldr	r0, [sp, #84]	; 0x54
   16ae8:	cmp	r0, #0
   16aec:	beq	16b10 <ftello64@plt+0x5228>
   16af0:	mov	r0, #0
   16af4:	str	r0, [fp, #-48]	; 0xffffffd0
   16af8:	mov	r1, #2
   16afc:	cmp	sl, #0
   16b00:	mov	r0, r2
   16b04:	mov	r4, r3
   16b08:	ldr	r7, [sp, #84]	; 0x54
   16b0c:	beq	15ce8 <ftello64@plt+0x4400>
   16b10:	ldr	r1, [fp, #-84]	; 0xffffffac
   16b14:	clz	r0, r1
   16b18:	lsr	r0, r0, #5
   16b1c:	orr	r0, r0, r3
   16b20:	tst	r0, #1
   16b24:	bne	16b50 <ftello64@plt+0x5268>
   16b28:	ldrb	r0, [r1]
   16b2c:	cmp	r0, #0
   16b30:	beq	16b50 <ftello64@plt+0x5268>
   16b34:	add	r1, r1, #1
   16b38:	cmp	r8, sl
   16b3c:	strbcc	r0, [r6, r8]
   16b40:	add	r8, r8, #1
   16b44:	ldrb	r0, [r1], #1
   16b48:	cmp	r0, #0
   16b4c:	bne	16b38 <ftello64@plt+0x5250>
   16b50:	cmp	r8, sl
   16b54:	movcc	r0, #0
   16b58:	strbcc	r0, [r6, r8]
   16b5c:	b	16bd0 <ftello64@plt+0x52e8>
   16b60:	ldr	ip, [fp, #-80]	; 0xffffffb0
   16b64:	mov	lr, r4
   16b68:	b	16b74 <ftello64@plt+0x528c>
   16b6c:	ldr	r5, [sp, #28]
   16b70:	ldr	ip, [fp, #-80]	; 0xffffffb0
   16b74:	mov	r0, #0
   16b78:	ldr	r1, [fp, #12]
   16b7c:	bic	r1, r1, #2
   16b80:	mov	r2, #2
   16b84:	ldr	r3, [sp, #92]	; 0x5c
   16b88:	tst	r3, #1
   16b8c:	movwne	r2, #4
   16b90:	ldr	r3, [fp, #-64]	; 0xffffffc0
   16b94:	cmp	r3, #2
   16b98:	movne	r2, r3
   16b9c:	str	r2, [sp]
   16ba0:	str	r1, [sp, #4]
   16ba4:	str	r0, [sp, #8]
   16ba8:	ldr	r0, [sp, #80]	; 0x50
   16bac:	str	r0, [sp, #12]
   16bb0:	ldr	r0, [sp, #88]	; 0x58
   16bb4:	str	r0, [sp, #16]
   16bb8:	mov	r0, r5
   16bbc:	mov	r1, sl
   16bc0:	mov	r2, ip
   16bc4:	mov	r3, lr
   16bc8:	bl	15c5c <ftello64@plt+0x4374>
   16bcc:	mov	r8, r0
   16bd0:	mov	r0, r8
   16bd4:	sub	sp, fp, #28
   16bd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16bdc:	mov	r0, #5
   16be0:	str	r0, [sp]
   16be4:	ldr	r0, [fp, #12]
   16be8:	str	r0, [sp, #4]
   16bec:	ldr	r0, [fp, #16]
   16bf0:	str	r0, [sp, #8]
   16bf4:	ldr	r0, [sp, #80]	; 0x50
   16bf8:	str	r0, [sp, #12]
   16bfc:	ldr	r0, [sp, #88]	; 0x58
   16c00:	str	r0, [sp, #16]
   16c04:	mov	r0, r6
   16c08:	ldr	r1, [sp, #84]	; 0x54
   16c0c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   16c10:	mov	r3, r9
   16c14:	b	16bc8 <ftello64@plt+0x52e0>
   16c18:	bl	118ac <abort@plt>
   16c1c:	mov	r3, r2
   16c20:	mov	r2, #0
   16c24:	b	16c28 <ftello64@plt+0x5340>
   16c28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c2c:	add	fp, sp, #28
   16c30:	sub	sp, sp, #36	; 0x24
   16c34:	mov	r4, r2
   16c38:	str	r2, [sp, #24]
   16c3c:	mov	r5, r1
   16c40:	mov	r6, r0
   16c44:	str	r0, [sp, #20]
   16c48:	movw	r8, #38928	; 0x9810
   16c4c:	movt	r8, #3
   16c50:	cmp	r3, #0
   16c54:	movne	r8, r3
   16c58:	bl	11774 <__errno_location@plt>
   16c5c:	str	r0, [sp, #28]
   16c60:	ldm	r8, {r3, r9}
   16c64:	ldr	r1, [r8, #40]	; 0x28
   16c68:	ldr	r2, [r8, #44]	; 0x2c
   16c6c:	ldr	r7, [r0]
   16c70:	str	r7, [sp, #32]
   16c74:	add	sl, r8, #8
   16c78:	cmp	r4, #0
   16c7c:	orreq	r9, r9, #1
   16c80:	stm	sp, {r3, r9, sl}
   16c84:	str	r1, [sp, #12]
   16c88:	str	r2, [sp, #16]
   16c8c:	mov	r0, #0
   16c90:	mov	r1, #0
   16c94:	mov	r2, r6
   16c98:	mov	r3, r5
   16c9c:	mov	r7, r5
   16ca0:	bl	15c5c <ftello64@plt+0x4374>
   16ca4:	mov	r5, r0
   16ca8:	add	r4, r0, #1
   16cac:	mov	r0, r4
   16cb0:	bl	24e38 <ftello64@plt+0x13550>
   16cb4:	mov	r6, r0
   16cb8:	ldr	r0, [r8]
   16cbc:	ldr	r1, [r8, #40]	; 0x28
   16cc0:	ldr	r2, [r8, #44]	; 0x2c
   16cc4:	stm	sp, {r0, r9, sl}
   16cc8:	str	r1, [sp, #12]
   16ccc:	str	r2, [sp, #16]
   16cd0:	mov	r0, r6
   16cd4:	mov	r1, r4
   16cd8:	ldr	r2, [sp, #20]
   16cdc:	mov	r3, r7
   16ce0:	bl	15c5c <ftello64@plt+0x4374>
   16ce4:	ldr	r0, [sp, #24]
   16ce8:	ldr	r1, [sp, #32]
   16cec:	ldr	r2, [sp, #28]
   16cf0:	str	r1, [r2]
   16cf4:	cmp	r0, #0
   16cf8:	strne	r5, [r0]
   16cfc:	mov	r0, r6
   16d00:	sub	sp, fp, #28
   16d04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d08:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16d0c:	add	fp, sp, #24
   16d10:	movw	r8, #37264	; 0x9190
   16d14:	movt	r8, #3
   16d18:	ldr	r4, [r8]
   16d1c:	movw	r5, #37268	; 0x9194
   16d20:	movt	r5, #3
   16d24:	ldr	r0, [r5]
   16d28:	cmp	r0, #2
   16d2c:	blt	16d58 <ftello64@plt+0x5470>
   16d30:	add	r7, r4, #12
   16d34:	mov	r6, #0
   16d38:	ldr	r0, [r7, r6, lsl #3]
   16d3c:	bl	15278 <ftello64@plt+0x3990>
   16d40:	add	r0, r6, #1
   16d44:	ldr	r1, [r5]
   16d48:	add	r2, r6, #2
   16d4c:	cmp	r2, r1
   16d50:	mov	r6, r0
   16d54:	blt	16d38 <ftello64@plt+0x5450>
   16d58:	ldr	r0, [r4, #4]
   16d5c:	movw	r9, #38976	; 0x9840
   16d60:	movt	r9, #3
   16d64:	cmp	r0, r9
   16d68:	movw	r7, #37272	; 0x9198
   16d6c:	movt	r7, #3
   16d70:	beq	16d80 <ftello64@plt+0x5498>
   16d74:	bl	15278 <ftello64@plt+0x3990>
   16d78:	mov	r0, #256	; 0x100
   16d7c:	stm	r7, {r0, r9}
   16d80:	cmp	r4, r7
   16d84:	beq	16d94 <ftello64@plt+0x54ac>
   16d88:	mov	r0, r4
   16d8c:	bl	15278 <ftello64@plt+0x3990>
   16d90:	str	r7, [r8]
   16d94:	mov	r0, #1
   16d98:	str	r0, [r5]
   16d9c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16da0:	movw	r3, #38928	; 0x9810
   16da4:	movt	r3, #3
   16da8:	mvn	r2, #0
   16dac:	b	16db0 <ftello64@plt+0x54c8>
   16db0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16db4:	add	fp, sp, #28
   16db8:	sub	sp, sp, #44	; 0x2c
   16dbc:	mov	r7, r3
   16dc0:	str	r2, [sp, #36]	; 0x24
   16dc4:	str	r1, [sp, #32]
   16dc8:	mov	r5, r0
   16dcc:	bl	11774 <__errno_location@plt>
   16dd0:	cmp	r5, #0
   16dd4:	bmi	16f44 <ftello64@plt+0x565c>
   16dd8:	cmn	r5, #-2147483647	; 0x80000001
   16ddc:	beq	16f44 <ftello64@plt+0x565c>
   16de0:	movw	r4, #37264	; 0x9190
   16de4:	movt	r4, #3
   16de8:	ldr	r6, [r4]
   16dec:	str	r0, [sp, #28]
   16df0:	ldr	r0, [r0]
   16df4:	str	r0, [sp, #24]
   16df8:	movw	r8, #37268	; 0x9194
   16dfc:	movt	r8, #3
   16e00:	ldr	r1, [r8]
   16e04:	cmp	r1, r5
   16e08:	ble	16e14 <ftello64@plt+0x552c>
   16e0c:	mov	sl, r6
   16e10:	b	16e80 <ftello64@plt+0x5598>
   16e14:	str	r1, [fp, #-32]	; 0xffffffe0
   16e18:	mov	r0, #8
   16e1c:	str	r0, [sp]
   16e20:	movw	r9, #37272	; 0x9198
   16e24:	movt	r9, #3
   16e28:	subs	r0, r6, r9
   16e2c:	movne	r0, r6
   16e30:	sub	r1, r5, r1
   16e34:	add	r2, r1, #1
   16e38:	sub	r1, fp, #32
   16e3c:	mvn	r3, #-2147483648	; 0x80000000
   16e40:	bl	24f14 <ftello64@plt+0x1362c>
   16e44:	mov	sl, r0
   16e48:	str	r0, [r4]
   16e4c:	cmp	r6, r9
   16e50:	bne	16e5c <ftello64@plt+0x5574>
   16e54:	ldrd	r0, [r9]
   16e58:	stm	sl, {r0, r1}
   16e5c:	ldr	r1, [r8]
   16e60:	add	r0, sl, r1, lsl #3
   16e64:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16e68:	sub	r1, r2, r1
   16e6c:	lsl	r2, r1, #3
   16e70:	mov	r1, #0
   16e74:	bl	117b0 <memset@plt>
   16e78:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16e7c:	str	r0, [r8]
   16e80:	mov	r9, sl
   16e84:	ldr	r6, [r9, r5, lsl #3]!
   16e88:	ldr	r4, [r9, #4]!
   16e8c:	ldm	r7, {r0, r1}
   16e90:	ldr	r2, [r7, #40]	; 0x28
   16e94:	ldr	r3, [r7, #44]	; 0x2c
   16e98:	orr	r8, r1, #1
   16e9c:	add	r1, r7, #8
   16ea0:	stm	sp, {r0, r8}
   16ea4:	str	r1, [sp, #20]
   16ea8:	add	r0, sp, #8
   16eac:	stm	r0, {r1, r2, r3}
   16eb0:	mov	r0, r4
   16eb4:	mov	r1, r6
   16eb8:	ldr	r2, [sp, #32]
   16ebc:	ldr	r3, [sp, #36]	; 0x24
   16ec0:	bl	15c5c <ftello64@plt+0x4374>
   16ec4:	cmp	r6, r0
   16ec8:	bhi	16f2c <ftello64@plt+0x5644>
   16ecc:	add	r6, r0, #1
   16ed0:	str	r6, [sl, r5, lsl #3]
   16ed4:	movw	r0, #38976	; 0x9840
   16ed8:	movt	r0, #3
   16edc:	cmp	r4, r0
   16ee0:	beq	16eec <ftello64@plt+0x5604>
   16ee4:	mov	r0, r4
   16ee8:	bl	15278 <ftello64@plt+0x3990>
   16eec:	mov	r0, r6
   16ef0:	bl	24e38 <ftello64@plt+0x13550>
   16ef4:	mov	r4, r0
   16ef8:	str	r0, [r9]
   16efc:	ldr	r0, [r7]
   16f00:	ldr	r1, [r7, #40]	; 0x28
   16f04:	ldr	r2, [r7, #44]	; 0x2c
   16f08:	stm	sp, {r0, r8}
   16f0c:	ldr	r0, [sp, #20]
   16f10:	add	r3, sp, #8
   16f14:	stm	r3, {r0, r1, r2}
   16f18:	mov	r0, r4
   16f1c:	mov	r1, r6
   16f20:	ldr	r2, [sp, #32]
   16f24:	ldr	r3, [sp, #36]	; 0x24
   16f28:	bl	15c5c <ftello64@plt+0x4374>
   16f2c:	ldr	r0, [sp, #28]
   16f30:	ldr	r1, [sp, #24]
   16f34:	str	r1, [r0]
   16f38:	mov	r0, r4
   16f3c:	sub	sp, fp, #28
   16f40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f44:	bl	118ac <abort@plt>
   16f48:	movw	r3, #38928	; 0x9810
   16f4c:	movt	r3, #3
   16f50:	b	16db0 <ftello64@plt+0x54c8>
   16f54:	mov	r1, r0
   16f58:	mov	r0, #0
   16f5c:	b	16da0 <ftello64@plt+0x54b8>
   16f60:	mov	r2, r1
   16f64:	mov	r1, r0
   16f68:	mov	r0, #0
   16f6c:	b	16f48 <ftello64@plt+0x5660>
   16f70:	push	{r4, r5, r6, sl, fp, lr}
   16f74:	add	fp, sp, #16
   16f78:	sub	sp, sp, #48	; 0x30
   16f7c:	mov	r4, r2
   16f80:	mov	r5, r0
   16f84:	mov	r6, sp
   16f88:	mov	r0, r6
   16f8c:	bl	16fac <ftello64@plt+0x56c4>
   16f90:	mov	r0, r5
   16f94:	mov	r1, r4
   16f98:	mvn	r2, #0
   16f9c:	mov	r3, r6
   16fa0:	bl	16db0 <ftello64@plt+0x54c8>
   16fa4:	sub	sp, fp, #16
   16fa8:	pop	{r4, r5, r6, sl, fp, pc}
   16fac:	push	{fp, lr}
   16fb0:	mov	fp, sp
   16fb4:	vmov.i32	q8, #0	; 0x00000000
   16fb8:	mov	r2, #32
   16fbc:	mov	r3, r0
   16fc0:	vst1.32	{d16-d17}, [r3], r2
   16fc4:	vst1.32	{d16-d17}, [r3]
   16fc8:	add	r2, r0, #16
   16fcc:	vst1.32	{d16-d17}, [r2]
   16fd0:	cmp	r1, #10
   16fd4:	strne	r1, [r0]
   16fd8:	popne	{fp, pc}
   16fdc:	bl	118ac <abort@plt>
   16fe0:	push	{r4, r5, r6, r7, fp, lr}
   16fe4:	add	fp, sp, #16
   16fe8:	sub	sp, sp, #48	; 0x30
   16fec:	mov	r4, r3
   16ff0:	mov	r5, r2
   16ff4:	mov	r6, r0
   16ff8:	mov	r7, sp
   16ffc:	mov	r0, r7
   17000:	bl	16fac <ftello64@plt+0x56c4>
   17004:	mov	r0, r6
   17008:	mov	r1, r5
   1700c:	mov	r2, r4
   17010:	mov	r3, r7
   17014:	bl	16db0 <ftello64@plt+0x54c8>
   17018:	sub	sp, fp, #16
   1701c:	pop	{r4, r5, r6, r7, fp, pc}
   17020:	mov	r2, r1
   17024:	mov	r1, r0
   17028:	mov	r0, #0
   1702c:	b	16f70 <ftello64@plt+0x5688>
   17030:	mov	r3, r2
   17034:	mov	r2, r1
   17038:	mov	r1, r0
   1703c:	mov	r0, #0
   17040:	b	16fe0 <ftello64@plt+0x56f8>
   17044:	push	{r4, r5, r6, sl, fp, lr}
   17048:	add	fp, sp, #16
   1704c:	sub	sp, sp, #48	; 0x30
   17050:	mov	r4, r1
   17054:	mov	r5, r0
   17058:	movw	r0, #38928	; 0x9810
   1705c:	movt	r0, #3
   17060:	add	r1, r0, #16
   17064:	mov	r3, #32
   17068:	vld1.64	{d16-d17}, [r0], r3
   1706c:	vld1.64	{d18-d19}, [r1]
   17070:	mov	r6, sp
   17074:	add	r1, r6, #16
   17078:	vld1.64	{d20-d21}, [r0]
   1707c:	vst1.64	{d18-d19}, [r1]
   17080:	mov	r0, r6
   17084:	vst1.64	{d16-d17}, [r0], r3
   17088:	vst1.64	{d20-d21}, [r0]
   1708c:	mov	r0, r6
   17090:	mov	r1, r2
   17094:	mov	r2, #1
   17098:	bl	15b50 <ftello64@plt+0x4268>
   1709c:	mov	r0, #0
   170a0:	mov	r1, r5
   170a4:	mov	r2, r4
   170a8:	mov	r3, r6
   170ac:	bl	16db0 <ftello64@plt+0x54c8>
   170b0:	sub	sp, fp, #16
   170b4:	pop	{r4, r5, r6, sl, fp, pc}
   170b8:	mov	r2, r1
   170bc:	mvn	r1, #0
   170c0:	b	17044 <ftello64@plt+0x575c>
   170c4:	mov	r1, #58	; 0x3a
   170c8:	b	170b8 <ftello64@plt+0x57d0>
   170cc:	mov	r2, #58	; 0x3a
   170d0:	b	17044 <ftello64@plt+0x575c>
   170d4:	push	{r4, r5, r6, sl, fp, lr}
   170d8:	add	fp, sp, #16
   170dc:	sub	sp, sp, #48	; 0x30
   170e0:	mov	r4, r2
   170e4:	mov	r5, r0
   170e8:	mov	r6, sp
   170ec:	mov	r0, r6
   170f0:	bl	16fac <ftello64@plt+0x56c4>
   170f4:	mov	r0, r6
   170f8:	mov	r1, #58	; 0x3a
   170fc:	mov	r2, #1
   17100:	bl	15b50 <ftello64@plt+0x4268>
   17104:	mov	r0, r5
   17108:	mov	r1, r4
   1710c:	mvn	r2, #0
   17110:	mov	r3, r6
   17114:	bl	16db0 <ftello64@plt+0x54c8>
   17118:	sub	sp, fp, #16
   1711c:	pop	{r4, r5, r6, sl, fp, pc}
   17120:	push	{fp, lr}
   17124:	mov	fp, sp
   17128:	sub	sp, sp, #8
   1712c:	mvn	ip, #0
   17130:	str	ip, [sp]
   17134:	bl	17140 <ftello64@plt+0x5858>
   17138:	mov	sp, fp
   1713c:	pop	{fp, pc}
   17140:	push	{r4, r5, r6, r7, fp, lr}
   17144:	add	fp, sp, #16
   17148:	sub	sp, sp, #48	; 0x30
   1714c:	mov	r7, r3
   17150:	mov	r5, r0
   17154:	movw	r0, #38928	; 0x9810
   17158:	movt	r0, #3
   1715c:	add	r3, r0, #16
   17160:	mov	r4, #32
   17164:	vld1.64	{d16-d17}, [r0], r4
   17168:	vld1.64	{d18-d19}, [r3]
   1716c:	mov	r6, sp
   17170:	add	r3, r6, #16
   17174:	vld1.64	{d20-d21}, [r0]
   17178:	vst1.64	{d18-d19}, [r3]
   1717c:	mov	r0, r6
   17180:	vst1.64	{d16-d17}, [r0], r4
   17184:	vst1.64	{d20-d21}, [r0]
   17188:	mov	r0, r6
   1718c:	bl	15ba8 <ftello64@plt+0x42c0>
   17190:	ldr	r2, [fp, #8]
   17194:	mov	r0, r5
   17198:	mov	r1, r7
   1719c:	mov	r3, r6
   171a0:	bl	16db0 <ftello64@plt+0x54c8>
   171a4:	sub	sp, fp, #16
   171a8:	pop	{r4, r5, r6, r7, fp, pc}
   171ac:	mov	r3, r2
   171b0:	mov	r2, r1
   171b4:	mov	r1, r0
   171b8:	mov	r0, #0
   171bc:	b	17120 <ftello64@plt+0x5838>
   171c0:	push	{fp, lr}
   171c4:	mov	fp, sp
   171c8:	sub	sp, sp, #8
   171cc:	mov	ip, r2
   171d0:	mov	r2, r1
   171d4:	mov	r1, r0
   171d8:	str	r3, [sp]
   171dc:	mov	r0, #0
   171e0:	mov	r3, ip
   171e4:	bl	17140 <ftello64@plt+0x5858>
   171e8:	mov	sp, fp
   171ec:	pop	{fp, pc}
   171f0:	movw	r3, #37280	; 0x91a0
   171f4:	movt	r3, #3
   171f8:	b	16db0 <ftello64@plt+0x54c8>
   171fc:	mov	r2, r1
   17200:	mov	r1, r0
   17204:	mov	r0, #0
   17208:	b	171f0 <ftello64@plt+0x5908>
   1720c:	mvn	r2, #0
   17210:	b	171f0 <ftello64@plt+0x5908>
   17214:	mov	r1, r0
   17218:	mov	r0, #0
   1721c:	b	1720c <ftello64@plt+0x5924>
   17220:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17224:	add	fp, sp, #24
   17228:	sub	sp, sp, #16
   1722c:	mov	r4, r1
   17230:	mov	r5, r0
   17234:	mov	r7, #0
   17238:	mov	r0, #0
   1723c:	mov	r1, r5
   17240:	mov	r2, #5
   17244:	bl	1160c <dcgettext@plt>
   17248:	cmp	r0, r5
   1724c:	beq	17258 <ftello64@plt+0x5970>
   17250:	sub	sp, fp, #24
   17254:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17258:	bl	25fb0 <ftello64@plt+0x146c8>
   1725c:	mov	r6, r0
   17260:	mov	r8, #56	; 0x38
   17264:	mov	r0, #45	; 0x2d
   17268:	stm	sp, {r0, r8}
   1726c:	str	r7, [sp, #8]
   17270:	str	r7, [sp, #12]
   17274:	mov	r0, r6
   17278:	mov	r1, #85	; 0x55
   1727c:	mov	r2, #84	; 0x54
   17280:	mov	r3, #70	; 0x46
   17284:	bl	1731c <ftello64@plt+0x5a34>
   17288:	cmp	r0, #0
   1728c:	beq	172a8 <ftello64@plt+0x59c0>
   17290:	ldrb	r1, [r5]
   17294:	movw	r2, #34566	; 0x8706
   17298:	movt	r2, #2
   1729c:	movw	r0, #34570	; 0x870a
   172a0:	movt	r0, #2
   172a4:	b	172ec <ftello64@plt+0x5a04>
   172a8:	mov	r0, #48	; 0x30
   172ac:	mov	r1, #51	; 0x33
   172b0:	str	r8, [sp]
   172b4:	stmib	sp, {r0, r1}
   172b8:	str	r0, [sp, #12]
   172bc:	mov	r0, r6
   172c0:	mov	r1, #71	; 0x47
   172c4:	mov	r2, #66	; 0x42
   172c8:	mov	r3, #49	; 0x31
   172cc:	bl	1731c <ftello64@plt+0x5a34>
   172d0:	cmp	r0, #0
   172d4:	beq	172fc <ftello64@plt+0x5a14>
   172d8:	ldrb	r1, [r5]
   172dc:	movw	r2, #34574	; 0x870e
   172e0:	movt	r2, #2
   172e4:	movw	r0, #34578	; 0x8712
   172e8:	movt	r0, #2
   172ec:	cmp	r1, #96	; 0x60
   172f0:	moveq	r0, r2
   172f4:	sub	sp, fp, #24
   172f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   172fc:	movw	r1, #33729	; 0x83c1
   17300:	movt	r1, #2
   17304:	movw	r0, #34452	; 0x8694
   17308:	movt	r0, #2
   1730c:	cmp	r4, #9
   17310:	moveq	r0, r1
   17314:	sub	sp, fp, #24
   17318:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1731c:	push	{r4, r5, r6, r7, fp, lr}
   17320:	add	fp, sp, #16
   17324:	sub	sp, sp, #16
   17328:	mov	r4, r3
   1732c:	mov	r5, r2
   17330:	mov	r7, r1
   17334:	mov	r6, r0
   17338:	mov	r0, r1
   1733c:	bl	25b98 <ftello64@plt+0x142b0>
   17340:	ldrb	r1, [r6]
   17344:	cmp	r0, #0
   17348:	andne	r1, r1, #223	; 0xdf
   1734c:	mov	r0, #0
   17350:	cmp	r1, r7
   17354:	bne	1738c <ftello64@plt+0x5aa4>
   17358:	cmp	r7, #0
   1735c:	beq	17394 <ftello64@plt+0x5aac>
   17360:	ldr	r0, [fp, #20]
   17364:	ldr	r1, [fp, #16]
   17368:	ldr	r2, [fp, #12]
   1736c:	ldr	r3, [fp, #8]
   17370:	str	r2, [sp]
   17374:	str	r1, [sp, #4]
   17378:	str	r0, [sp, #8]
   1737c:	mov	r0, r6
   17380:	mov	r1, r5
   17384:	mov	r2, r4
   17388:	bl	173a0 <ftello64@plt+0x5ab8>
   1738c:	sub	sp, fp, #16
   17390:	pop	{r4, r5, r6, r7, fp, pc}
   17394:	mov	r0, #1
   17398:	sub	sp, fp, #16
   1739c:	pop	{r4, r5, r6, r7, fp, pc}
   173a0:	push	{r4, r5, r6, r7, fp, lr}
   173a4:	add	fp, sp, #16
   173a8:	sub	sp, sp, #8
   173ac:	mov	r4, r3
   173b0:	mov	r5, r2
   173b4:	mov	r7, r1
   173b8:	mov	r6, r0
   173bc:	mov	r0, r1
   173c0:	bl	25b98 <ftello64@plt+0x142b0>
   173c4:	ldrb	r1, [r6, #1]
   173c8:	cmp	r0, #0
   173cc:	andne	r1, r1, #223	; 0xdf
   173d0:	mov	r0, #0
   173d4:	cmp	r1, r7
   173d8:	bne	17408 <ftello64@plt+0x5b20>
   173dc:	cmp	r7, #0
   173e0:	beq	17410 <ftello64@plt+0x5b28>
   173e4:	ldr	r0, [fp, #16]
   173e8:	ldr	r1, [fp, #12]
   173ec:	ldr	r3, [fp, #8]
   173f0:	str	r1, [sp]
   173f4:	str	r0, [sp, #4]
   173f8:	mov	r0, r6
   173fc:	mov	r1, r5
   17400:	mov	r2, r4
   17404:	bl	1741c <ftello64@plt+0x5b34>
   17408:	sub	sp, fp, #16
   1740c:	pop	{r4, r5, r6, r7, fp, pc}
   17410:	mov	r0, #1
   17414:	sub	sp, fp, #16
   17418:	pop	{r4, r5, r6, r7, fp, pc}
   1741c:	push	{r4, r5, r6, r7, fp, lr}
   17420:	add	fp, sp, #16
   17424:	sub	sp, sp, #8
   17428:	mov	r4, r3
   1742c:	mov	r5, r2
   17430:	mov	r7, r1
   17434:	mov	r6, r0
   17438:	mov	r0, r1
   1743c:	bl	25b98 <ftello64@plt+0x142b0>
   17440:	ldrb	r1, [r6, #2]
   17444:	cmp	r0, #0
   17448:	andne	r1, r1, #223	; 0xdf
   1744c:	mov	r0, #0
   17450:	cmp	r1, r7
   17454:	bne	1747c <ftello64@plt+0x5b94>
   17458:	cmp	r7, #0
   1745c:	beq	17484 <ftello64@plt+0x5b9c>
   17460:	ldr	r0, [fp, #12]
   17464:	ldr	r3, [fp, #8]
   17468:	str	r0, [sp]
   1746c:	mov	r0, r6
   17470:	mov	r1, r5
   17474:	mov	r2, r4
   17478:	bl	17490 <ftello64@plt+0x5ba8>
   1747c:	sub	sp, fp, #16
   17480:	pop	{r4, r5, r6, r7, fp, pc}
   17484:	mov	r0, #1
   17488:	sub	sp, fp, #16
   1748c:	pop	{r4, r5, r6, r7, fp, pc}
   17490:	push	{r4, r5, r6, r7, fp, lr}
   17494:	add	fp, sp, #16
   17498:	mov	r4, r3
   1749c:	mov	r5, r2
   174a0:	mov	r7, r1
   174a4:	mov	r6, r0
   174a8:	mov	r0, r1
   174ac:	bl	25b98 <ftello64@plt+0x142b0>
   174b0:	ldrb	r1, [r6, #3]
   174b4:	ldr	r3, [fp, #8]
   174b8:	cmp	r0, #0
   174bc:	andne	r1, r1, #223	; 0xdf
   174c0:	mov	r0, #0
   174c4:	cmp	r1, r7
   174c8:	bne	174ec <ftello64@plt+0x5c04>
   174cc:	cmp	r7, #0
   174d0:	beq	174e8 <ftello64@plt+0x5c00>
   174d4:	mov	r0, r6
   174d8:	mov	r1, r5
   174dc:	mov	r2, r4
   174e0:	pop	{r4, r5, r6, r7, fp, lr}
   174e4:	b	174f0 <ftello64@plt+0x5c08>
   174e8:	mov	r0, #1
   174ec:	pop	{r4, r5, r6, r7, fp, pc}
   174f0:	push	{r4, r5, r6, r7, fp, lr}
   174f4:	add	fp, sp, #16
   174f8:	mov	r4, r3
   174fc:	mov	r5, r2
   17500:	mov	r7, r1
   17504:	mov	r6, r0
   17508:	mov	r0, r1
   1750c:	bl	25b98 <ftello64@plt+0x142b0>
   17510:	ldrb	r1, [r6, #4]
   17514:	cmp	r0, #0
   17518:	andne	r1, r1, #223	; 0xdf
   1751c:	mov	r0, #0
   17520:	cmp	r1, r7
   17524:	bne	17548 <ftello64@plt+0x5c60>
   17528:	cmp	r7, #0
   1752c:	beq	17544 <ftello64@plt+0x5c5c>
   17530:	mov	r0, r6
   17534:	mov	r1, r5
   17538:	mov	r2, r4
   1753c:	pop	{r4, r5, r6, r7, fp, lr}
   17540:	b	1754c <ftello64@plt+0x5c64>
   17544:	mov	r0, #1
   17548:	pop	{r4, r5, r6, r7, fp, pc}
   1754c:	push	{r4, r5, r6, sl, fp, lr}
   17550:	add	fp, sp, #16
   17554:	mov	r4, r2
   17558:	mov	r6, r1
   1755c:	mov	r5, r0
   17560:	mov	r0, r1
   17564:	bl	25b98 <ftello64@plt+0x142b0>
   17568:	ldrb	r1, [r5, #5]
   1756c:	cmp	r0, #0
   17570:	andne	r1, r1, #223	; 0xdf
   17574:	mov	r0, #0
   17578:	cmp	r1, r6
   1757c:	bne	1759c <ftello64@plt+0x5cb4>
   17580:	cmp	r6, #0
   17584:	beq	17598 <ftello64@plt+0x5cb0>
   17588:	mov	r0, r5
   1758c:	mov	r1, r4
   17590:	pop	{r4, r5, r6, sl, fp, lr}
   17594:	b	175a0 <ftello64@plt+0x5cb8>
   17598:	mov	r0, #1
   1759c:	pop	{r4, r5, r6, sl, fp, pc}
   175a0:	push	{r4, r5, fp, lr}
   175a4:	add	fp, sp, #8
   175a8:	mov	r5, r1
   175ac:	mov	r4, r0
   175b0:	mov	r0, r1
   175b4:	bl	25b98 <ftello64@plt+0x142b0>
   175b8:	ldrb	r1, [r4, #6]
   175bc:	cmp	r0, #0
   175c0:	andne	r1, r1, #223	; 0xdf
   175c4:	mov	r0, #0
   175c8:	cmp	r1, r5
   175cc:	popne	{r4, r5, fp, pc}
   175d0:	cmp	r5, #0
   175d4:	beq	175e4 <ftello64@plt+0x5cfc>
   175d8:	mov	r0, r4
   175dc:	pop	{r4, r5, fp, lr}
   175e0:	b	175ec <ftello64@plt+0x5d04>
   175e4:	mov	r0, #1
   175e8:	pop	{r4, r5, fp, pc}
   175ec:	push	{r4, sl, fp, lr}
   175f0:	add	fp, sp, #8
   175f4:	mov	r4, r0
   175f8:	mov	r0, #0
   175fc:	bl	25b98 <ftello64@plt+0x142b0>
   17600:	ldrb	r1, [r4, #7]
   17604:	cmp	r0, #0
   17608:	beq	1761c <ftello64@plt+0x5d34>
   1760c:	tst	r1, #223	; 0xdf
   17610:	bne	17624 <ftello64@plt+0x5d3c>
   17614:	mov	r0, #1
   17618:	pop	{r4, sl, fp, pc}
   1761c:	cmp	r1, #0
   17620:	beq	17614 <ftello64@plt+0x5d2c>
   17624:	mov	r0, #0
   17628:	pop	{r4, sl, fp, pc}
   1762c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17630:	add	fp, sp, #28
   17634:	sub	sp, sp, #124	; 0x7c
   17638:	mov	r4, r2
   1763c:	mov	r9, r1
   17640:	mov	r7, r0
   17644:	bl	117d4 <fileno@plt>
   17648:	add	r1, sp, #16
   1764c:	bl	279b0 <ftello64@plt+0x160c8>
   17650:	mov	r5, #8192	; 0x2000
   17654:	cmp	r0, #0
   17658:	bmi	176c0 <ftello64@plt+0x5dd8>
   1765c:	ldr	r0, [sp, #32]
   17660:	and	r0, r0, #61440	; 0xf000
   17664:	cmp	r0, #32768	; 0x8000
   17668:	bne	176c0 <ftello64@plt+0x5dd8>
   1766c:	mov	r0, r7
   17670:	bl	118e8 <ftello64@plt>
   17674:	cmp	r1, #0
   17678:	bmi	176c0 <ftello64@plt+0x5dd8>
   1767c:	ldr	r2, [sp, #64]	; 0x40
   17680:	ldr	r3, [sp, #68]	; 0x44
   17684:	subs	r6, r0, r2
   17688:	sbcs	r6, r1, r3
   1768c:	bge	176c0 <ftello64@plt+0x5dd8>
   17690:	subs	r0, r2, r0
   17694:	sbc	r1, r3, r1
   17698:	mvn	r2, #-2147483647	; 0x80000001
   1769c:	subs	r2, r2, r0
   176a0:	rscs	r1, r1, #0
   176a4:	bge	176bc <ftello64@plt+0x5dd4>
   176a8:	bl	11774 <__errno_location@plt>
   176ac:	mov	r1, #12
   176b0:	str	r1, [r0]
   176b4:	mov	sl, #0
   176b8:	b	178bc <ftello64@plt+0x5fd4>
   176bc:	add	r5, r0, #1
   176c0:	mov	r0, r5
   176c4:	bl	25860 <ftello64@plt+0x13f78>
   176c8:	mov	sl, #0
   176cc:	cmp	r0, #0
   176d0:	beq	178bc <ftello64@plt+0x5fd4>
   176d4:	mov	r8, r0
   176d8:	str	r4, [sp, #4]
   176dc:	mov	r1, #1
   176e0:	mov	r2, r5
   176e4:	mov	r3, r7
   176e8:	bl	11690 <fread@plt>
   176ec:	mov	r4, r0
   176f0:	cmp	r0, r5
   176f4:	str	r9, [sp, #12]
   176f8:	bne	177b8 <ftello64@plt+0x5ed0>
   176fc:	and	sl, r9, #2
   17700:	mvn	r0, #-2147483648	; 0x80000000
   17704:	str	r0, [sp, #8]
   17708:	cmn	r5, #-2147483647	; 0x80000001
   1770c:	bne	17760 <ftello64@plt+0x5e78>
   17710:	b	17814 <ftello64@plt+0x5f2c>
   17714:	mov	r0, r8
   17718:	mov	r1, r9
   1771c:	bl	25890 <ftello64@plt+0x13fa8>
   17720:	mov	r6, r0
   17724:	cmp	r0, #0
   17728:	beq	1781c <ftello64@plt+0x5f34>
   1772c:	add	r0, r6, r4
   17730:	sub	r5, r9, r4
   17734:	mov	r1, #1
   17738:	mov	r2, r5
   1773c:	mov	r3, r7
   17740:	bl	11690 <fread@plt>
   17744:	add	r4, r0, r4
   17748:	cmp	r0, r5
   1774c:	mov	r8, r6
   17750:	mov	r5, r9
   17754:	bne	177c0 <ftello64@plt+0x5ed8>
   17758:	cmn	r5, #-2147483647	; 0x80000001
   1775c:	beq	17814 <ftello64@plt+0x5f2c>
   17760:	mvn	r0, #-2147483648	; 0x80000000
   17764:	eor	r0, r0, r5, lsr #1
   17768:	cmp	r5, r0
   1776c:	mvn	r9, #-2147483648	; 0x80000000
   17770:	addcc	r9, r5, r5, lsr #1
   17774:	cmp	sl, #0
   17778:	beq	17714 <ftello64@plt+0x5e2c>
   1777c:	mov	r0, r9
   17780:	bl	25860 <ftello64@plt+0x13f78>
   17784:	cmp	r0, #0
   17788:	beq	1781c <ftello64@plt+0x5f34>
   1778c:	mov	r6, r0
   17790:	mov	r1, r8
   17794:	mov	r2, r5
   17798:	bl	115c4 <memcpy@plt>
   1779c:	mov	r0, r8
   177a0:	mov	r1, r5
   177a4:	mvn	r2, #0
   177a8:	bl	11840 <__explicit_bzero_chk@plt>
   177ac:	mov	r0, r8
   177b0:	bl	15278 <ftello64@plt+0x3990>
   177b4:	b	1772c <ftello64@plt+0x5e44>
   177b8:	mov	r9, r5
   177bc:	mov	r6, r8
   177c0:	bl	11774 <__errno_location@plt>
   177c4:	ldr	r5, [r0]
   177c8:	mov	r0, r7
   177cc:	bl	115ac <ferror@plt>
   177d0:	cmp	r0, #0
   177d4:	beq	177e0 <ftello64@plt+0x5ef8>
   177d8:	mov	r8, r6
   177dc:	b	17824 <ftello64@plt+0x5f3c>
   177e0:	sub	r0, r9, #1
   177e4:	cmp	r4, r0
   177e8:	bcs	178a8 <ftello64@plt+0x5fc0>
   177ec:	add	r1, r4, #1
   177f0:	ldr	r0, [sp, #12]
   177f4:	tst	r0, #2
   177f8:	bne	1785c <ftello64@plt+0x5f74>
   177fc:	mov	r0, r6
   17800:	bl	25890 <ftello64@plt+0x13fa8>
   17804:	mov	sl, r0
   17808:	cmp	r0, #0
   1780c:	moveq	sl, r6
   17810:	b	178ac <ftello64@plt+0x5fc4>
   17814:	mov	r5, #12
   17818:	b	17828 <ftello64@plt+0x5f40>
   1781c:	bl	11774 <__errno_location@plt>
   17820:	ldr	r5, [r0]
   17824:	str	r9, [sp, #8]
   17828:	ldr	r0, [sp, #12]
   1782c:	mov	sl, #0
   17830:	tst	r0, #2
   17834:	beq	17848 <ftello64@plt+0x5f60>
   17838:	mov	r0, r8
   1783c:	ldr	r1, [sp, #8]
   17840:	mvn	r2, #0
   17844:	bl	11840 <__explicit_bzero_chk@plt>
   17848:	mov	r0, r8
   1784c:	bl	15278 <ftello64@plt+0x3990>
   17850:	bl	11774 <__errno_location@plt>
   17854:	str	r5, [r0]
   17858:	b	178bc <ftello64@plt+0x5fd4>
   1785c:	mov	r0, r1
   17860:	bl	25860 <ftello64@plt+0x13f78>
   17864:	cmp	r0, #0
   17868:	beq	17898 <ftello64@plt+0x5fb0>
   1786c:	mov	sl, r0
   17870:	mov	r1, r6
   17874:	mov	r2, r4
   17878:	bl	115c4 <memcpy@plt>
   1787c:	mov	r0, r6
   17880:	mov	r1, r9
   17884:	mvn	r2, #0
   17888:	bl	11840 <__explicit_bzero_chk@plt>
   1788c:	mov	r0, r6
   17890:	bl	15278 <ftello64@plt+0x3990>
   17894:	b	178ac <ftello64@plt+0x5fc4>
   17898:	add	r0, r6, r4
   1789c:	sub	r1, r9, r4
   178a0:	mvn	r2, #0
   178a4:	bl	11840 <__explicit_bzero_chk@plt>
   178a8:	mov	sl, r6
   178ac:	ldr	r1, [sp, #4]
   178b0:	mov	r0, #0
   178b4:	strb	r0, [sl, r4]
   178b8:	str	r4, [r1]
   178bc:	mov	r0, sl
   178c0:	sub	sp, fp, #28
   178c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   178c8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   178cc:	add	fp, sp, #24
   178d0:	mov	r5, r2
   178d4:	mov	r6, r1
   178d8:	movw	r2, #34672	; 0x8770
   178dc:	movt	r2, #2
   178e0:	movw	r1, #34668	; 0x876c
   178e4:	movt	r1, #2
   178e8:	tst	r6, #1
   178ec:	moveq	r1, r2
   178f0:	bl	11870 <fopen64@plt>
   178f4:	mov	r4, #0
   178f8:	cmp	r0, #0
   178fc:	beq	1796c <ftello64@plt+0x6084>
   17900:	mov	r7, r0
   17904:	ands	r8, r6, #2
   17908:	beq	17920 <ftello64@plt+0x6038>
   1790c:	mov	r0, r7
   17910:	mov	r1, #0
   17914:	mov	r2, #2
   17918:	mov	r3, #0
   1791c:	bl	117a4 <setvbuf@plt>
   17920:	mov	r0, r7
   17924:	mov	r1, r6
   17928:	mov	r2, r5
   1792c:	bl	1762c <ftello64@plt+0x5d44>
   17930:	mov	r6, r0
   17934:	mov	r0, r7
   17938:	bl	25db0 <ftello64@plt+0x144c8>
   1793c:	cmp	r0, #0
   17940:	beq	17974 <ftello64@plt+0x608c>
   17944:	cmp	r6, #0
   17948:	beq	1796c <ftello64@plt+0x6084>
   1794c:	cmp	r8, #0
   17950:	beq	17964 <ftello64@plt+0x607c>
   17954:	ldr	r1, [r5]
   17958:	mov	r0, r6
   1795c:	mvn	r2, #0
   17960:	bl	11840 <__explicit_bzero_chk@plt>
   17964:	mov	r0, r6
   17968:	bl	15278 <ftello64@plt+0x3990>
   1796c:	mov	r0, r4
   17970:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17974:	mov	r0, r6
   17978:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1797c:	push	{fp, lr}
   17980:	mov	fp, sp
   17984:	mov	ip, r1
   17988:	mov	lr, r0
   1798c:	movw	r0, #39232	; 0x9940
   17990:	movt	r0, #3
   17994:	ldr	r3, [r0]
   17998:	mov	r0, #16
   1799c:	and	r0, r0, r3, lsr #21
   179a0:	ldrb	r1, [r2, #28]
   179a4:	and	r1, r1, #111	; 0x6f
   179a8:	orr	r0, r1, r0
   179ac:	orr	r0, r0, #128	; 0x80
   179b0:	strb	r0, [r2, #28]
   179b4:	mov	r0, r2
   179b8:	mov	r1, lr
   179bc:	mov	r2, ip
   179c0:	bl	179fc <ftello64@plt+0x6114>
   179c4:	cmp	r0, #0
   179c8:	beq	179f4 <ftello64@plt+0x610c>
   179cc:	movw	r1, #35064	; 0x88f8
   179d0:	movt	r1, #2
   179d4:	ldr	r0, [r1, r0, lsl #2]
   179d8:	movw	r1, #34680	; 0x8778
   179dc:	movt	r1, #2
   179e0:	add	r1, r1, r0
   179e4:	mov	r0, #0
   179e8:	mov	r2, #5
   179ec:	pop	{fp, lr}
   179f0:	b	1160c <dcgettext@plt>
   179f4:	mov	r0, #0
   179f8:	pop	{fp, pc}
   179fc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   17a00:	add	fp, sp, #24
   17a04:	sub	sp, sp, #96	; 0x60
   17a08:	mov	r6, r3
   17a0c:	mov	r7, r2
   17a10:	mov	r8, r1
   17a14:	mov	r4, r0
   17a18:	mov	r0, #0
   17a1c:	str	r0, [fp, #-28]	; 0xffffffe4
   17a20:	str	r0, [r4, #24]
   17a24:	str	r0, [r4, #8]
   17a28:	str	r3, [r4, #12]
   17a2c:	ldrb	r0, [r4, #28]
   17a30:	and	r0, r0, #144	; 0x90
   17a34:	strb	r0, [r4, #28]
   17a38:	ldr	r5, [r4]
   17a3c:	ldr	r0, [r4, #4]
   17a40:	cmp	r0, #159	; 0x9f
   17a44:	bls	17ba8 <ftello64@plt+0x62c0>
   17a48:	mov	r0, #160	; 0xa0
   17a4c:	str	r0, [r4, #8]
   17a50:	mov	r0, r5
   17a54:	mov	r1, r7
   17a58:	bl	190ec <ftello64@plt+0x7804>
   17a5c:	str	r0, [fp, #-28]	; 0xffffffe4
   17a60:	cmp	r0, #0
   17a64:	bne	17a98 <ftello64@plt+0x61b0>
   17a68:	movw	r1, #0
   17a6c:	movt	r1, #0
   17a70:	movw	r2, #0
   17a74:	movt	r2, #0
   17a78:	orrs	r1, r2, r1
   17a7c:	beq	17a98 <ftello64@plt+0x61b0>
   17a80:	add	r0, r5, #136	; 0x88
   17a84:	mov	r1, #0
   17a88:	bl	115dc <pthread_mutex_init@plt>
   17a8c:	cmp	r0, #0
   17a90:	bne	17bcc <ftello64@plt+0x62e4>
   17a94:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17a98:	cmp	r0, #0
   17a9c:	bne	17b90 <ftello64@plt+0x62a8>
   17aa0:	ldr	r3, [r4, #20]
   17aa4:	str	r5, [sp, #4]
   17aa8:	ubfx	r0, r6, #22, #1
   17aac:	str	r0, [sp]
   17ab0:	add	r0, sp, #8
   17ab4:	mov	r1, r8
   17ab8:	mov	r2, r7
   17abc:	bl	192a8 <ftello64@plt+0x79c0>
   17ac0:	str	r0, [fp, #-28]	; 0xffffffe4
   17ac4:	cmp	r0, #0
   17ac8:	bne	17b60 <ftello64@plt+0x6278>
   17acc:	mov	r0, #0
   17ad0:	str	r0, [r4, #24]
   17ad4:	add	r0, sp, #8
   17ad8:	sub	r3, fp, #28
   17adc:	mov	r1, r4
   17ae0:	mov	r2, r6
   17ae4:	bl	1947c <ftello64@plt+0x7b94>
   17ae8:	str	r0, [r5, #52]	; 0x34
   17aec:	cmp	r0, #0
   17af0:	beq	17b60 <ftello64@plt+0x6278>
   17af4:	mov	r0, r4
   17af8:	bl	19550 <ftello64@plt+0x7c68>
   17afc:	str	r0, [fp, #-28]	; 0xffffffe4
   17b00:	cmp	r0, #0
   17b04:	bne	17b60 <ftello64@plt+0x6278>
   17b08:	ands	r0, r6, #4194304	; 0x400000
   17b0c:	bne	17b2c <ftello64@plt+0x6244>
   17b10:	ldrb	r0, [r5, #88]	; 0x58
   17b14:	ands	r0, r0, #4
   17b18:	beq	17b2c <ftello64@plt+0x6244>
   17b1c:	ldr	r0, [r4, #20]
   17b20:	cmp	r0, #0
   17b24:	moveq	r0, r5
   17b28:	bleq	1976c <ftello64@plt+0x7e84>
   17b2c:	mov	r0, r5
   17b30:	bl	19910 <ftello64@plt+0x8028>
   17b34:	str	r0, [fp, #-28]	; 0xffffffe4
   17b38:	mov	r0, r4
   17b3c:	bl	193f8 <ftello64@plt+0x7b10>
   17b40:	add	r0, sp, #8
   17b44:	bl	19448 <ftello64@plt+0x7b60>
   17b48:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17b4c:	cmp	r0, #0
   17b50:	bne	17b70 <ftello64@plt+0x6288>
   17b54:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17b58:	sub	sp, fp, #24
   17b5c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17b60:	mov	r0, r4
   17b64:	bl	193f8 <ftello64@plt+0x7b10>
   17b68:	add	r0, sp, #8
   17b6c:	bl	19448 <ftello64@plt+0x7b60>
   17b70:	movw	r0, #0
   17b74:	movt	r0, #0
   17b78:	movw	r1, #0
   17b7c:	movt	r1, #0
   17b80:	orrs	r0, r1, r0
   17b84:	beq	17b90 <ftello64@plt+0x62a8>
   17b88:	add	r0, r5, #136	; 0x88
   17b8c:	bl	11564 <pthread_mutex_destroy@plt>
   17b90:	mov	r0, r5
   17b94:	bl	18200 <ftello64@plt+0x6918>
   17b98:	mov	r0, #0
   17b9c:	str	r0, [r4]
   17ba0:	str	r0, [r4, #4]
   17ba4:	b	17b54 <ftello64@plt+0x626c>
   17ba8:	mov	r9, #160	; 0xa0
   17bac:	mov	r0, r5
   17bb0:	mov	r1, #160	; 0xa0
   17bb4:	bl	25890 <ftello64@plt+0x13fa8>
   17bb8:	cmp	r0, #0
   17bbc:	beq	17bd8 <ftello64@plt+0x62f0>
   17bc0:	mov	r5, r0
   17bc4:	stm	r4, {r0, r9}
   17bc8:	b	17a48 <ftello64@plt+0x6160>
   17bcc:	mov	r0, #12
   17bd0:	str	r0, [fp, #-28]	; 0xffffffe4
   17bd4:	b	17b90 <ftello64@plt+0x62a8>
   17bd8:	mov	r0, #12
   17bdc:	sub	sp, fp, #24
   17be0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17be4:	movw	r2, #39232	; 0x9940
   17be8:	movt	r2, #3
   17bec:	ldr	r1, [r2]
   17bf0:	str	r0, [r2]
   17bf4:	mov	r0, r1
   17bf8:	bx	lr
   17bfc:	push	{r4, r5, r6, sl, fp, lr}
   17c00:	add	fp, sp, #16
   17c04:	mov	r4, r0
   17c08:	ldr	r6, [r0]
   17c0c:	ldr	r5, [r0, #16]
   17c10:	mov	r0, r5
   17c14:	mov	r1, #0
   17c18:	mov	r2, #256	; 0x100
   17c1c:	bl	117b0 <memset@plt>
   17c20:	ldr	r1, [r6, #36]	; 0x24
   17c24:	mov	r0, r4
   17c28:	mov	r2, r5
   17c2c:	bl	17c8c <ftello64@plt+0x63a4>
   17c30:	ldr	r0, [r6, #36]	; 0x24
   17c34:	ldr	r1, [r6, #40]	; 0x28
   17c38:	cmp	r0, r1
   17c3c:	movne	r0, r4
   17c40:	movne	r2, r5
   17c44:	blne	17c8c <ftello64@plt+0x63a4>
   17c48:	ldr	r0, [r6, #36]	; 0x24
   17c4c:	ldr	r1, [r6, #44]	; 0x2c
   17c50:	cmp	r0, r1
   17c54:	movne	r0, r4
   17c58:	movne	r2, r5
   17c5c:	blne	17c8c <ftello64@plt+0x63a4>
   17c60:	ldr	r0, [r6, #36]	; 0x24
   17c64:	ldr	r1, [r6, #48]	; 0x30
   17c68:	cmp	r0, r1
   17c6c:	movne	r0, r4
   17c70:	movne	r2, r5
   17c74:	blne	17c8c <ftello64@plt+0x63a4>
   17c78:	ldrb	r0, [r4, #28]
   17c7c:	orr	r0, r0, #8
   17c80:	strb	r0, [r4, #28]
   17c84:	mov	r0, #0
   17c88:	pop	{r4, r5, r6, sl, fp, pc}
   17c8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17c90:	add	fp, sp, #28
   17c94:	sub	sp, sp, #308	; 0x134
   17c98:	mov	r5, r2
   17c9c:	str	r0, [sp, #20]
   17ca0:	ldr	r8, [r0]
   17ca4:	ldr	r0, [r8, #92]	; 0x5c
   17ca8:	mov	r9, #0
   17cac:	cmp	r0, #1
   17cb0:	bne	17cc0 <ftello64@plt+0x63d8>
   17cb4:	ldr	r0, [sp, #20]
   17cb8:	ldrb	r0, [r0, #14]
   17cbc:	ubfx	r9, r0, #6, #1
   17cc0:	ldr	r0, [r1, #8]
   17cc4:	cmp	r0, #1
   17cc8:	blt	18008 <ftello64@plt+0x6720>
   17ccc:	add	r0, sp, #32
   17cd0:	add	r0, r0, #1
   17cd4:	str	r0, [sp, #4]
   17cd8:	mov	r7, #1
   17cdc:	movw	r0, #1
   17ce0:	movt	r0, #32
   17ce4:	add	r0, r0, #254	; 0xfe
   17ce8:	str	r0, [sp, #8]
   17cec:	mov	r2, #0
   17cf0:	str	r1, [sp, #12]
   17cf4:	str	r8, [sp, #24]
   17cf8:	b	17d14 <ftello64@plt+0x642c>
   17cfc:	ldr	r1, [sp, #12]
   17d00:	ldr	r0, [r1, #8]
   17d04:	ldr	r2, [sp, #16]
   17d08:	add	r2, r2, #1
   17d0c:	cmp	r2, r0
   17d10:	bge	18008 <ftello64@plt+0x6720>
   17d14:	ldr	r0, [r1, #12]
   17d18:	str	r2, [sp, #16]
   17d1c:	ldr	sl, [r0, r2, lsl #2]
   17d20:	ldr	r0, [r8]
   17d24:	add	r1, r0, sl, lsl #3
   17d28:	ldrb	r4, [r1, #4]
   17d2c:	cmp	r4, #1
   17d30:	beq	17dac <ftello64@plt+0x64c4>
   17d34:	cmp	r4, #6
   17d38:	beq	17e9c <ftello64@plt+0x65b4>
   17d3c:	cmp	r4, #3
   17d40:	bne	17f1c <ftello64@plt+0x6634>
   17d44:	mov	r4, #0
   17d48:	mov	r6, #0
   17d4c:	str	sl, [sp, #28]
   17d50:	b	17d68 <ftello64@plt+0x6480>
   17d54:	add	r6, r6, #1
   17d58:	cmp	r6, #8
   17d5c:	ldr	r8, [sp, #24]
   17d60:	ldr	sl, [sp, #28]
   17d64:	beq	17cfc <ftello64@plt+0x6414>
   17d68:	ldr	r0, [r8]
   17d6c:	ldr	r0, [r0, sl, lsl #3]
   17d70:	ldr	r8, [r0, r6, lsl #2]
   17d74:	mov	sl, #0
   17d78:	b	17d8c <ftello64@plt+0x64a4>
   17d7c:	add	r4, r4, #1
   17d80:	add	sl, sl, #1
   17d84:	cmp	sl, #32
   17d88:	beq	17d54 <ftello64@plt+0x646c>
   17d8c:	tst	r8, r7, lsl sl
   17d90:	strbne	r7, [r5, r4]
   17d94:	cmpne	r9, #0
   17d98:	beq	17d7c <ftello64@plt+0x6494>
   17d9c:	mov	r0, r4
   17da0:	bl	115d0 <tolower@plt>
   17da4:	strb	r7, [r5, r0]
   17da8:	b	17d7c <ftello64@plt+0x6494>
   17dac:	ldrb	r0, [r0, sl, lsl #3]
   17db0:	strb	r7, [r5, r0]
   17db4:	cmp	r9, #0
   17db8:	beq	17dc4 <ftello64@plt+0x64dc>
   17dbc:	bl	115d0 <tolower@plt>
   17dc0:	strb	r7, [r5, r0]
   17dc4:	ldr	r0, [sp, #20]
   17dc8:	ldrb	r0, [r0, #14]
   17dcc:	tst	r0, #64	; 0x40
   17dd0:	beq	17cfc <ftello64@plt+0x6414>
   17dd4:	ldr	r0, [r8, #92]	; 0x5c
   17dd8:	cmp	r0, #2
   17ddc:	blt	17cfc <ftello64@plt+0x6414>
   17de0:	ldr	r0, [r8]
   17de4:	ldrb	r0, [r0, sl, lsl #3]
   17de8:	strb	r0, [sp, #32]
   17dec:	ldr	r0, [r8, #8]
   17df0:	add	r1, sl, #1
   17df4:	cmp	r1, r0
   17df8:	ldr	r0, [sp, #4]
   17dfc:	mov	r6, #0
   17e00:	movw	r4, #1
   17e04:	movt	r4, #32
   17e08:	bcs	17e4c <ftello64@plt+0x6564>
   17e0c:	ldr	r0, [sp, #4]
   17e10:	ldr	r1, [r8]
   17e14:	add	r1, r1, sl, lsl #3
   17e18:	ldr	r2, [r1, #12]
   17e1c:	ldr	r3, [sp, #8]
   17e20:	and	r2, r2, r3
   17e24:	cmp	r2, r4
   17e28:	bne	17e4c <ftello64@plt+0x6564>
   17e2c:	ldrb	r1, [r1, #8]
   17e30:	strb	r1, [r0], #1
   17e34:	add	r1, sl, #1
   17e38:	ldr	r2, [r8, #8]
   17e3c:	add	r3, sl, #2
   17e40:	cmp	r3, r2
   17e44:	mov	sl, r1
   17e48:	bcc	17e10 <ftello64@plt+0x6528>
   17e4c:	str	r6, [fp, #-44]	; 0xffffffd4
   17e50:	str	r6, [fp, #-48]	; 0xffffffd0
   17e54:	add	r1, sp, #32
   17e58:	sub	r4, r0, r1
   17e5c:	sub	r0, fp, #36	; 0x24
   17e60:	mov	r2, r4
   17e64:	sub	r3, fp, #48	; 0x30
   17e68:	bl	261d0 <ftello64@plt+0x148e8>
   17e6c:	cmp	r0, r4
   17e70:	bne	17cfc <ftello64@plt+0x6414>
   17e74:	ldr	r0, [fp, #-36]	; 0xffffffdc
   17e78:	bl	115e8 <towlower@plt>
   17e7c:	mov	r1, r0
   17e80:	add	r0, sp, #32
   17e84:	sub	r2, fp, #48	; 0x30
   17e88:	bl	11528 <wcrtomb@plt>
   17e8c:	cmn	r0, #1
   17e90:	ldrbne	r0, [sp, #32]
   17e94:	strbne	r7, [r5, r0]
   17e98:	b	17cfc <ftello64@plt+0x6414>
   17e9c:	ldr	r4, [r0, sl, lsl #3]
   17ea0:	ldr	r0, [r8, #92]	; 0x5c
   17ea4:	cmp	r0, #2
   17ea8:	blt	17f34 <ftello64@plt+0x664c>
   17eac:	ldr	r0, [r4, #36]	; 0x24
   17eb0:	cmp	r0, #0
   17eb4:	bne	17ed0 <ftello64@plt+0x65e8>
   17eb8:	ldrb	r0, [r4, #16]
   17ebc:	tst	r0, #1
   17ec0:	bne	17ed0 <ftello64@plt+0x65e8>
   17ec4:	ldr	r0, [r4, #32]
   17ec8:	cmp	r0, #0
   17ecc:	beq	17f34 <ftello64@plt+0x664c>
   17ed0:	mov	r4, #0
   17ed4:	strb	r4, [fp, #-48]	; 0xffffffd0
   17ed8:	str	r4, [sp, #36]	; 0x24
   17edc:	str	r4, [sp, #32]
   17ee0:	mov	r0, #0
   17ee4:	sub	r1, fp, #48	; 0x30
   17ee8:	mov	r2, #1
   17eec:	add	r3, sp, #32
   17ef0:	bl	261d0 <ftello64@plt+0x148e8>
   17ef4:	cmn	r0, #2
   17ef8:	ldrbeq	r0, [fp, #-48]	; 0xffffffd0
   17efc:	strbeq	r7, [r5, r0]
   17f00:	ldrb	r0, [fp, #-48]	; 0xffffffd0
   17f04:	add	r0, r0, #1
   17f08:	strb	r0, [fp, #-48]	; 0xffffffd0
   17f0c:	uxtb	r1, r0
   17f10:	cmp	r1, r0
   17f14:	beq	17ed8 <ftello64@plt+0x65f0>
   17f18:	b	17cfc <ftello64@plt+0x6414>
   17f1c:	cmp	r4, #7
   17f20:	bhi	17cfc <ftello64@plt+0x6414>
   17f24:	mov	r0, #164	; 0xa4
   17f28:	tst	r0, r7, lsl r4
   17f2c:	beq	17cfc <ftello64@plt+0x6414>
   17f30:	b	17fe0 <ftello64@plt+0x66f8>
   17f34:	ldr	r0, [r4, #20]
   17f38:	cmp	r0, #1
   17f3c:	blt	17cfc <ftello64@plt+0x6414>
   17f40:	mov	r6, #0
   17f44:	b	17f58 <ftello64@plt+0x6670>
   17f48:	add	r6, r6, #1
   17f4c:	ldr	r0, [r4, #20]
   17f50:	cmp	r6, r0
   17f54:	bge	17cfc <ftello64@plt+0x6414>
   17f58:	mov	r0, #0
   17f5c:	str	r0, [fp, #-44]	; 0xffffffd4
   17f60:	str	r0, [fp, #-48]	; 0xffffffd0
   17f64:	ldr	r0, [r4]
   17f68:	ldr	r1, [r0, r6, lsl #2]
   17f6c:	add	r0, sp, #32
   17f70:	sub	r2, fp, #48	; 0x30
   17f74:	bl	11528 <wcrtomb@plt>
   17f78:	cmn	r0, #1
   17f7c:	beq	17f98 <ftello64@plt+0x66b0>
   17f80:	ldrb	r0, [sp, #32]
   17f84:	strb	r7, [r5, r0]
   17f88:	cmp	r9, #0
   17f8c:	beq	17f98 <ftello64@plt+0x66b0>
   17f90:	bl	115d0 <tolower@plt>
   17f94:	strb	r7, [r5, r0]
   17f98:	ldr	r0, [sp, #20]
   17f9c:	ldrb	r0, [r0, #14]
   17fa0:	tst	r0, #64	; 0x40
   17fa4:	beq	17f48 <ftello64@plt+0x6660>
   17fa8:	ldr	r0, [r8, #92]	; 0x5c
   17fac:	cmp	r0, #2
   17fb0:	blt	17f48 <ftello64@plt+0x6660>
   17fb4:	ldr	r0, [r4]
   17fb8:	ldr	r0, [r0, r6, lsl #2]
   17fbc:	bl	115e8 <towlower@plt>
   17fc0:	mov	r1, r0
   17fc4:	add	r0, sp, #32
   17fc8:	sub	r2, fp, #48	; 0x30
   17fcc:	bl	11528 <wcrtomb@plt>
   17fd0:	cmn	r0, #1
   17fd4:	ldrbne	r0, [sp, #32]
   17fd8:	strbne	r7, [r5, r0]
   17fdc:	b	17f48 <ftello64@plt+0x6660>
   17fe0:	mov	r0, r5
   17fe4:	mov	r1, #1
   17fe8:	mov	r2, #256	; 0x100
   17fec:	bl	117b0 <memset@plt>
   17ff0:	cmp	r4, #2
   17ff4:	bne	18008 <ftello64@plt+0x6720>
   17ff8:	ldr	r1, [sp, #20]
   17ffc:	ldrb	r0, [r1, #28]
   18000:	orr	r0, r0, #1
   18004:	strb	r0, [r1, #28]
   18008:	sub	sp, fp, #28
   1800c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18010:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18014:	add	fp, sp, #24
   18018:	mov	r7, r2
   1801c:	mov	r8, r1
   18020:	mov	r4, r0
   18024:	mov	r0, #0
   18028:	str	r0, [r4]
   1802c:	str	r0, [r4, #4]
   18030:	str	r0, [r4, #8]
   18034:	mov	r0, #256	; 0x100
   18038:	bl	25860 <ftello64@plt+0x13f78>
   1803c:	str	r0, [r4, #16]
   18040:	cmp	r0, #0
   18044:	beq	180f4 <ftello64@plt+0x680c>
   18048:	movw	r0, #45820	; 0xb2fc
   1804c:	movt	r0, #3
   18050:	tst	r7, #1
   18054:	movweq	r0, #710	; 0x2c6
   18058:	movteq	r0, #257	; 0x101
   1805c:	and	r1, r7, #2
   18060:	orr	r5, r0, r1, lsl #21
   18064:	tst	r7, #4
   18068:	bne	1807c <ftello64@plt+0x6794>
   1806c:	ldrb	r0, [r4, #28]
   18070:	and	r0, r0, #127	; 0x7f
   18074:	strb	r0, [r4, #28]
   18078:	b	18098 <ftello64@plt+0x67b0>
   1807c:	ldrb	r0, [r4, #28]
   18080:	orr	r0, r0, #128	; 0x80
   18084:	strb	r0, [r4, #28]
   18088:	movw	r0, #45758	; 0xb2be
   1808c:	movt	r0, #323	; 0x143
   18090:	and	r0, r5, r0
   18094:	orr	r5, r0, #256	; 0x100
   18098:	mov	r6, #0
   1809c:	str	r6, [r4, #20]
   180a0:	and	r0, r7, #8
   180a4:	ldrb	r1, [r4, #28]
   180a8:	and	r1, r1, #239	; 0xef
   180ac:	orr	r0, r1, r0, lsl #1
   180b0:	strb	r0, [r4, #28]
   180b4:	mov	r0, r8
   180b8:	bl	1175c <strlen@plt>
   180bc:	mov	r2, r0
   180c0:	mov	r0, r4
   180c4:	mov	r1, r8
   180c8:	mov	r3, r5
   180cc:	bl	179fc <ftello64@plt+0x6114>
   180d0:	mov	r5, r0
   180d4:	cmp	r0, #16
   180d8:	movweq	r5, #8
   180dc:	cmp	r5, #0
   180e0:	bne	18100 <ftello64@plt+0x6818>
   180e4:	mov	r0, r4
   180e8:	bl	17bfc <ftello64@plt+0x6314>
   180ec:	mov	r0, r6
   180f0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   180f4:	mov	r6, #12
   180f8:	mov	r0, r6
   180fc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18100:	ldr	r0, [r4, #16]
   18104:	bl	15278 <ftello64@plt+0x3990>
   18108:	str	r6, [r4, #16]
   1810c:	mov	r0, r5
   18110:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18114:	push	{r4, r5, r6, r7, fp, lr}
   18118:	add	fp, sp, #16
   1811c:	cmp	r0, #17
   18120:	bcs	18194 <ftello64@plt+0x68ac>
   18124:	mov	r5, r3
   18128:	mov	r4, r2
   1812c:	movw	r1, #35064	; 0x88f8
   18130:	movt	r1, #2
   18134:	ldr	r0, [r1, r0, lsl #2]
   18138:	movw	r1, #34680	; 0x8778
   1813c:	movt	r1, #2
   18140:	add	r1, r1, r0
   18144:	mov	r0, #0
   18148:	mov	r2, #5
   1814c:	bl	1160c <dcgettext@plt>
   18150:	mov	r6, r0
   18154:	bl	1175c <strlen@plt>
   18158:	add	r7, r0, #1
   1815c:	cmp	r5, #0
   18160:	beq	1817c <ftello64@plt+0x6894>
   18164:	cmp	r7, r5
   18168:	mov	r2, r7
   1816c:	bhi	18184 <ftello64@plt+0x689c>
   18170:	mov	r0, r4
   18174:	mov	r1, r6
   18178:	bl	115c4 <memcpy@plt>
   1817c:	mov	r0, r7
   18180:	pop	{r4, r5, r6, r7, fp, pc}
   18184:	sub	r2, r5, #1
   18188:	mov	r0, #0
   1818c:	strb	r0, [r4, r2]
   18190:	b	18170 <ftello64@plt+0x6888>
   18194:	bl	118ac <abort@plt>
   18198:	push	{r4, r5, fp, lr}
   1819c:	add	fp, sp, #8
   181a0:	mov	r4, r0
   181a4:	ldr	r5, [r0]
   181a8:	cmp	r5, #0
   181ac:	beq	181d8 <ftello64@plt+0x68f0>
   181b0:	movw	r0, #0
   181b4:	movt	r0, #0
   181b8:	movw	r1, #0
   181bc:	movt	r1, #0
   181c0:	orrs	r0, r1, r0
   181c4:	beq	181d0 <ftello64@plt+0x68e8>
   181c8:	add	r0, r5, #136	; 0x88
   181cc:	bl	11564 <pthread_mutex_destroy@plt>
   181d0:	mov	r0, r5
   181d4:	bl	18200 <ftello64@plt+0x6918>
   181d8:	mov	r5, #0
   181dc:	str	r5, [r4]
   181e0:	str	r5, [r4, #4]
   181e4:	ldr	r0, [r4, #16]
   181e8:	bl	15278 <ftello64@plt+0x3990>
   181ec:	str	r5, [r4, #16]
   181f0:	ldr	r0, [r4, #20]
   181f4:	bl	15278 <ftello64@plt+0x3990>
   181f8:	str	r5, [r4, #20]
   181fc:	pop	{r4, r5, fp, pc}
   18200:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18204:	add	fp, sp, #24
   18208:	mov	r8, r0
   1820c:	ldr	r0, [r0]
   18210:	cmp	r0, #0
   18214:	beq	1824c <ftello64@plt+0x6964>
   18218:	ldr	r0, [r8, #8]
   1821c:	cmp	r0, #0
   18220:	beq	1824c <ftello64@plt+0x6964>
   18224:	mov	r5, #0
   18228:	mov	r6, #0
   1822c:	ldr	r0, [r8]
   18230:	add	r0, r0, r5
   18234:	bl	19024 <ftello64@plt+0x773c>
   18238:	add	r5, r5, #8
   1823c:	add	r6, r6, #1
   18240:	ldr	r0, [r8, #8]
   18244:	cmp	r6, r0
   18248:	bcc	1822c <ftello64@plt+0x6944>
   1824c:	ldr	r0, [r8, #12]
   18250:	bl	15278 <ftello64@plt+0x3990>
   18254:	ldr	r0, [r8, #8]
   18258:	cmp	r0, #0
   1825c:	beq	182c0 <ftello64@plt+0x69d8>
   18260:	mov	r5, #0
   18264:	mov	r6, #8
   18268:	b	18280 <ftello64@plt+0x6998>
   1826c:	add	r6, r6, #12
   18270:	add	r5, r5, #1
   18274:	ldr	r0, [r8, #8]
   18278:	cmp	r5, r0
   1827c:	bcs	182c0 <ftello64@plt+0x69d8>
   18280:	ldr	r0, [r8, #24]
   18284:	cmp	r0, #0
   18288:	beq	18294 <ftello64@plt+0x69ac>
   1828c:	ldr	r0, [r0, r6]
   18290:	bl	15278 <ftello64@plt+0x3990>
   18294:	ldr	r0, [r8, #28]
   18298:	cmp	r0, #0
   1829c:	beq	182a8 <ftello64@plt+0x69c0>
   182a0:	ldr	r0, [r0, r6]
   182a4:	bl	15278 <ftello64@plt+0x3990>
   182a8:	ldr	r0, [r8, #20]
   182ac:	cmp	r0, #0
   182b0:	beq	1826c <ftello64@plt+0x6984>
   182b4:	ldr	r0, [r0, r6]
   182b8:	bl	15278 <ftello64@plt+0x3990>
   182bc:	b	1826c <ftello64@plt+0x6984>
   182c0:	ldr	r0, [r8, #20]
   182c4:	bl	15278 <ftello64@plt+0x3990>
   182c8:	ldr	r0, [r8, #24]
   182cc:	bl	15278 <ftello64@plt+0x3990>
   182d0:	ldr	r0, [r8, #28]
   182d4:	bl	15278 <ftello64@plt+0x3990>
   182d8:	ldr	r0, [r8]
   182dc:	bl	15278 <ftello64@plt+0x3990>
   182e0:	ldr	r0, [r8, #32]
   182e4:	cmp	r0, #0
   182e8:	beq	1834c <ftello64@plt+0x6a64>
   182ec:	mov	r5, #0
   182f0:	b	18310 <ftello64@plt+0x6a28>
   182f4:	ldr	r0, [r7]
   182f8:	bl	15278 <ftello64@plt+0x3990>
   182fc:	add	r0, r5, #1
   18300:	ldr	r1, [r8, #68]	; 0x44
   18304:	cmp	r5, r1
   18308:	mov	r5, r0
   1830c:	bcs	1834c <ftello64@plt+0x6a64>
   18310:	ldr	r6, [r8, #32]
   18314:	add	r0, r5, r5, lsl #1
   18318:	ldr	r0, [r6, r0, lsl #2]!
   1831c:	add	r7, r6, #8
   18320:	cmp	r0, #1
   18324:	blt	182f4 <ftello64@plt+0x6a0c>
   18328:	mov	r4, #0
   1832c:	ldr	r0, [r7]
   18330:	ldr	r0, [r0, r4, lsl #2]
   18334:	bl	19054 <ftello64@plt+0x776c>
   18338:	add	r4, r4, #1
   1833c:	ldr	r0, [r6]
   18340:	cmp	r4, r0
   18344:	blt	1832c <ftello64@plt+0x6a44>
   18348:	b	182f4 <ftello64@plt+0x6a0c>
   1834c:	ldr	r0, [r8, #32]
   18350:	bl	15278 <ftello64@plt+0x3990>
   18354:	ldr	r0, [r8, #60]	; 0x3c
   18358:	movw	r1, #35132	; 0x893c
   1835c:	movt	r1, #2
   18360:	cmp	r0, r1
   18364:	beq	1836c <ftello64@plt+0x6a84>
   18368:	bl	15278 <ftello64@plt+0x3990>
   1836c:	ldr	r0, [r8, #132]	; 0x84
   18370:	bl	15278 <ftello64@plt+0x3990>
   18374:	mov	r0, r8
   18378:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1837c:	b	15278 <ftello64@plt+0x3990>
   18380:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18384:	add	fp, sp, #28
   18388:	sub	sp, sp, #28
   1838c:	mov	r7, #2
   18390:	ldr	sl, [fp, #8]
   18394:	cmp	sl, #7
   18398:	bhi	1846c <ftello64@plt+0x6b84>
   1839c:	mov	r6, r3
   183a0:	mov	r9, r2
   183a4:	mov	r4, r1
   183a8:	mov	r5, r0
   183ac:	ldr	r0, [r0]
   183b0:	str	r0, [sp, #24]
   183b4:	tst	sl, #4
   183b8:	bne	183d0 <ftello64@plt+0x6ae8>
   183bc:	mov	r0, r4
   183c0:	bl	1175c <strlen@plt>
   183c4:	mov	r7, r0
   183c8:	mov	r8, #0
   183cc:	b	183d8 <ftello64@plt+0x6af0>
   183d0:	ldr	r8, [r6]
   183d4:	ldr	r7, [r6, #4]
   183d8:	movw	r0, #0
   183dc:	movt	r0, #0
   183e0:	movw	r1, #0
   183e4:	movt	r1, #0
   183e8:	orrs	r0, r1, r0
   183ec:	str	r0, [sp, #20]
   183f0:	beq	18400 <ftello64@plt+0x6b18>
   183f4:	ldr	r0, [sp, #24]
   183f8:	add	r0, r0, #136	; 0x88
   183fc:	bl	115a0 <pthread_mutex_lock@plt>
   18400:	ldrb	r0, [r5, #28]
   18404:	tst	r0, #16
   18408:	bne	1841c <ftello64@plt+0x6b34>
   1840c:	str	r7, [sp]
   18410:	stmib	sp, {r7, r9}
   18414:	str	r6, [sp, #12]
   18418:	b	18430 <ftello64@plt+0x6b48>
   1841c:	mov	r0, #0
   18420:	str	r7, [sp]
   18424:	str	r7, [sp, #4]
   18428:	str	r0, [sp, #8]
   1842c:	str	r0, [sp, #12]
   18430:	str	sl, [sp, #16]
   18434:	mov	r0, r5
   18438:	mov	r1, r4
   1843c:	mov	r2, r7
   18440:	mov	r3, r8
   18444:	bl	18478 <ftello64@plt+0x6b90>
   18448:	mov	r7, r0
   1844c:	ldr	r0, [sp, #20]
   18450:	cmp	r0, #0
   18454:	beq	18464 <ftello64@plt+0x6b7c>
   18458:	ldr	r0, [sp, #24]
   1845c:	add	r0, r0, #136	; 0x88
   18460:	bl	114ec <pthread_mutex_unlock@plt>
   18464:	cmp	r7, #0
   18468:	movwne	r7, #1
   1846c:	mov	r0, r7
   18470:	sub	sp, fp, #28
   18474:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18478:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1847c:	add	fp, sp, #28
   18480:	sub	sp, sp, #196	; 0xc4
   18484:	mov	r6, r3
   18488:	str	r2, [sp, #52]	; 0x34
   1848c:	str	r1, [sp, #40]	; 0x28
   18490:	mov	r4, r0
   18494:	ldr	sl, [r0]
   18498:	add	r0, sp, #56	; 0x38
   1849c:	mov	r7, #0
   184a0:	mov	r1, #0
   184a4:	mov	r2, #136	; 0x88
   184a8:	bl	117b0 <memset@plt>
   184ac:	str	sl, [sp, #140]	; 0x8c
   184b0:	ldr	r1, [r4, #16]
   184b4:	ldr	r0, [fp, #16]
   184b8:	ldr	ip, [fp, #8]
   184bc:	cmp	r1, #0
   184c0:	mov	r5, #0
   184c4:	beq	184e0 <ftello64@plt+0x6bf8>
   184c8:	ldrb	r2, [r4, #28]
   184cc:	and	r2, r2, #9
   184d0:	cmp	r2, #8
   184d4:	movne	r1, #0
   184d8:	subs	r5, r6, ip
   184dc:	movne	r5, r1
   184e0:	str	r6, [sp, #36]	; 0x24
   184e4:	ldr	r1, [r4, #8]
   184e8:	ldr	r2, [r4, #24]
   184ec:	mvn	r3, r2
   184f0:	cmp	r2, r0
   184f4:	addcc	r7, r3, r0
   184f8:	mov	r8, #1
   184fc:	cmp	r1, #0
   18500:	beq	189e8 <ftello64@plt+0x7100>
   18504:	ldr	r1, [sl, #36]	; 0x24
   18508:	cmp	r1, #0
   1850c:	ldrne	r2, [sl, #40]	; 0x28
   18510:	cmpne	r2, #0
   18514:	beq	189e8 <ftello64@plt+0x7100>
   18518:	ldr	r3, [sl, #44]	; 0x2c
   1851c:	cmp	r3, #0
   18520:	ldrne	r6, [sl, #48]	; 0x30
   18524:	cmpne	r6, #0
   18528:	beq	189e8 <ftello64@plt+0x7100>
   1852c:	ldr	r6, [r4, #20]
   18530:	ldr	r1, [r1, #8]
   18534:	cmp	r1, #0
   18538:	bne	18548 <ftello64@plt+0x6c60>
   1853c:	ldr	r1, [r2, #8]
   18540:	cmp	r1, #0
   18544:	beq	18b24 <ftello64@plt+0x723c>
   18548:	mov	r9, ip
   1854c:	ldr	r0, [fp, #16]
   18550:	subs	r0, r0, r7
   18554:	str	r0, [sp, #48]	; 0x30
   18558:	mov	r0, #1
   1855c:	str	r0, [sp, #32]
   18560:	bne	18574 <ftello64@plt+0x6c8c>
   18564:	ldr	r0, [sl, #76]	; 0x4c
   18568:	cmp	r0, #0
   1856c:	movwne	r0, #1
   18570:	str	r0, [sp, #32]
   18574:	ldr	r0, [sl, #8]
   18578:	ldr	r1, [r4, #12]
   1857c:	str	sl, [sp, #8]
   18580:	str	r6, [sp]
   18584:	ubfx	r1, r1, #22, #1
   18588:	str	r1, [sp, #4]
   1858c:	add	r3, r0, #1
   18590:	add	r0, sp, #56	; 0x38
   18594:	ldr	r1, [sp, #40]	; 0x28
   18598:	ldr	r2, [sp, #52]	; 0x34
   1859c:	bl	1eda0 <ftello64@plt+0xd4b8>
   185a0:	cmp	r0, #0
   185a4:	bne	18c08 <ftello64@plt+0x7320>
   185a8:	ldr	r1, [fp, #24]
   185ac:	ldr	r0, [fp, #12]
   185b0:	str	r0, [sp, #108]	; 0x6c
   185b4:	str	r0, [sp, #112]	; 0x70
   185b8:	str	r4, [sp, #28]
   185bc:	ldrb	r0, [r4, #28]
   185c0:	lsr	r0, r0, #7
   185c4:	strb	r0, [sp, #133]	; 0x85
   185c8:	ldr	r0, [sl, #76]	; 0x4c
   185cc:	lsl	r2, r0, #1
   185d0:	add	r0, sp, #56	; 0x38
   185d4:	bl	1ee50 <ftello64@plt+0xd568>
   185d8:	cmp	r0, #0
   185dc:	bne	18c08 <ftello64@plt+0x7320>
   185e0:	ldr	r0, [sp, #48]	; 0x30
   185e4:	cmp	r0, #1
   185e8:	bhi	185f8 <ftello64@plt+0x6d10>
   185ec:	ldrb	r0, [sl, #88]	; 0x58
   185f0:	tst	r0, #2
   185f4:	beq	18620 <ftello64@plt+0x6d38>
   185f8:	mov	r8, #12
   185fc:	ldr	r0, [sp, #92]	; 0x5c
   18600:	cmn	r0, #-1073741822	; 0xc0000002
   18604:	bhi	189c8 <ftello64@plt+0x70e0>
   18608:	mov	r1, #4
   1860c:	add	r0, r1, r0, lsl #2
   18610:	bl	25860 <ftello64@plt+0x13f78>
   18614:	str	r0, [sp, #156]	; 0x9c
   18618:	cmp	r0, #0
   1861c:	beq	189c8 <ftello64@plt+0x70e0>
   18620:	str	r7, [sp, #12]
   18624:	ldr	r7, [sp, #36]	; 0x24
   18628:	str	r7, [fp, #-32]	; 0xffffffe0
   1862c:	mov	r0, #4
   18630:	ldr	r1, [fp, #24]
   18634:	tst	r1, #1
   18638:	mov	r1, #4
   1863c:	movweq	r1, #6
   18640:	str	r1, [sp, #116]	; 0x74
   18644:	cmp	r9, r7
   18648:	mov	r3, #1
   1864c:	mvnlt	r3, #0
   18650:	mov	r4, r9
   18654:	movlt	r4, r7
   18658:	mov	r1, sl
   1865c:	mov	sl, r7
   18660:	movlt	sl, r9
   18664:	str	r1, [sp, #44]	; 0x2c
   18668:	ldr	ip, [r1, #92]	; 0x5c
   1866c:	cmp	r5, #0
   18670:	beq	186b8 <ftello64@plt+0x6dd0>
   18674:	cmp	ip, #1
   18678:	ldr	r2, [sp, #52]	; 0x34
   1867c:	beq	1869c <ftello64@plt+0x6db4>
   18680:	ldr	r0, [sp, #28]
   18684:	ldr	r0, [r0, #12]
   18688:	and	r0, r0, #4194304	; 0x400000
   1868c:	orr	r0, r6, r0
   18690:	clz	r0, r0
   18694:	lsr	r0, r0, #5
   18698:	lsl	r0, r0, #2
   1869c:	cmp	r6, #0
   186a0:	mov	r1, r6
   186a4:	movwne	r1, #1
   186a8:	cmp	r9, r7
   186ac:	orrge	r1, r1, #2
   186b0:	orr	r0, r1, r0
   186b4:	b	186c0 <ftello64@plt+0x6dd8>
   186b8:	mov	r0, #8
   186bc:	ldr	r2, [sp, #52]	; 0x34
   186c0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   186c4:	cmp	r1, sl
   186c8:	cmpge	r4, r1
   186cc:	blt	189c0 <ftello64@plt+0x70d8>
   186d0:	sub	r1, fp, #32
   186d4:	cmp	r9, r7
   186d8:	movwlt	r1, #0
   186dc:	str	r1, [sp, #24]
   186e0:	sub	lr, r0, #4
   186e4:	add	r9, sp, #56	; 0x38
   186e8:	str	ip, [sp, #36]	; 0x24
   186ec:	ldr	r7, [sp, #40]	; 0x28
   186f0:	str	r3, [sp, #20]
   186f4:	str	lr, [sp, #16]
   186f8:	cmp	lr, #4
   186fc:	bhi	187ac <ftello64@plt+0x6ec4>
   18700:	add	r0, pc, #0
   18704:	ldr	pc, [r0, lr, lsl #2]
   18708:	andeq	r8, r1, ip, lsl r7
   1870c:	andeq	r8, r1, ip, lsl r7
   18710:	andeq	r8, r1, ip, ror #15
   18714:	andeq	r8, r1, ip, lsl r8
   18718:	andeq	r8, r1, r8, asr r8
   1871c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18720:	cmp	r0, sl
   18724:	blt	189c0 <ftello64@plt+0x70d8>
   18728:	mov	r1, #0
   1872c:	cmp	r0, r2
   18730:	ldrblt	r1, [r7, r0]
   18734:	cmp	r6, #0
   18738:	ldrbne	r1, [r6, r1]
   1873c:	ldrb	r1, [r5, r1]
   18740:	cmp	r1, #0
   18744:	bne	18858 <ftello64@plt+0x6f70>
   18748:	sub	r1, r0, #1
   1874c:	str	r1, [fp, #-32]	; 0xffffffe0
   18750:	cmp	r0, sl
   18754:	mov	r0, r1
   18758:	bgt	18728 <ftello64@plt+0x6e40>
   1875c:	b	189c0 <ftello64@plt+0x70d8>
   18760:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18764:	add	r0, r0, r3
   18768:	str	r0, [fp, #-32]	; 0xffffffe0
   1876c:	cmp	r0, sl
   18770:	blt	189c0 <ftello64@plt+0x70d8>
   18774:	cmp	r0, r4
   18778:	ble	187ac <ftello64@plt+0x6ec4>
   1877c:	b	189c0 <ftello64@plt+0x70d8>
   18780:	mov	r0, r9
   18784:	ldr	r2, [fp, #24]
   18788:	bl	1eed8 <ftello64@plt+0xd5f0>
   1878c:	cmp	r0, #0
   18790:	bne	18c10 <ftello64@plt+0x7328>
   18794:	ldr	r0, [sp, #80]	; 0x50
   18798:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1879c:	sub	r0, r1, r0
   187a0:	add	r9, sp, #56	; 0x38
   187a4:	ldr	r3, [sp, #20]
   187a8:	b	187c4 <ftello64@plt+0x6edc>
   187ac:	ldr	r0, [sp, #80]	; 0x50
   187b0:	ldr	r2, [sp, #88]	; 0x58
   187b4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   187b8:	sub	r0, r1, r0
   187bc:	cmp	r0, r2
   187c0:	bcs	18780 <ftello64@plt+0x6e98>
   187c4:	mov	r1, #0
   187c8:	ldr	r2, [sp, #84]	; 0x54
   187cc:	cmp	r0, r2
   187d0:	bcs	187dc <ftello64@plt+0x6ef4>
   187d4:	ldr	r1, [sp, #60]	; 0x3c
   187d8:	ldrb	r1, [r1, r0]
   187dc:	ldrb	r0, [r5, r1]
   187e0:	cmp	r0, #0
   187e4:	beq	18760 <ftello64@plt+0x6e78>
   187e8:	b	18858 <ftello64@plt+0x6f70>
   187ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   187f0:	cmp	r0, r4
   187f4:	bge	1884c <ftello64@plt+0x6f64>
   187f8:	ldrb	r1, [r7, r0]
   187fc:	ldrb	r1, [r5, r1]
   18800:	cmp	r1, #0
   18804:	bne	1884c <ftello64@plt+0x6f64>
   18808:	add	r0, r0, #1
   1880c:	str	r0, [fp, #-32]	; 0xffffffe0
   18810:	cmp	r0, r4
   18814:	blt	187f8 <ftello64@plt+0x6f10>
   18818:	b	1884c <ftello64@plt+0x6f64>
   1881c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18820:	cmp	r0, r4
   18824:	bge	1884c <ftello64@plt+0x6f64>
   18828:	ldrb	r1, [r7, r0]
   1882c:	ldrb	r1, [r6, r1]
   18830:	ldrb	r1, [r5, r1]
   18834:	cmp	r1, #0
   18838:	bne	1884c <ftello64@plt+0x6f64>
   1883c:	add	r0, r0, #1
   18840:	str	r0, [fp, #-32]	; 0xffffffe0
   18844:	cmp	r0, r4
   18848:	blt	18828 <ftello64@plt+0x6f40>
   1884c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18850:	cmp	r1, r4
   18854:	beq	189a0 <ftello64@plt+0x70b8>
   18858:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1885c:	mov	r0, r9
   18860:	ldr	r2, [fp, #24]
   18864:	bl	1eed8 <ftello64@plt+0xd5f0>
   18868:	cmp	r0, #0
   1886c:	bne	18c10 <ftello64@plt+0x7328>
   18870:	ldr	r0, [sp, #36]	; 0x24
   18874:	cmp	r0, #1
   18878:	add	r9, sp, #56	; 0x38
   1887c:	ldrne	r0, [sp, #84]	; 0x54
   18880:	cmpne	r0, #0
   18884:	bne	1898c <ftello64@plt+0x70a4>
   18888:	mov	r0, #0
   1888c:	str	r0, [sp, #164]	; 0xa4
   18890:	str	r0, [sp, #176]	; 0xb0
   18894:	str	r0, [sp, #160]	; 0xa0
   18898:	mov	r0, r9
   1889c:	ldr	r1, [sp, #32]
   188a0:	ldr	r2, [sp, #24]
   188a4:	bl	1f510 <ftello64@plt+0xdc28>
   188a8:	cmn	r0, #1
   188ac:	beq	18958 <ftello64@plt+0x7070>
   188b0:	mov	r2, r0
   188b4:	cmn	r0, #2
   188b8:	beq	18c18 <ftello64@plt+0x7330>
   188bc:	str	r2, [sp, #148]	; 0x94
   188c0:	ldr	r9, [sp, #48]	; 0x30
   188c4:	cmp	r9, #2
   188c8:	bcc	188dc <ftello64@plt+0x6ff4>
   188cc:	ldr	r0, [sp, #28]
   188d0:	ldrb	r0, [r0, #28]
   188d4:	ands	r0, r0, #16
   188d8:	beq	188ec <ftello64@plt+0x7004>
   188dc:	ldr	r0, [sp, #44]	; 0x2c
   188e0:	ldr	r0, [r0, #76]	; 0x4c
   188e4:	cmp	r0, #0
   188e8:	beq	18900 <ftello64@plt+0x7018>
   188ec:	ldr	r0, [sp, #156]	; 0x9c
   188f0:	ldr	r1, [r0, r2, lsl #2]
   188f4:	add	r0, sp, #56	; 0x38
   188f8:	bl	1f8ac <ftello64@plt+0xdfc4>
   188fc:	str	r0, [sp, #152]	; 0x98
   18900:	cmp	r9, #2
   18904:	bcc	18928 <ftello64@plt+0x7040>
   18908:	ldr	r0, [sp, #28]
   1890c:	ldrb	r0, [r0, #28]
   18910:	ands	r0, r0, #16
   18914:	bne	18928 <ftello64@plt+0x7040>
   18918:	ldr	r0, [sp, #44]	; 0x2c
   1891c:	ldrb	r0, [r0, #88]	; 0x58
   18920:	tst	r0, #1
   18924:	bne	18938 <ftello64@plt+0x7050>
   18928:	ldr	r0, [sp, #44]	; 0x2c
   1892c:	ldr	r0, [r0, #76]	; 0x4c
   18930:	cmp	r0, #0
   18934:	beq	189f4 <ftello64@plt+0x710c>
   18938:	add	r0, sp, #56	; 0x38
   1893c:	bl	1f920 <ftello64@plt+0xe038>
   18940:	cmp	r0, #0
   18944:	beq	189f4 <ftello64@plt+0x710c>
   18948:	mov	r8, r0
   1894c:	cmp	r0, #1
   18950:	add	r9, sp, #56	; 0x38
   18954:	bne	189c4 <ftello64@plt+0x70dc>
   18958:	mov	r0, r9
   1895c:	bl	1fb44 <ftello64@plt+0xe25c>
   18960:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18964:	ldr	r3, [sp, #20]
   18968:	add	r0, r0, r3
   1896c:	str	r0, [fp, #-32]	; 0xffffffe0
   18970:	cmp	r0, sl
   18974:	blt	189c0 <ftello64@plt+0x70d8>
   18978:	cmp	r4, r0
   1897c:	ldr	r2, [sp, #52]	; 0x34
   18980:	ldr	lr, [sp, #16]
   18984:	bge	186f8 <ftello64@plt+0x6e10>
   18988:	b	189c0 <ftello64@plt+0x70d8>
   1898c:	ldr	r0, [sp, #64]	; 0x40
   18990:	ldr	r0, [r0]
   18994:	cmn	r0, #1
   18998:	bne	18888 <ftello64@plt+0x6fa0>
   1899c:	b	18960 <ftello64@plt+0x7078>
   189a0:	mov	r0, #0
   189a4:	cmp	r1, r2
   189a8:	ldrblt	r0, [r7, r1]
   189ac:	cmp	r6, #0
   189b0:	ldrbne	r0, [r6, r0]
   189b4:	ldrb	r0, [r5, r0]
   189b8:	cmp	r0, #0
   189bc:	bne	18858 <ftello64@plt+0x6f70>
   189c0:	mov	r8, #1
   189c4:	ldr	sl, [sp, #44]	; 0x2c
   189c8:	ldr	r0, [sp, #156]	; 0x9c
   189cc:	bl	15278 <ftello64@plt+0x3990>
   189d0:	ldr	r0, [sl, #76]	; 0x4c
   189d4:	cmp	r0, #0
   189d8:	addne	r0, sp, #56	; 0x38
   189dc:	blne	1fe38 <ftello64@plt+0xe550>
   189e0:	add	r0, sp, #56	; 0x38
   189e4:	bl	19448 <ftello64@plt+0x7b60>
   189e8:	mov	r0, r8
   189ec:	sub	sp, fp, #28
   189f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   189f4:	ldr	r5, [sp, #48]	; 0x30
   189f8:	cmp	r5, #0
   189fc:	beq	18bec <ftello64@plt+0x7304>
   18a00:	cmp	r5, #1
   18a04:	ldr	sl, [sp, #44]	; 0x2c
   18a08:	ldr	r4, [sp, #12]
   18a0c:	ldr	r6, [fp, #16]
   18a10:	mov	r9, r6
   18a14:	ldr	r6, [fp, #20]
   18a18:	beq	18a34 <ftello64@plt+0x714c>
   18a1c:	mvn	r0, r4
   18a20:	add	r0, r0, r9
   18a24:	lsl	r2, r0, #3
   18a28:	add	r0, r6, #8
   18a2c:	mov	r1, #255	; 0xff
   18a30:	bl	117b0 <memset@plt>
   18a34:	mov	r0, #0
   18a38:	ldr	r1, [sp, #148]	; 0x94
   18a3c:	stm	r6, {r0, r1}
   18a40:	cmp	r5, #2
   18a44:	ldr	r0, [sp, #28]
   18a48:	bcc	18a94 <ftello64@plt+0x71ac>
   18a4c:	ldrb	r1, [r0, #28]
   18a50:	ands	r1, r1, #16
   18a54:	bne	18a94 <ftello64@plt+0x71ac>
   18a58:	ldrb	r1, [sl, #88]	; 0x58
   18a5c:	mov	r2, #0
   18a60:	tst	r1, #1
   18a64:	beq	18a78 <ftello64@plt+0x7190>
   18a68:	ldr	r1, [sl, #76]	; 0x4c
   18a6c:	mov	r2, #0
   18a70:	cmp	r1, #0
   18a74:	movwgt	r2, #1
   18a78:	str	r2, [sp]
   18a7c:	add	r1, sp, #56	; 0x38
   18a80:	ldr	r2, [sp, #48]	; 0x30
   18a84:	mov	r3, r6
   18a88:	bl	1fbf4 <ftello64@plt+0xe30c>
   18a8c:	cmp	r0, #0
   18a90:	bne	18c08 <ftello64@plt+0x7320>
   18a94:	add	r0, r6, #4
   18a98:	add	r1, sp, #56	; 0x38
   18a9c:	add	lr, r1, #32
   18aa0:	ldrb	r2, [sp, #132]	; 0x84
   18aa4:	mov	r3, r9
   18aa8:	ldr	r6, [sp, #48]	; 0x30
   18aac:	b	18ad4 <ftello64@plt+0x71ec>
   18ab0:	ldmda	r0, {r1, r7}
   18ab4:	ldr	r5, [fp, #-32]	; 0xffffffe0
   18ab8:	add	r1, r1, r5
   18abc:	add	r7, r7, r5
   18ac0:	stmda	r0, {r1, r7}
   18ac4:	add	r0, r0, #8
   18ac8:	sub	r3, r3, #1
   18acc:	cmp	r4, r3
   18ad0:	beq	18b60 <ftello64@plt+0x7278>
   18ad4:	ldr	r7, [r0, #-4]
   18ad8:	cmn	r7, #1
   18adc:	beq	18ac4 <ftello64@plt+0x71dc>
   18ae0:	cmp	r2, #0
   18ae4:	beq	18ab0 <ftello64@plt+0x71c8>
   18ae8:	ldr	ip, [sp, #68]	; 0x44
   18aec:	ldr	r5, [sp, #84]	; 0x54
   18af0:	cmp	r7, r5
   18af4:	mov	r1, lr
   18af8:	addne	r1, ip, r7, lsl #2
   18afc:	ldr	r1, [r1]
   18b00:	str	r1, [r0, #-4]
   18b04:	ldr	r1, [r0]
   18b08:	cmp	r1, r5
   18b0c:	mov	r4, lr
   18b10:	addne	r4, ip, r1, lsl #2
   18b14:	ldr	r1, [r4]
   18b18:	ldr	r4, [sp, #12]
   18b1c:	str	r1, [r0]
   18b20:	b	18ab0 <ftello64@plt+0x71c8>
   18b24:	ldr	r1, [r3, #8]
   18b28:	cmp	r1, #0
   18b2c:	beq	18b3c <ftello64@plt+0x7254>
   18b30:	ldrsb	r1, [r4, #28]
   18b34:	cmp	r1, #0
   18b38:	bmi	18548 <ftello64@plt+0x6c60>
   18b3c:	mov	r9, #0
   18b40:	ldr	r0, [sp, #36]	; 0x24
   18b44:	cmp	r0, #0
   18b48:	beq	18bfc <ftello64@plt+0x7314>
   18b4c:	cmp	ip, #0
   18b50:	mov	r0, #0
   18b54:	str	r0, [sp, #36]	; 0x24
   18b58:	bne	189e8 <ftello64@plt+0x7100>
   18b5c:	b	1854c <ftello64@plt+0x6c64>
   18b60:	cmp	r4, #0
   18b64:	ble	18b7c <ftello64@plt+0x7294>
   18b68:	ldr	r0, [fp, #20]
   18b6c:	add	r0, r0, r6, lsl #3
   18b70:	lsl	r2, r4, #3
   18b74:	mov	r1, #255	; 0xff
   18b78:	bl	117b0 <memset@plt>
   18b7c:	ldr	r0, [sl, #132]	; 0x84
   18b80:	mov	r8, #0
   18b84:	cmp	r0, #0
   18b88:	beq	189c8 <ftello64@plt+0x70e0>
   18b8c:	ldr	r1, [sp, #48]	; 0x30
   18b90:	cmp	r1, #2
   18b94:	bcc	189c8 <ftello64@plt+0x70e0>
   18b98:	mov	r6, r9
   18b9c:	mvn	r1, r4
   18ba0:	add	r1, r1, r9
   18ba4:	mov	r2, #0
   18ba8:	ldr	r6, [fp, #20]
   18bac:	b	18bbc <ftello64@plt+0x72d4>
   18bb0:	add	r2, r2, #1
   18bb4:	cmp	r1, r2
   18bb8:	beq	18bf4 <ftello64@plt+0x730c>
   18bbc:	ldr	r3, [r0, r2, lsl #2]
   18bc0:	cmp	r2, r3
   18bc4:	beq	18bb0 <ftello64@plt+0x72c8>
   18bc8:	add	r7, r6, r2, lsl #3
   18bcc:	add	r3, r6, r3, lsl #3
   18bd0:	ldr	r3, [r3, #8]
   18bd4:	str	r3, [r7, #8]
   18bd8:	ldr	r3, [r0, r2, lsl #2]
   18bdc:	add	r3, r6, r3, lsl #3
   18be0:	ldr	r3, [r3, #12]
   18be4:	str	r3, [r7, #12]
   18be8:	b	18bb0 <ftello64@plt+0x72c8>
   18bec:	mov	r8, #0
   18bf0:	b	189c4 <ftello64@plt+0x70dc>
   18bf4:	mov	r8, #0
   18bf8:	b	189c8 <ftello64@plt+0x70e0>
   18bfc:	mov	r0, #0
   18c00:	str	r0, [sp, #36]	; 0x24
   18c04:	b	1854c <ftello64@plt+0x6c64>
   18c08:	mov	r8, r0
   18c0c:	b	189c8 <ftello64@plt+0x70e0>
   18c10:	mov	r8, r0
   18c14:	b	189c4 <ftello64@plt+0x70dc>
   18c18:	mov	r8, #12
   18c1c:	b	189c4 <ftello64@plt+0x70dc>
   18c20:	push	{fp, lr}
   18c24:	mov	fp, sp
   18c28:	sub	sp, sp, #16
   18c2c:	mov	ip, #1
   18c30:	str	ip, [sp, #12]
   18c34:	str	r2, [sp, #4]
   18c38:	mov	ip, #0
   18c3c:	str	ip, [sp]
   18c40:	ldr	ip, [fp, #8]
   18c44:	str	ip, [sp, #8]
   18c48:	bl	18c54 <ftello64@plt+0x736c>
   18c4c:	mov	sp, fp
   18c50:	pop	{fp, pc}
   18c54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c58:	add	fp, sp, #28
   18c5c:	sub	sp, sp, #36	; 0x24
   18c60:	mvn	r7, #0
   18c64:	cmp	r3, #0
   18c68:	bmi	18dac <ftello64@plt+0x74c4>
   18c6c:	mov	r9, r3
   18c70:	mov	r6, r2
   18c74:	cmp	r3, r2
   18c78:	bgt	18dac <ftello64@plt+0x74c4>
   18c7c:	mov	r5, r0
   18c80:	str	r1, [sp, #28]
   18c84:	ldr	r0, [fp, #8]
   18c88:	add	r0, r0, r9
   18c8c:	ldr	r4, [r5]
   18c90:	cmp	r0, r6
   18c94:	mov	r8, r6
   18c98:	bicle	r8, r0, r0, asr #31
   18c9c:	movw	r0, #0
   18ca0:	movt	r0, #0
   18ca4:	movw	r1, #0
   18ca8:	movt	r1, #0
   18cac:	orrs	r0, r1, r0
   18cb0:	str	r0, [sp, #32]
   18cb4:	beq	18cc0 <ftello64@plt+0x73d8>
   18cb8:	add	r0, r4, #136	; 0x88
   18cbc:	bl	115a0 <pthread_mutex_lock@plt>
   18cc0:	str	r4, [sp, #20]
   18cc4:	ldr	r4, [fp, #16]
   18cc8:	ldrb	r0, [r5, #28]
   18ccc:	ubfx	r1, r0, #5, #2
   18cd0:	str	r1, [sp, #24]
   18cd4:	cmp	r8, r9
   18cd8:	ble	18cf4 <ftello64@plt+0x740c>
   18cdc:	tst	r0, #8
   18ce0:	bne	18cf4 <ftello64@plt+0x740c>
   18ce4:	ldr	r0, [r5, #16]
   18ce8:	cmp	r0, #0
   18cec:	movne	r0, r5
   18cf0:	blne	17bfc <ftello64@plt+0x6314>
   18cf4:	mov	r7, #1
   18cf8:	mov	sl, #0
   18cfc:	cmp	r4, #0
   18d00:	beq	18d38 <ftello64@plt+0x7450>
   18d04:	ldrb	r0, [r5, #28]
   18d08:	ands	r1, r0, #16
   18d0c:	bne	18d38 <ftello64@plt+0x7450>
   18d10:	and	r0, r0, #6
   18d14:	cmp	r0, #4
   18d18:	bne	18d2c <ftello64@plt+0x7444>
   18d1c:	ldr	r7, [r4]
   18d20:	ldr	r0, [r5, #24]
   18d24:	cmp	r7, r0
   18d28:	bls	18e20 <ftello64@plt+0x7538>
   18d2c:	ldr	r0, [r5, #24]
   18d30:	add	r7, r0, #1
   18d34:	mov	sl, r4
   18d38:	lsl	r0, r7, #3
   18d3c:	bl	25860 <ftello64@plt+0x13f78>
   18d40:	cmp	r0, #0
   18d44:	beq	18e18 <ftello64@plt+0x7530>
   18d48:	mov	r4, r0
   18d4c:	ldr	r0, [fp, #12]
   18d50:	str	r8, [sp]
   18d54:	stmib	sp, {r0, r7}
   18d58:	str	r4, [sp, #12]
   18d5c:	ldr	r0, [sp, #24]
   18d60:	str	r0, [sp, #16]
   18d64:	mov	r0, r5
   18d68:	ldr	r1, [sp, #28]
   18d6c:	mov	r2, r6
   18d70:	mov	r3, r9
   18d74:	bl	18478 <ftello64@plt+0x6b90>
   18d78:	cmp	r0, #0
   18d7c:	beq	18db8 <ftello64@plt+0x74d0>
   18d80:	mvn	r7, #1
   18d84:	cmp	r0, #1
   18d88:	mvneq	r7, #0
   18d8c:	mov	r0, r4
   18d90:	bl	15278 <ftello64@plt+0x3990>
   18d94:	ldr	r0, [sp, #32]
   18d98:	cmp	r0, #0
   18d9c:	beq	18dac <ftello64@plt+0x74c4>
   18da0:	ldr	r0, [sp, #20]
   18da4:	add	r0, r0, #136	; 0x88
   18da8:	bl	114ec <pthread_mutex_unlock@plt>
   18dac:	mov	r0, r7
   18db0:	sub	sp, fp, #28
   18db4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18db8:	cmp	sl, #0
   18dbc:	beq	18df0 <ftello64@plt+0x7508>
   18dc0:	ldrb	r0, [r5, #28]
   18dc4:	ubfx	r3, r0, #1, #2
   18dc8:	mov	r0, sl
   18dcc:	mov	r1, r4
   18dd0:	mov	r2, r7
   18dd4:	bl	1ec3c <ftello64@plt+0xd354>
   18dd8:	ldrb	r1, [r5, #28]
   18ddc:	and	r1, r1, #249	; 0xf9
   18de0:	bfi	r1, r0, #1, #2
   18de4:	strb	r1, [r5, #28]
   18de8:	tst	r0, #3
   18dec:	beq	18e10 <ftello64@plt+0x7528>
   18df0:	ldr	r0, [fp, #20]
   18df4:	cmp	r0, #0
   18df8:	beq	18e08 <ftello64@plt+0x7520>
   18dfc:	ldr	r0, [r4, #4]
   18e00:	sub	r7, r0, r9
   18e04:	b	18d8c <ftello64@plt+0x74a4>
   18e08:	ldr	r7, [r4]
   18e0c:	b	18d8c <ftello64@plt+0x74a4>
   18e10:	mvn	r7, #1
   18e14:	b	18d8c <ftello64@plt+0x74a4>
   18e18:	mvn	r7, #1
   18e1c:	b	18d94 <ftello64@plt+0x74ac>
   18e20:	cmp	r7, #1
   18e24:	bge	18d34 <ftello64@plt+0x744c>
   18e28:	mov	r7, #1
   18e2c:	mov	sl, #0
   18e30:	b	18d38 <ftello64@plt+0x7450>
   18e34:	push	{fp, lr}
   18e38:	mov	fp, sp
   18e3c:	sub	sp, sp, #16
   18e40:	mov	ip, #0
   18e44:	str	ip, [sp, #12]
   18e48:	str	r2, [sp, #4]
   18e4c:	ldr	ip, [fp, #12]
   18e50:	str	ip, [sp, #8]
   18e54:	ldr	ip, [fp, #8]
   18e58:	str	ip, [sp]
   18e5c:	bl	18c54 <ftello64@plt+0x736c>
   18e60:	mov	sp, fp
   18e64:	pop	{fp, pc}
   18e68:	push	{fp, lr}
   18e6c:	mov	fp, sp
   18e70:	sub	sp, sp, #24
   18e74:	mov	ip, #1
   18e78:	str	ip, [sp, #20]
   18e7c:	mov	ip, #0
   18e80:	str	ip, [sp, #8]
   18e84:	ldr	ip, [fp, #20]
   18e88:	str	ip, [sp, #16]
   18e8c:	ldr	ip, [fp, #16]
   18e90:	str	ip, [sp, #12]
   18e94:	ldr	ip, [fp, #12]
   18e98:	str	ip, [sp, #4]
   18e9c:	ldr	ip, [fp, #8]
   18ea0:	str	ip, [sp]
   18ea4:	bl	18eb0 <ftello64@plt+0x75c8>
   18ea8:	mov	sp, fp
   18eac:	pop	{fp, pc}
   18eb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18eb4:	add	fp, sp, #28
   18eb8:	sub	sp, sp, #20
   18ebc:	mov	r6, r2
   18ec0:	mov	r8, r1
   18ec4:	mov	r1, r0
   18ec8:	ldr	r4, [fp, #8]
   18ecc:	orr	r0, r4, r2
   18ed0:	ldr	r2, [fp, #24]
   18ed4:	orrs	r0, r0, r2
   18ed8:	bmi	18f8c <ftello64@plt+0x76a4>
   18edc:	adds	sl, r6, r4
   18ee0:	bvs	18f8c <ftello64@plt+0x76a4>
   18ee4:	mov	r5, #0
   18ee8:	cmp	r4, #1
   18eec:	blt	18f40 <ftello64@plt+0x7658>
   18ef0:	mov	r9, r3
   18ef4:	cmp	r6, #1
   18ef8:	blt	18f48 <ftello64@plt+0x7660>
   18efc:	mov	r0, sl
   18f00:	mov	r5, r1
   18f04:	bl	25860 <ftello64@plt+0x13f78>
   18f08:	cmp	r0, #0
   18f0c:	beq	18f8c <ftello64@plt+0x76a4>
   18f10:	mov	r7, r0
   18f14:	mov	r1, r8
   18f18:	mov	r2, r6
   18f1c:	bl	115c4 <memcpy@plt>
   18f20:	add	r0, r7, r6
   18f24:	mov	r1, r9
   18f28:	mov	r2, r4
   18f2c:	bl	115c4 <memcpy@plt>
   18f30:	ldr	r2, [fp, #24]
   18f34:	mov	r1, r5
   18f38:	mov	r5, r7
   18f3c:	b	18f4c <ftello64@plt+0x7664>
   18f40:	mov	r7, r8
   18f44:	b	18f4c <ftello64@plt+0x7664>
   18f48:	mov	r7, r9
   18f4c:	ldr	r0, [fp, #28]
   18f50:	add	r6, fp, #12
   18f54:	ldm	r6, {r3, r4, r6}
   18f58:	str	r4, [sp]
   18f5c:	stmib	sp, {r2, r6}
   18f60:	str	r0, [sp, #12]
   18f64:	mov	r0, r1
   18f68:	mov	r1, r7
   18f6c:	mov	r2, sl
   18f70:	bl	18c54 <ftello64@plt+0x736c>
   18f74:	mov	r4, r0
   18f78:	mov	r0, r5
   18f7c:	bl	15278 <ftello64@plt+0x3990>
   18f80:	mov	r0, r4
   18f84:	sub	sp, fp, #28
   18f88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18f8c:	mvn	r0, #1
   18f90:	sub	sp, fp, #28
   18f94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18f98:	push	{fp, lr}
   18f9c:	mov	fp, sp
   18fa0:	sub	sp, sp, #24
   18fa4:	mov	ip, #0
   18fa8:	str	ip, [sp, #20]
   18fac:	ldr	ip, [fp, #24]
   18fb0:	str	ip, [sp, #16]
   18fb4:	ldr	ip, [fp, #20]
   18fb8:	str	ip, [sp, #12]
   18fbc:	ldr	ip, [fp, #16]
   18fc0:	str	ip, [sp, #8]
   18fc4:	ldr	ip, [fp, #12]
   18fc8:	str	ip, [sp, #4]
   18fcc:	ldr	ip, [fp, #8]
   18fd0:	str	ip, [sp]
   18fd4:	bl	18eb0 <ftello64@plt+0x75c8>
   18fd8:	mov	sp, fp
   18fdc:	pop	{fp, pc}
   18fe0:	push	{fp, lr}
   18fe4:	mov	fp, sp
   18fe8:	ldrb	ip, [r0, #28]
   18fec:	bic	ip, ip, #6
   18ff0:	cmp	r2, #0
   18ff4:	beq	1900c <ftello64@plt+0x7724>
   18ff8:	ldr	lr, [fp, #8]
   18ffc:	orr	ip, ip, #2
   19000:	strb	ip, [r0, #28]
   19004:	stm	r1, {r2, r3, lr}
   19008:	pop	{fp, pc}
   1900c:	strb	ip, [r0, #28]
   19010:	mov	r0, #0
   19014:	str	r0, [r1]
   19018:	str	r0, [r1, #4]
   1901c:	str	r0, [r1, #8]
   19020:	pop	{fp, pc}
   19024:	ldr	r1, [r0, #4]
   19028:	movw	r2, #255	; 0xff
   1902c:	movt	r2, #4
   19030:	and	r1, r1, r2
   19034:	cmp	r1, #6
   19038:	bne	19044 <ftello64@plt+0x775c>
   1903c:	ldr	r0, [r0]
   19040:	b	190b4 <ftello64@plt+0x77cc>
   19044:	cmp	r1, #3
   19048:	bxne	lr
   1904c:	ldr	r0, [r0]
   19050:	b	15278 <ftello64@plt+0x3990>
   19054:	push	{r4, sl, fp, lr}
   19058:	add	fp, sp, #8
   1905c:	mov	r4, r0
   19060:	ldr	r0, [r0, #24]
   19064:	bl	15278 <ftello64@plt+0x3990>
   19068:	ldr	r0, [r4, #36]	; 0x24
   1906c:	bl	15278 <ftello64@plt+0x3990>
   19070:	ldr	r0, [r4, #40]	; 0x28
   19074:	add	r1, r4, #4
   19078:	cmp	r0, r1
   1907c:	beq	19090 <ftello64@plt+0x77a8>
   19080:	ldr	r0, [r0, #8]
   19084:	bl	15278 <ftello64@plt+0x3990>
   19088:	ldr	r0, [r4, #40]	; 0x28
   1908c:	bl	15278 <ftello64@plt+0x3990>
   19090:	ldr	r0, [r4, #12]
   19094:	bl	15278 <ftello64@plt+0x3990>
   19098:	ldr	r0, [r4, #48]	; 0x30
   1909c:	bl	15278 <ftello64@plt+0x3990>
   190a0:	ldr	r0, [r4, #44]	; 0x2c
   190a4:	bl	15278 <ftello64@plt+0x3990>
   190a8:	mov	r0, r4
   190ac:	pop	{r4, sl, fp, lr}
   190b0:	b	15278 <ftello64@plt+0x3990>
   190b4:	push	{r4, sl, fp, lr}
   190b8:	add	fp, sp, #8
   190bc:	mov	r4, r0
   190c0:	ldr	r0, [r0]
   190c4:	bl	15278 <ftello64@plt+0x3990>
   190c8:	ldr	r0, [r4, #4]
   190cc:	bl	15278 <ftello64@plt+0x3990>
   190d0:	ldr	r0, [r4, #8]
   190d4:	bl	15278 <ftello64@plt+0x3990>
   190d8:	ldr	r0, [r4, #12]
   190dc:	bl	15278 <ftello64@plt+0x3990>
   190e0:	mov	r0, r4
   190e4:	pop	{r4, sl, fp, lr}
   190e8:	b	15278 <ftello64@plt+0x3990>
   190ec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   190f0:	add	fp, sp, #24
   190f4:	mov	r5, r1
   190f8:	mov	r9, r0
   190fc:	mov	r1, #0
   19100:	mov	r2, #160	; 0xa0
   19104:	bl	117b0 <memset@plt>
   19108:	mov	r0, #31
   1910c:	str	r0, [r9, #64]	; 0x40
   19110:	movw	r0, #43689	; 0xaaa9
   19114:	movt	r0, #2730	; 0xaaa
   19118:	cmp	r5, r0
   1911c:	bhi	192a0 <ftello64@plt+0x79b8>
   19120:	add	r0, r5, #1
   19124:	str	r0, [r9, #4]
   19128:	lsl	r0, r0, #3
   1912c:	bl	25860 <ftello64@plt+0x13f78>
   19130:	str	r0, [r9]
   19134:	mov	r0, #1
   19138:	mov	r6, r0
   1913c:	lsl	r0, r0, #1
   19140:	cmp	r6, r5
   19144:	bls	19138 <ftello64@plt+0x7850>
   19148:	mov	r0, #12
   1914c:	mov	r1, r6
   19150:	bl	2580c <ftello64@plt+0x13f24>
   19154:	sub	r1, r6, #1
   19158:	str	r1, [r9, #68]	; 0x44
   1915c:	str	r0, [r9, #32]
   19160:	bl	11684 <__ctype_get_mb_cur_max@plt>
   19164:	str	r0, [r9, #92]	; 0x5c
   19168:	mov	r0, #14
   1916c:	bl	11858 <nl_langinfo@plt>
   19170:	ldrb	r1, [r0]
   19174:	orr	r1, r1, #32
   19178:	cmp	r1, #117	; 0x75
   1917c:	bne	191cc <ftello64@plt+0x78e4>
   19180:	ldrb	r1, [r0, #1]
   19184:	orr	r1, r1, #32
   19188:	cmp	r1, #116	; 0x74
   1918c:	bne	191cc <ftello64@plt+0x78e4>
   19190:	ldrb	r1, [r0, #2]
   19194:	orr	r1, r1, #32
   19198:	cmp	r1, #102	; 0x66
   1919c:	bne	191cc <ftello64@plt+0x78e4>
   191a0:	ldrb	r1, [r0, #3]!
   191a4:	cmp	r1, #45	; 0x2d
   191a8:	addeq	r0, r0, #1
   191ac:	movw	r1, #34342	; 0x8626
   191b0:	movt	r1, #2
   191b4:	bl	11558 <strcmp@plt>
   191b8:	cmp	r0, #0
   191bc:	bne	191cc <ftello64@plt+0x78e4>
   191c0:	ldrb	r0, [r9, #88]	; 0x58
   191c4:	orr	r0, r0, #4
   191c8:	strb	r0, [r9, #88]	; 0x58
   191cc:	ldrb	r0, [r9, #88]	; 0x58
   191d0:	and	r1, r0, #247	; 0xf7
   191d4:	strb	r1, [r9, #88]	; 0x58
   191d8:	ldr	r1, [r9, #92]	; 0x5c
   191dc:	cmp	r1, #2
   191e0:	blt	19284 <ftello64@plt+0x799c>
   191e4:	tst	r0, #4
   191e8:	bne	19278 <ftello64@plt+0x7990>
   191ec:	mov	r8, #1
   191f0:	mov	r0, #32
   191f4:	mov	r1, #1
   191f8:	bl	2580c <ftello64@plt+0x13f24>
   191fc:	str	r0, [r9, #60]	; 0x3c
   19200:	cmp	r0, #0
   19204:	beq	192a0 <ftello64@plt+0x79b8>
   19208:	mov	r7, #0
   1920c:	mov	r6, #0
   19210:	b	19224 <ftello64@plt+0x793c>
   19214:	add	r7, r7, r4
   19218:	add	r6, r6, #1
   1921c:	cmp	r6, #8
   19220:	beq	19284 <ftello64@plt+0x799c>
   19224:	mov	r4, #0
   19228:	b	19238 <ftello64@plt+0x7950>
   1922c:	add	r4, r4, #1
   19230:	cmp	r4, #32
   19234:	beq	19214 <ftello64@plt+0x792c>
   19238:	add	r5, r7, r4
   1923c:	mov	r0, r5
   19240:	bl	117bc <btowc@plt>
   19244:	cmn	r0, #1
   19248:	beq	1925c <ftello64@plt+0x7974>
   1924c:	ldr	r1, [r9, #60]	; 0x3c
   19250:	ldr	r2, [r1, r6, lsl #2]
   19254:	orr	r2, r2, r8, lsl r4
   19258:	str	r2, [r1, r6, lsl #2]
   1925c:	cmp	r5, #127	; 0x7f
   19260:	bhi	1922c <ftello64@plt+0x7944>
   19264:	cmp	r5, r0
   19268:	ldrbne	r0, [r9, #88]	; 0x58
   1926c:	orrne	r0, r0, #8
   19270:	strbne	r0, [r9, #88]	; 0x58
   19274:	b	1922c <ftello64@plt+0x7944>
   19278:	movw	r0, #35132	; 0x893c
   1927c:	movt	r0, #2
   19280:	str	r0, [r9, #60]	; 0x3c
   19284:	ldr	r0, [r9]
   19288:	cmp	r0, #0
   1928c:	ldrne	r1, [r9, #32]
   19290:	movne	r0, #0
   19294:	cmpne	r1, #0
   19298:	moveq	r0, #12
   1929c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   192a0:	mov	r0, #12
   192a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   192a8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   192ac:	add	fp, sp, #24
   192b0:	sub	sp, sp, #8
   192b4:	mov	r8, r3
   192b8:	mov	r5, r2
   192bc:	mov	r7, r1
   192c0:	mov	r4, r0
   192c4:	vmov.i32	q8, #0	; 0x00000000
   192c8:	mov	r0, #80	; 0x50
   192cc:	mov	r1, r4
   192d0:	vst1.32	{d16-d17}, [r1], r0
   192d4:	mov	r0, #0
   192d8:	str	r0, [r1]
   192dc:	add	r0, r4, #64	; 0x40
   192e0:	vst1.32	{d16-d17}, [r0]
   192e4:	add	r0, r4, #48	; 0x30
   192e8:	vst1.32	{d16-d17}, [r0]
   192ec:	add	r0, r4, #32
   192f0:	vst1.32	{d16-d17}, [r0]
   192f4:	add	r0, r4, #16
   192f8:	vst1.32	{d16-d17}, [r0]
   192fc:	ldr	r6, [fp, #12]
   19300:	str	r6, [sp, #4]
   19304:	ldr	r9, [fp, #8]
   19308:	str	r9, [sp]
   1930c:	mov	r0, r7
   19310:	mov	r1, r2
   19314:	mov	r2, r4
   19318:	bl	19b00 <ftello64@plt+0x8218>
   1931c:	cmp	r5, #1
   19320:	blt	19338 <ftello64@plt+0x7a50>
   19324:	add	r1, r5, #1
   19328:	mov	r0, r4
   1932c:	bl	19b58 <ftello64@plt+0x8270>
   19330:	cmp	r0, #0
   19334:	bne	193f0 <ftello64@plt+0x7b08>
   19338:	ldrb	r0, [r4, #75]	; 0x4b
   1933c:	cmp	r0, #0
   19340:	ldrne	r7, [r4, #4]
   19344:	str	r7, [r4, #4]
   19348:	ldr	r0, [r6, #92]	; 0x5c
   1934c:	cmp	r9, #0
   19350:	beq	193ac <ftello64@plt+0x7ac4>
   19354:	cmp	r0, #2
   19358:	blt	193c0 <ftello64@plt+0x7ad8>
   1935c:	mov	r0, r4
   19360:	bl	19bfc <ftello64@plt+0x8314>
   19364:	cmp	r0, #0
   19368:	bne	193f0 <ftello64@plt+0x7b08>
   1936c:	ldr	r1, [r4, #32]
   19370:	mov	r0, #0
   19374:	cmp	r1, r5
   19378:	bge	193f0 <ftello64@plt+0x7b08>
   1937c:	ldr	r2, [r4, #28]
   19380:	ldr	r1, [r4, #36]	; 0x24
   19384:	ldr	r3, [r6, #92]	; 0x5c
   19388:	add	r2, r3, r2
   1938c:	cmp	r1, r2
   19390:	bgt	193f0 <ftello64@plt+0x7b08>
   19394:	lsl	r1, r1, #1
   19398:	mov	r0, r4
   1939c:	bl	19b58 <ftello64@plt+0x8270>
   193a0:	cmp	r0, #0
   193a4:	beq	1935c <ftello64@plt+0x7a74>
   193a8:	b	193f0 <ftello64@plt+0x7b08>
   193ac:	cmp	r0, #2
   193b0:	blt	193cc <ftello64@plt+0x7ae4>
   193b4:	mov	r0, r4
   193b8:	bl	1a20c <ftello64@plt+0x8924>
   193bc:	b	193ec <ftello64@plt+0x7b04>
   193c0:	mov	r0, r4
   193c4:	bl	1a198 <ftello64@plt+0x88b0>
   193c8:	b	193ec <ftello64@plt+0x7b04>
   193cc:	cmp	r8, #0
   193d0:	beq	193e0 <ftello64@plt+0x7af8>
   193d4:	mov	r0, r4
   193d8:	bl	1a3c8 <ftello64@plt+0x8ae0>
   193dc:	b	193ec <ftello64@plt+0x7b04>
   193e0:	ldr	r0, [r4, #36]	; 0x24
   193e4:	str	r0, [r4, #28]
   193e8:	str	r0, [r4, #32]
   193ec:	mov	r0, #0
   193f0:	sub	sp, fp, #24
   193f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   193f8:	push	{r4, r5, fp, lr}
   193fc:	add	fp, sp, #8
   19400:	ldr	r4, [r0]
   19404:	ldr	r0, [r4, #56]	; 0x38
   19408:	cmp	r0, #0
   1940c:	beq	19424 <ftello64@plt+0x7b3c>
   19410:	ldr	r5, [r0]
   19414:	bl	15278 <ftello64@plt+0x3990>
   19418:	cmp	r5, #0
   1941c:	mov	r0, r5
   19420:	bne	19410 <ftello64@plt+0x7b28>
   19424:	mov	r0, #31
   19428:	str	r0, [r4, #64]	; 0x40
   1942c:	mov	r5, #0
   19430:	str	r5, [r4, #52]	; 0x34
   19434:	str	r5, [r4, #56]	; 0x38
   19438:	ldr	r0, [r4, #16]
   1943c:	bl	15278 <ftello64@plt+0x3990>
   19440:	str	r5, [r4, #16]
   19444:	pop	{r4, r5, fp, pc}
   19448:	push	{r4, sl, fp, lr}
   1944c:	add	fp, sp, #8
   19450:	mov	r4, r0
   19454:	ldr	r0, [r0, #8]
   19458:	bl	15278 <ftello64@plt+0x3990>
   1945c:	ldr	r0, [r4, #12]
   19460:	bl	15278 <ftello64@plt+0x3990>
   19464:	ldrb	r0, [r4, #75]	; 0x4b
   19468:	cmp	r0, #0
   1946c:	popeq	{r4, sl, fp, pc}
   19470:	ldr	r0, [r4, #4]
   19474:	pop	{r4, sl, fp, lr}
   19478:	b	15278 <ftello64@plt+0x3990>
   1947c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19480:	add	fp, sp, #28
   19484:	sub	sp, sp, #20
   19488:	mov	r8, r3
   1948c:	mov	r4, r2
   19490:	mov	r7, r1
   19494:	mov	r5, r0
   19498:	ldr	r9, [r1]
   1949c:	str	r2, [r9, #128]	; 0x80
   194a0:	orr	r2, r2, #8388608	; 0x800000
   194a4:	add	sl, sp, #12
   194a8:	mov	r0, sl
   194ac:	mov	r1, r5
   194b0:	bl	1a420 <ftello64@plt+0x8b38>
   194b4:	mov	r6, #0
   194b8:	stm	sp, {r6, r8}
   194bc:	mov	r0, r5
   194c0:	mov	r1, r7
   194c4:	mov	r2, sl
   194c8:	mov	r3, r4
   194cc:	bl	1a440 <ftello64@plt+0x8b58>
   194d0:	mov	r7, r0
   194d4:	cmp	r0, #0
   194d8:	bne	194e8 <ftello64@plt+0x7c00>
   194dc:	ldr	r0, [r8]
   194e0:	cmp	r0, #0
   194e4:	bne	19534 <ftello64@plt+0x7c4c>
   194e8:	mov	r0, r9
   194ec:	mov	r1, #0
   194f0:	mov	r2, #0
   194f4:	mov	r3, #2
   194f8:	bl	1a5a8 <ftello64@plt+0x8cc0>
   194fc:	mov	r4, r0
   19500:	cmp	r7, #0
   19504:	beq	19524 <ftello64@plt+0x7c3c>
   19508:	mov	r0, r9
   1950c:	mov	r1, r7
   19510:	mov	r2, r4
   19514:	mov	r3, #16
   19518:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1951c:	mov	r6, r0
   19520:	b	19528 <ftello64@plt+0x7c40>
   19524:	mov	r6, r4
   19528:	cmp	r4, #0
   1952c:	cmpne	r6, #0
   19530:	beq	19540 <ftello64@plt+0x7c58>
   19534:	mov	r0, r6
   19538:	sub	sp, fp, #28
   1953c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19540:	mov	r0, #12
   19544:	str	r0, [r8]
   19548:	mov	r6, #0
   1954c:	b	19534 <ftello64@plt+0x7c4c>
   19550:	push	{r4, r5, r6, r7, fp, lr}
   19554:	add	fp, sp, #16
   19558:	mov	r6, r0
   1955c:	ldr	r4, [r0]
   19560:	ldr	r0, [r4, #4]
   19564:	lsl	r0, r0, #2
   19568:	bl	25860 <ftello64@plt+0x13f78>
   1956c:	str	r0, [r4, #12]
   19570:	ldr	r0, [r4, #4]
   19574:	lsl	r0, r0, #2
   19578:	bl	25860 <ftello64@plt+0x13f78>
   1957c:	str	r0, [r4, #16]
   19580:	ldr	r0, [r4, #4]
   19584:	add	r0, r0, r0, lsl #1
   19588:	lsl	r0, r0, #2
   1958c:	bl	25860 <ftello64@plt+0x13f78>
   19590:	str	r0, [r4, #20]
   19594:	ldr	r0, [r4, #4]
   19598:	add	r0, r0, r0, lsl #1
   1959c:	lsl	r0, r0, #2
   195a0:	bl	25860 <ftello64@plt+0x13f78>
   195a4:	str	r0, [r4, #24]
   195a8:	ldr	r1, [r4, #12]
   195ac:	mov	r7, #12
   195b0:	cmp	r1, #0
   195b4:	ldrne	r1, [r4, #16]
   195b8:	cmpne	r1, #0
   195bc:	beq	195d0 <ftello64@plt+0x7ce8>
   195c0:	cmp	r0, #0
   195c4:	ldrne	r0, [r4, #20]
   195c8:	cmpne	r0, #0
   195cc:	bne	195d8 <ftello64@plt+0x7cf0>
   195d0:	mov	r0, r7
   195d4:	pop	{r4, r5, r6, r7, fp, pc}
   195d8:	ldr	r0, [r6, #24]
   195dc:	lsl	r0, r0, #2
   195e0:	bl	25860 <ftello64@plt+0x13f78>
   195e4:	str	r0, [r4, #132]	; 0x84
   195e8:	cmp	r0, #0
   195ec:	beq	19690 <ftello64@plt+0x7da8>
   195f0:	ldr	r0, [r6, #24]
   195f4:	cmp	r0, #0
   195f8:	beq	19618 <ftello64@plt+0x7d30>
   195fc:	ldr	r0, [r4, #132]	; 0x84
   19600:	mov	r1, #0
   19604:	str	r1, [r0, r1, lsl #2]
   19608:	add	r1, r1, #1
   1960c:	ldr	r2, [r6, #24]
   19610:	cmp	r1, r2
   19614:	bcc	19604 <ftello64@plt+0x7d1c>
   19618:	ldr	r0, [r4, #52]	; 0x34
   1961c:	movw	r1, #54592	; 0xd540
   19620:	movt	r1, #1
   19624:	mov	r2, r4
   19628:	bl	1d4c0 <ftello64@plt+0xbbd8>
   1962c:	ldr	r1, [r6, #24]
   19630:	mov	r0, #0
   19634:	cmp	r1, #0
   19638:	beq	19674 <ftello64@plt+0x7d8c>
   1963c:	ldr	r2, [r4, #132]	; 0x84
   19640:	ldr	r3, [r2]
   19644:	cmp	r3, #0
   19648:	bne	19678 <ftello64@plt+0x7d90>
   1964c:	mov	r3, #1
   19650:	mov	r0, r3
   19654:	ldr	r1, [r6, #24]
   19658:	cmp	r3, r1
   1965c:	bcs	19678 <ftello64@plt+0x7d90>
   19660:	ldr	r5, [r2, r0, lsl #2]
   19664:	add	r3, r0, #1
   19668:	cmp	r0, r5
   1966c:	beq	19650 <ftello64@plt+0x7d68>
   19670:	b	19678 <ftello64@plt+0x7d90>
   19674:	mov	r1, #0
   19678:	cmp	r0, r1
   1967c:	bne	19690 <ftello64@plt+0x7da8>
   19680:	ldr	r0, [r4, #132]	; 0x84
   19684:	bl	15278 <ftello64@plt+0x3990>
   19688:	mov	r0, #0
   1968c:	str	r0, [r4, #132]	; 0x84
   19690:	ldr	r0, [r4, #52]	; 0x34
   19694:	movw	r1, #54744	; 0xd5d8
   19698:	movt	r1, #1
   1969c:	mov	r2, r6
   196a0:	bl	1afec <ftello64@plt+0x9704>
   196a4:	cmp	r0, #0
   196a8:	bne	19768 <ftello64@plt+0x7e80>
   196ac:	ldr	r0, [r4, #52]	; 0x34
   196b0:	movw	r1, #54880	; 0xd660
   196b4:	movt	r1, #1
   196b8:	mov	r2, r4
   196bc:	bl	1afec <ftello64@plt+0x9704>
   196c0:	cmp	r0, #0
   196c4:	bne	19768 <ftello64@plt+0x7e80>
   196c8:	ldr	r0, [r4, #52]	; 0x34
   196cc:	movw	r1, #55024	; 0xd6f0
   196d0:	movt	r1, #1
   196d4:	mov	r2, r4
   196d8:	bl	1d4c0 <ftello64@plt+0xbbd8>
   196dc:	ldr	r0, [r4, #52]	; 0x34
   196e0:	movw	r1, #55124	; 0xd754
   196e4:	movt	r1, #1
   196e8:	mov	r2, r4
   196ec:	bl	1d4c0 <ftello64@plt+0xbbd8>
   196f0:	cmp	r0, #0
   196f4:	bne	19768 <ftello64@plt+0x7e80>
   196f8:	mov	r0, r4
   196fc:	bl	1d874 <ftello64@plt+0xbf8c>
   19700:	cmp	r0, #0
   19704:	bne	19768 <ftello64@plt+0x7e80>
   19708:	ldrb	r0, [r6, #28]
   1970c:	tst	r0, #16
   19710:	bne	1972c <ftello64@plt+0x7e44>
   19714:	ldr	r0, [r6, #24]
   19718:	cmp	r0, #0
   1971c:	beq	1972c <ftello64@plt+0x7e44>
   19720:	ldrb	r0, [r4, #88]	; 0x58
   19724:	tst	r0, #1
   19728:	bne	19738 <ftello64@plt+0x7e50>
   1972c:	ldr	r0, [r4, #76]	; 0x4c
   19730:	cmp	r0, #0
   19734:	beq	19760 <ftello64@plt+0x7e78>
   19738:	ldr	r0, [r4, #8]
   1973c:	add	r0, r0, r0, lsl #1
   19740:	lsl	r0, r0, #2
   19744:	bl	25860 <ftello64@plt+0x13f78>
   19748:	str	r0, [r4, #28]
   1974c:	cmp	r0, #0
   19750:	beq	195d0 <ftello64@plt+0x7ce8>
   19754:	mov	r0, r4
   19758:	pop	{r4, r5, r6, r7, fp, lr}
   1975c:	b	1d928 <ftello64@plt+0xc040>
   19760:	mov	r7, #0
   19764:	mov	r0, r7
   19768:	pop	{r4, r5, r6, r7, fp, pc}
   1976c:	push	{r4, r5, r6, r7, fp, lr}
   19770:	add	fp, sp, #16
   19774:	ldr	r1, [r0, #8]
   19778:	cmp	r1, #0
   1977c:	beq	1979c <ftello64@plt+0x7eb4>
   19780:	ldr	r3, [r0]
   19784:	mov	r5, #0
   19788:	mov	ip, #1
   1978c:	mov	lr, #139	; 0x8b
   19790:	mov	r2, #0
   19794:	mov	r4, #0
   19798:	b	197cc <ftello64@plt+0x7ee4>
   1979c:	mov	r2, #0
   197a0:	mov	r5, #0
   197a4:	b	19868 <ftello64@plt+0x7f80>
   197a8:	ldrsb	r1, [r1]
   197ac:	cmp	r1, #0
   197b0:	mov	r1, #0
   197b4:	movwmi	r1, #1
   197b8:	orr	r2, r2, r1
   197bc:	ldr	r1, [r0, #8]
   197c0:	add	r4, r4, #1
   197c4:	cmp	r4, r1
   197c8:	bcs	19868 <ftello64@plt+0x7f80>
   197cc:	add	r1, r3, r4, lsl #3
   197d0:	ldrb	r6, [r1, #4]
   197d4:	sub	r6, r6, #1
   197d8:	cmp	r6, #11
   197dc:	bhi	1990c <ftello64@plt+0x8024>
   197e0:	add	r7, pc, #0
   197e4:	ldr	pc, [r7, r6, lsl #2]
   197e8:	andeq	r9, r1, r8, lsr #15
   197ec:			; <UNDEFINED> instruction: 0x000197bc
   197f0:	andeq	r9, r1, r8, lsl r8
   197f4:			; <UNDEFINED> instruction: 0x000197bc
   197f8:	andeq	r9, r1, r0, ror #16
   197fc:	andeq	r9, r1, r8, lsl #18
   19800:	andeq	r9, r1, ip, lsl #18
   19804:			; <UNDEFINED> instruction: 0x000197bc
   19808:			; <UNDEFINED> instruction: 0x000197bc
   1980c:			; <UNDEFINED> instruction: 0x000197bc
   19810:			; <UNDEFINED> instruction: 0x000197bc
   19814:	andeq	r9, r1, r0, asr #16
   19818:	ldr	r1, [r3, r4, lsl #3]
   1981c:	add	r1, r1, #16
   19820:	mov	r6, #0
   19824:	ldr	r7, [r1, r6, lsl #2]
   19828:	cmp	r7, #0
   1982c:	bne	19908 <ftello64@plt+0x8020>
   19830:	add	r6, r6, #1
   19834:	cmp	r6, #4
   19838:	bne	19824 <ftello64@plt+0x7f3c>
   1983c:	b	197bc <ftello64@plt+0x7ed4>
   19840:	ldr	r1, [r3, r4, lsl #3]
   19844:	sub	r1, r1, #16
   19848:	ror	r1, r1, #4
   1984c:	cmp	r1, #7
   19850:	bhi	19908 <ftello64@plt+0x8020>
   19854:	tst	lr, ip, lsl r1
   19858:	bne	197bc <ftello64@plt+0x7ed4>
   1985c:	b	19908 <ftello64@plt+0x8020>
   19860:	mov	r5, #1
   19864:	b	197bc <ftello64@plt+0x7ed4>
   19868:	tst	r2, #1
   1986c:	tsteq	r5, #1
   19870:	beq	198d8 <ftello64@plt+0x7ff0>
   19874:	ldr	r1, [r0, #8]
   19878:	cmp	r1, #0
   1987c:	beq	198d8 <ftello64@plt+0x7ff0>
   19880:	mov	r2, #0
   19884:	mov	r3, #7
   19888:	b	198a4 <ftello64@plt+0x7fbc>
   1988c:	bfi	r1, r3, #0, #8
   19890:	str	r1, [r4, #4]
   19894:	ldr	r1, [r0, #8]
   19898:	add	r2, r2, #1
   1989c:	cmp	r2, r1
   198a0:	bcs	198d8 <ftello64@plt+0x7ff0>
   198a4:	ldr	r1, [r0]
   198a8:	add	r4, r1, r2, lsl #3
   198ac:	ldr	r1, [r4, #4]
   198b0:	uxtb	r6, r1
   198b4:	cmp	r6, #5
   198b8:	beq	1988c <ftello64@plt+0x7fa4>
   198bc:	cmp	r6, #1
   198c0:	bne	19894 <ftello64@plt+0x7fac>
   198c4:	ldrsb	r7, [r4]
   198c8:	cmn	r7, #1
   198cc:	bgt	19894 <ftello64@plt+0x7fac>
   198d0:	bic	r1, r1, #2097152	; 0x200000
   198d4:	b	19890 <ftello64@plt+0x7fa8>
   198d8:	mov	r1, #1
   198dc:	str	r1, [r0, #92]	; 0x5c
   198e0:	ldr	r1, [r0, #76]	; 0x4c
   198e4:	mov	r2, #0
   198e8:	cmp	r1, #0
   198ec:	movwgt	r2, #1
   198f0:	orr	r1, r5, r2
   198f4:	and	r1, r1, #1
   198f8:	ldrb	r2, [r0, #88]	; 0x58
   198fc:	and	r2, r2, #249	; 0xf9
   19900:	orr	r1, r2, r1, lsl #1
   19904:	strb	r1, [r0, #88]	; 0x58
   19908:	pop	{r4, r5, r6, r7, fp, pc}
   1990c:	bl	118ac <abort@plt>
   19910:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   19914:	add	fp, sp, #24
   19918:	sub	sp, sp, #16
   1991c:	mov	r9, r0
   19920:	ldr	r0, [r0, #24]
   19924:	ldr	r1, [r9, #52]	; 0x34
   19928:	ldr	r1, [r1, #12]
   1992c:	ldr	r1, [r1, #28]
   19930:	str	r1, [r9, #72]	; 0x48
   19934:	add	r1, r1, r1, lsl #1
   19938:	add	r1, r0, r1, lsl #2
   1993c:	mov	r0, sp
   19940:	bl	1e654 <ftello64@plt+0xcd6c>
   19944:	str	r0, [sp, #12]
   19948:	cmp	r0, #0
   1994c:	bne	19a30 <ftello64@plt+0x8148>
   19950:	ldr	r0, [r9, #76]	; 0x4c
   19954:	cmp	r0, #1
   19958:	blt	19a38 <ftello64@plt+0x8150>
   1995c:	ldr	r0, [sp, #4]
   19960:	cmp	r0, #1
   19964:	blt	19a38 <ftello64@plt+0x8150>
   19968:	mov	r7, #0
   1996c:	mov	r8, sp
   19970:	b	19984 <ftello64@plt+0x809c>
   19974:	add	r7, r7, #1
   19978:	ldr	r0, [sp, #4]
   1997c:	cmp	r7, r0
   19980:	bge	19a38 <ftello64@plt+0x8150>
   19984:	ldr	r2, [sp, #8]
   19988:	ldr	r1, [r2, r7, lsl #2]
   1998c:	ldr	r3, [r9]
   19990:	add	r6, r3, r1, lsl #3
   19994:	ldrb	r6, [r6, #4]
   19998:	cmp	r6, #4
   1999c:	bne	19974 <ftello64@plt+0x808c>
   199a0:	mov	r6, #0
   199a4:	cmp	r0, #1
   199a8:	bge	199bc <ftello64@plt+0x80d4>
   199ac:	b	199e0 <ftello64@plt+0x80f8>
   199b0:	add	r6, r6, #1
   199b4:	cmp	r0, r6
   199b8:	beq	199e0 <ftello64@plt+0x80f8>
   199bc:	ldr	r5, [r2, r6, lsl #2]
   199c0:	add	r4, r3, r5, lsl #3
   199c4:	ldrb	r4, [r4, #4]
   199c8:	cmp	r4, #9
   199cc:	bne	199b0 <ftello64@plt+0x80c8>
   199d0:	ldr	r4, [r3, r1, lsl #3]
   199d4:	ldr	r5, [r3, r5, lsl #3]
   199d8:	cmp	r5, r4
   199dc:	bne	199b0 <ftello64@plt+0x80c8>
   199e0:	cmp	r6, r0
   199e4:	beq	19974 <ftello64@plt+0x808c>
   199e8:	ldr	r0, [r9, #20]
   199ec:	add	r1, r1, r1, lsl #1
   199f0:	add	r0, r0, r1, lsl #2
   199f4:	ldr	r0, [r0, #8]
   199f8:	ldr	r6, [r0]
   199fc:	mov	r0, r8
   19a00:	mov	r1, r6
   19a04:	bl	1e6d0 <ftello64@plt+0xcde8>
   19a08:	cmp	r0, #0
   19a0c:	bne	19974 <ftello64@plt+0x808c>
   19a10:	ldr	r0, [r9, #24]
   19a14:	add	r1, r6, r6, lsl #1
   19a18:	add	r1, r0, r1, lsl #2
   19a1c:	mov	r0, r8
   19a20:	bl	1e250 <ftello64@plt+0xc968>
   19a24:	mov	r7, #0
   19a28:	cmp	r0, #0
   19a2c:	beq	19974 <ftello64@plt+0x808c>
   19a30:	sub	sp, fp, #24
   19a34:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   19a38:	add	r0, sp, #12
   19a3c:	mov	r2, sp
   19a40:	mov	r1, r9
   19a44:	mov	r3, #0
   19a48:	bl	1e740 <ftello64@plt+0xce58>
   19a4c:	str	r0, [r9, #36]	; 0x24
   19a50:	cmp	r0, #0
   19a54:	beq	19ad4 <ftello64@plt+0x81ec>
   19a58:	ldrsb	r1, [r0, #52]	; 0x34
   19a5c:	cmn	r1, #1
   19a60:	ble	19a74 <ftello64@plt+0x818c>
   19a64:	str	r0, [r9, #40]	; 0x28
   19a68:	str	r0, [r9, #44]	; 0x2c
   19a6c:	str	r0, [r9, #48]	; 0x30
   19a70:	b	19aec <ftello64@plt+0x8204>
   19a74:	add	r5, sp, #12
   19a78:	mov	r6, sp
   19a7c:	mov	r0, r5
   19a80:	mov	r1, r9
   19a84:	mov	r2, r6
   19a88:	mov	r3, #1
   19a8c:	bl	1e740 <ftello64@plt+0xce58>
   19a90:	str	r0, [r9, #40]	; 0x28
   19a94:	mov	r0, r5
   19a98:	mov	r1, r9
   19a9c:	mov	r2, r6
   19aa0:	mov	r3, #2
   19aa4:	bl	1e740 <ftello64@plt+0xce58>
   19aa8:	str	r0, [r9, #44]	; 0x2c
   19aac:	mov	r0, r5
   19ab0:	mov	r1, r9
   19ab4:	mov	r2, r6
   19ab8:	mov	r3, #6
   19abc:	bl	1e740 <ftello64@plt+0xce58>
   19ac0:	str	r0, [r9, #48]	; 0x30
   19ac4:	ldr	r1, [r9, #40]	; 0x28
   19ac8:	cmp	r1, #0
   19acc:	cmpne	r0, #0
   19ad0:	bne	19ae0 <ftello64@plt+0x81f8>
   19ad4:	ldr	r0, [sp, #12]
   19ad8:	sub	sp, fp, #24
   19adc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   19ae0:	ldr	r0, [r9, #44]	; 0x2c
   19ae4:	cmp	r0, #0
   19ae8:	beq	19ad4 <ftello64@plt+0x81ec>
   19aec:	ldr	r0, [sp, #8]
   19af0:	bl	15278 <ftello64@plt+0x3990>
   19af4:	mov	r0, #0
   19af8:	sub	sp, fp, #24
   19afc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   19b00:	str	r1, [r2, #48]	; 0x30
   19b04:	str	r0, [r2]
   19b08:	str	r3, [r2, #64]	; 0x40
   19b0c:	str	r1, [r2, #44]	; 0x2c
   19b10:	ldr	r0, [sp]
   19b14:	strb	r0, [r2, #72]	; 0x48
   19b18:	cmp	r3, #0
   19b1c:	movwne	r3, #1
   19b20:	orr	r0, r3, r0
   19b24:	strb	r0, [r2, #75]	; 0x4b
   19b28:	ldr	r0, [sp, #4]
   19b2c:	ldr	r3, [r0, #92]	; 0x5c
   19b30:	str	r3, [r2, #80]	; 0x50
   19b34:	ldrb	r3, [r0, #88]	; 0x58
   19b38:	ubfx	r3, r3, #2, #1
   19b3c:	strb	r3, [r2, #73]	; 0x49
   19b40:	ldrb	r0, [r0, #88]	; 0x58
   19b44:	str	r1, [r2, #56]	; 0x38
   19b48:	str	r1, [r2, #52]	; 0x34
   19b4c:	ubfx	r0, r0, #3, #1
   19b50:	strb	r0, [r2, #74]	; 0x4a
   19b54:	bx	lr
   19b58:	push	{r4, r5, r6, r7, fp, lr}
   19b5c:	add	fp, sp, #16
   19b60:	mov	r4, r1
   19b64:	mov	r5, r0
   19b68:	ldr	r0, [r0, #80]	; 0x50
   19b6c:	cmp	r0, #2
   19b70:	blt	19bbc <ftello64@plt+0x82d4>
   19b74:	mov	r6, #12
   19b78:	cmn	r4, #-1073741823	; 0xc0000001
   19b7c:	bhi	19be8 <ftello64@plt+0x8300>
   19b80:	ldr	r0, [r5, #8]
   19b84:	lsl	r7, r4, #2
   19b88:	mov	r1, r7
   19b8c:	bl	25890 <ftello64@plt+0x13fa8>
   19b90:	cmp	r0, #0
   19b94:	beq	19be8 <ftello64@plt+0x8300>
   19b98:	str	r0, [r5, #8]
   19b9c:	ldr	r0, [r5, #12]
   19ba0:	cmp	r0, #0
   19ba4:	beq	19bbc <ftello64@plt+0x82d4>
   19ba8:	mov	r1, r7
   19bac:	bl	25890 <ftello64@plt+0x13fa8>
   19bb0:	cmp	r0, #0
   19bb4:	beq	19be8 <ftello64@plt+0x8300>
   19bb8:	str	r0, [r5, #12]
   19bbc:	ldrb	r0, [r5, #75]	; 0x4b
   19bc0:	cmp	r0, #0
   19bc4:	beq	19be0 <ftello64@plt+0x82f8>
   19bc8:	ldr	r0, [r5, #4]
   19bcc:	mov	r1, r4
   19bd0:	bl	25890 <ftello64@plt+0x13fa8>
   19bd4:	cmp	r0, #0
   19bd8:	beq	19bf0 <ftello64@plt+0x8308>
   19bdc:	str	r0, [r5, #4]
   19be0:	str	r4, [r5, #36]	; 0x24
   19be4:	mov	r6, #0
   19be8:	mov	r0, r6
   19bec:	pop	{r4, r5, r6, r7, fp, pc}
   19bf0:	mov	r6, #12
   19bf4:	mov	r0, r6
   19bf8:	pop	{r4, r5, r6, r7, fp, pc}
   19bfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19c00:	add	fp, sp, #28
   19c04:	sub	sp, sp, #92	; 0x5c
   19c08:	mov	r9, r0
   19c0c:	ldrb	r0, [r0, #74]	; 0x4a
   19c10:	ldr	sl, [r9, #28]
   19c14:	ldr	r4, [r9, #36]	; 0x24
   19c18:	ldr	r1, [r9, #48]	; 0x30
   19c1c:	cmp	r4, r1
   19c20:	movgt	r4, r1
   19c24:	cmp	r0, #0
   19c28:	bne	19c44 <ftello64@plt+0x835c>
   19c2c:	ldr	r0, [r9, #64]	; 0x40
   19c30:	cmp	r0, #0
   19c34:	bne	19c44 <ftello64@plt+0x835c>
   19c38:	ldrb	r0, [r9, #76]	; 0x4c
   19c3c:	cmp	r0, #0
   19c40:	beq	19c4c <ftello64@plt+0x8364>
   19c44:	ldr	r7, [r9, #32]
   19c48:	b	19e20 <ftello64@plt+0x8538>
   19c4c:	cmp	r4, sl
   19c50:	ble	19df4 <ftello64@plt+0x850c>
   19c54:	add	r5, r9, #16
   19c58:	str	r4, [sp, #4]
   19c5c:	b	19c80 <ftello64@plt+0x8398>
   19c60:	ldr	r1, [r9, #4]
   19c64:	strb	r0, [r1, sl]
   19c68:	ldr	r1, [r9, #8]
   19c6c:	str	r0, [r1, sl, lsl #2]
   19c70:	add	sl, sl, #1
   19c74:	cmp	r4, sl
   19c78:	mov	r7, sl
   19c7c:	ble	1a164 <ftello64@plt+0x887c>
   19c80:	ldr	r0, [r9]
   19c84:	ldr	r1, [r9, #24]
   19c88:	add	r1, r1, sl
   19c8c:	ldrb	r6, [r0, r1]
   19c90:	tst	r6, #128	; 0x80
   19c94:	bne	19cb8 <ftello64@plt+0x83d0>
   19c98:	mov	r0, r5
   19c9c:	bl	115f4 <mbsinit@plt>
   19ca0:	cmp	r0, #0
   19ca4:	beq	19cb8 <ftello64@plt+0x83d0>
   19ca8:	mov	r0, r6
   19cac:	bl	11894 <towupper@plt>
   19cb0:	cmp	r0, #127	; 0x7f
   19cb4:	bls	19c60 <ftello64@plt+0x8378>
   19cb8:	ldm	r5, {r0, r1}
   19cbc:	str	r1, [fp, #-36]	; 0xffffffdc
   19cc0:	str	r0, [fp, #-40]	; 0xffffffd8
   19cc4:	sub	r2, r4, sl
   19cc8:	ldr	r0, [r9]
   19ccc:	ldr	r1, [r9, #24]
   19cd0:	add	r0, r0, r1
   19cd4:	add	r1, r0, sl
   19cd8:	add	r0, sp, #12
   19cdc:	mov	r3, r5
   19ce0:	bl	261d0 <ftello64@plt+0x148e8>
   19ce4:	mov	r4, r0
   19ce8:	sub	r8, r0, #1
   19cec:	cmn	r8, #4
   19cf0:	bhi	19dac <ftello64@plt+0x84c4>
   19cf4:	ldr	r0, [sp, #12]
   19cf8:	bl	11894 <towupper@plt>
   19cfc:	mov	r6, r0
   19d00:	ldr	r0, [sp, #12]
   19d04:	cmp	r6, r0
   19d08:	bne	19d28 <ftello64@plt+0x8440>
   19d0c:	ldr	r1, [r9]
   19d10:	ldr	r0, [r9, #4]
   19d14:	ldr	r2, [r9, #24]
   19d18:	add	r0, r0, sl
   19d1c:	add	r1, r1, r2
   19d20:	add	r1, r1, sl
   19d24:	b	19d50 <ftello64@plt+0x8468>
   19d28:	add	r7, sp, #16
   19d2c:	mov	r0, r7
   19d30:	mov	r1, r6
   19d34:	sub	r2, fp, #40	; 0x28
   19d38:	bl	11528 <wcrtomb@plt>
   19d3c:	cmp	r4, r0
   19d40:	bne	19dfc <ftello64@plt+0x8514>
   19d44:	ldr	r0, [r9, #4]
   19d48:	add	r0, r0, sl
   19d4c:	mov	r1, r7
   19d50:	mov	r2, r4
   19d54:	bl	115c4 <memcpy@plt>
   19d58:	ldr	r0, [r9, #8]
   19d5c:	str	r6, [r0, sl, lsl #2]
   19d60:	add	r1, r4, sl
   19d64:	add	r6, sl, #1
   19d68:	cmp	r6, r1
   19d6c:	bge	19da0 <ftello64@plt+0x84b8>
   19d70:	mvn	r1, #3
   19d74:	add	r2, r1, r4, lsl #2
   19d78:	add	r0, r0, sl, lsl #2
   19d7c:	add	r0, r0, #4
   19d80:	mov	r1, #255	; 0xff
   19d84:	bl	117b0 <memset@plt>
   19d88:	mov	sl, r6
   19d8c:	ldr	r4, [sp, #4]
   19d90:	subs	r8, r8, #1
   19d94:	add	sl, sl, #1
   19d98:	bne	19d90 <ftello64@plt+0x84a8>
   19d9c:	b	19c74 <ftello64@plt+0x838c>
   19da0:	mov	sl, r6
   19da4:	ldr	r4, [sp, #4]
   19da8:	b	19c74 <ftello64@plt+0x838c>
   19dac:	add	r0, r4, #1
   19db0:	cmp	r0, #2
   19db4:	bcc	19dc8 <ftello64@plt+0x84e0>
   19db8:	ldr	r0, [r9, #36]	; 0x24
   19dbc:	ldr	r1, [r9, #48]	; 0x30
   19dc0:	cmp	r0, r1
   19dc4:	blt	19e0c <ftello64@plt+0x8524>
   19dc8:	ldr	r0, [r9, #4]
   19dcc:	strb	r6, [r0, sl]
   19dd0:	ldr	r0, [r9, #8]
   19dd4:	str	r6, [r0, sl, lsl #2]
   19dd8:	add	sl, sl, #1
   19ddc:	cmn	r4, #1
   19de0:	bne	19da4 <ftello64@plt+0x84bc>
   19de4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19de8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   19dec:	stm	r5, {r0, r1}
   19df0:	b	19da4 <ftello64@plt+0x84bc>
   19df4:	mov	r7, sl
   19df8:	b	1a164 <ftello64@plt+0x887c>
   19dfc:	mov	r0, sl
   19e00:	ldr	r4, [sp, #4]
   19e04:	mov	r7, sl
   19e08:	b	19e28 <ftello64@plt+0x8540>
   19e0c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19e10:	ldr	r1, [fp, #-36]	; 0xffffffdc
   19e14:	stm	r5, {r0, r1}
   19e18:	mov	r7, sl
   19e1c:	b	1a164 <ftello64@plt+0x887c>
   19e20:	cmp	sl, r4
   19e24:	bge	1a164 <ftello64@plt+0x887c>
   19e28:	mov	r6, r9
   19e2c:	ldr	r0, [r6, #16]!
   19e30:	ldr	r1, [r6, #4]
   19e34:	str	r0, [fp, #-40]	; 0xffffffd8
   19e38:	str	r1, [fp, #-36]	; 0xffffffdc
   19e3c:	str	r4, [sp, #4]
   19e40:	sub	r2, r4, sl
   19e44:	ldr	r0, [r6, #48]	; 0x30
   19e48:	cmp	r0, #0
   19e4c:	str	r7, [sp]
   19e50:	bne	19f34 <ftello64@plt+0x864c>
   19e54:	ldr	r0, [r9]
   19e58:	ldr	r1, [r9, #24]
   19e5c:	add	r0, r0, r1
   19e60:	add	r4, r0, r7
   19e64:	add	r0, sp, #8
   19e68:	mov	r1, r4
   19e6c:	mov	r3, r6
   19e70:	bl	261d0 <ftello64@plt+0x148e8>
   19e74:	mov	r5, r0
   19e78:	sub	r8, r0, #1
   19e7c:	cmn	r8, #4
   19e80:	bhi	19f8c <ftello64@plt+0x86a4>
   19e84:	ldr	r0, [sp, #8]
   19e88:	bl	11894 <towupper@plt>
   19e8c:	mov	r7, r0
   19e90:	ldr	r0, [sp, #8]
   19e94:	cmp	r7, r0
   19e98:	bne	19eac <ftello64@plt+0x85c4>
   19e9c:	ldr	r0, [r9, #4]
   19ea0:	add	r0, r0, sl
   19ea4:	mov	r1, r4
   19ea8:	b	19ed0 <ftello64@plt+0x85e8>
   19eac:	add	r0, sp, #16
   19eb0:	sub	r2, fp, #40	; 0x28
   19eb4:	mov	r1, r7
   19eb8:	bl	11528 <wcrtomb@plt>
   19ebc:	cmp	r0, r5
   19ec0:	bne	1a008 <ftello64@plt+0x8720>
   19ec4:	ldr	r0, [r9, #4]
   19ec8:	add	r0, r0, sl
   19ecc:	add	r1, sp, #16
   19ed0:	mov	r2, r5
   19ed4:	bl	115c4 <memcpy@plt>
   19ed8:	ldrb	r0, [r9, #76]	; 0x4c
   19edc:	cmp	r0, #0
   19ee0:	bne	1a130 <ftello64@plt+0x8848>
   19ee4:	ldr	r0, [r9, #8]
   19ee8:	str	r7, [r0, sl, lsl #2]
   19eec:	ldr	r7, [sp]
   19ef0:	add	r7, r5, r7
   19ef4:	add	r1, r5, sl
   19ef8:	add	r4, sl, #1
   19efc:	cmp	r4, r1
   19f00:	bge	19f28 <ftello64@plt+0x8640>
   19f04:	mvn	r1, #3
   19f08:	add	r2, r1, r5, lsl #2
   19f0c:	add	r0, r0, sl, lsl #2
   19f10:	add	r0, r0, #4
   19f14:	mov	r1, #255	; 0xff
   19f18:	bl	117b0 <memset@plt>
   19f1c:	subs	r8, r8, #1
   19f20:	add	r4, r4, #1
   19f24:	bne	19f1c <ftello64@plt+0x8634>
   19f28:	mov	sl, r4
   19f2c:	ldr	r4, [sp, #4]
   19f30:	b	19e20 <ftello64@plt+0x8538>
   19f34:	add	r4, sp, #16
   19f38:	cmp	r2, #1
   19f3c:	ldrge	r1, [r9, #80]	; 0x50
   19f40:	cmpge	r1, #1
   19f44:	blt	19e64 <ftello64@plt+0x857c>
   19f48:	mov	r1, #0
   19f4c:	add	r4, sp, #16
   19f50:	ldr	r3, [r9]
   19f54:	ldr	r7, [r9, #24]
   19f58:	add	r3, r3, r7
   19f5c:	ldr	r7, [sp]
   19f60:	add	r3, r3, r7
   19f64:	ldrb	r3, [r3, r1]
   19f68:	ldrb	r3, [r0, r3]
   19f6c:	strb	r3, [r4, r1]
   19f70:	add	r1, r1, #1
   19f74:	cmp	r1, r2
   19f78:	bge	19e64 <ftello64@plt+0x857c>
   19f7c:	ldr	r3, [r9, #80]	; 0x50
   19f80:	cmp	r1, r3
   19f84:	blt	19f50 <ftello64@plt+0x8668>
   19f88:	b	19e64 <ftello64@plt+0x857c>
   19f8c:	add	r0, r5, #1
   19f90:	cmp	r0, #2
   19f94:	bcc	19fa8 <ftello64@plt+0x86c0>
   19f98:	ldr	r0, [r9, #36]	; 0x24
   19f9c:	ldr	r1, [r9, #48]	; 0x30
   19fa0:	cmp	r0, r1
   19fa4:	blt	1a154 <ftello64@plt+0x886c>
   19fa8:	ldr	r0, [r9]
   19fac:	ldr	r2, [r9, #24]
   19fb0:	ldr	r1, [r9, #64]	; 0x40
   19fb4:	ldr	r7, [sp]
   19fb8:	add	r2, r2, r7
   19fbc:	ldrb	r0, [r0, r2]
   19fc0:	cmp	r1, #0
   19fc4:	bne	1a184 <ftello64@plt+0x889c>
   19fc8:	ldr	r4, [sp, #4]
   19fcc:	ldr	r1, [r9, #4]
   19fd0:	strb	r0, [r1, sl]
   19fd4:	ldrb	r1, [r9, #76]	; 0x4c
   19fd8:	cmp	r1, #0
   19fdc:	bne	1a18c <ftello64@plt+0x88a4>
   19fe0:	ldr	r1, [r9, #8]
   19fe4:	str	r0, [r1, sl, lsl #2]
   19fe8:	add	sl, sl, #1
   19fec:	add	r7, r7, #1
   19ff0:	cmn	r5, #1
   19ff4:	bne	19e20 <ftello64@plt+0x8538>
   19ff8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19ffc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a000:	stm	r6, {r0, r1}
   1a004:	b	19e20 <ftello64@plt+0x8538>
   1a008:	mov	r2, r0
   1a00c:	cmn	r0, #1
   1a010:	beq	19e9c <ftello64@plt+0x85b4>
   1a014:	add	r1, r2, sl
   1a018:	ldr	r0, [r9, #36]	; 0x24
   1a01c:	cmp	r1, r0
   1a020:	bhi	1a154 <ftello64@plt+0x886c>
   1a024:	str	r1, [sp, #4]
   1a028:	ldr	r1, [r9, #12]
   1a02c:	cmp	r1, #0
   1a030:	bne	1a050 <ftello64@plt+0x8768>
   1a034:	lsl	r0, r0, #2
   1a038:	mov	r4, r2
   1a03c:	bl	25860 <ftello64@plt+0x13f78>
   1a040:	mov	r2, r4
   1a044:	str	r0, [r9, #12]
   1a048:	cmp	r0, #0
   1a04c:	beq	1a178 <ftello64@plt+0x8890>
   1a050:	ldrb	r0, [r9, #76]	; 0x4c
   1a054:	cmp	r0, #0
   1a058:	bne	1a084 <ftello64@plt+0x879c>
   1a05c:	cmp	sl, #0
   1a060:	beq	1a07c <ftello64@plt+0x8794>
   1a064:	ldr	r0, [r9, #12]
   1a068:	mov	r1, #0
   1a06c:	str	r1, [r0, r1, lsl #2]
   1a070:	add	r1, r1, #1
   1a074:	cmp	sl, r1
   1a078:	bne	1a06c <ftello64@plt+0x8784>
   1a07c:	mov	r0, #1
   1a080:	strb	r0, [r9, #76]	; 0x4c
   1a084:	ldr	r0, [r9, #4]
   1a088:	add	r0, r0, sl
   1a08c:	add	r1, sp, #16
   1a090:	mov	r4, r2
   1a094:	bl	115c4 <memcpy@plt>
   1a098:	ldr	r1, [r9, #8]
   1a09c:	str	r7, [r1, sl, lsl #2]
   1a0a0:	ldr	r0, [r9, #12]
   1a0a4:	ldr	r6, [sp]
   1a0a8:	str	r6, [r0, sl, lsl #2]
   1a0ac:	cmp	r4, #2
   1a0b0:	bcc	1a0e8 <ftello64@plt+0x8800>
   1a0b4:	add	r0, r0, sl, lsl #2
   1a0b8:	add	r1, r1, sl, lsl #2
   1a0bc:	mov	r2, #1
   1a0c0:	mvn	r3, #0
   1a0c4:	cmp	r2, r5
   1a0c8:	mov	r7, r8
   1a0cc:	movcc	r7, r2
   1a0d0:	add	r7, r7, r6
   1a0d4:	str	r7, [r0, r2, lsl #2]
   1a0d8:	str	r3, [r1, r2, lsl #2]
   1a0dc:	add	r2, r2, #1
   1a0e0:	cmp	r4, r2
   1a0e4:	bne	1a0c4 <ftello64@plt+0x87dc>
   1a0e8:	sub	r1, r4, r5
   1a0ec:	ldr	r0, [r9, #48]	; 0x30
   1a0f0:	ldr	r2, [r9, #52]	; 0x34
   1a0f4:	add	r0, r0, r1
   1a0f8:	str	r0, [r9, #48]	; 0x30
   1a0fc:	cmp	r2, r6
   1a100:	mov	r7, r6
   1a104:	ble	1a114 <ftello64@plt+0x882c>
   1a108:	ldr	r2, [r9, #56]	; 0x38
   1a10c:	add	r1, r2, r1
   1a110:	str	r1, [r9, #56]	; 0x38
   1a114:	add	r7, r5, r7
   1a118:	ldr	r1, [r9, #36]	; 0x24
   1a11c:	cmp	r1, r0
   1a120:	movgt	r1, r0
   1a124:	ldr	sl, [sp, #4]
   1a128:	mov	r4, r1
   1a12c:	b	19e20 <ftello64@plt+0x8538>
   1a130:	ldr	r0, [r9, #12]
   1a134:	add	r0, r0, sl, lsl #2
   1a138:	ldr	r1, [sp]
   1a13c:	mov	r2, r5
   1a140:	str	r1, [r0], #4
   1a144:	add	r1, r1, #1
   1a148:	subs	r2, r2, #1
   1a14c:	bne	1a140 <ftello64@plt+0x8858>
   1a150:	b	19ee4 <ftello64@plt+0x85fc>
   1a154:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a158:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a15c:	stm	r6, {r0, r1}
   1a160:	ldr	r7, [sp]
   1a164:	str	sl, [r9, #28]
   1a168:	str	r7, [r9, #32]
   1a16c:	mov	r0, #0
   1a170:	sub	sp, fp, #28
   1a174:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a178:	mov	r0, #12
   1a17c:	sub	sp, fp, #28
   1a180:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a184:	ldrb	r0, [r1, r0]
   1a188:	b	19fc8 <ftello64@plt+0x86e0>
   1a18c:	ldr	r1, [r9, #12]
   1a190:	str	r7, [r1, sl, lsl #2]
   1a194:	b	19fe0 <ftello64@plt+0x86f8>
   1a198:	push	{r4, r5, r6, sl, fp, lr}
   1a19c:	add	fp, sp, #16
   1a1a0:	mov	r4, r0
   1a1a4:	ldr	r5, [r0, #28]
   1a1a8:	ldr	r6, [r0, #36]	; 0x24
   1a1ac:	ldr	r0, [r0, #48]	; 0x30
   1a1b0:	cmp	r6, r0
   1a1b4:	movgt	r6, r0
   1a1b8:	cmp	r5, r6
   1a1bc:	bge	1a200 <ftello64@plt+0x8918>
   1a1c0:	ldr	r0, [r4]
   1a1c4:	ldr	r2, [r4, #24]
   1a1c8:	ldr	r1, [r4, #64]	; 0x40
   1a1cc:	add	r0, r0, r2
   1a1d0:	ldrb	r0, [r0, r5]
   1a1d4:	cmp	r1, #0
   1a1d8:	bne	1a1f8 <ftello64@plt+0x8910>
   1a1dc:	bl	11834 <toupper@plt>
   1a1e0:	ldr	r1, [r4, #4]
   1a1e4:	strb	r0, [r1, r5]
   1a1e8:	add	r5, r5, #1
   1a1ec:	cmp	r5, r6
   1a1f0:	blt	1a1c0 <ftello64@plt+0x88d8>
   1a1f4:	b	1a200 <ftello64@plt+0x8918>
   1a1f8:	ldrb	r0, [r1, r0]
   1a1fc:	b	1a1dc <ftello64@plt+0x88f4>
   1a200:	str	r5, [r4, #28]
   1a204:	str	r5, [r4, #32]
   1a208:	pop	{r4, r5, r6, sl, fp, pc}
   1a20c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a210:	add	fp, sp, #28
   1a214:	sub	sp, sp, #76	; 0x4c
   1a218:	mov	r4, r0
   1a21c:	ldr	r6, [r0, #28]
   1a220:	ldr	sl, [r0, #36]	; 0x24
   1a224:	ldr	r0, [r0, #48]	; 0x30
   1a228:	cmp	sl, r0
   1a22c:	movgt	sl, r0
   1a230:	cmp	sl, r6
   1a234:	ble	1a3b8 <ftello64@plt+0x8ad0>
   1a238:	add	r9, r4, #16
   1a23c:	add	r0, sp, #8
   1a240:	sub	r2, sl, r6
   1a244:	ldm	r9, {r3, r5}
   1a248:	ldr	r1, [r4, #64]	; 0x40
   1a24c:	cmp	r1, #0
   1a250:	str	r3, [sp, #4]
   1a254:	bne	1a334 <ftello64@plt+0x8a4c>
   1a258:	ldr	r3, [r4]
   1a25c:	ldr	r1, [r4, #24]
   1a260:	add	r1, r3, r1
   1a264:	add	r1, r1, r6
   1a268:	mov	r8, r0
   1a26c:	mov	r3, r9
   1a270:	bl	261d0 <ftello64@plt+0x148e8>
   1a274:	mov	r7, r0
   1a278:	add	r0, r0, #1
   1a27c:	cmp	r0, #2
   1a280:	bcc	1a29c <ftello64@plt+0x89b4>
   1a284:	cmn	r7, #2
   1a288:	bne	1a2c8 <ftello64@plt+0x89e0>
   1a28c:	ldr	r0, [r4, #36]	; 0x24
   1a290:	ldr	r1, [r4, #48]	; 0x30
   1a294:	cmp	r0, r1
   1a298:	blt	1a3b0 <ftello64@plt+0x8ac8>
   1a29c:	ldr	r0, [r4]
   1a2a0:	ldr	r1, [r4, #24]
   1a2a4:	add	r1, r1, r6
   1a2a8:	ldrb	r0, [r0, r1]
   1a2ac:	str	r0, [sp, #8]
   1a2b0:	ldr	r1, [r4, #64]	; 0x40
   1a2b4:	cmp	r1, #0
   1a2b8:	bne	1a3a4 <ftello64@plt+0x8abc>
   1a2bc:	ldr	r0, [sp, #4]
   1a2c0:	stm	r9, {r0, r5}
   1a2c4:	mov	r7, #1
   1a2c8:	ldr	r0, [r4, #8]
   1a2cc:	ldr	r1, [sp, #8]
   1a2d0:	str	r1, [r0, r6, lsl #2]
   1a2d4:	add	r1, r7, r6
   1a2d8:	add	r5, r6, #1
   1a2dc:	cmp	r5, r1
   1a2e0:	bge	1a320 <ftello64@plt+0x8a38>
   1a2e4:	mvn	r1, #3
   1a2e8:	add	r2, r1, r7, lsl #2
   1a2ec:	add	r0, r0, r6, lsl #2
   1a2f0:	add	r0, r0, #4
   1a2f4:	mov	r1, #255	; 0xff
   1a2f8:	bl	117b0 <memset@plt>
   1a2fc:	sub	r1, r7, #1
   1a300:	mov	r6, r5
   1a304:	mov	r0, r8
   1a308:	subs	r1, r1, #1
   1a30c:	add	r6, r6, #1
   1a310:	bne	1a308 <ftello64@plt+0x8a20>
   1a314:	cmp	sl, r6
   1a318:	bgt	1a240 <ftello64@plt+0x8958>
   1a31c:	b	1a3b8 <ftello64@plt+0x8ad0>
   1a320:	mov	r6, r5
   1a324:	mov	r0, r8
   1a328:	cmp	sl, r6
   1a32c:	bgt	1a240 <ftello64@plt+0x8958>
   1a330:	b	1a3b8 <ftello64@plt+0x8ad0>
   1a334:	cmp	r2, #1
   1a338:	add	r1, sp, #12
   1a33c:	blt	1a268 <ftello64@plt+0x8980>
   1a340:	ldr	r1, [r4, #80]	; 0x50
   1a344:	cmp	r1, #1
   1a348:	add	r1, sp, #12
   1a34c:	blt	1a268 <ftello64@plt+0x8980>
   1a350:	mov	r7, #0
   1a354:	ldr	lr, [r4]
   1a358:	ldr	ip, [r4, #4]
   1a35c:	ldr	r1, [r4, #24]
   1a360:	ldr	r3, [r4, #64]	; 0x40
   1a364:	add	r1, lr, r1
   1a368:	add	r1, r1, r6
   1a36c:	ldrb	r1, [r1, r7]
   1a370:	ldrb	r1, [r3, r1]
   1a374:	add	r3, ip, r6
   1a378:	strb	r1, [r3, r7]
   1a37c:	add	r3, sp, #12
   1a380:	strb	r1, [r3, r7]
   1a384:	add	r7, r7, #1
   1a388:	cmp	r7, r2
   1a38c:	bge	1a39c <ftello64@plt+0x8ab4>
   1a390:	ldr	r1, [r4, #80]	; 0x50
   1a394:	cmp	r7, r1
   1a398:	blt	1a354 <ftello64@plt+0x8a6c>
   1a39c:	add	r1, sp, #12
   1a3a0:	b	1a268 <ftello64@plt+0x8980>
   1a3a4:	ldrb	r0, [r1, r0]
   1a3a8:	str	r0, [sp, #8]
   1a3ac:	b	1a2bc <ftello64@plt+0x89d4>
   1a3b0:	ldr	r0, [sp, #4]
   1a3b4:	stm	r9, {r0, r5}
   1a3b8:	str	r6, [r4, #28]
   1a3bc:	str	r6, [r4, #32]
   1a3c0:	sub	sp, fp, #28
   1a3c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a3c8:	push	{r4, sl, fp, lr}
   1a3cc:	add	fp, sp, #8
   1a3d0:	ldr	r1, [r0, #28]
   1a3d4:	ldr	ip, [r0, #36]	; 0x24
   1a3d8:	ldr	r3, [r0, #48]	; 0x30
   1a3dc:	cmp	ip, r3
   1a3e0:	movgt	ip, r3
   1a3e4:	cmp	r1, ip
   1a3e8:	bge	1a414 <ftello64@plt+0x8b2c>
   1a3ec:	ldm	r0, {r3, lr}
   1a3f0:	ldr	r2, [r0, #24]
   1a3f4:	ldr	r4, [r0, #64]	; 0x40
   1a3f8:	add	r2, r3, r2
   1a3fc:	ldrb	r2, [r2, r1]
   1a400:	ldrb	r2, [r4, r2]
   1a404:	strb	r2, [lr, r1]
   1a408:	add	r1, r1, #1
   1a40c:	cmp	r1, ip
   1a410:	blt	1a3ec <ftello64@plt+0x8b04>
   1a414:	str	r1, [r0, #28]
   1a418:	str	r1, [r0, #32]
   1a41c:	pop	{r4, sl, fp, pc}
   1a420:	push	{r4, sl, fp, lr}
   1a424:	add	fp, sp, #8
   1a428:	mov	r4, r1
   1a42c:	bl	1a5e0 <ftello64@plt+0x8cf8>
   1a430:	ldr	r1, [r4, #40]	; 0x28
   1a434:	add	r0, r1, r0
   1a438:	str	r0, [r4, #40]	; 0x28
   1a43c:	pop	{r4, sl, fp, pc}
   1a440:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a444:	add	fp, sp, #28
   1a448:	sub	sp, sp, #28
   1a44c:	mov	r5, r2
   1a450:	mov	sl, r0
   1a454:	ldr	r4, [r1]
   1a458:	ldr	r0, [r4, #84]	; 0x54
   1a45c:	str	r0, [sp, #12]
   1a460:	ldr	r7, [fp, #12]
   1a464:	str	r7, [sp, #4]
   1a468:	ldr	r8, [fp, #8]
   1a46c:	str	r8, [sp]
   1a470:	mov	r0, sl
   1a474:	str	r1, [sp, #16]
   1a478:	str	r3, [sp, #20]
   1a47c:	bl	1ae78 <ftello64@plt+0x9590>
   1a480:	mov	r6, r0
   1a484:	cmp	r0, #0
   1a488:	bne	1a498 <ftello64@plt+0x8bb0>
   1a48c:	ldr	r0, [r7]
   1a490:	cmp	r0, #0
   1a494:	bne	1a5a0 <ftello64@plt+0x8cb8>
   1a498:	ldr	r0, [sp, #20]
   1a49c:	orr	r7, r0, #8388608	; 0x800000
   1a4a0:	b	1a4d4 <ftello64@plt+0x8bec>
   1a4a4:	ldr	r0, [r4, #84]	; 0x54
   1a4a8:	ldr	r1, [sp, #24]
   1a4ac:	orr	r0, r0, r1
   1a4b0:	str	r0, [r4, #84]	; 0x54
   1a4b4:	mov	r8, r9
   1a4b8:	mov	r0, r4
   1a4bc:	mov	r1, r6
   1a4c0:	mov	r3, #10
   1a4c4:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1a4c8:	mov	r6, r0
   1a4cc:	cmp	r0, #0
   1a4d0:	beq	1a594 <ftello64@plt+0x8cac>
   1a4d4:	ldrb	r0, [r5, #4]
   1a4d8:	cmp	r0, #10
   1a4dc:	bne	1a584 <ftello64@plt+0x8c9c>
   1a4e0:	mov	r0, r5
   1a4e4:	mov	r1, sl
   1a4e8:	mov	r2, r7
   1a4ec:	bl	1a420 <ftello64@plt+0x8b38>
   1a4f0:	ldrb	r0, [r5, #4]
   1a4f4:	orr	r1, r0, #8
   1a4f8:	mov	r2, #0
   1a4fc:	cmp	r1, #10
   1a500:	beq	1a4b8 <ftello64@plt+0x8bd0>
   1a504:	cmp	r8, #0
   1a508:	beq	1a514 <ftello64@plt+0x8c2c>
   1a50c:	cmp	r0, #9
   1a510:	beq	1a4b8 <ftello64@plt+0x8bd0>
   1a514:	ldr	r0, [r4, #84]	; 0x54
   1a518:	str	r0, [sp, #24]
   1a51c:	ldr	r0, [sp, #12]
   1a520:	str	r0, [r4, #84]	; 0x54
   1a524:	mov	r9, r8
   1a528:	str	r8, [sp]
   1a52c:	ldr	r8, [fp, #12]
   1a530:	str	r8, [sp, #4]
   1a534:	mov	r0, sl
   1a538:	ldr	r1, [sp, #16]
   1a53c:	mov	r2, r5
   1a540:	ldr	r3, [sp, #20]
   1a544:	bl	1ae78 <ftello64@plt+0x9590>
   1a548:	mov	r2, r0
   1a54c:	cmp	r0, #0
   1a550:	bne	1a4a4 <ftello64@plt+0x8bbc>
   1a554:	ldr	r0, [r8]
   1a558:	cmp	r0, #0
   1a55c:	beq	1a4a4 <ftello64@plt+0x8bbc>
   1a560:	cmp	r6, #0
   1a564:	beq	1a5a0 <ftello64@plt+0x8cb8>
   1a568:	movw	r1, #45156	; 0xb064
   1a56c:	movt	r1, #1
   1a570:	mov	r4, #0
   1a574:	mov	r0, r6
   1a578:	mov	r2, #0
   1a57c:	bl	1afec <ftello64@plt+0x9704>
   1a580:	b	1a588 <ftello64@plt+0x8ca0>
   1a584:	mov	r4, r6
   1a588:	mov	r0, r4
   1a58c:	sub	sp, fp, #28
   1a590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a594:	mov	r0, #12
   1a598:	ldr	r1, [fp, #12]
   1a59c:	str	r0, [r1]
   1a5a0:	mov	r4, #0
   1a5a4:	b	1a588 <ftello64@plt+0x8ca0>
   1a5a8:	push	{fp, lr}
   1a5ac:	mov	fp, sp
   1a5b0:	sub	sp, sp, #8
   1a5b4:	mov	ip, #0
   1a5b8:	str	ip, [sp]
   1a5bc:	uxtb	ip, r3
   1a5c0:	ldr	r3, [sp, #4]
   1a5c4:	bfc	r3, #0, #23
   1a5c8:	orr	r3, r3, ip
   1a5cc:	str	r3, [sp, #4]
   1a5d0:	mov	r3, sp
   1a5d4:	bl	1b624 <ftello64@plt+0x9d3c>
   1a5d8:	mov	sp, fp
   1a5dc:	pop	{fp, pc}
   1a5e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a5e4:	add	fp, sp, #28
   1a5e8:	sub	sp, sp, #12
   1a5ec:	mov	r7, r1
   1a5f0:	mov	sl, r0
   1a5f4:	ldr	r0, [r1, #40]	; 0x28
   1a5f8:	ldr	r1, [r1, #56]	; 0x38
   1a5fc:	cmp	r1, r0
   1a600:	ble	1a6dc <ftello64@plt+0x8df4>
   1a604:	mov	r9, r2
   1a608:	ldr	r1, [r7, #4]
   1a60c:	ldrb	r6, [r1, r0]
   1a610:	mov	r5, sl
   1a614:	strb	r6, [r5], #4
   1a618:	ldr	r4, [r5]
   1a61c:	bic	r0, r4, #6291456	; 0x600000
   1a620:	str	r0, [r5]
   1a624:	ldr	r0, [r7, #80]	; 0x50
   1a628:	movw	r8, #65280	; 0xff00
   1a62c:	movt	r8, #65439	; 0xff9f
   1a630:	cmp	r0, #2
   1a634:	blt	1a658 <ftello64@plt+0x8d70>
   1a638:	ldr	r1, [r7, #28]
   1a63c:	ldr	r0, [r7, #40]	; 0x28
   1a640:	cmp	r0, r1
   1a644:	beq	1a658 <ftello64@plt+0x8d70>
   1a648:	ldr	r1, [r7, #8]
   1a64c:	ldr	r0, [r1, r0, lsl #2]
   1a650:	cmn	r0, #1
   1a654:	beq	1ab10 <ftello64@plt+0x9228>
   1a658:	cmp	r6, #92	; 0x5c
   1a65c:	bne	1a6ec <ftello64@plt+0x8e04>
   1a660:	ldr	r0, [r7, #40]	; 0x28
   1a664:	ldr	r1, [r7, #48]	; 0x30
   1a668:	add	r0, r0, #1
   1a66c:	cmp	r0, r1
   1a670:	bge	1a740 <ftello64@plt+0x8e58>
   1a674:	mov	r0, r7
   1a678:	bl	1ad94 <ftello64@plt+0x94ac>
   1a67c:	mov	r6, r0
   1a680:	strb	r0, [sl]
   1a684:	and	r0, r4, r8
   1a688:	orr	r4, r0, #1
   1a68c:	str	r4, [sl, #4]
   1a690:	ldr	r0, [r7, #80]	; 0x50
   1a694:	cmp	r0, #2
   1a698:	blt	1a964 <ftello64@plt+0x907c>
   1a69c:	ldr	r0, [r7, #40]	; 0x28
   1a6a0:	add	r1, r0, #1
   1a6a4:	mov	r0, r7
   1a6a8:	bl	1ae54 <ftello64@plt+0x956c>
   1a6ac:	mov	r7, r0
   1a6b0:	bl	11780 <iswalnum@plt>
   1a6b4:	cmp	r0, #0
   1a6b8:	movwne	r0, #1
   1a6bc:	sub	r1, r7, #95	; 0x5f
   1a6c0:	clz	r1, r1
   1a6c4:	lsr	r1, r1, #5
   1a6c8:	orr	r0, r1, r0
   1a6cc:	ldr	r1, [r5]
   1a6d0:	bic	r1, r1, #4194304	; 0x400000
   1a6d4:	orr	r0, r1, r0, lsl #22
   1a6d8:	b	1a984 <ftello64@plt+0x909c>
   1a6dc:	mov	r0, #2
   1a6e0:	strb	r0, [sl, #4]
   1a6e4:	mov	r8, #0
   1a6e8:	b	1ad88 <ftello64@plt+0x94a0>
   1a6ec:	and	r0, r4, r8
   1a6f0:	orr	r4, r0, #1
   1a6f4:	str	r4, [r5]
   1a6f8:	ldr	r0, [r7, #80]	; 0x50
   1a6fc:	cmp	r0, #2
   1a700:	blt	1a74c <ftello64@plt+0x8e64>
   1a704:	ldr	r1, [r7, #40]	; 0x28
   1a708:	mov	r0, r7
   1a70c:	bl	1ae54 <ftello64@plt+0x956c>
   1a710:	mov	r4, r0
   1a714:	bl	11780 <iswalnum@plt>
   1a718:	cmp	r0, #0
   1a71c:	movwne	r0, #1
   1a720:	sub	r1, r4, #95	; 0x5f
   1a724:	clz	r1, r1
   1a728:	lsr	r1, r1, #5
   1a72c:	orr	r0, r1, r0
   1a730:	ldr	r1, [r5]
   1a734:	bic	r1, r1, #4194304	; 0x400000
   1a738:	orr	r0, r1, r0, lsl #22
   1a73c:	b	1a76c <ftello64@plt+0x8e84>
   1a740:	and	r0, r4, r8
   1a744:	orr	r0, r0, #36	; 0x24
   1a748:	b	1ab1c <ftello64@plt+0x9234>
   1a74c:	bl	1172c <__ctype_b_loc@plt>
   1a750:	ldr	r0, [r0]
   1a754:	add	r0, r0, r6, lsl #1
   1a758:	ldrh	r0, [r0]
   1a75c:	ubfx	r0, r0, #3, #1
   1a760:	cmp	r6, #95	; 0x5f
   1a764:	movweq	r0, #1
   1a768:	orr	r0, r4, r0, lsl #22
   1a76c:	str	r0, [r5]
   1a770:	sub	r1, r6, #10
   1a774:	mov	r8, #1
   1a778:	cmp	r1, #115	; 0x73
   1a77c:	bhi	1ad88 <ftello64@plt+0x94a0>
   1a780:	add	r2, pc, #0
   1a784:	ldr	pc, [r2, r1, lsl #2]
   1a788:	andeq	sl, r1, r8, asr r9
   1a78c:	andeq	sl, r1, r8, lsl #27
   1a790:	andeq	sl, r1, r8, lsl #27
   1a794:	andeq	sl, r1, r8, lsl #27
   1a798:	andeq	sl, r1, r8, lsl #27
   1a79c:	andeq	sl, r1, r8, lsl #27
   1a7a0:	andeq	sl, r1, r8, lsl #27
   1a7a4:	andeq	sl, r1, r8, lsl #27
   1a7a8:	andeq	sl, r1, r8, lsl #27
   1a7ac:	andeq	sl, r1, r8, lsl #27
   1a7b0:	andeq	sl, r1, r8, lsl #27
   1a7b4:	andeq	sl, r1, r8, lsl #27
   1a7b8:	andeq	sl, r1, r8, lsl #27
   1a7bc:	andeq	sl, r1, r8, lsl #27
   1a7c0:	andeq	sl, r1, r8, lsl #27
   1a7c4:	andeq	sl, r1, r8, lsl #27
   1a7c8:	andeq	sl, r1, r8, lsl #27
   1a7cc:	andeq	sl, r1, r8, lsl #27
   1a7d0:	andeq	sl, r1, r8, lsl #27
   1a7d4:	andeq	sl, r1, r8, lsl #27
   1a7d8:	andeq	sl, r1, r8, lsl #27
   1a7dc:	andeq	sl, r1, r8, lsl #27
   1a7e0:	andeq	sl, r1, r8, lsl #27
   1a7e4:	andeq	sl, r1, r8, lsl #27
   1a7e8:	andeq	sl, r1, r8, lsl #27
   1a7ec:	andeq	sl, r1, r8, lsl #27
   1a7f0:	andeq	sl, r1, r8, lsr #22
   1a7f4:	andeq	sl, r1, r8, lsl #27
   1a7f8:	andeq	sl, r1, r8, lsl #27
   1a7fc:	andeq	sl, r1, r8, lsl #27
   1a800:	andeq	sl, r1, r8, lsl #23
   1a804:	muleq	r1, r4, fp
   1a808:	andeq	sl, r1, r0, lsr #23
   1a80c:	andeq	sl, r1, r8, lsr #23
   1a810:	andeq	sl, r1, r8, lsl #27
   1a814:	andeq	sl, r1, r8, lsl #27
   1a818:			; <UNDEFINED> instruction: 0x0001abb8
   1a81c:	andeq	sl, r1, r8, lsl #27
   1a820:	andeq	sl, r1, r8, lsl #27
   1a824:	andeq	sl, r1, r8, lsl #27
   1a828:	andeq	sl, r1, r8, lsl #27
   1a82c:	andeq	sl, r1, r8, lsl #27
   1a830:	andeq	sl, r1, r8, lsl #27
   1a834:	andeq	sl, r1, r8, lsl #27
   1a838:	andeq	sl, r1, r8, lsl #27
   1a83c:	andeq	sl, r1, r8, lsl #27
   1a840:	andeq	sl, r1, r8, lsl #27
   1a844:	andeq	sl, r1, r8, lsl #27
   1a848:	andeq	sl, r1, r8, lsl #27
   1a84c:	andeq	sl, r1, r8, lsl #27
   1a850:	andeq	sl, r1, r8, lsl #27
   1a854:	andeq	sl, r1, r8, lsl #27
   1a858:	andeq	sl, r1, r8, lsl #27
   1a85c:	andeq	sl, r1, r0, asr #23
   1a860:	andeq	sl, r1, r8, lsl #27
   1a864:	andeq	sl, r1, r8, lsl #27
   1a868:	andeq	sl, r1, r8, lsl #27
   1a86c:	andeq	sl, r1, r8, lsl #27
   1a870:	andeq	sl, r1, r8, lsl #27
   1a874:	andeq	sl, r1, r8, lsl #27
   1a878:	andeq	sl, r1, r8, lsl #27
   1a87c:	andeq	sl, r1, r8, lsl #27
   1a880:	andeq	sl, r1, r8, lsl #27
   1a884:	andeq	sl, r1, r8, lsl #27
   1a888:	andeq	sl, r1, r8, lsl #27
   1a88c:	andeq	sl, r1, r8, lsl #27
   1a890:	andeq	sl, r1, r8, lsl #27
   1a894:	andeq	sl, r1, r8, lsl #27
   1a898:	andeq	sl, r1, r8, lsl #27
   1a89c:	andeq	sl, r1, r8, lsl #27
   1a8a0:	andeq	sl, r1, r8, lsl #27
   1a8a4:	andeq	sl, r1, r8, lsl #27
   1a8a8:	andeq	sl, r1, r8, lsl #27
   1a8ac:	andeq	sl, r1, r8, lsl #27
   1a8b0:	andeq	sl, r1, r8, lsl #27
   1a8b4:	andeq	sl, r1, r8, lsl #27
   1a8b8:	andeq	sl, r1, r8, lsl #27
   1a8bc:	andeq	sl, r1, r8, lsl #27
   1a8c0:	andeq	sl, r1, r8, lsl #27
   1a8c4:	andeq	sl, r1, r8, lsl #27
   1a8c8:	andeq	sl, r1, r8, lsl #27
   1a8cc:	ldrdeq	sl, [r1], -r0
   1a8d0:	andeq	sl, r1, r8, lsl #27
   1a8d4:	andeq	sl, r1, r8, lsl #27
   1a8d8:	ldrdeq	sl, [r1], -r8
   1a8dc:	andeq	sl, r1, r8, lsl #27
   1a8e0:	andeq	sl, r1, r8, lsl #27
   1a8e4:	andeq	sl, r1, r8, lsl #27
   1a8e8:	andeq	sl, r1, r8, lsl #27
   1a8ec:	andeq	sl, r1, r8, lsl #27
   1a8f0:	andeq	sl, r1, r8, lsl #27
   1a8f4:	andeq	sl, r1, r8, lsl #27
   1a8f8:	andeq	sl, r1, r8, lsl #27
   1a8fc:	andeq	sl, r1, r8, lsl #27
   1a900:	andeq	sl, r1, r8, lsl #27
   1a904:	andeq	sl, r1, r8, lsl #27
   1a908:	andeq	sl, r1, r8, lsl #27
   1a90c:	andeq	sl, r1, r8, lsl #27
   1a910:	andeq	sl, r1, r8, lsl #27
   1a914:	andeq	sl, r1, r8, lsl #27
   1a918:	andeq	sl, r1, r8, lsl #27
   1a91c:	andeq	sl, r1, r8, lsl #27
   1a920:	andeq	sl, r1, r8, lsl #27
   1a924:	andeq	sl, r1, r8, lsl #27
   1a928:	andeq	sl, r1, r8, lsl #27
   1a92c:	andeq	sl, r1, r8, lsl #27
   1a930:	andeq	sl, r1, r8, lsl #27
   1a934:	andeq	sl, r1, r8, lsl #27
   1a938:	andeq	sl, r1, r8, lsl #27
   1a93c:	andeq	sl, r1, r8, lsl #27
   1a940:	andeq	sl, r1, r8, lsl #27
   1a944:	andeq	sl, r1, r8, lsl #27
   1a948:	andeq	sl, r1, r8, lsl #27
   1a94c:	andeq	sl, r1, r0, lsl #24
   1a950:	andeq	sl, r1, r0, lsl ip
   1a954:	andeq	sl, r1, r4, lsr #24
   1a958:	tst	r9, #2048	; 0x800
   1a95c:	bne	1ac1c <ftello64@plt+0x9334>
   1a960:	b	1ad88 <ftello64@plt+0x94a0>
   1a964:	bl	1172c <__ctype_b_loc@plt>
   1a968:	ldr	r0, [r0]
   1a96c:	add	r0, r0, r6, lsl #1
   1a970:	ldrh	r0, [r0]
   1a974:	ubfx	r0, r0, #3, #1
   1a978:	cmp	r6, #95	; 0x5f
   1a97c:	movweq	r0, #1
   1a980:	orr	r0, r4, r0, lsl #22
   1a984:	str	r0, [r5]
   1a988:	sub	r1, r6, #39	; 0x27
   1a98c:	mov	r8, #2
   1a990:	cmp	r1, #86	; 0x56
   1a994:	bhi	1ad88 <ftello64@plt+0x94a0>
   1a998:	add	r2, pc, #0
   1a99c:	ldr	pc, [r2, r1, lsl #2]
   1a9a0:	andeq	sl, r1, r0, ror #24
   1a9a4:	andeq	sl, r1, r0, ror ip
   1a9a8:	andeq	sl, r1, r0, lsl #25
   1a9ac:	andeq	sl, r1, r8, lsl #27
   1a9b0:	muleq	r1, r0, ip
   1a9b4:	andeq	sl, r1, r8, lsl #27
   1a9b8:	andeq	sl, r1, r8, lsl #27
   1a9bc:	andeq	sl, r1, r8, lsl #27
   1a9c0:	andeq	sl, r1, r8, lsl #27
   1a9c4:	andeq	sl, r1, r8, lsl #27
   1a9c8:	strdeq	sl, [r1], -ip
   1a9cc:	strdeq	sl, [r1], -ip
   1a9d0:	strdeq	sl, [r1], -ip
   1a9d4:	strdeq	sl, [r1], -ip
   1a9d8:	strdeq	sl, [r1], -ip
   1a9dc:	strdeq	sl, [r1], -ip
   1a9e0:	strdeq	sl, [r1], -ip
   1a9e4:	strdeq	sl, [r1], -ip
   1a9e8:	strdeq	sl, [r1], -ip
   1a9ec:	andeq	sl, r1, r8, lsl #27
   1a9f0:	andeq	sl, r1, r8, lsl #27
   1a9f4:	andeq	sl, r1, r8, lsr #25
   1a9f8:	andeq	sl, r1, r8, lsl #27
   1a9fc:			; <UNDEFINED> instruction: 0x0001acb8
   1aa00:	andeq	sl, r1, r8, asr #25
   1aa04:	andeq	sl, r1, r8, lsl #27
   1aa08:	andeq	sl, r1, r8, lsl #27
   1aa0c:	andeq	sl, r1, r0, ror #25
   1aa10:	andeq	sl, r1, r8, lsl #27
   1aa14:	andeq	sl, r1, r8, lsl #27
   1aa18:	andeq	sl, r1, r8, lsl #27
   1aa1c:	andeq	sl, r1, r8, lsl #27
   1aa20:	andeq	sl, r1, r8, lsl #27
   1aa24:	andeq	sl, r1, r8, lsl #27
   1aa28:	andeq	sl, r1, r8, lsl #27
   1aa2c:	andeq	sl, r1, r8, lsl #27
   1aa30:	andeq	sl, r1, r8, lsl #27
   1aa34:	andeq	sl, r1, r8, lsl #27
   1aa38:	andeq	sl, r1, r8, lsl #27
   1aa3c:	andeq	sl, r1, r8, lsl #27
   1aa40:	andeq	sl, r1, r8, lsl #27
   1aa44:	andeq	sl, r1, r8, lsl #27
   1aa48:	andeq	sl, r1, r8, lsl #27
   1aa4c:	andeq	sl, r1, r8, lsl #27
   1aa50:	strdeq	sl, [r1], -r0
   1aa54:	andeq	sl, r1, r8, lsl #27
   1aa58:	andeq	sl, r1, r8, lsl #27
   1aa5c:	andeq	sl, r1, r8, lsl #27
   1aa60:	andeq	sl, r1, r0, lsl #26
   1aa64:	andeq	sl, r1, r8, lsl #27
   1aa68:	andeq	sl, r1, r8, lsl #27
   1aa6c:	andeq	sl, r1, r8, lsl #27
   1aa70:	andeq	sl, r1, r8, lsl #27
   1aa74:	andeq	sl, r1, r8, lsl #27
   1aa78:	andeq	sl, r1, r8, lsl #27
   1aa7c:	andeq	sl, r1, r8, lsl #27
   1aa80:	andeq	sl, r1, r8, lsl #27
   1aa84:	andeq	sl, r1, r0, lsl sp
   1aa88:	andeq	sl, r1, r8, lsl #27
   1aa8c:	andeq	sl, r1, r0, lsr #26
   1aa90:	andeq	sl, r1, r8, lsl #27
   1aa94:	andeq	sl, r1, r8, lsl #27
   1aa98:	andeq	sl, r1, r8, lsl #27
   1aa9c:	andeq	sl, r1, r8, lsl #27
   1aaa0:	andeq	sl, r1, r8, lsl #27
   1aaa4:	andeq	sl, r1, r8, lsl #27
   1aaa8:	andeq	sl, r1, r8, lsl #27
   1aaac:	andeq	sl, r1, r8, lsl #27
   1aab0:	andeq	sl, r1, r8, lsl #27
   1aab4:	andeq	sl, r1, r8, lsl #27
   1aab8:	andeq	sl, r1, r8, lsl #27
   1aabc:	andeq	sl, r1, r8, lsl #27
   1aac0:	andeq	sl, r1, r8, lsl #27
   1aac4:	andeq	sl, r1, r8, lsl #27
   1aac8:	andeq	sl, r1, r8, lsl #27
   1aacc:	andeq	sl, r1, r8, lsl #27
   1aad0:	andeq	sl, r1, r0, lsr sp
   1aad4:	andeq	sl, r1, r8, lsl #27
   1aad8:	andeq	sl, r1, r8, lsl #27
   1aadc:	andeq	sl, r1, r8, lsl #27
   1aae0:	andeq	sl, r1, r0, asr #26
   1aae4:	andeq	sl, r1, r8, lsl #27
   1aae8:	andeq	sl, r1, r8, lsl #27
   1aaec:	andeq	sl, r1, r8, lsl #27
   1aaf0:	andeq	sl, r1, r0, asr sp
   1aaf4:	andeq	sl, r1, r4, ror #26
   1aaf8:	andeq	sl, r1, r0, ror sp
   1aafc:	tst	r9, #16384	; 0x4000
   1ab00:	bne	1ad88 <ftello64@plt+0x94a0>
   1ab04:	sub	r1, r6, #49	; 0x31
   1ab08:	mov	r2, #4
   1ab0c:	b	1abf0 <ftello64@plt+0x9308>
   1ab10:	and	r0, r4, r8
   1ab14:	orr	r0, r0, #1
   1ab18:	orr	r0, r0, #2097152	; 0x200000
   1ab1c:	str	r0, [r5]
   1ab20:	mov	r8, #1
   1ab24:	b	1ad88 <ftello64@plt+0x94a0>
   1ab28:	tst	r9, #8
   1ab2c:	bne	1ab74 <ftello64@plt+0x928c>
   1ab30:	ldr	r0, [r7, #40]	; 0x28
   1ab34:	ldr	r1, [r7, #48]	; 0x30
   1ab38:	add	r0, r0, #1
   1ab3c:	cmp	r0, r1
   1ab40:	beq	1ab74 <ftello64@plt+0x928c>
   1ab44:	str	r0, [r7, #40]	; 0x28
   1ab48:	add	r0, sp, #4
   1ab4c:	mov	r1, r7
   1ab50:	mov	r2, r9
   1ab54:	bl	1a5e0 <ftello64@plt+0x8cf8>
   1ab58:	ldr	r0, [r7, #40]	; 0x28
   1ab5c:	sub	r0, r0, #1
   1ab60:	str	r0, [r7, #40]	; 0x28
   1ab64:	ldrb	r0, [sp, #8]
   1ab68:	sub	r0, r0, #9
   1ab6c:	cmp	r0, #1
   1ab70:	bhi	1ad88 <ftello64@plt+0x94a0>
   1ab74:	mov	r0, #32
   1ab78:	str	r0, [sl]
   1ab7c:	mov	r0, #12
   1ab80:	strb	r0, [sl, #4]
   1ab84:	b	1ad88 <ftello64@plt+0x94a0>
   1ab88:	tst	r9, #8192	; 0x2000
   1ab8c:	bne	1ac78 <ftello64@plt+0x9390>
   1ab90:	b	1ad88 <ftello64@plt+0x94a0>
   1ab94:	tst	r9, #8192	; 0x2000
   1ab98:	bne	1ac88 <ftello64@plt+0x93a0>
   1ab9c:	b	1ad88 <ftello64@plt+0x94a0>
   1aba0:	mov	r1, #11
   1aba4:	b	1ad80 <ftello64@plt+0x9498>
   1aba8:	movw	r1, #1026	; 0x402
   1abac:	tst	r9, r1
   1abb0:	bne	1ad88 <ftello64@plt+0x94a0>
   1abb4:	b	1aca0 <ftello64@plt+0x93b8>
   1abb8:	mov	r1, #5
   1abbc:	b	1ad80 <ftello64@plt+0x9498>
   1abc0:	movw	r1, #1026	; 0x402
   1abc4:	tst	r9, r1
   1abc8:	bne	1ad88 <ftello64@plt+0x94a0>
   1abcc:	b	1acd8 <ftello64@plt+0x93f0>
   1abd0:	mov	r1, #20
   1abd4:	b	1ad80 <ftello64@plt+0x9498>
   1abd8:	movw	r1, #8
   1abdc:	movt	r1, #128	; 0x80
   1abe0:	tst	r9, r1
   1abe4:	beq	1ac34 <ftello64@plt+0x934c>
   1abe8:	mov	r1, #16
   1abec:	mov	r2, #12
   1abf0:	bfi	r0, r2, #0, #8
   1abf4:	str	r1, [sl]
   1abf8:	str	r0, [sl, #4]
   1abfc:	b	1ad88 <ftello64@plt+0x94a0>
   1ac00:	and	r1, r9, #4608	; 0x1200
   1ac04:	cmp	r1, #4608	; 0x1200
   1ac08:	beq	1ad5c <ftello64@plt+0x9474>
   1ac0c:	b	1ad88 <ftello64@plt+0x94a0>
   1ac10:	and	r1, r9, #33792	; 0x8400
   1ac14:	cmp	r1, #32768	; 0x8000
   1ac18:	bne	1ad88 <ftello64@plt+0x94a0>
   1ac1c:	mov	r1, #10
   1ac20:	b	1ad80 <ftello64@plt+0x9498>
   1ac24:	and	r1, r9, #4608	; 0x1200
   1ac28:	cmp	r1, #4608	; 0x1200
   1ac2c:	beq	1ad7c <ftello64@plt+0x9494>
   1ac30:	b	1ad88 <ftello64@plt+0x94a0>
   1ac34:	ldr	r1, [r7, #40]	; 0x28
   1ac38:	cmp	r1, #0
   1ac3c:	beq	1abe8 <ftello64@plt+0x9300>
   1ac40:	tst	r9, #2048	; 0x800
   1ac44:	beq	1ad88 <ftello64@plt+0x94a0>
   1ac48:	ldr	r2, [r7, #4]
   1ac4c:	add	r1, r1, r2
   1ac50:	ldrb	r1, [r1, #-1]
   1ac54:	cmp	r1, #10
   1ac58:	beq	1abe8 <ftello64@plt+0x9300>
   1ac5c:	b	1ad88 <ftello64@plt+0x94a0>
   1ac60:	tst	r9, #524288	; 0x80000
   1ac64:	bne	1ad88 <ftello64@plt+0x94a0>
   1ac68:	mov	r1, #128	; 0x80
   1ac6c:	b	1abec <ftello64@plt+0x9304>
   1ac70:	tst	r9, #8192	; 0x2000
   1ac74:	bne	1ad88 <ftello64@plt+0x94a0>
   1ac78:	mov	r1, #8
   1ac7c:	b	1ad80 <ftello64@plt+0x9498>
   1ac80:	tst	r9, #8192	; 0x2000
   1ac84:	bne	1ad88 <ftello64@plt+0x94a0>
   1ac88:	mov	r1, #9
   1ac8c:	b	1ad80 <ftello64@plt+0x9498>
   1ac90:	movw	r1, #1026	; 0x402
   1ac94:	and	r1, r9, r1
   1ac98:	cmp	r1, #2
   1ac9c:	bne	1ad88 <ftello64@plt+0x94a0>
   1aca0:	mov	r1, #18
   1aca4:	b	1ad80 <ftello64@plt+0x9498>
   1aca8:	tst	r9, #524288	; 0x80000
   1acac:	bne	1ad88 <ftello64@plt+0x94a0>
   1acb0:	mov	r1, #6
   1acb4:	b	1abec <ftello64@plt+0x9304>
   1acb8:	tst	r9, #524288	; 0x80000
   1acbc:	bne	1ad88 <ftello64@plt+0x94a0>
   1acc0:	mov	r1, #9
   1acc4:	b	1abec <ftello64@plt+0x9304>
   1acc8:	movw	r1, #1026	; 0x402
   1accc:	and	r1, r9, r1
   1acd0:	cmp	r1, #2
   1acd4:	bne	1ad88 <ftello64@plt+0x94a0>
   1acd8:	mov	r1, #19
   1acdc:	b	1ad80 <ftello64@plt+0x9498>
   1ace0:	tst	r9, #524288	; 0x80000
   1ace4:	bne	1ad88 <ftello64@plt+0x94a0>
   1ace8:	mov	r1, #512	; 0x200
   1acec:	b	1abec <ftello64@plt+0x9304>
   1acf0:	tst	r9, #524288	; 0x80000
   1acf4:	bne	1ad88 <ftello64@plt+0x94a0>
   1acf8:	mov	r1, #35	; 0x23
   1acfc:	b	1ad80 <ftello64@plt+0x9498>
   1ad00:	tst	r9, #524288	; 0x80000
   1ad04:	bne	1ad88 <ftello64@plt+0x94a0>
   1ad08:	mov	r1, #33	; 0x21
   1ad0c:	b	1ad80 <ftello64@plt+0x9498>
   1ad10:	tst	r9, #524288	; 0x80000
   1ad14:	bne	1ad88 <ftello64@plt+0x94a0>
   1ad18:	mov	r1, #64	; 0x40
   1ad1c:	b	1abec <ftello64@plt+0x9304>
   1ad20:	tst	r9, #524288	; 0x80000
   1ad24:	bne	1ad88 <ftello64@plt+0x94a0>
   1ad28:	mov	r1, #256	; 0x100
   1ad2c:	b	1abec <ftello64@plt+0x9304>
   1ad30:	tst	r9, #524288	; 0x80000
   1ad34:	bne	1ad88 <ftello64@plt+0x94a0>
   1ad38:	mov	r1, #34	; 0x22
   1ad3c:	b	1ad80 <ftello64@plt+0x9498>
   1ad40:	tst	r9, #524288	; 0x80000
   1ad44:	bne	1ad88 <ftello64@plt+0x94a0>
   1ad48:	mov	r1, #32
   1ad4c:	b	1ad80 <ftello64@plt+0x9498>
   1ad50:	and	r1, r9, #4608	; 0x1200
   1ad54:	cmp	r1, #512	; 0x200
   1ad58:	bne	1ad88 <ftello64@plt+0x94a0>
   1ad5c:	mov	r1, #23
   1ad60:	b	1ad80 <ftello64@plt+0x9498>
   1ad64:	tst	r9, #33792	; 0x8400
   1ad68:	bne	1ad88 <ftello64@plt+0x94a0>
   1ad6c:	b	1ac1c <ftello64@plt+0x9334>
   1ad70:	and	r1, r9, #4608	; 0x1200
   1ad74:	cmp	r1, #512	; 0x200
   1ad78:	bne	1ad88 <ftello64@plt+0x94a0>
   1ad7c:	mov	r1, #24
   1ad80:	bfi	r0, r1, #0, #8
   1ad84:	str	r0, [r5]
   1ad88:	mov	r0, r8
   1ad8c:	sub	sp, fp, #28
   1ad90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ad94:	push	{fp, lr}
   1ad98:	mov	fp, sp
   1ad9c:	ldrb	r1, [r0, #75]	; 0x4b
   1ada0:	cmp	r1, #0
   1ada4:	bne	1adc4 <ftello64@plt+0x94dc>
   1ada8:	ldr	r1, [r0, #4]
   1adac:	ldr	r0, [r0, #40]	; 0x28
   1adb0:	add	r0, r0, r1
   1adb4:	add	r0, r0, #1
   1adb8:	ldrb	r3, [r0]
   1adbc:	uxtb	r0, r3
   1adc0:	pop	{fp, pc}
   1adc4:	ldr	r1, [r0, #80]	; 0x50
   1adc8:	cmp	r1, #2
   1adcc:	blt	1ae04 <ftello64@plt+0x951c>
   1add0:	ldr	r2, [r0, #8]
   1add4:	ldr	r3, [r0, #40]	; 0x28
   1add8:	add	ip, r3, #1
   1addc:	ldr	r1, [r2, ip, lsl #2]
   1ade0:	cmn	r1, #1
   1ade4:	beq	1ae48 <ftello64@plt+0x9560>
   1ade8:	ldr	r1, [r0, #28]
   1adec:	add	r3, r3, #2
   1adf0:	cmp	r1, r3
   1adf4:	beq	1ae04 <ftello64@plt+0x951c>
   1adf8:	ldr	r1, [r2, r3, lsl #2]
   1adfc:	cmn	r1, #1
   1ae00:	beq	1ae48 <ftello64@plt+0x9560>
   1ae04:	ldrb	lr, [r0, #76]	; 0x4c
   1ae08:	ldr	r1, [r0, #40]	; 0x28
   1ae0c:	add	ip, r1, #1
   1ae10:	cmp	lr, #0
   1ae14:	mov	r3, ip
   1ae18:	beq	1ae24 <ftello64@plt+0x953c>
   1ae1c:	ldr	r3, [r0, #12]
   1ae20:	ldr	r3, [r3, ip, lsl #2]
   1ae24:	ldr	r1, [r0]
   1ae28:	ldr	r2, [r0, #24]
   1ae2c:	add	r2, r2, r3
   1ae30:	add	r1, r1, r2
   1ae34:	ldrsb	r3, [r1]
   1ae38:	cmp	lr, #0
   1ae3c:	beq	1adbc <ftello64@plt+0x94d4>
   1ae40:	cmn	r3, #1
   1ae44:	bgt	1adbc <ftello64@plt+0x94d4>
   1ae48:	ldr	r0, [r0, #4]
   1ae4c:	add	r0, r0, ip
   1ae50:	b	1adb8 <ftello64@plt+0x94d0>
   1ae54:	ldr	r2, [r0, #80]	; 0x50
   1ae58:	cmp	r2, #1
   1ae5c:	bne	1ae6c <ftello64@plt+0x9584>
   1ae60:	ldr	r0, [r0, #4]
   1ae64:	ldrb	r0, [r0, r1]
   1ae68:	bx	lr
   1ae6c:	ldr	r0, [r0, #8]
   1ae70:	ldr	r0, [r0, r1, lsl #2]
   1ae74:	bx	lr
   1ae78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ae7c:	add	fp, sp, #28
   1ae80:	sub	sp, sp, #20
   1ae84:	mov	r6, r2
   1ae88:	mov	r7, r1
   1ae8c:	mov	r1, r0
   1ae90:	ldr	r0, [r7]
   1ae94:	str	r0, [sp, #8]
   1ae98:	ldr	r5, [fp, #12]
   1ae9c:	str	r5, [sp, #4]
   1aea0:	ldr	r4, [fp, #8]
   1aea4:	str	r4, [sp]
   1aea8:	str	r1, [sp, #12]
   1aeac:	mov	r0, r1
   1aeb0:	mov	r1, r7
   1aeb4:	str	r3, [sp, #16]
   1aeb8:	bl	1b07c <ftello64@plt+0x9794>
   1aebc:	cmp	r0, #0
   1aec0:	bne	1aef8 <ftello64@plt+0x9610>
   1aec4:	ldr	r1, [r5]
   1aec8:	cmp	r1, #0
   1aecc:	beq	1aef8 <ftello64@plt+0x9610>
   1aed0:	mov	r6, #0
   1aed4:	b	1af7c <ftello64@plt+0x9694>
   1aed8:	ldr	r0, [sp, #8]
   1aedc:	mov	r1, r5
   1aee0:	mov	r2, r8
   1aee4:	mov	r3, #16
   1aee8:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1aeec:	cmp	r0, #0
   1aef0:	mov	r4, r9
   1aef4:	beq	1af88 <ftello64@plt+0x96a0>
   1aef8:	mov	r5, r0
   1aefc:	ldrb	r0, [r6, #4]
   1af00:	orr	r1, r0, #8
   1af04:	cmp	r1, #10
   1af08:	beq	1af78 <ftello64@plt+0x9690>
   1af0c:	cmp	r4, #0
   1af10:	beq	1af1c <ftello64@plt+0x9634>
   1af14:	cmp	r0, #9
   1af18:	beq	1af78 <ftello64@plt+0x9690>
   1af1c:	mov	r9, r4
   1af20:	str	r4, [sp]
   1af24:	ldr	sl, [fp, #12]
   1af28:	str	sl, [sp, #4]
   1af2c:	ldr	r0, [sp, #12]
   1af30:	mov	r1, r7
   1af34:	mov	r2, r6
   1af38:	ldr	r3, [sp, #16]
   1af3c:	bl	1b07c <ftello64@plt+0x9794>
   1af40:	mov	r8, r0
   1af44:	cmp	r0, #0
   1af48:	bne	1af58 <ftello64@plt+0x9670>
   1af4c:	ldr	r0, [sl]
   1af50:	cmp	r0, #0
   1af54:	bne	1afc4 <ftello64@plt+0x96dc>
   1af58:	cmp	r5, #0
   1af5c:	cmpne	r8, #0
   1af60:	bne	1aed8 <ftello64@plt+0x95f0>
   1af64:	cmp	r5, #0
   1af68:	movne	r8, r5
   1af6c:	mov	r0, r8
   1af70:	mov	r4, r9
   1af74:	b	1aef8 <ftello64@plt+0x9610>
   1af78:	mov	r6, r5
   1af7c:	mov	r0, r6
   1af80:	sub	sp, fp, #28
   1af84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1af88:	movw	r4, #45156	; 0xb064
   1af8c:	movt	r4, #1
   1af90:	mov	r6, #0
   1af94:	mov	r0, r8
   1af98:	mov	r1, r4
   1af9c:	mov	r2, #0
   1afa0:	bl	1afec <ftello64@plt+0x9704>
   1afa4:	mov	r0, r5
   1afa8:	mov	r1, r4
   1afac:	mov	r2, #0
   1afb0:	bl	1afec <ftello64@plt+0x9704>
   1afb4:	mov	r0, #12
   1afb8:	ldr	r1, [fp, #12]
   1afbc:	str	r0, [r1]
   1afc0:	b	1af7c <ftello64@plt+0x9694>
   1afc4:	cmp	r5, #0
   1afc8:	mov	r6, #0
   1afcc:	beq	1af7c <ftello64@plt+0x9694>
   1afd0:	movw	r1, #45156	; 0xb064
   1afd4:	movt	r1, #1
   1afd8:	mov	r6, #0
   1afdc:	mov	r0, r5
   1afe0:	mov	r2, #0
   1afe4:	bl	1afec <ftello64@plt+0x9704>
   1afe8:	b	1af7c <ftello64@plt+0x9694>
   1afec:	push	{r4, r5, r6, sl, fp, lr}
   1aff0:	add	fp, sp, #16
   1aff4:	mov	r4, r2
   1aff8:	mov	r5, r1
   1affc:	b	1b004 <ftello64@plt+0x971c>
   1b000:	ldr	r0, [r6, #8]
   1b004:	mov	r6, r0
   1b008:	ldr	r0, [r0, #4]
   1b00c:	cmp	r0, #0
   1b010:	bne	1b004 <ftello64@plt+0x971c>
   1b014:	ldr	r0, [r6, #8]
   1b018:	cmp	r0, #0
   1b01c:	bne	1b000 <ftello64@plt+0x9718>
   1b020:	mov	r0, r4
   1b024:	mov	r1, r6
   1b028:	blx	r5
   1b02c:	cmp	r0, #0
   1b030:	bne	1b060 <ftello64@plt+0x9778>
   1b034:	ldr	r1, [r6]
   1b038:	cmp	r1, #0
   1b03c:	beq	1b060 <ftello64@plt+0x9778>
   1b040:	ldr	r0, [r1, #8]
   1b044:	cmp	r0, r6
   1b048:	mov	r6, r1
   1b04c:	beq	1b020 <ftello64@plt+0x9738>
   1b050:	cmp	r0, #0
   1b054:	mov	r6, r1
   1b058:	beq	1b020 <ftello64@plt+0x9738>
   1b05c:	b	1b004 <ftello64@plt+0x971c>
   1b060:	pop	{r4, r5, r6, sl, fp, pc}
   1b064:	push	{fp, lr}
   1b068:	mov	fp, sp
   1b06c:	add	r0, r1, #20
   1b070:	bl	19024 <ftello64@plt+0x773c>
   1b074:	mov	r0, #0
   1b078:	pop	{fp, pc}
   1b07c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b080:	add	fp, sp, #28
   1b084:	sub	sp, sp, #12
   1b088:	mov	r9, r3
   1b08c:	mov	r5, r2
   1b090:	mov	r6, r1
   1b094:	mov	sl, r0
   1b098:	and	ip, r3, #16
   1b09c:	and	r8, r3, #32
   1b0a0:	and	r0, r3, #16777216	; 0x1000000
   1b0a4:	str	r0, [sp, #8]
   1b0a8:	ldr	r3, [fp, #12]
   1b0ac:	ldr	r4, [fp, #8]
   1b0b0:	mvn	r1, #0
   1b0b4:	ldr	r0, [r5, #4]
   1b0b8:	uxtab	r1, r1, r0
   1b0bc:	ldr	r7, [r6]
   1b0c0:	add	r2, pc, #0
   1b0c4:	ldr	pc, [r2, r1, lsl #2]
   1b0c8:	andeq	fp, r1, r0, asr r2
   1b0cc:	andeq	fp, r1, r8, lsl #12
   1b0d0:	andeq	fp, r1, r4, lsr #12
   1b0d4:	andeq	fp, r1, ip, lsl #6
   1b0d8:	andeq	fp, r1, r8, ror #6
   1b0dc:	andeq	fp, r1, r4, lsr #12
   1b0e0:	andeq	fp, r1, r4, lsr #12
   1b0e4:	andeq	fp, r1, ip, lsr #7
   1b0e8:	andeq	fp, r1, r8, lsl #4
   1b0ec:	andeq	fp, r1, r8, lsl #12
   1b0f0:	andeq	fp, r1, r4, ror #2
   1b0f4:	ldrdeq	fp, [r1], -r4
   1b0f8:	andeq	fp, r1, r4, lsr #12
   1b0fc:	andeq	fp, r1, r4, lsr #12
   1b100:	andeq	fp, r1, r4, lsr #12
   1b104:	andeq	fp, r1, r4, lsr #12
   1b108:	andeq	fp, r1, r4, lsr #12
   1b10c:	andeq	fp, r1, r4, ror #2
   1b110:	andeq	fp, r1, r4, ror #2
   1b114:	andeq	fp, r1, r4, lsl r4
   1b118:	andeq	fp, r1, r4, lsr #12
   1b11c:	andeq	fp, r1, r4, lsr #12
   1b120:	andeq	fp, r1, r8, asr r1
   1b124:	andeq	fp, r1, r8, lsl r2
   1b128:	andeq	fp, r1, r4, lsr #12
   1b12c:	andeq	fp, r1, r4, lsr #12
   1b130:	andeq	fp, r1, r4, lsr #12
   1b134:	andeq	fp, r1, r4, lsr #12
   1b138:	andeq	fp, r1, r4, lsr #12
   1b13c:	andeq	fp, r1, r4, lsr #12
   1b140:	andeq	fp, r1, r4, lsr #12
   1b144:	muleq	r1, r8, r1
   1b148:	muleq	r1, r8, r1
   1b14c:	andeq	fp, r1, ip, asr #3
   1b150:	andeq	fp, r1, ip, asr #3
   1b154:	andeq	fp, r1, ip, lsl #10
   1b158:	ldr	r1, [sp, #8]
   1b15c:	cmp	r1, #0
   1b160:	bne	1b5d8 <ftello64@plt+0x9cf0>
   1b164:	cmp	r8, #0
   1b168:	bne	1b5d8 <ftello64@plt+0x9cf0>
   1b16c:	cmp	ip, #0
   1b170:	beq	1b208 <ftello64@plt+0x9920>
   1b174:	mov	r0, r5
   1b178:	mov	r1, sl
   1b17c:	mov	r2, r9
   1b180:	mov	r7, ip
   1b184:	bl	1a420 <ftello64@plt+0x8b38>
   1b188:	mvn	r1, #0
   1b18c:	mov	ip, r7
   1b190:	ldr	r3, [fp, #12]
   1b194:	b	1b0b4 <ftello64@plt+0x97cc>
   1b198:	mov	r8, sl
   1b19c:	ldr	r1, [sl, #64]	; 0x40
   1b1a0:	mvn	r2, #32
   1b1a4:	uxtab	r0, r2, r0
   1b1a8:	clz	r0, r0
   1b1ac:	lsr	r0, r0, #5
   1b1b0:	stm	sp, {r0, r3}
   1b1b4:	movw	r2, #35180	; 0x896c
   1b1b8:	movt	r2, #2
   1b1bc:	mov	r4, r3
   1b1c0:	movw	r3, #33189	; 0x81a5
   1b1c4:	movt	r3, #2
   1b1c8:	b	1b1fc <ftello64@plt+0x9914>
   1b1cc:	mov	r8, sl
   1b1d0:	ldr	r1, [sl, #64]	; 0x40
   1b1d4:	mvn	r2, #34	; 0x22
   1b1d8:	uxtab	r0, r2, r0
   1b1dc:	clz	r0, r0
   1b1e0:	lsr	r0, r0, #5
   1b1e4:	stm	sp, {r0, r3}
   1b1e8:	movw	r2, #35186	; 0x8972
   1b1ec:	movt	r2, #2
   1b1f0:	mov	r4, r3
   1b1f4:	movw	r3, #31656	; 0x7ba8
   1b1f8:	movt	r3, #2
   1b1fc:	mov	r0, r7
   1b200:	bl	1bdec <ftello64@plt+0xa504>
   1b204:	b	1b434 <ftello64@plt+0x9b4c>
   1b208:	tst	r9, #131072	; 0x20000
   1b20c:	uxtbeq	r1, r0
   1b210:	cmpeq	r1, #9
   1b214:	beq	1b518 <ftello64@plt+0x9c30>
   1b218:	mov	r1, #1
   1b21c:	bfi	r0, r1, #0, #8
   1b220:	str	r0, [r5, #4]
   1b224:	mov	r4, #0
   1b228:	mov	r0, r7
   1b22c:	mov	r1, #0
   1b230:	mov	r2, #0
   1b234:	mov	r3, r5
   1b238:	bl	1b624 <ftello64@plt+0x9d3c>
   1b23c:	mov	r6, r0
   1b240:	cmp	r0, #0
   1b244:	mov	r8, sl
   1b248:	bne	1b44c <ftello64@plt+0x9b64>
   1b24c:	b	1b58c <ftello64@plt+0x9ca4>
   1b250:	mov	r4, #0
   1b254:	mov	r0, r7
   1b258:	mov	r1, #0
   1b25c:	mov	r2, #0
   1b260:	mov	r3, r5
   1b264:	bl	1b624 <ftello64@plt+0x9d3c>
   1b268:	cmp	r0, #0
   1b26c:	beq	1b58c <ftello64@plt+0x9ca4>
   1b270:	mov	r6, r0
   1b274:	ldr	r0, [r7, #92]	; 0x5c
   1b278:	cmp	r0, #2
   1b27c:	mov	r8, sl
   1b280:	blt	1b44c <ftello64@plt+0x9b64>
   1b284:	ldr	r0, [r8, #40]	; 0x28
   1b288:	ldr	r1, [r8, #56]	; 0x38
   1b28c:	cmp	r1, r0
   1b290:	ble	1b44c <ftello64@plt+0x9b64>
   1b294:	ldr	r1, [r8, #28]
   1b298:	cmp	r0, r1
   1b29c:	beq	1b44c <ftello64@plt+0x9b64>
   1b2a0:	ldr	r1, [r8, #8]
   1b2a4:	ldr	r0, [r1, r0, lsl #2]
   1b2a8:	cmn	r0, #1
   1b2ac:	bne	1b44c <ftello64@plt+0x9b64>
   1b2b0:	mov	r0, r5
   1b2b4:	mov	r1, r8
   1b2b8:	mov	r2, r9
   1b2bc:	bl	1a420 <ftello64@plt+0x8b38>
   1b2c0:	mov	r0, r7
   1b2c4:	mov	r1, #0
   1b2c8:	mov	r2, #0
   1b2cc:	mov	r3, r5
   1b2d0:	bl	1b624 <ftello64@plt+0x9d3c>
   1b2d4:	mov	r4, r0
   1b2d8:	mov	r0, r7
   1b2dc:	mov	r1, r6
   1b2e0:	mov	r2, r4
   1b2e4:	mov	r3, #16
   1b2e8:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1b2ec:	cmp	r4, #0
   1b2f0:	ldr	r1, [fp, #12]
   1b2f4:	movne	r6, r0
   1b2f8:	cmpne	r0, #0
   1b2fc:	bne	1b284 <ftello64@plt+0x999c>
   1b300:	mov	r0, #12
   1b304:	str	r0, [r1]
   1b308:	b	1b608 <ftello64@plt+0x9d20>
   1b30c:	ldr	r0, [r5]
   1b310:	mov	r1, #1
   1b314:	ldr	r2, [r7, #84]	; 0x54
   1b318:	tst	r2, r1, lsl r0
   1b31c:	beq	1b618 <ftello64@plt+0x9d30>
   1b320:	lsl	r0, r1, r0
   1b324:	ldr	r1, [r7, #80]	; 0x50
   1b328:	orr	r0, r1, r0
   1b32c:	str	r0, [r7, #80]	; 0x50
   1b330:	mov	r4, #0
   1b334:	mov	r0, r7
   1b338:	mov	r1, #0
   1b33c:	mov	r2, #0
   1b340:	mov	r3, r5
   1b344:	bl	1b624 <ftello64@plt+0x9d3c>
   1b348:	cmp	r0, #0
   1b34c:	beq	1b58c <ftello64@plt+0x9ca4>
   1b350:	mov	r6, r0
   1b354:	mov	r8, sl
   1b358:	ldr	r0, [r7, #76]	; 0x4c
   1b35c:	add	r0, r0, #1
   1b360:	str	r0, [r7, #76]	; 0x4c
   1b364:	b	1b39c <ftello64@plt+0x9ab4>
   1b368:	mov	r4, #0
   1b36c:	mov	r0, r7
   1b370:	mov	r1, #0
   1b374:	mov	r2, #0
   1b378:	mov	r3, r5
   1b37c:	bl	1b624 <ftello64@plt+0x9d3c>
   1b380:	cmp	r0, #0
   1b384:	beq	1b58c <ftello64@plt+0x9ca4>
   1b388:	mov	r6, r0
   1b38c:	ldr	r0, [r7, #92]	; 0x5c
   1b390:	cmp	r0, #2
   1b394:	mov	r8, sl
   1b398:	blt	1b44c <ftello64@plt+0x9b64>
   1b39c:	ldrb	r0, [r7, #88]	; 0x58
   1b3a0:	orr	r0, r0, #2
   1b3a4:	strb	r0, [r7, #88]	; 0x58
   1b3a8:	b	1b44c <ftello64@plt+0x9b64>
   1b3ac:	add	r0, r4, #1
   1b3b0:	stm	sp, {r0, r3}
   1b3b4:	mov	r8, sl
   1b3b8:	mov	r0, sl
   1b3bc:	mov	r1, r6
   1b3c0:	mov	r2, r5
   1b3c4:	mov	r4, r3
   1b3c8:	mov	r3, r9
   1b3cc:	bl	1b6d0 <ftello64@plt+0x9de8>
   1b3d0:	b	1b434 <ftello64@plt+0x9b4c>
   1b3d4:	ldr	r0, [r5]
   1b3d8:	movw	r1, #783	; 0x30f
   1b3dc:	tst	r0, r1
   1b3e0:	beq	1b3f8 <ftello64@plt+0x9b10>
   1b3e4:	ldrb	r0, [r7, #88]	; 0x58
   1b3e8:	tst	r0, #16
   1b3ec:	moveq	r0, r7
   1b3f0:	bleq	1bd04 <ftello64@plt+0xa41c>
   1b3f4:	ldr	r0, [r5]
   1b3f8:	cmp	r0, #256	; 0x100
   1b3fc:	beq	1b524 <ftello64@plt+0x9c3c>
   1b400:	cmp	r0, #512	; 0x200
   1b404:	bne	1b59c <ftello64@plt+0x9cb4>
   1b408:	mov	r6, #10
   1b40c:	mov	r0, #5
   1b410:	b	1b52c <ftello64@plt+0x9c44>
   1b414:	str	r3, [sp]
   1b418:	mov	r8, sl
   1b41c:	mov	r0, sl
   1b420:	mov	r1, r7
   1b424:	mov	r2, r5
   1b428:	mov	r4, r3
   1b42c:	mov	r3, r9
   1b430:	bl	1b7e8 <ftello64@plt+0x9f00>
   1b434:	mov	r6, r0
   1b438:	cmp	r0, #0
   1b43c:	bne	1b44c <ftello64@plt+0x9b64>
   1b440:	ldr	r0, [r4]
   1b444:	cmp	r0, #0
   1b448:	bne	1b608 <ftello64@plt+0x9d20>
   1b44c:	mov	r0, r5
   1b450:	mov	r1, r8
   1b454:	mov	r2, r9
   1b458:	bl	1a420 <ftello64@plt+0x8b38>
   1b45c:	mov	r4, #1
   1b460:	movw	r8, #2048	; 0x800
   1b464:	movt	r8, #140	; 0x8c
   1b468:	ldr	r2, [fp, #12]
   1b46c:	ldrb	r0, [r5, #4]
   1b470:	cmp	r0, #23
   1b474:	bhi	1b504 <ftello64@plt+0x9c1c>
   1b478:	tst	r8, r4, lsl r0
   1b47c:	beq	1b504 <ftello64@plt+0x9c1c>
   1b480:	str	r9, [sp]
   1b484:	str	r2, [sp, #4]
   1b488:	mov	r0, r6
   1b48c:	mov	r1, sl
   1b490:	mov	r2, r7
   1b494:	mov	r3, r5
   1b498:	bl	1bfdc <ftello64@plt+0xa6f4>
   1b49c:	ldr	r2, [fp, #12]
   1b4a0:	cmp	r0, #0
   1b4a4:	bne	1b4b4 <ftello64@plt+0x9bcc>
   1b4a8:	ldr	r1, [r2]
   1b4ac:	cmp	r1, #0
   1b4b0:	bne	1b5e4 <ftello64@plt+0x9cfc>
   1b4b4:	ldr	r1, [sp, #8]
   1b4b8:	cmp	r1, #0
   1b4bc:	mov	r6, r0
   1b4c0:	beq	1b46c <ftello64@plt+0x9b84>
   1b4c4:	ldrb	r1, [r5, #4]
   1b4c8:	cmp	r1, #23
   1b4cc:	beq	1b4dc <ftello64@plt+0x9bf4>
   1b4d0:	cmp	r1, #11
   1b4d4:	mov	r6, r0
   1b4d8:	bne	1b46c <ftello64@plt+0x9b84>
   1b4dc:	cmp	r0, #0
   1b4e0:	beq	1b4f8 <ftello64@plt+0x9c10>
   1b4e4:	movw	r1, #45156	; 0xb064
   1b4e8:	movt	r1, #1
   1b4ec:	mov	r2, #0
   1b4f0:	bl	1afec <ftello64@plt+0x9704>
   1b4f4:	ldr	r2, [fp, #12]
   1b4f8:	mov	r0, #13
   1b4fc:	str	r0, [r2]
   1b500:	b	1b608 <ftello64@plt+0x9d20>
   1b504:	mov	r4, r6
   1b508:	b	1b60c <ftello64@plt+0x9d24>
   1b50c:	mov	r0, #5
   1b510:	str	r0, [r3]
   1b514:	b	1b608 <ftello64@plt+0x9d20>
   1b518:	mov	r0, #16
   1b51c:	str	r0, [r3]
   1b520:	b	1b608 <ftello64@plt+0x9d20>
   1b524:	mov	r6, #9
   1b528:	mov	r0, #6
   1b52c:	str	r0, [r5]
   1b530:	mov	r4, #0
   1b534:	mov	r0, r7
   1b538:	mov	r1, #0
   1b53c:	mov	r2, #0
   1b540:	mov	r3, r5
   1b544:	bl	1b624 <ftello64@plt+0x9d3c>
   1b548:	mov	r8, r0
   1b54c:	str	r6, [r5]
   1b550:	mov	r0, r7
   1b554:	mov	r1, #0
   1b558:	mov	r2, #0
   1b55c:	mov	r3, r5
   1b560:	bl	1b624 <ftello64@plt+0x9d3c>
   1b564:	mov	r1, r0
   1b568:	mov	r0, r7
   1b56c:	mov	r7, r1
   1b570:	mov	r1, r8
   1b574:	mov	r2, r7
   1b578:	mov	r3, #10
   1b57c:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1b580:	cmp	r8, #0
   1b584:	cmpne	r7, #0
   1b588:	bne	1b5b4 <ftello64@plt+0x9ccc>
   1b58c:	mov	r0, #12
   1b590:	ldr	r1, [fp, #12]
   1b594:	str	r0, [r1]
   1b598:	b	1b60c <ftello64@plt+0x9d24>
   1b59c:	mov	r4, #0
   1b5a0:	mov	r0, r7
   1b5a4:	mov	r1, #0
   1b5a8:	mov	r2, #0
   1b5ac:	mov	r3, r5
   1b5b0:	bl	1b624 <ftello64@plt+0x9d3c>
   1b5b4:	mov	r6, r0
   1b5b8:	cmp	r0, #0
   1b5bc:	beq	1b58c <ftello64@plt+0x9ca4>
   1b5c0:	mov	r0, r5
   1b5c4:	mov	r1, sl
   1b5c8:	mov	r2, r9
   1b5cc:	bl	1a420 <ftello64@plt+0x8b38>
   1b5d0:	mov	r4, r6
   1b5d4:	b	1b60c <ftello64@plt+0x9d24>
   1b5d8:	mov	r0, #13
   1b5dc:	str	r0, [r3]
   1b5e0:	b	1b608 <ftello64@plt+0x9d20>
   1b5e4:	cmp	r6, #0
   1b5e8:	beq	1b608 <ftello64@plt+0x9d20>
   1b5ec:	movw	r1, #45156	; 0xb064
   1b5f0:	movt	r1, #1
   1b5f4:	mov	r4, #0
   1b5f8:	mov	r0, r6
   1b5fc:	mov	r2, #0
   1b600:	bl	1afec <ftello64@plt+0x9704>
   1b604:	b	1b60c <ftello64@plt+0x9d24>
   1b608:	mov	r4, #0
   1b60c:	mov	r0, r4
   1b610:	sub	sp, fp, #28
   1b614:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b618:	mov	r0, #6
   1b61c:	ldr	r1, [fp, #12]
   1b620:	b	1b304 <ftello64@plt+0x9a1c>
   1b624:	push	{r4, r5, r6, r7, fp, lr}
   1b628:	add	fp, sp, #16
   1b62c:	mov	r6, r3
   1b630:	mov	r4, r2
   1b634:	mov	r5, r1
   1b638:	mov	r7, r0
   1b63c:	ldr	r0, [r0, #64]	; 0x40
   1b640:	cmp	r0, #31
   1b644:	beq	1b6a0 <ftello64@plt+0x9db8>
   1b648:	ldr	r0, [r7, #56]	; 0x38
   1b64c:	ldr	r1, [r7, #64]	; 0x40
   1b650:	add	r2, r1, #1
   1b654:	str	r2, [r7, #64]	; 0x40
   1b658:	add	r0, r0, r1, lsl #5
   1b65c:	mov	r1, #0
   1b660:	str	r1, [r0, #4]!
   1b664:	str	r4, [r0, #8]
   1b668:	str	r5, [r0, #4]
   1b66c:	ldm	r6, {r2, r3}
   1b670:	mvn	r7, #0
   1b674:	str	r7, [r0, #28]
   1b678:	str	r1, [r0, #16]
   1b67c:	str	r1, [r0, #12]
   1b680:	str	r2, [r0, #20]
   1b684:	bic	r1, r3, #786432	; 0xc0000
   1b688:	str	r1, [r0, #24]
   1b68c:	cmp	r5, #0
   1b690:	strne	r0, [r5]
   1b694:	cmp	r4, #0
   1b698:	strne	r0, [r4]
   1b69c:	pop	{r4, r5, r6, r7, fp, pc}
   1b6a0:	mov	r0, #996	; 0x3e4
   1b6a4:	bl	25860 <ftello64@plt+0x13f78>
   1b6a8:	cmp	r0, #0
   1b6ac:	beq	1b6c8 <ftello64@plt+0x9de0>
   1b6b0:	ldr	r1, [r7, #56]	; 0x38
   1b6b4:	str	r1, [r0]
   1b6b8:	mov	r1, #0
   1b6bc:	str	r1, [r7, #64]	; 0x40
   1b6c0:	str	r0, [r7, #56]	; 0x38
   1b6c4:	b	1b648 <ftello64@plt+0x9d60>
   1b6c8:	mov	r0, #0
   1b6cc:	pop	{r4, r5, r6, r7, fp, pc}
   1b6d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b6d4:	add	fp, sp, #28
   1b6d8:	sub	sp, sp, #12
   1b6dc:	mov	r5, r3
   1b6e0:	mov	r6, r2
   1b6e4:	mov	r7, r1
   1b6e8:	mov	r4, r0
   1b6ec:	ldr	r8, [r1]
   1b6f0:	ldr	sl, [r1, #24]
   1b6f4:	add	r0, sl, #1
   1b6f8:	str	r0, [r1, #24]
   1b6fc:	orr	r2, r3, #8388608	; 0x800000
   1b700:	mov	r0, r6
   1b704:	mov	r1, r4
   1b708:	bl	1a420 <ftello64@plt+0x8b38>
   1b70c:	ldrb	r0, [r6, #4]
   1b710:	mov	r1, #0
   1b714:	ldr	r9, [fp, #12]
   1b718:	cmp	r0, #9
   1b71c:	beq	1b768 <ftello64@plt+0x9e80>
   1b720:	ldr	r0, [fp, #8]
   1b724:	stm	sp, {r0, r9}
   1b728:	mov	r0, r4
   1b72c:	mov	r1, r7
   1b730:	mov	r2, r6
   1b734:	mov	r3, r5
   1b738:	bl	1a440 <ftello64@plt+0x8b58>
   1b73c:	mov	r1, r0
   1b740:	ldr	r0, [r9]
   1b744:	mov	r5, #0
   1b748:	cmp	r0, #0
   1b74c:	bne	1b7a4 <ftello64@plt+0x9ebc>
   1b750:	ldrb	r0, [r6, #4]
   1b754:	cmp	r0, #9
   1b758:	bne	1b7bc <ftello64@plt+0x9ed4>
   1b75c:	ldr	r0, [r9]
   1b760:	cmp	r0, #0
   1b764:	bne	1b7a4 <ftello64@plt+0x9ebc>
   1b768:	cmp	sl, #8
   1b76c:	bhi	1b780 <ftello64@plt+0x9e98>
   1b770:	ldr	r0, [r8, #84]	; 0x54
   1b774:	mov	r2, #1
   1b778:	orr	r0, r0, r2, lsl sl
   1b77c:	str	r0, [r8, #84]	; 0x54
   1b780:	mov	r5, #0
   1b784:	mov	r0, r8
   1b788:	mov	r2, #0
   1b78c:	mov	r3, #17
   1b790:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1b794:	cmp	r0, #0
   1b798:	beq	1b7b0 <ftello64@plt+0x9ec8>
   1b79c:	str	sl, [r0, #20]
   1b7a0:	mov	r5, r0
   1b7a4:	mov	r0, r5
   1b7a8:	sub	sp, fp, #28
   1b7ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b7b0:	mov	r0, #12
   1b7b4:	str	r0, [r9]
   1b7b8:	b	1b7a4 <ftello64@plt+0x9ebc>
   1b7bc:	cmp	r1, #0
   1b7c0:	beq	1b7dc <ftello64@plt+0x9ef4>
   1b7c4:	movw	r2, #45156	; 0xb064
   1b7c8:	movt	r2, #1
   1b7cc:	mov	r0, r1
   1b7d0:	mov	r1, r2
   1b7d4:	mov	r2, #0
   1b7d8:	bl	1afec <ftello64@plt+0x9704>
   1b7dc:	mov	r0, #8
   1b7e0:	str	r0, [r9]
   1b7e4:	b	1b7a4 <ftello64@plt+0x9ebc>
   1b7e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b7ec:	add	fp, sp, #28
   1b7f0:	sub	sp, sp, #124	; 0x7c
   1b7f4:	mov	r8, r3
   1b7f8:	mov	r6, r2
   1b7fc:	mov	r9, r1
   1b800:	mov	r7, r0
   1b804:	mov	r5, #0
   1b808:	str	r5, [fp, #-32]	; 0xffffffe0
   1b80c:	str	r5, [fp, #-36]	; 0xffffffdc
   1b810:	mov	r0, #32
   1b814:	mov	r1, #1
   1b818:	bl	2580c <ftello64@plt+0x13f24>
   1b81c:	mov	r4, r0
   1b820:	mov	r0, #40	; 0x28
   1b824:	mov	r1, #1
   1b828:	bl	2580c <ftello64@plt+0x13f24>
   1b82c:	mov	sl, r0
   1b830:	cmp	r4, #0
   1b834:	cmpne	sl, #0
   1b838:	beq	1bcbc <ftello64@plt+0xa3d4>
   1b83c:	mov	r0, r6
   1b840:	mov	r1, r7
   1b844:	mov	r2, r8
   1b848:	bl	1c310 <ftello64@plt+0xaa28>
   1b84c:	mov	r5, r0
   1b850:	ldrb	r0, [r6, #4]
   1b854:	cmp	r0, #25
   1b858:	beq	1b86c <ftello64@plt+0x9f84>
   1b85c:	cmp	r0, #2
   1b860:	beq	1bcb4 <ftello64@plt+0xa3cc>
   1b864:	mov	r0, #0
   1b868:	b	1b8b8 <ftello64@plt+0x9fd0>
   1b86c:	ldrb	r0, [sl, #16]
   1b870:	orr	r0, r0, #1
   1b874:	strb	r0, [sl, #16]
   1b878:	tst	r8, #256	; 0x100
   1b87c:	movne	r0, r4
   1b880:	movne	r1, #10
   1b884:	blne	1c484 <ftello64@plt+0xab9c>
   1b888:	ldr	r0, [r7, #40]	; 0x28
   1b88c:	add	r0, r0, r5
   1b890:	str	r0, [r7, #40]	; 0x28
   1b894:	mov	r0, r6
   1b898:	mov	r1, r7
   1b89c:	mov	r2, r8
   1b8a0:	bl	1c310 <ftello64@plt+0xaa28>
   1b8a4:	mov	r5, r0
   1b8a8:	ldrb	r0, [r6, #4]
   1b8ac:	cmp	r0, #2
   1b8b0:	beq	1bcb4 <ftello64@plt+0xa3cc>
   1b8b4:	mov	r0, #1
   1b8b8:	str	r0, [sp, #20]
   1b8bc:	ldr	r0, [r6, #4]
   1b8c0:	uxtb	r1, r0
   1b8c4:	cmp	r1, #21
   1b8c8:	moveq	r1, #1
   1b8cc:	bfieq	r0, r1, #0, #8
   1b8d0:	streq	r0, [r6, #4]
   1b8d4:	str	sl, [sp, #24]
   1b8d8:	add	r0, sp, #68	; 0x44
   1b8dc:	str	r0, [fp, #-40]	; 0xffffffd8
   1b8e0:	mov	r0, #3
   1b8e4:	str	r0, [fp, #-44]	; 0xffffffd4
   1b8e8:	mov	r0, #1
   1b8ec:	str	r8, [sp]
   1b8f0:	str	r0, [sp, #4]
   1b8f4:	sub	r0, fp, #44	; 0x2c
   1b8f8:	mov	r1, r7
   1b8fc:	mov	r2, r6
   1b900:	mov	r3, r5
   1b904:	bl	1c4a8 <ftello64@plt+0xabc0>
   1b908:	cmp	r0, #0
   1b90c:	bne	1bca4 <ftello64@plt+0xa3bc>
   1b910:	mov	r0, #0
   1b914:	str	r0, [sp, #16]
   1b918:	mov	r0, r6
   1b91c:	mov	r1, r7
   1b920:	mov	r2, r8
   1b924:	bl	1c310 <ftello64@plt+0xaa28>
   1b928:	mov	sl, r0
   1b92c:	ldr	r5, [fp, #-44]	; 0xffffffd4
   1b930:	cmp	r5, #2
   1b934:	beq	1ba58 <ftello64@plt+0xa170>
   1b938:	cmp	r5, #4
   1b93c:	bne	1b960 <ftello64@plt+0xa078>
   1b940:	ldr	r0, [r7, #64]	; 0x40
   1b944:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b948:	stm	sp, {r1, r8}
   1b94c:	mov	r1, r4
   1b950:	ldr	r2, [sp, #24]
   1b954:	sub	r3, fp, #36	; 0x24
   1b958:	bl	1c848 <ftello64@plt+0xaf60>
   1b95c:	b	1ba64 <ftello64@plt+0xa17c>
   1b960:	ldrb	r0, [r6, #4]
   1b964:	cmp	r0, #22
   1b968:	beq	1b978 <ftello64@plt+0xa090>
   1b96c:	cmp	r0, #2
   1b970:	bne	1ba30 <ftello64@plt+0xa148>
   1b974:	b	1bca0 <ftello64@plt+0xa3b8>
   1b978:	ldr	r0, [r7, #40]	; 0x28
   1b97c:	add	r0, r0, sl
   1b980:	str	r0, [r7, #40]	; 0x28
   1b984:	add	r0, sp, #28
   1b988:	mov	r1, r7
   1b98c:	mov	r2, r8
   1b990:	bl	1c310 <ftello64@plt+0xaa28>
   1b994:	mov	r3, r0
   1b998:	ldrb	r0, [sp, #32]
   1b99c:	cmp	r0, #21
   1b9a0:	beq	1ba1c <ftello64@plt+0xa134>
   1b9a4:	cmp	r0, #2
   1b9a8:	sub	r1, fp, #52	; 0x34
   1b9ac:	beq	1bca0 <ftello64@plt+0xa3b8>
   1b9b0:	mov	r0, #3
   1b9b4:	str	r0, [fp, #-52]	; 0xffffffcc
   1b9b8:	add	r0, sp, #36	; 0x24
   1b9bc:	str	r0, [fp, #-48]	; 0xffffffd0
   1b9c0:	str	r8, [sp]
   1b9c4:	mov	r0, #1
   1b9c8:	str	r0, [sp, #4]
   1b9cc:	mov	r0, r1
   1b9d0:	mov	r5, r1
   1b9d4:	mov	r1, r7
   1b9d8:	add	r2, sp, #28
   1b9dc:	bl	1c4a8 <ftello64@plt+0xabc0>
   1b9e0:	cmp	r0, #0
   1b9e4:	bne	1bca4 <ftello64@plt+0xa3bc>
   1b9e8:	mov	r0, r6
   1b9ec:	mov	r1, r7
   1b9f0:	mov	r2, r8
   1b9f4:	bl	1c310 <ftello64@plt+0xaa28>
   1b9f8:	mov	sl, r0
   1b9fc:	stm	sp, {r5, r9}
   1ba00:	str	r8, [sp, #8]
   1ba04:	mov	r0, r4
   1ba08:	ldr	r1, [sp, #24]
   1ba0c:	sub	r2, fp, #32
   1ba10:	sub	r3, fp, #44	; 0x2c
   1ba14:	bl	1c5b0 <ftello64@plt+0xacc8>
   1ba18:	b	1ba64 <ftello64@plt+0xa17c>
   1ba1c:	ldr	r0, [r7, #40]	; 0x28
   1ba20:	sub	r0, r0, sl
   1ba24:	str	r0, [r7, #40]	; 0x28
   1ba28:	mov	r0, #1
   1ba2c:	strb	r0, [r6, #4]
   1ba30:	add	r0, pc, #0
   1ba34:	ldr	pc, [r0, r5, lsl #2]
   1ba38:	andeq	fp, r1, r8, asr #20
   1ba3c:	andeq	fp, r1, r4, asr #21
   1ba40:	andeq	fp, r1, r8, asr sl
   1ba44:	strdeq	fp, [r1], -r4
   1ba48:	ldrb	r1, [fp, #-40]	; 0xffffffd8
   1ba4c:	mov	r0, r4
   1ba50:	bl	1c484 <ftello64@plt+0xab9c>
   1ba54:	b	1ba74 <ftello64@plt+0xa18c>
   1ba58:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1ba5c:	mov	r0, r4
   1ba60:	bl	1c7d0 <ftello64@plt+0xaee8>
   1ba64:	ldr	r1, [fp, #8]
   1ba68:	str	r0, [r1]
   1ba6c:	cmp	r0, #0
   1ba70:	bne	1bcac <ftello64@plt+0xa3c4>
   1ba74:	ldrb	r0, [r6, #4]
   1ba78:	cmp	r0, #21
   1ba7c:	beq	1bb2c <ftello64@plt+0xa244>
   1ba80:	cmp	r0, #2
   1ba84:	beq	1bca0 <ftello64@plt+0xa3b8>
   1ba88:	add	r0, sp, #68	; 0x44
   1ba8c:	str	r0, [fp, #-40]	; 0xffffffd8
   1ba90:	mov	r0, #3
   1ba94:	str	r0, [fp, #-44]	; 0xffffffd4
   1ba98:	str	r8, [sp]
   1ba9c:	mov	r0, #0
   1baa0:	str	r0, [sp, #4]
   1baa4:	sub	r0, fp, #44	; 0x2c
   1baa8:	mov	r1, r7
   1baac:	mov	r2, r6
   1bab0:	mov	r3, sl
   1bab4:	bl	1c4a8 <ftello64@plt+0xabc0>
   1bab8:	cmp	r0, #0
   1babc:	beq	1b918 <ftello64@plt+0xa030>
   1bac0:	b	1bca4 <ftello64@plt+0xa3bc>
   1bac4:	ldr	r5, [sp, #24]
   1bac8:	ldr	r0, [r5, #20]
   1bacc:	ldr	r1, [sp, #16]
   1bad0:	cmp	r1, r0
   1bad4:	beq	1bb04 <ftello64@plt+0xa21c>
   1bad8:	ldr	r0, [r5]
   1badc:	ldr	r1, [r5, #20]
   1bae0:	add	r2, r1, #1
   1bae4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1bae8:	str	r2, [r5, #20]
   1baec:	str	r3, [r0, r1, lsl #2]
   1baf0:	b	1ba74 <ftello64@plt+0xa18c>
   1baf4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1baf8:	mov	r0, r4
   1bafc:	bl	1c80c <ftello64@plt+0xaf24>
   1bb00:	b	1ba64 <ftello64@plt+0xa17c>
   1bb04:	mov	r1, #1
   1bb08:	orr	r0, r1, r0, lsl #1
   1bb0c:	str	r0, [sp, #16]
   1bb10:	lsl	r1, r0, #2
   1bb14:	ldr	r0, [r5]
   1bb18:	bl	25890 <ftello64@plt+0x13fa8>
   1bb1c:	cmp	r0, #0
   1bb20:	beq	1bcdc <ftello64@plt+0xa3f4>
   1bb24:	str	r0, [r5]
   1bb28:	b	1bad8 <ftello64@plt+0xa1f0>
   1bb2c:	ldr	r0, [r7, #40]	; 0x28
   1bb30:	add	r0, r0, sl
   1bb34:	str	r0, [r7, #40]	; 0x28
   1bb38:	ldr	r0, [sp, #20]
   1bb3c:	cmp	r0, #0
   1bb40:	movne	r0, r4
   1bb44:	blne	1d0a4 <ftello64@plt+0xb7bc>
   1bb48:	ldr	r0, [r9, #92]	; 0x5c
   1bb4c:	cmp	r0, #2
   1bb50:	ldr	sl, [sp, #24]
   1bb54:	blt	1bb64 <ftello64@plt+0xa27c>
   1bb58:	ldr	r1, [r9, #60]	; 0x3c
   1bb5c:	mov	r0, r4
   1bb60:	bl	1d0c4 <ftello64@plt+0xb7dc>
   1bb64:	ldr	r0, [sl, #20]
   1bb68:	cmp	r0, #0
   1bb6c:	bne	1bb94 <ftello64@plt+0xa2ac>
   1bb70:	ldr	r0, [sl, #24]
   1bb74:	cmp	r0, #0
   1bb78:	bne	1bb94 <ftello64@plt+0xa2ac>
   1bb7c:	ldr	r0, [sl, #28]
   1bb80:	cmp	r0, #0
   1bb84:	bne	1bb94 <ftello64@plt+0xa2ac>
   1bb88:	ldr	r0, [sl, #32]
   1bb8c:	cmp	r0, #0
   1bb90:	beq	1bc50 <ftello64@plt+0xa368>
   1bb94:	ldrb	r0, [r9, #88]	; 0x58
   1bb98:	orr	r0, r0, #2
   1bb9c:	strb	r0, [r9, #88]	; 0x58
   1bba0:	str	sl, [sp, #68]	; 0x44
   1bba4:	ldr	r7, [sp, #72]	; 0x48
   1bba8:	mov	r0, #6
   1bbac:	strb	r0, [sp, #72]	; 0x48
   1bbb0:	mov	r6, #0
   1bbb4:	add	r3, sp, #68	; 0x44
   1bbb8:	mov	r0, r9
   1bbbc:	mov	r1, #0
   1bbc0:	mov	r2, #0
   1bbc4:	bl	1b624 <ftello64@plt+0x9d3c>
   1bbc8:	cmp	r0, #0
   1bbcc:	beq	1bce0 <ftello64@plt+0xa3f8>
   1bbd0:	mov	r5, r0
   1bbd4:	bic	r0, r7, #255	; 0xff
   1bbd8:	ldr	r1, [r4, r6, lsl #2]
   1bbdc:	cmp	r1, #0
   1bbe0:	bne	1bbfc <ftello64@plt+0xa314>
   1bbe4:	add	r6, r6, #1
   1bbe8:	cmp	r6, #8
   1bbec:	bne	1bbd8 <ftello64@plt+0xa2f0>
   1bbf0:	mov	r0, r4
   1bbf4:	bl	15278 <ftello64@plt+0x3990>
   1bbf8:	b	1bc44 <ftello64@plt+0xa35c>
   1bbfc:	str	r4, [sp, #68]	; 0x44
   1bc00:	orr	r0, r0, #3
   1bc04:	str	r0, [sp, #72]	; 0x48
   1bc08:	add	r3, sp, #68	; 0x44
   1bc0c:	mov	r0, r9
   1bc10:	mov	r1, #0
   1bc14:	mov	r2, #0
   1bc18:	bl	1b624 <ftello64@plt+0x9d3c>
   1bc1c:	cmp	r0, #0
   1bc20:	beq	1bce0 <ftello64@plt+0xa3f8>
   1bc24:	mov	r1, r0
   1bc28:	mov	r0, r9
   1bc2c:	mov	r2, r5
   1bc30:	mov	r3, #10
   1bc34:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1bc38:	mov	r5, r0
   1bc3c:	cmp	r0, #0
   1bc40:	beq	1bce0 <ftello64@plt+0xa3f8>
   1bc44:	mov	r0, r5
   1bc48:	sub	sp, fp, #28
   1bc4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bc50:	ldr	r0, [r9, #92]	; 0x5c
   1bc54:	cmp	r0, #2
   1bc58:	blt	1bc74 <ftello64@plt+0xa38c>
   1bc5c:	ldr	r0, [sl, #36]	; 0x24
   1bc60:	cmp	r0, #0
   1bc64:	bne	1bb94 <ftello64@plt+0xa2ac>
   1bc68:	ldrb	r0, [sl, #16]
   1bc6c:	tst	r0, #1
   1bc70:	bne	1bb94 <ftello64@plt+0xa2ac>
   1bc74:	mov	r0, sl
   1bc78:	bl	190b4 <ftello64@plt+0x77cc>
   1bc7c:	str	r4, [sp, #68]	; 0x44
   1bc80:	mov	r0, #3
   1bc84:	strb	r0, [sp, #72]	; 0x48
   1bc88:	add	r3, sp, #68	; 0x44
   1bc8c:	mov	r0, r9
   1bc90:	mov	r1, #0
   1bc94:	mov	r2, #0
   1bc98:	bl	1b624 <ftello64@plt+0x9d3c>
   1bc9c:	b	1bc38 <ftello64@plt+0xa350>
   1bca0:	mov	r0, #7
   1bca4:	ldr	r1, [fp, #8]
   1bca8:	str	r0, [r1]
   1bcac:	ldr	sl, [sp, #24]
   1bcb0:	b	1bcec <ftello64@plt+0xa404>
   1bcb4:	mov	r0, #2
   1bcb8:	b	1bce4 <ftello64@plt+0xa3fc>
   1bcbc:	mov	r0, r4
   1bcc0:	bl	15278 <ftello64@plt+0x3990>
   1bcc4:	mov	r0, sl
   1bcc8:	bl	15278 <ftello64@plt+0x3990>
   1bccc:	mov	r0, #12
   1bcd0:	ldr	r1, [fp, #8]
   1bcd4:	str	r0, [r1]
   1bcd8:	b	1bc44 <ftello64@plt+0xa35c>
   1bcdc:	mov	sl, r5
   1bce0:	mov	r0, #12
   1bce4:	ldr	r1, [fp, #8]
   1bce8:	str	r0, [r1]
   1bcec:	mov	r0, r4
   1bcf0:	bl	15278 <ftello64@plt+0x3990>
   1bcf4:	mov	r0, sl
   1bcf8:	bl	190b4 <ftello64@plt+0x77cc>
   1bcfc:	mov	r5, #0
   1bd00:	b	1bc44 <ftello64@plt+0xa35c>
   1bd04:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1bd08:	add	fp, sp, #24
   1bd0c:	mov	r4, r0
   1bd10:	ldrb	r0, [r0, #88]	; 0x58
   1bd14:	orr	r1, r0, #16
   1bd18:	strb	r1, [r4, #88]	; 0x58
   1bd1c:	tst	r0, #8
   1bd20:	bne	1bd60 <ftello64@plt+0xa478>
   1bd24:	mvn	r1, #-134217727	; 0xf8000001
   1bd28:	mvn	r2, #2013265921	; 0x78000001
   1bd2c:	movw	r3, #0
   1bd30:	movt	r3, #1023	; 0x3ff
   1bd34:	mov	r7, #0
   1bd38:	str	r7, [r4, #96]	; 0x60
   1bd3c:	str	r3, [r4, #100]	; 0x64
   1bd40:	str	r2, [r4, #104]	; 0x68
   1bd44:	str	r1, [r4, #108]	; 0x6c
   1bd48:	tst	r0, #4
   1bd4c:	beq	1bd6c <ftello64@plt+0xa484>
   1bd50:	vmov.i32	q8, #0	; 0x00000000
   1bd54:	add	r0, r4, #112	; 0x70
   1bd58:	vst1.32	{d16-d17}, [r0]
   1bd5c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1bd60:	mov	r5, #0
   1bd64:	mov	r8, #0
   1bd68:	b	1bd74 <ftello64@plt+0xa48c>
   1bd6c:	mov	r8, #4
   1bd70:	mov	r5, #128	; 0x80
   1bd74:	bl	1172c <__ctype_b_loc@plt>
   1bd78:	ldr	r0, [r0]
   1bd7c:	add	r6, r0, r5, lsl #1
   1bd80:	mov	r1, #1
   1bd84:	b	1bd9c <ftello64@plt+0xa4b4>
   1bd88:	add	r6, r6, #64	; 0x40
   1bd8c:	add	r8, r8, #1
   1bd90:	add	r5, r5, #32
   1bd94:	cmp	r8, #8
   1bd98:	beq	1bde8 <ftello64@plt+0xa500>
   1bd9c:	add	r0, r4, r8, lsl #2
   1bda0:	add	r2, r0, #96	; 0x60
   1bda4:	mov	r3, #0
   1bda8:	mov	r0, r6
   1bdac:	b	1bdcc <ftello64@plt+0xa4e4>
   1bdb0:	ldr	r7, [r2]
   1bdb4:	orr	r7, r7, r1, lsl r3
   1bdb8:	str	r7, [r2]
   1bdbc:	add	r0, r0, #2
   1bdc0:	add	r3, r3, #1
   1bdc4:	cmp	r3, #32
   1bdc8:	beq	1bd88 <ftello64@plt+0xa4a0>
   1bdcc:	add	r7, r5, r3
   1bdd0:	cmp	r7, #95	; 0x5f
   1bdd4:	beq	1bdb0 <ftello64@plt+0xa4c8>
   1bdd8:	ldrh	r7, [r0]
   1bddc:	ands	r7, r7, #8
   1bde0:	beq	1bdbc <ftello64@plt+0xa4d4>
   1bde4:	b	1bdb0 <ftello64@plt+0xa4c8>
   1bde8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1bdec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bdf0:	add	fp, sp, #28
   1bdf4:	sub	sp, sp, #20
   1bdf8:	mov	r8, r3
   1bdfc:	mov	r6, r2
   1be00:	mov	r4, r1
   1be04:	mov	r9, r0
   1be08:	mov	r7, #0
   1be0c:	str	r7, [sp, #16]
   1be10:	mov	r0, #32
   1be14:	mov	r1, #1
   1be18:	bl	2580c <ftello64@plt+0x13f24>
   1be1c:	ldr	r1, [fp, #12]
   1be20:	cmp	r0, #0
   1be24:	beq	1bf94 <ftello64@plt+0xa6ac>
   1be28:	mov	r5, r0
   1be2c:	mov	r0, #40	; 0x28
   1be30:	mov	r1, #1
   1be34:	bl	2580c <ftello64@plt+0x13f24>
   1be38:	cmp	r0, #0
   1be3c:	beq	1bfa0 <ftello64@plt+0xa6b8>
   1be40:	mov	sl, r0
   1be44:	ldr	r1, [fp, #8]
   1be48:	ldrb	r0, [r0, #16]
   1be4c:	and	r0, r0, #254	; 0xfe
   1be50:	orr	r0, r0, r1
   1be54:	strb	r0, [sl, #16]
   1be58:	mov	r7, #0
   1be5c:	stm	sp, {r6, r7}
   1be60:	add	r3, sp, #16
   1be64:	mov	r0, r4
   1be68:	mov	r1, r5
   1be6c:	mov	r2, sl
   1be70:	bl	1c848 <ftello64@plt+0xaf60>
   1be74:	cmp	r0, #0
   1be78:	bne	1bfbc <ftello64@plt+0xa6d4>
   1be7c:	ldrb	r0, [r8]
   1be80:	cmp	r0, #0
   1be84:	beq	1bea4 <ftello64@plt+0xa5bc>
   1be88:	add	r4, r8, #1
   1be8c:	uxtb	r1, r0
   1be90:	mov	r0, r5
   1be94:	bl	1c484 <ftello64@plt+0xab9c>
   1be98:	ldrb	r0, [r4], #1
   1be9c:	cmp	r0, #0
   1bea0:	bne	1be8c <ftello64@plt+0xa5a4>
   1bea4:	ldr	r0, [fp, #8]
   1bea8:	cmp	r0, #0
   1beac:	movne	r0, r5
   1beb0:	blne	1d0a4 <ftello64@plt+0xb7bc>
   1beb4:	ldr	r0, [r9, #92]	; 0x5c
   1beb8:	cmp	r0, #2
   1bebc:	blt	1becc <ftello64@plt+0xa5e4>
   1bec0:	ldr	r1, [r9, #60]	; 0x3c
   1bec4:	mov	r0, r5
   1bec8:	bl	1d0c4 <ftello64@plt+0xb7dc>
   1becc:	str	r5, [sp, #8]
   1bed0:	ldr	r4, [sp, #12]
   1bed4:	bfc	r4, #0, #23
   1bed8:	orr	r0, r4, #3
   1bedc:	str	r0, [sp, #12]
   1bee0:	mov	r7, #0
   1bee4:	add	r3, sp, #8
   1bee8:	mov	r0, r9
   1beec:	mov	r1, #0
   1bef0:	mov	r2, #0
   1bef4:	bl	1b624 <ftello64@plt+0x9d3c>
   1bef8:	cmp	r0, #0
   1befc:	beq	1bf78 <ftello64@plt+0xa690>
   1bf00:	mov	r6, r0
   1bf04:	ldr	r0, [r9, #92]	; 0x5c
   1bf08:	cmp	r0, #2
   1bf0c:	blt	1bf60 <ftello64@plt+0xa678>
   1bf10:	str	sl, [sp, #8]
   1bf14:	orr	r0, r4, #6
   1bf18:	str	r0, [sp, #12]
   1bf1c:	ldrb	r0, [r9, #88]	; 0x58
   1bf20:	orr	r0, r0, #2
   1bf24:	strb	r0, [r9, #88]	; 0x58
   1bf28:	add	r3, sp, #8
   1bf2c:	mov	r0, r9
   1bf30:	mov	r1, #0
   1bf34:	mov	r2, #0
   1bf38:	bl	1b624 <ftello64@plt+0x9d3c>
   1bf3c:	cmp	r0, #0
   1bf40:	beq	1bf78 <ftello64@plt+0xa690>
   1bf44:	mov	r2, r0
   1bf48:	mov	r0, r9
   1bf4c:	mov	r1, r6
   1bf50:	mov	r3, #10
   1bf54:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1bf58:	mov	r7, r0
   1bf5c:	b	1bf6c <ftello64@plt+0xa684>
   1bf60:	mov	r0, sl
   1bf64:	bl	190b4 <ftello64@plt+0x77cc>
   1bf68:	mov	r7, r6
   1bf6c:	mov	r0, r7
   1bf70:	sub	sp, fp, #28
   1bf74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bf78:	mov	r0, r5
   1bf7c:	bl	15278 <ftello64@plt+0x3990>
   1bf80:	mov	r0, sl
   1bf84:	bl	190b4 <ftello64@plt+0x77cc>
   1bf88:	mov	r0, #12
   1bf8c:	ldr	r1, [fp, #12]
   1bf90:	b	1bf98 <ftello64@plt+0xa6b0>
   1bf94:	mov	r0, #12
   1bf98:	str	r0, [r1]
   1bf9c:	b	1bf6c <ftello64@plt+0xa684>
   1bfa0:	mov	r0, r5
   1bfa4:	bl	15278 <ftello64@plt+0x3990>
   1bfa8:	mov	r0, #12
   1bfac:	ldr	r1, [fp, #12]
   1bfb0:	str	r0, [r1]
   1bfb4:	mov	r7, #0
   1bfb8:	b	1bf6c <ftello64@plt+0xa684>
   1bfbc:	mov	r6, r0
   1bfc0:	mov	r0, r5
   1bfc4:	bl	15278 <ftello64@plt+0x3990>
   1bfc8:	mov	r0, sl
   1bfcc:	bl	190b4 <ftello64@plt+0x77cc>
   1bfd0:	ldr	r0, [fp, #12]
   1bfd4:	str	r6, [r0]
   1bfd8:	b	1bf6c <ftello64@plt+0xa684>
   1bfdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bfe0:	add	fp, sp, #28
   1bfe4:	sub	sp, sp, #20
   1bfe8:	mov	r7, r3
   1bfec:	mov	r5, r2
   1bff0:	mov	r8, r1
   1bff4:	mov	r4, r0
   1bff8:	ldrb	r0, [r3, #4]
   1bffc:	ldr	r1, [fp, #12]
   1c000:	str	r1, [sp, #16]
   1c004:	ldr	sl, [fp, #8]
   1c008:	cmp	r0, #23
   1c00c:	bne	1c064 <ftello64@plt+0xa77c>
   1c010:	ldr	r0, [r7]
   1c014:	str	r0, [sp, #12]
   1c018:	ldr	r0, [r7, #4]
   1c01c:	str	r0, [sp, #8]
   1c020:	ldr	r0, [r8, #40]	; 0x28
   1c024:	str	r0, [sp, #4]
   1c028:	mov	r0, r8
   1c02c:	mov	r1, r7
   1c030:	mov	r2, sl
   1c034:	bl	1d314 <ftello64@plt+0xba2c>
   1c038:	cmn	r0, #1
   1c03c:	bne	1c080 <ftello64@plt+0xa798>
   1c040:	ldrb	r0, [r7, #4]
   1c044:	cmp	r0, #1
   1c048:	bne	1c05c <ftello64@plt+0xa774>
   1c04c:	ldrb	r0, [r7]
   1c050:	mov	r6, #0
   1c054:	cmp	r0, #44	; 0x2c
   1c058:	beq	1c08c <ftello64@plt+0xa7a4>
   1c05c:	mov	r0, #10
   1c060:	b	1c2d4 <ftello64@plt+0xa9ec>
   1c064:	mvn	r9, #0
   1c068:	cmp	r0, #19
   1c06c:	movweq	r9, #1
   1c070:	sub	r0, r0, #18
   1c074:	clz	r0, r0
   1c078:	lsr	r6, r0, #5
   1c07c:	b	1c0fc <ftello64@plt+0xa814>
   1c080:	mov	r6, r0
   1c084:	cmn	r0, #2
   1c088:	beq	1c204 <ftello64@plt+0xa91c>
   1c08c:	ldrb	r0, [r7, #4]
   1c090:	cmp	r0, #24
   1c094:	mov	r9, r6
   1c098:	beq	1c0cc <ftello64@plt+0xa7e4>
   1c09c:	cmp	r0, #1
   1c0a0:	bne	1c204 <ftello64@plt+0xa91c>
   1c0a4:	ldrb	r0, [r7]
   1c0a8:	cmp	r0, #44	; 0x2c
   1c0ac:	bne	1c204 <ftello64@plt+0xa91c>
   1c0b0:	mov	r0, r8
   1c0b4:	mov	r1, r7
   1c0b8:	mov	r2, sl
   1c0bc:	bl	1d314 <ftello64@plt+0xba2c>
   1c0c0:	mov	r9, r0
   1c0c4:	cmn	r0, #2
   1c0c8:	beq	1c204 <ftello64@plt+0xa91c>
   1c0cc:	cmn	r9, #1
   1c0d0:	beq	1c0dc <ftello64@plt+0xa7f4>
   1c0d4:	cmp	r6, r9
   1c0d8:	bgt	1c05c <ftello64@plt+0xa774>
   1c0dc:	ldrb	r0, [r7, #4]
   1c0e0:	cmp	r0, #24
   1c0e4:	bne	1c05c <ftello64@plt+0xa774>
   1c0e8:	cmn	r9, #1
   1c0ec:	mov	r0, r9
   1c0f0:	moveq	r0, r6
   1c0f4:	cmp	r0, #32768	; 0x8000
   1c0f8:	bge	1c2ec <ftello64@plt+0xaa04>
   1c0fc:	mov	r0, r7
   1c100:	mov	r1, r8
   1c104:	mov	r2, sl
   1c108:	bl	1a420 <ftello64@plt+0x8b38>
   1c10c:	cmp	r4, #0
   1c110:	beq	1c2dc <ftello64@plt+0xa9f4>
   1c114:	orrs	r0, r9, r6
   1c118:	beq	1c238 <ftello64@plt+0xa950>
   1c11c:	mov	r8, #0
   1c120:	cmp	r6, #1
   1c124:	bge	1c250 <ftello64@plt+0xa968>
   1c128:	ldrb	r0, [r4, #24]
   1c12c:	cmp	r0, #17
   1c130:	bne	1c148 <ftello64@plt+0xa860>
   1c134:	ldr	r2, [r4, #20]
   1c138:	movw	r1, #54424	; 0xd498
   1c13c:	movt	r1, #1
   1c140:	mov	r0, r4
   1c144:	bl	1afec <ftello64@plt+0x9704>
   1c148:	mov	r3, #10
   1c14c:	cmn	r9, #1
   1c150:	movweq	r3, #11
   1c154:	mov	r0, r5
   1c158:	mov	r1, r4
   1c15c:	mov	r2, #0
   1c160:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1c164:	cmp	r0, #0
   1c168:	beq	1c2d0 <ftello64@plt+0xa9e8>
   1c16c:	mov	r7, r0
   1c170:	add	r0, r6, #2
   1c174:	cmp	r0, r9
   1c178:	ble	1c1a0 <ftello64@plt+0xa8b8>
   1c17c:	cmp	r8, #0
   1c180:	beq	1c230 <ftello64@plt+0xa948>
   1c184:	mov	r0, r5
   1c188:	mov	r1, r8
   1c18c:	mov	r2, r7
   1c190:	mov	r3, #16
   1c194:	sub	sp, fp, #28
   1c198:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c19c:	b	1a5a8 <ftello64@plt+0x8cc0>
   1c1a0:	add	r6, r6, #1
   1c1a4:	mov	r0, r4
   1c1a8:	mov	r1, r5
   1c1ac:	bl	1d3bc <ftello64@plt+0xbad4>
   1c1b0:	mov	r4, r0
   1c1b4:	mov	r0, r5
   1c1b8:	mov	r1, r7
   1c1bc:	mov	r2, r4
   1c1c0:	mov	r3, #16
   1c1c4:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1c1c8:	cmp	r4, #0
   1c1cc:	movne	r1, r0
   1c1d0:	cmpne	r0, #0
   1c1d4:	beq	1c2d0 <ftello64@plt+0xa9e8>
   1c1d8:	mov	r0, r5
   1c1dc:	mov	r2, #0
   1c1e0:	mov	r3, #10
   1c1e4:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1c1e8:	cmp	r0, #0
   1c1ec:	beq	1c2d0 <ftello64@plt+0xa9e8>
   1c1f0:	mov	r7, r0
   1c1f4:	add	r6, r6, #1
   1c1f8:	cmp	r6, r9
   1c1fc:	blt	1c1a4 <ftello64@plt+0xa8bc>
   1c200:	b	1c17c <ftello64@plt+0xa894>
   1c204:	tst	sl, #2097152	; 0x200000
   1c208:	beq	1c2f4 <ftello64@plt+0xaa0c>
   1c20c:	ldr	r0, [sp, #4]
   1c210:	str	r0, [r8, #40]	; 0x28
   1c214:	ldr	r0, [sp, #12]
   1c218:	str	r0, [r7]
   1c21c:	ldr	r0, [sp, #8]
   1c220:	str	r0, [r7, #4]
   1c224:	mov	r0, #1
   1c228:	strb	r0, [r7, #4]
   1c22c:	b	1c2e0 <ftello64@plt+0xa9f8>
   1c230:	mov	r4, r7
   1c234:	b	1c2e0 <ftello64@plt+0xa9f8>
   1c238:	movw	r1, #45156	; 0xb064
   1c23c:	movt	r1, #1
   1c240:	mov	r0, r4
   1c244:	mov	r2, #0
   1c248:	bl	1afec <ftello64@plt+0x9704>
   1c24c:	b	1c2dc <ftello64@plt+0xa9f4>
   1c250:	bne	1c27c <ftello64@plt+0xa994>
   1c254:	mov	r8, r4
   1c258:	cmp	r6, r9
   1c25c:	beq	1c2c8 <ftello64@plt+0xa9e0>
   1c260:	mov	r0, r4
   1c264:	mov	r1, r5
   1c268:	bl	1d3bc <ftello64@plt+0xbad4>
   1c26c:	mov	r4, r0
   1c270:	cmp	r0, #0
   1c274:	bne	1c128 <ftello64@plt+0xa840>
   1c278:	b	1c2d0 <ftello64@plt+0xa9e8>
   1c27c:	sub	r7, r6, #1
   1c280:	mov	r8, r4
   1c284:	mov	r0, r4
   1c288:	mov	r1, r5
   1c28c:	bl	1d3bc <ftello64@plt+0xbad4>
   1c290:	mov	r4, r0
   1c294:	mov	r0, r5
   1c298:	mov	r1, r8
   1c29c:	mov	r2, r4
   1c2a0:	mov	r3, #16
   1c2a4:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1c2a8:	cmp	r4, #0
   1c2ac:	movne	r8, r0
   1c2b0:	cmpne	r0, #0
   1c2b4:	beq	1c2d0 <ftello64@plt+0xa9e8>
   1c2b8:	subs	r7, r7, #1
   1c2bc:	bne	1c284 <ftello64@plt+0xa99c>
   1c2c0:	cmp	r6, r9
   1c2c4:	bne	1c260 <ftello64@plt+0xa978>
   1c2c8:	mov	r4, r8
   1c2cc:	b	1c2e0 <ftello64@plt+0xa9f8>
   1c2d0:	mov	r0, #12
   1c2d4:	ldr	r1, [sp, #16]
   1c2d8:	str	r0, [r1]
   1c2dc:	mov	r4, #0
   1c2e0:	mov	r0, r4
   1c2e4:	sub	sp, fp, #28
   1c2e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c2ec:	mov	r0, #15
   1c2f0:	b	1c2d4 <ftello64@plt+0xa9ec>
   1c2f4:	ldrb	r0, [r7, #4]
   1c2f8:	mov	r1, #10
   1c2fc:	cmp	r0, #2
   1c300:	movweq	r1, #9
   1c304:	ldr	r0, [sp, #16]
   1c308:	str	r1, [r0]
   1c30c:	b	1c2dc <ftello64@plt+0xa9f4>
   1c310:	push	{r4, sl, fp, lr}
   1c314:	add	fp, sp, #8
   1c318:	ldr	ip, [r1, #40]	; 0x28
   1c31c:	ldr	r3, [r1, #56]	; 0x38
   1c320:	cmp	r3, ip
   1c324:	ble	1c3a4 <ftello64@plt+0xaabc>
   1c328:	ldr	r3, [r1, #4]
   1c32c:	ldrb	ip, [r3, ip]
   1c330:	strb	ip, [r0]
   1c334:	ldr	r3, [r1, #80]	; 0x50
   1c338:	cmp	r3, #2
   1c33c:	blt	1c360 <ftello64@plt+0xaa78>
   1c340:	ldr	lr, [r1, #28]
   1c344:	ldr	r4, [r1, #40]	; 0x28
   1c348:	cmp	r4, lr
   1c34c:	beq	1c360 <ftello64@plt+0xaa78>
   1c350:	ldr	r3, [r1, #8]
   1c354:	ldr	r3, [r3, r4, lsl #2]
   1c358:	cmn	r3, #1
   1c35c:	beq	1c450 <ftello64@plt+0xab68>
   1c360:	tst	r2, #1
   1c364:	beq	1c3b8 <ftello64@plt+0xaad0>
   1c368:	cmp	ip, #92	; 0x5c
   1c36c:	bne	1c3b8 <ftello64@plt+0xaad0>
   1c370:	ldr	r2, [r1, #40]	; 0x28
   1c374:	ldr	r3, [r1, #48]	; 0x30
   1c378:	add	r2, r2, #1
   1c37c:	cmp	r2, r3
   1c380:	bge	1c450 <ftello64@plt+0xab68>
   1c384:	str	r2, [r1, #40]	; 0x28
   1c388:	ldr	r1, [r1, #4]
   1c38c:	ldrb	r2, [r1, r2]
   1c390:	mov	r1, #1
   1c394:	strb	r1, [r0, #4]
   1c398:	strb	r2, [r0]
   1c39c:	mov	r0, r1
   1c3a0:	pop	{r4, sl, fp, pc}
   1c3a4:	mov	r1, #2
   1c3a8:	strb	r1, [r0, #4]
   1c3ac:	mov	r1, #0
   1c3b0:	mov	r0, r1
   1c3b4:	pop	{r4, sl, fp, pc}
   1c3b8:	cmp	ip, #92	; 0x5c
   1c3bc:	bgt	1c410 <ftello64@plt+0xab28>
   1c3c0:	cmp	ip, #45	; 0x2d
   1c3c4:	beq	1c428 <ftello64@plt+0xab40>
   1c3c8:	cmp	ip, #91	; 0x5b
   1c3cc:	bne	1c450 <ftello64@plt+0xab68>
   1c3d0:	ldr	r3, [r1, #40]	; 0x28
   1c3d4:	ldr	r4, [r1, #48]	; 0x30
   1c3d8:	add	r3, r3, #1
   1c3dc:	cmp	r3, r4
   1c3e0:	bge	1c444 <ftello64@plt+0xab5c>
   1c3e4:	ldr	r1, [r1, #4]
   1c3e8:	ldrb	r1, [r1, r3]
   1c3ec:	strb	r1, [r0]
   1c3f0:	cmp	r1, #61	; 0x3d
   1c3f4:	beq	1c460 <ftello64@plt+0xab78>
   1c3f8:	cmp	r1, #58	; 0x3a
   1c3fc:	beq	1c468 <ftello64@plt+0xab80>
   1c400:	cmp	r1, #46	; 0x2e
   1c404:	bne	1c44c <ftello64@plt+0xab64>
   1c408:	mov	r1, #26
   1c40c:	b	1c474 <ftello64@plt+0xab8c>
   1c410:	cmp	ip, #93	; 0x5d
   1c414:	beq	1c430 <ftello64@plt+0xab48>
   1c418:	cmp	ip, #94	; 0x5e
   1c41c:	bne	1c450 <ftello64@plt+0xab68>
   1c420:	mov	r1, #25
   1c424:	b	1c434 <ftello64@plt+0xab4c>
   1c428:	mov	r1, #22
   1c42c:	b	1c434 <ftello64@plt+0xab4c>
   1c430:	mov	r1, #21
   1c434:	strb	r1, [r0, #4]
   1c438:	mov	r1, #1
   1c43c:	mov	r0, r1
   1c440:	pop	{r4, sl, fp, pc}
   1c444:	mov	r1, #0
   1c448:	strb	r1, [r0]
   1c44c:	strb	ip, [r0]
   1c450:	mov	r1, #1
   1c454:	strb	r1, [r0, #4]
   1c458:	mov	r0, r1
   1c45c:	pop	{r4, sl, fp, pc}
   1c460:	mov	r1, #28
   1c464:	b	1c474 <ftello64@plt+0xab8c>
   1c468:	tst	r2, #4
   1c46c:	beq	1c44c <ftello64@plt+0xab64>
   1c470:	mov	r1, #30
   1c474:	strb	r1, [r0, #4]
   1c478:	mov	r1, #2
   1c47c:	mov	r0, r1
   1c480:	pop	{r4, sl, fp, pc}
   1c484:	asr	r2, r1, #31
   1c488:	add	r2, r1, r2, lsr #27
   1c48c:	asr	r2, r2, #5
   1c490:	ldr	ip, [r0, r2, lsl #2]
   1c494:	and	r1, r1, #31
   1c498:	mov	r3, #1
   1c49c:	orr	r1, ip, r3, lsl r1
   1c4a0:	str	r1, [r0, r2, lsl #2]
   1c4a4:	bx	lr
   1c4a8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c4ac:	add	fp, sp, #24
   1c4b0:	sub	sp, sp, #8
   1c4b4:	mov	r5, r3
   1c4b8:	mov	r8, r2
   1c4bc:	mov	r6, r1
   1c4c0:	mov	r9, r0
   1c4c4:	ldr	r7, [r1, #40]	; 0x28
   1c4c8:	mov	r0, r1
   1c4cc:	mov	r1, r7
   1c4d0:	bl	1d0e8 <ftello64@plt+0xb800>
   1c4d4:	cmp	r0, #2
   1c4d8:	blt	1c510 <ftello64@plt+0xac28>
   1c4dc:	mov	r4, r0
   1c4e0:	mov	r0, #1
   1c4e4:	str	r0, [r9]
   1c4e8:	mov	r0, r6
   1c4ec:	mov	r1, r7
   1c4f0:	bl	1ae54 <ftello64@plt+0x956c>
   1c4f4:	str	r0, [r9, #4]
   1c4f8:	ldr	r0, [r6, #40]	; 0x28
   1c4fc:	add	r0, r0, r4
   1c500:	str	r0, [r6, #40]	; 0x28
   1c504:	mov	r0, #0
   1c508:	sub	sp, fp, #24
   1c50c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c510:	ldr	r0, [fp, #12]
   1c514:	ldr	r2, [fp, #8]
   1c518:	add	r1, r7, r5
   1c51c:	str	r1, [r6, #40]	; 0x28
   1c520:	ldrb	r1, [r8, #4]
   1c524:	sub	r1, r1, #22
   1c528:	cmp	r1, #8
   1c52c:	bhi	1c598 <ftello64@plt+0xacb0>
   1c530:	add	r3, pc, #0
   1c534:	ldr	pc, [r3, r1, lsl #2]
   1c538:	andeq	ip, r1, r4, ror r5
   1c53c:	muleq	r1, r8, r5
   1c540:	muleq	r1, r8, r5
   1c544:	muleq	r1, r8, r5
   1c548:	andeq	ip, r1, ip, asr r5
   1c54c:	muleq	r1, r8, r5
   1c550:	andeq	ip, r1, ip, asr r5
   1c554:	muleq	r1, r8, r5
   1c558:	andeq	ip, r1, ip, asr r5
   1c55c:	mov	r0, r9
   1c560:	mov	r1, r6
   1c564:	mov	r2, r8
   1c568:	sub	sp, fp, #24
   1c56c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c570:	b	1d144 <ftello64@plt+0xb85c>
   1c574:	cmp	r0, #0
   1c578:	bne	1c598 <ftello64@plt+0xacb0>
   1c57c:	mov	r0, sp
   1c580:	mov	r1, r6
   1c584:	bl	1c310 <ftello64@plt+0xaa28>
   1c588:	ldrb	r1, [sp, #4]
   1c58c:	mov	r0, #11
   1c590:	cmp	r1, #21
   1c594:	bne	1c5a8 <ftello64@plt+0xacc0>
   1c598:	mov	r0, #0
   1c59c:	str	r0, [r9]
   1c5a0:	ldrb	r1, [r8]
   1c5a4:	strb	r1, [r9, #4]
   1c5a8:	sub	sp, fp, #24
   1c5ac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c5b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c5b4:	add	fp, sp, #28
   1c5b8:	sub	sp, sp, #12
   1c5bc:	mov	sl, r0
   1c5c0:	ldr	r7, [r3]
   1c5c4:	mov	r0, #11
   1c5c8:	cmp	r7, #2
   1c5cc:	cmpne	r7, #4
   1c5d0:	beq	1c5e8 <ftello64@plt+0xad00>
   1c5d4:	ldr	r8, [fp, #8]
   1c5d8:	ldr	r5, [r8]
   1c5dc:	cmp	r5, #2
   1c5e0:	cmpne	r5, #4
   1c5e4:	bne	1c5f0 <ftello64@plt+0xad08>
   1c5e8:	sub	sp, fp, #28
   1c5ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c5f0:	mov	r6, r3
   1c5f4:	mov	r9, r2
   1c5f8:	mov	r4, r1
   1c5fc:	cmp	r7, #3
   1c600:	bne	1c614 <ftello64@plt+0xad2c>
   1c604:	ldr	r0, [r6, #4]
   1c608:	bl	1175c <strlen@plt>
   1c60c:	cmp	r0, #1
   1c610:	bhi	1c758 <ftello64@plt+0xae70>
   1c614:	cmp	r5, #3
   1c618:	bne	1c62c <ftello64@plt+0xad44>
   1c61c:	ldr	r0, [r8, #4]
   1c620:	bl	1175c <strlen@plt>
   1c624:	cmp	r0, #1
   1c628:	bhi	1c758 <ftello64@plt+0xae70>
   1c62c:	cmp	r7, #3
   1c630:	beq	1c644 <ftello64@plt+0xad5c>
   1c634:	mov	r0, #0
   1c638:	cmp	r7, #0
   1c63c:	ldrbeq	r0, [r6, #4]
   1c640:	b	1c64c <ftello64@plt+0xad64>
   1c644:	ldr	r0, [r6, #4]
   1c648:	ldrb	r0, [r0]
   1c64c:	stmib	sp, {r4, r9}
   1c650:	cmp	r5, #3
   1c654:	beq	1c668 <ftello64@plt+0xad80>
   1c658:	mov	r9, #0
   1c65c:	cmp	r5, #0
   1c660:	ldrbeq	r9, [r8, #4]
   1c664:	b	1c670 <ftello64@plt+0xad88>
   1c668:	ldr	r1, [r8, #4]
   1c66c:	ldrb	r9, [r1]
   1c670:	ldr	r4, [fp, #12]
   1c674:	cmp	r7, #3
   1c678:	cmpne	r7, #0
   1c67c:	bne	1c690 <ftello64@plt+0xada8>
   1c680:	mov	r1, r4
   1c684:	bl	1d304 <ftello64@plt+0xba1c>
   1c688:	mov	r7, r0
   1c68c:	b	1c694 <ftello64@plt+0xadac>
   1c690:	ldr	r7, [r6, #4]
   1c694:	ldr	r0, [r8]
   1c698:	cmp	r0, #3
   1c69c:	cmpne	r0, #0
   1c6a0:	bne	1c6b8 <ftello64@plt+0xadd0>
   1c6a4:	mov	r0, r9
   1c6a8:	mov	r1, r4
   1c6ac:	bl	1d304 <ftello64@plt+0xba1c>
   1c6b0:	mov	r6, r0
   1c6b4:	b	1c6bc <ftello64@plt+0xadd4>
   1c6b8:	ldr	r6, [r8, #4]
   1c6bc:	ldr	r1, [sp, #8]
   1c6c0:	ldr	r5, [sp, #4]
   1c6c4:	mov	r0, #3
   1c6c8:	cmn	r7, #1
   1c6cc:	cmnne	r6, #1
   1c6d0:	beq	1c5e8 <ftello64@plt+0xad00>
   1c6d4:	ldr	r0, [fp, #16]
   1c6d8:	tst	r0, #65536	; 0x10000
   1c6dc:	beq	1c6ec <ftello64@plt+0xae04>
   1c6e0:	cmp	r7, r6
   1c6e4:	mov	r0, #11
   1c6e8:	bhi	1c5e8 <ftello64@plt+0xad00>
   1c6ec:	ldr	r0, [r4, #92]	; 0x5c
   1c6f0:	cmp	r0, #2
   1c6f4:	blt	1c728 <ftello64@plt+0xae40>
   1c6f8:	ldr	r0, [r5, #32]
   1c6fc:	ldr	r1, [r1]
   1c700:	cmp	r1, r0
   1c704:	beq	1c764 <ftello64@plt+0xae7c>
   1c708:	ldr	r0, [r5, #4]
   1c70c:	ldr	r1, [r5, #32]
   1c710:	str	r7, [r0, r1, lsl #2]
   1c714:	ldr	r0, [r5, #8]
   1c718:	ldr	r1, [r5, #32]
   1c71c:	add	r2, r1, #1
   1c720:	str	r2, [r5, #32]
   1c724:	str	r6, [r0, r1, lsl #2]
   1c728:	mov	r5, #0
   1c72c:	cmp	r7, r5
   1c730:	cmpls	r5, r6
   1c734:	movls	r0, sl
   1c738:	movls	r1, r5
   1c73c:	blls	1c484 <ftello64@plt+0xab9c>
   1c740:	add	r5, r5, #1
   1c744:	cmp	r5, #256	; 0x100
   1c748:	bne	1c72c <ftello64@plt+0xae44>
   1c74c:	mov	r0, #0
   1c750:	sub	sp, fp, #28
   1c754:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c758:	mov	r0, #3
   1c75c:	sub	sp, fp, #28
   1c760:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c764:	mov	r1, #1
   1c768:	orr	r8, r1, r0, lsl #1
   1c76c:	lsl	r4, r8, #2
   1c770:	ldr	r0, [r5, #4]
   1c774:	mov	r1, r4
   1c778:	bl	25890 <ftello64@plt+0x13fa8>
   1c77c:	mov	r9, r0
   1c780:	ldr	r0, [r5, #8]
   1c784:	mov	r1, r4
   1c788:	bl	25890 <ftello64@plt+0x13fa8>
   1c78c:	mov	r4, r0
   1c790:	cmp	r9, #0
   1c794:	cmpne	r4, #0
   1c798:	bne	1c7b8 <ftello64@plt+0xaed0>
   1c79c:	mov	r0, r9
   1c7a0:	bl	15278 <ftello64@plt+0x3990>
   1c7a4:	mov	r0, r4
   1c7a8:	bl	15278 <ftello64@plt+0x3990>
   1c7ac:	mov	r0, #12
   1c7b0:	sub	sp, fp, #28
   1c7b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c7b8:	ldr	r5, [sp, #4]
   1c7bc:	str	r9, [r5, #4]
   1c7c0:	str	r4, [r5, #8]
   1c7c4:	ldr	r0, [sp, #8]
   1c7c8:	str	r8, [r0]
   1c7cc:	b	1c708 <ftello64@plt+0xae20>
   1c7d0:	push	{r4, r5, fp, lr}
   1c7d4:	add	fp, sp, #8
   1c7d8:	mov	r5, r1
   1c7dc:	mov	r4, r0
   1c7e0:	mov	r0, r1
   1c7e4:	bl	1175c <strlen@plt>
   1c7e8:	cmp	r0, #1
   1c7ec:	bne	1c804 <ftello64@plt+0xaf1c>
   1c7f0:	ldrb	r1, [r5]
   1c7f4:	mov	r0, r4
   1c7f8:	bl	1c484 <ftello64@plt+0xab9c>
   1c7fc:	mov	r0, #0
   1c800:	pop	{r4, r5, fp, pc}
   1c804:	mov	r0, #3
   1c808:	pop	{r4, r5, fp, pc}
   1c80c:	push	{r4, r5, fp, lr}
   1c810:	add	fp, sp, #8
   1c814:	mov	r5, r1
   1c818:	mov	r4, r0
   1c81c:	mov	r0, r1
   1c820:	bl	1175c <strlen@plt>
   1c824:	cmp	r0, #1
   1c828:	bne	1c840 <ftello64@plt+0xaf58>
   1c82c:	ldrb	r1, [r5]
   1c830:	mov	r0, r4
   1c834:	bl	1c484 <ftello64@plt+0xab9c>
   1c838:	mov	r0, #0
   1c83c:	pop	{r4, r5, fp, pc}
   1c840:	mov	r0, #3
   1c844:	pop	{r4, r5, fp, pc}
   1c848:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c84c:	add	fp, sp, #24
   1c850:	mov	r5, r3
   1c854:	mov	r7, r2
   1c858:	mov	r4, r1
   1c85c:	mov	r8, r0
   1c860:	ldr	r6, [fp, #8]
   1c864:	ldrb	r0, [fp, #14]
   1c868:	tst	r0, #64	; 0x40
   1c86c:	beq	1c8a8 <ftello64@plt+0xafc0>
   1c870:	movw	r1, #35192	; 0x8978
   1c874:	movt	r1, #2
   1c878:	mov	r0, r6
   1c87c:	bl	11558 <strcmp@plt>
   1c880:	cmp	r0, #0
   1c884:	beq	1c8a0 <ftello64@plt+0xafb8>
   1c888:	movw	r1, #35198	; 0x897e
   1c88c:	movt	r1, #2
   1c890:	mov	r0, r6
   1c894:	bl	11558 <strcmp@plt>
   1c898:	cmp	r0, #0
   1c89c:	bne	1c8a8 <ftello64@plt+0xafc0>
   1c8a0:	movw	r6, #35204	; 0x8984
   1c8a4:	movt	r6, #2
   1c8a8:	ldr	r0, [r7, #36]	; 0x24
   1c8ac:	ldr	r1, [r5]
   1c8b0:	cmp	r1, r0
   1c8b4:	beq	1cd84 <ftello64@plt+0xb49c>
   1c8b8:	mov	r0, r6
   1c8bc:	bl	11510 <wctype@plt>
   1c8c0:	ldr	r1, [r7, #12]
   1c8c4:	ldr	r2, [r7, #36]	; 0x24
   1c8c8:	add	r3, r2, #1
   1c8cc:	str	r3, [r7, #36]	; 0x24
   1c8d0:	str	r0, [r1, r2, lsl #2]
   1c8d4:	movw	r1, #35180	; 0x896c
   1c8d8:	movt	r1, #2
   1c8dc:	mov	r0, r6
   1c8e0:	bl	11558 <strcmp@plt>
   1c8e4:	cmp	r0, #0
   1c8e8:	beq	1ca48 <ftello64@plt+0xb160>
   1c8ec:	movw	r1, #35210	; 0x898a
   1c8f0:	movt	r1, #2
   1c8f4:	mov	r0, r6
   1c8f8:	bl	11558 <strcmp@plt>
   1c8fc:	cmp	r0, #0
   1c900:	beq	1ca90 <ftello64@plt+0xb1a8>
   1c904:	movw	r1, #35198	; 0x897e
   1c908:	movt	r1, #2
   1c90c:	mov	r0, r6
   1c910:	bl	11558 <strcmp@plt>
   1c914:	cmp	r0, #0
   1c918:	beq	1cad8 <ftello64@plt+0xb1f0>
   1c91c:	movw	r1, #35186	; 0x8972
   1c920:	movt	r1, #2
   1c924:	mov	r0, r6
   1c928:	bl	11558 <strcmp@plt>
   1c92c:	cmp	r0, #0
   1c930:	beq	1cb24 <ftello64@plt+0xb23c>
   1c934:	movw	r1, #35204	; 0x8984
   1c938:	movt	r1, #2
   1c93c:	mov	r0, r6
   1c940:	bl	11558 <strcmp@plt>
   1c944:	cmp	r0, #0
   1c948:	beq	1cb70 <ftello64@plt+0xb288>
   1c94c:	movw	r1, #35241	; 0x89a9
   1c950:	movt	r1, #2
   1c954:	mov	r0, r6
   1c958:	bl	11558 <strcmp@plt>
   1c95c:	cmp	r0, #0
   1c960:	beq	1cbbc <ftello64@plt+0xb2d4>
   1c964:	movw	r1, #35216	; 0x8990
   1c968:	movt	r1, #2
   1c96c:	mov	r0, r6
   1c970:	bl	11558 <strcmp@plt>
   1c974:	cmp	r0, #0
   1c978:	beq	1cc08 <ftello64@plt+0xb320>
   1c97c:	movw	r1, #35192	; 0x8978
   1c980:	movt	r1, #2
   1c984:	mov	r0, r6
   1c988:	bl	11558 <strcmp@plt>
   1c98c:	cmp	r0, #0
   1c990:	beq	1cc54 <ftello64@plt+0xb36c>
   1c994:	movw	r1, #35222	; 0x8996
   1c998:	movt	r1, #2
   1c99c:	mov	r0, r6
   1c9a0:	bl	11558 <strcmp@plt>
   1c9a4:	cmp	r0, #0
   1c9a8:	beq	1cca0 <ftello64@plt+0xb3b8>
   1c9ac:	movw	r1, #35228	; 0x899c
   1c9b0:	movt	r1, #2
   1c9b4:	mov	r0, r6
   1c9b8:	bl	11558 <strcmp@plt>
   1c9bc:	cmp	r0, #0
   1c9c0:	beq	1cce8 <ftello64@plt+0xb400>
   1c9c4:	movw	r1, #35234	; 0x89a2
   1c9c8:	movt	r1, #2
   1c9cc:	mov	r0, r6
   1c9d0:	bl	11558 <strcmp@plt>
   1c9d4:	cmp	r0, #0
   1c9d8:	beq	1cd3c <ftello64@plt+0xb454>
   1c9dc:	movw	r1, #35240	; 0x89a8
   1c9e0:	movt	r1, #2
   1c9e4:	mov	r0, r6
   1c9e8:	bl	11558 <strcmp@plt>
   1c9ec:	mov	r1, r0
   1c9f0:	mov	r0, #4
   1c9f4:	cmp	r1, #0
   1c9f8:	bne	1cd80 <ftello64@plt+0xb498>
   1c9fc:	bl	1172c <__ctype_b_loc@plt>
   1ca00:	mov	r6, r0
   1ca04:	cmp	r8, #0
   1ca08:	bne	1d05c <ftello64@plt+0xb774>
   1ca0c:	mov	r7, #0
   1ca10:	mov	r5, #0
   1ca14:	ldr	r0, [r6]
   1ca18:	add	r0, r0, r7
   1ca1c:	ldrb	r0, [r0, #1]
   1ca20:	tst	r0, #16
   1ca24:	movne	r0, r4
   1ca28:	movne	r1, r5
   1ca2c:	blne	1c484 <ftello64@plt+0xab9c>
   1ca30:	add	r7, r7, #2
   1ca34:	add	r5, r5, #1
   1ca38:	mov	r0, #0
   1ca3c:	cmp	r5, #256	; 0x100
   1ca40:	bne	1ca14 <ftello64@plt+0xb12c>
   1ca44:	b	1cd80 <ftello64@plt+0xb498>
   1ca48:	bl	1172c <__ctype_b_loc@plt>
   1ca4c:	mov	r6, r0
   1ca50:	cmp	r8, #0
   1ca54:	bne	1cdac <ftello64@plt+0xb4c4>
   1ca58:	mov	r7, #0
   1ca5c:	mov	r5, #0
   1ca60:	ldr	r0, [r6]
   1ca64:	ldrb	r0, [r0, r7]
   1ca68:	tst	r0, #8
   1ca6c:	movne	r0, r4
   1ca70:	movne	r1, r5
   1ca74:	blne	1c484 <ftello64@plt+0xab9c>
   1ca78:	add	r7, r7, #2
   1ca7c:	add	r5, r5, #1
   1ca80:	cmp	r5, #256	; 0x100
   1ca84:	bne	1ca60 <ftello64@plt+0xb178>
   1ca88:	mov	r0, #0
   1ca8c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ca90:	bl	1172c <__ctype_b_loc@plt>
   1ca94:	mov	r6, r0
   1ca98:	cmp	r8, #0
   1ca9c:	bne	1cde8 <ftello64@plt+0xb500>
   1caa0:	mov	r7, #0
   1caa4:	mov	r5, #0
   1caa8:	ldr	r0, [r6]
   1caac:	ldrb	r0, [r0, r7]
   1cab0:	tst	r0, #2
   1cab4:	movne	r0, r4
   1cab8:	movne	r1, r5
   1cabc:	blne	1c484 <ftello64@plt+0xab9c>
   1cac0:	add	r7, r7, #2
   1cac4:	add	r5, r5, #1
   1cac8:	cmp	r5, #256	; 0x100
   1cacc:	bne	1caa8 <ftello64@plt+0xb1c0>
   1cad0:	mov	r0, #0
   1cad4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cad8:	bl	1172c <__ctype_b_loc@plt>
   1cadc:	mov	r6, r0
   1cae0:	cmp	r8, #0
   1cae4:	bne	1ce24 <ftello64@plt+0xb53c>
   1cae8:	mov	r7, #0
   1caec:	mov	r5, #0
   1caf0:	ldr	r0, [r6]
   1caf4:	add	r0, r0, r7
   1caf8:	ldrb	r0, [r0, #1]
   1cafc:	tst	r0, #2
   1cb00:	movne	r0, r4
   1cb04:	movne	r1, r5
   1cb08:	blne	1c484 <ftello64@plt+0xab9c>
   1cb0c:	add	r7, r7, #2
   1cb10:	add	r5, r5, #1
   1cb14:	cmp	r5, #256	; 0x100
   1cb18:	bne	1caf0 <ftello64@plt+0xb208>
   1cb1c:	mov	r0, #0
   1cb20:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cb24:	bl	1172c <__ctype_b_loc@plt>
   1cb28:	mov	r6, r0
   1cb2c:	cmp	r8, #0
   1cb30:	bne	1ce64 <ftello64@plt+0xb57c>
   1cb34:	mov	r7, #0
   1cb38:	mov	r5, #0
   1cb3c:	ldr	r0, [r6]
   1cb40:	add	r0, r0, r7
   1cb44:	ldrb	r0, [r0, #1]
   1cb48:	tst	r0, #32
   1cb4c:	movne	r0, r4
   1cb50:	movne	r1, r5
   1cb54:	blne	1c484 <ftello64@plt+0xab9c>
   1cb58:	add	r7, r7, #2
   1cb5c:	add	r5, r5, #1
   1cb60:	cmp	r5, #256	; 0x100
   1cb64:	bne	1cb3c <ftello64@plt+0xb254>
   1cb68:	mov	r0, #0
   1cb6c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cb70:	bl	1172c <__ctype_b_loc@plt>
   1cb74:	mov	r6, r0
   1cb78:	cmp	r8, #0
   1cb7c:	bne	1cea4 <ftello64@plt+0xb5bc>
   1cb80:	mov	r7, #0
   1cb84:	mov	r5, #0
   1cb88:	ldr	r0, [r6]
   1cb8c:	add	r0, r0, r7
   1cb90:	ldrb	r0, [r0, #1]
   1cb94:	tst	r0, #4
   1cb98:	movne	r0, r4
   1cb9c:	movne	r1, r5
   1cba0:	blne	1c484 <ftello64@plt+0xab9c>
   1cba4:	add	r7, r7, #2
   1cba8:	add	r5, r5, #1
   1cbac:	cmp	r5, #256	; 0x100
   1cbb0:	bne	1cb88 <ftello64@plt+0xb2a0>
   1cbb4:	mov	r0, #0
   1cbb8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cbbc:	bl	1172c <__ctype_b_loc@plt>
   1cbc0:	mov	r6, r0
   1cbc4:	cmp	r8, #0
   1cbc8:	bne	1cee4 <ftello64@plt+0xb5fc>
   1cbcc:	mov	r7, #0
   1cbd0:	mov	r5, #0
   1cbd4:	ldr	r0, [r6]
   1cbd8:	add	r0, r0, r7
   1cbdc:	ldrb	r0, [r0, #1]
   1cbe0:	tst	r0, #8
   1cbe4:	movne	r0, r4
   1cbe8:	movne	r1, r5
   1cbec:	blne	1c484 <ftello64@plt+0xab9c>
   1cbf0:	add	r7, r7, #2
   1cbf4:	add	r5, r5, #1
   1cbf8:	cmp	r5, #256	; 0x100
   1cbfc:	bne	1cbd4 <ftello64@plt+0xb2ec>
   1cc00:	mov	r0, #0
   1cc04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cc08:	bl	1172c <__ctype_b_loc@plt>
   1cc0c:	mov	r6, r0
   1cc10:	cmp	r8, #0
   1cc14:	bne	1cf24 <ftello64@plt+0xb63c>
   1cc18:	mov	r7, #0
   1cc1c:	mov	r5, #0
   1cc20:	ldr	r0, [r6]
   1cc24:	add	r0, r0, r7
   1cc28:	ldrb	r0, [r0, #1]
   1cc2c:	tst	r0, #64	; 0x40
   1cc30:	movne	r0, r4
   1cc34:	movne	r1, r5
   1cc38:	blne	1c484 <ftello64@plt+0xab9c>
   1cc3c:	add	r7, r7, #2
   1cc40:	add	r5, r5, #1
   1cc44:	mov	r0, #0
   1cc48:	cmp	r5, #256	; 0x100
   1cc4c:	bne	1cc20 <ftello64@plt+0xb338>
   1cc50:	b	1cd80 <ftello64@plt+0xb498>
   1cc54:	bl	1172c <__ctype_b_loc@plt>
   1cc58:	mov	r6, r0
   1cc5c:	cmp	r8, #0
   1cc60:	bne	1cf64 <ftello64@plt+0xb67c>
   1cc64:	mov	r7, #0
   1cc68:	mov	r5, #0
   1cc6c:	ldr	r0, [r6]
   1cc70:	add	r0, r0, r7
   1cc74:	ldrb	r0, [r0, #1]
   1cc78:	tst	r0, #1
   1cc7c:	movne	r0, r4
   1cc80:	movne	r1, r5
   1cc84:	blne	1c484 <ftello64@plt+0xab9c>
   1cc88:	add	r7, r7, #2
   1cc8c:	add	r5, r5, #1
   1cc90:	mov	r0, #0
   1cc94:	cmp	r5, #256	; 0x100
   1cc98:	bne	1cc6c <ftello64@plt+0xb384>
   1cc9c:	b	1cd80 <ftello64@plt+0xb498>
   1cca0:	bl	1172c <__ctype_b_loc@plt>
   1cca4:	mov	r6, r0
   1cca8:	cmp	r8, #0
   1ccac:	bne	1cfa4 <ftello64@plt+0xb6bc>
   1ccb0:	mov	r7, #0
   1ccb4:	mov	r5, #0
   1ccb8:	ldr	r0, [r6]
   1ccbc:	ldrb	r0, [r0, r7]
   1ccc0:	tst	r0, #1
   1ccc4:	movne	r0, r4
   1ccc8:	movne	r1, r5
   1cccc:	blne	1c484 <ftello64@plt+0xab9c>
   1ccd0:	add	r7, r7, #2
   1ccd4:	add	r5, r5, #1
   1ccd8:	mov	r0, #0
   1ccdc:	cmp	r5, #256	; 0x100
   1cce0:	bne	1ccb8 <ftello64@plt+0xb3d0>
   1cce4:	b	1cd80 <ftello64@plt+0xb498>
   1cce8:	bl	1172c <__ctype_b_loc@plt>
   1ccec:	mov	r6, r0
   1ccf0:	cmp	r8, #0
   1ccf4:	bne	1cfe0 <ftello64@plt+0xb6f8>
   1ccf8:	mov	r7, #0
   1ccfc:	mov	r5, #0
   1cd00:	b	1cd18 <ftello64@plt+0xb430>
   1cd04:	add	r7, r7, #2
   1cd08:	add	r5, r5, #1
   1cd0c:	mov	r0, #0
   1cd10:	cmp	r5, #256	; 0x100
   1cd14:	beq	1cd80 <ftello64@plt+0xb498>
   1cd18:	ldr	r0, [r6]
   1cd1c:	add	r0, r0, r7
   1cd20:	ldrsh	r0, [r0]
   1cd24:	cmn	r0, #1
   1cd28:	bgt	1cd04 <ftello64@plt+0xb41c>
   1cd2c:	mov	r0, r4
   1cd30:	mov	r1, r5
   1cd34:	bl	1c484 <ftello64@plt+0xab9c>
   1cd38:	b	1cd04 <ftello64@plt+0xb41c>
   1cd3c:	bl	1172c <__ctype_b_loc@plt>
   1cd40:	mov	r6, r0
   1cd44:	cmp	r8, #0
   1cd48:	bne	1d020 <ftello64@plt+0xb738>
   1cd4c:	mov	r7, #0
   1cd50:	mov	r5, #0
   1cd54:	ldr	r0, [r6]
   1cd58:	ldrb	r0, [r0, r7]
   1cd5c:	tst	r0, #4
   1cd60:	movne	r0, r4
   1cd64:	movne	r1, r5
   1cd68:	blne	1c484 <ftello64@plt+0xab9c>
   1cd6c:	add	r7, r7, #2
   1cd70:	add	r5, r5, #1
   1cd74:	mov	r0, #0
   1cd78:	cmp	r5, #256	; 0x100
   1cd7c:	bne	1cd54 <ftello64@plt+0xb46c>
   1cd80:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cd84:	mov	r1, #1
   1cd88:	orr	r9, r1, r0, lsl #1
   1cd8c:	lsl	r1, r9, #2
   1cd90:	ldr	r0, [r7, #12]
   1cd94:	bl	25890 <ftello64@plt+0x13fa8>
   1cd98:	cmp	r0, #0
   1cd9c:	beq	1d09c <ftello64@plt+0xb7b4>
   1cda0:	str	r0, [r7, #12]
   1cda4:	str	r9, [r5]
   1cda8:	b	1c8b8 <ftello64@plt+0xafd0>
   1cdac:	mov	r5, #0
   1cdb0:	b	1cdc8 <ftello64@plt+0xb4e0>
   1cdb4:	add	r8, r8, #1
   1cdb8:	add	r5, r5, #2
   1cdbc:	mov	r0, #0
   1cdc0:	cmp	r5, #512	; 0x200
   1cdc4:	beq	1cd80 <ftello64@plt+0xb498>
   1cdc8:	ldr	r0, [r6]
   1cdcc:	ldrb	r0, [r0, r5]
   1cdd0:	tst	r0, #8
   1cdd4:	beq	1cdb4 <ftello64@plt+0xb4cc>
   1cdd8:	ldrb	r1, [r8]
   1cddc:	mov	r0, r4
   1cde0:	bl	1c484 <ftello64@plt+0xab9c>
   1cde4:	b	1cdb4 <ftello64@plt+0xb4cc>
   1cde8:	mov	r5, #0
   1cdec:	b	1ce04 <ftello64@plt+0xb51c>
   1cdf0:	add	r8, r8, #1
   1cdf4:	add	r5, r5, #2
   1cdf8:	mov	r0, #0
   1cdfc:	cmp	r5, #512	; 0x200
   1ce00:	beq	1cd80 <ftello64@plt+0xb498>
   1ce04:	ldr	r0, [r6]
   1ce08:	ldrb	r0, [r0, r5]
   1ce0c:	tst	r0, #2
   1ce10:	beq	1cdf0 <ftello64@plt+0xb508>
   1ce14:	ldrb	r1, [r8]
   1ce18:	mov	r0, r4
   1ce1c:	bl	1c484 <ftello64@plt+0xab9c>
   1ce20:	b	1cdf0 <ftello64@plt+0xb508>
   1ce24:	mov	r5, #0
   1ce28:	b	1ce40 <ftello64@plt+0xb558>
   1ce2c:	add	r8, r8, #1
   1ce30:	add	r5, r5, #2
   1ce34:	mov	r0, #0
   1ce38:	cmp	r5, #512	; 0x200
   1ce3c:	beq	1cd80 <ftello64@plt+0xb498>
   1ce40:	ldr	r0, [r6]
   1ce44:	add	r0, r0, r5
   1ce48:	ldrb	r0, [r0, #1]
   1ce4c:	tst	r0, #2
   1ce50:	beq	1ce2c <ftello64@plt+0xb544>
   1ce54:	ldrb	r1, [r8]
   1ce58:	mov	r0, r4
   1ce5c:	bl	1c484 <ftello64@plt+0xab9c>
   1ce60:	b	1ce2c <ftello64@plt+0xb544>
   1ce64:	mov	r5, #0
   1ce68:	b	1ce80 <ftello64@plt+0xb598>
   1ce6c:	add	r8, r8, #1
   1ce70:	add	r5, r5, #2
   1ce74:	mov	r0, #0
   1ce78:	cmp	r5, #512	; 0x200
   1ce7c:	beq	1cd80 <ftello64@plt+0xb498>
   1ce80:	ldr	r0, [r6]
   1ce84:	add	r0, r0, r5
   1ce88:	ldrb	r0, [r0, #1]
   1ce8c:	tst	r0, #32
   1ce90:	beq	1ce6c <ftello64@plt+0xb584>
   1ce94:	ldrb	r1, [r8]
   1ce98:	mov	r0, r4
   1ce9c:	bl	1c484 <ftello64@plt+0xab9c>
   1cea0:	b	1ce6c <ftello64@plt+0xb584>
   1cea4:	mov	r5, #0
   1cea8:	b	1cec0 <ftello64@plt+0xb5d8>
   1ceac:	add	r8, r8, #1
   1ceb0:	add	r5, r5, #2
   1ceb4:	mov	r0, #0
   1ceb8:	cmp	r5, #512	; 0x200
   1cebc:	beq	1cd80 <ftello64@plt+0xb498>
   1cec0:	ldr	r0, [r6]
   1cec4:	add	r0, r0, r5
   1cec8:	ldrb	r0, [r0, #1]
   1cecc:	tst	r0, #4
   1ced0:	beq	1ceac <ftello64@plt+0xb5c4>
   1ced4:	ldrb	r1, [r8]
   1ced8:	mov	r0, r4
   1cedc:	bl	1c484 <ftello64@plt+0xab9c>
   1cee0:	b	1ceac <ftello64@plt+0xb5c4>
   1cee4:	mov	r5, #0
   1cee8:	b	1cf00 <ftello64@plt+0xb618>
   1ceec:	add	r8, r8, #1
   1cef0:	add	r5, r5, #2
   1cef4:	mov	r0, #0
   1cef8:	cmp	r5, #512	; 0x200
   1cefc:	beq	1cd80 <ftello64@plt+0xb498>
   1cf00:	ldr	r0, [r6]
   1cf04:	add	r0, r0, r5
   1cf08:	ldrb	r0, [r0, #1]
   1cf0c:	tst	r0, #8
   1cf10:	beq	1ceec <ftello64@plt+0xb604>
   1cf14:	ldrb	r1, [r8]
   1cf18:	mov	r0, r4
   1cf1c:	bl	1c484 <ftello64@plt+0xab9c>
   1cf20:	b	1ceec <ftello64@plt+0xb604>
   1cf24:	mov	r5, #0
   1cf28:	b	1cf40 <ftello64@plt+0xb658>
   1cf2c:	add	r8, r8, #1
   1cf30:	add	r5, r5, #2
   1cf34:	mov	r0, #0
   1cf38:	cmp	r5, #512	; 0x200
   1cf3c:	beq	1cd80 <ftello64@plt+0xb498>
   1cf40:	ldr	r0, [r6]
   1cf44:	add	r0, r0, r5
   1cf48:	ldrb	r0, [r0, #1]
   1cf4c:	tst	r0, #64	; 0x40
   1cf50:	beq	1cf2c <ftello64@plt+0xb644>
   1cf54:	ldrb	r1, [r8]
   1cf58:	mov	r0, r4
   1cf5c:	bl	1c484 <ftello64@plt+0xab9c>
   1cf60:	b	1cf2c <ftello64@plt+0xb644>
   1cf64:	mov	r5, #0
   1cf68:	b	1cf80 <ftello64@plt+0xb698>
   1cf6c:	add	r8, r8, #1
   1cf70:	add	r5, r5, #2
   1cf74:	mov	r0, #0
   1cf78:	cmp	r5, #512	; 0x200
   1cf7c:	beq	1cd80 <ftello64@plt+0xb498>
   1cf80:	ldr	r0, [r6]
   1cf84:	add	r0, r0, r5
   1cf88:	ldrb	r0, [r0, #1]
   1cf8c:	tst	r0, #1
   1cf90:	beq	1cf6c <ftello64@plt+0xb684>
   1cf94:	ldrb	r1, [r8]
   1cf98:	mov	r0, r4
   1cf9c:	bl	1c484 <ftello64@plt+0xab9c>
   1cfa0:	b	1cf6c <ftello64@plt+0xb684>
   1cfa4:	mov	r5, #0
   1cfa8:	b	1cfc0 <ftello64@plt+0xb6d8>
   1cfac:	add	r8, r8, #1
   1cfb0:	add	r5, r5, #2
   1cfb4:	mov	r0, #0
   1cfb8:	cmp	r5, #512	; 0x200
   1cfbc:	beq	1cd80 <ftello64@plt+0xb498>
   1cfc0:	ldr	r0, [r6]
   1cfc4:	ldrb	r0, [r0, r5]
   1cfc8:	tst	r0, #1
   1cfcc:	beq	1cfac <ftello64@plt+0xb6c4>
   1cfd0:	ldrb	r1, [r8]
   1cfd4:	mov	r0, r4
   1cfd8:	bl	1c484 <ftello64@plt+0xab9c>
   1cfdc:	b	1cfac <ftello64@plt+0xb6c4>
   1cfe0:	mov	r5, #0
   1cfe4:	b	1cffc <ftello64@plt+0xb714>
   1cfe8:	add	r8, r8, #1
   1cfec:	add	r5, r5, #2
   1cff0:	mov	r0, #0
   1cff4:	cmp	r5, #512	; 0x200
   1cff8:	beq	1cd80 <ftello64@plt+0xb498>
   1cffc:	ldr	r0, [r6]
   1d000:	add	r0, r0, r5
   1d004:	ldrsh	r0, [r0]
   1d008:	cmn	r0, #1
   1d00c:	bgt	1cfe8 <ftello64@plt+0xb700>
   1d010:	ldrb	r1, [r8]
   1d014:	mov	r0, r4
   1d018:	bl	1c484 <ftello64@plt+0xab9c>
   1d01c:	b	1cfe8 <ftello64@plt+0xb700>
   1d020:	mov	r5, #0
   1d024:	b	1d03c <ftello64@plt+0xb754>
   1d028:	add	r8, r8, #1
   1d02c:	add	r5, r5, #2
   1d030:	mov	r0, #0
   1d034:	cmp	r5, #512	; 0x200
   1d038:	beq	1cd80 <ftello64@plt+0xb498>
   1d03c:	ldr	r0, [r6]
   1d040:	ldrb	r0, [r0, r5]
   1d044:	tst	r0, #4
   1d048:	beq	1d028 <ftello64@plt+0xb740>
   1d04c:	ldrb	r1, [r8]
   1d050:	mov	r0, r4
   1d054:	bl	1c484 <ftello64@plt+0xab9c>
   1d058:	b	1d028 <ftello64@plt+0xb740>
   1d05c:	mov	r5, #0
   1d060:	b	1d078 <ftello64@plt+0xb790>
   1d064:	add	r8, r8, #1
   1d068:	add	r5, r5, #2
   1d06c:	mov	r0, #0
   1d070:	cmp	r5, #512	; 0x200
   1d074:	beq	1cd80 <ftello64@plt+0xb498>
   1d078:	ldr	r0, [r6]
   1d07c:	add	r0, r0, r5
   1d080:	ldrb	r0, [r0, #1]
   1d084:	tst	r0, #16
   1d088:	beq	1d064 <ftello64@plt+0xb77c>
   1d08c:	ldrb	r1, [r8]
   1d090:	mov	r0, r4
   1d094:	bl	1c484 <ftello64@plt+0xab9c>
   1d098:	b	1d064 <ftello64@plt+0xb77c>
   1d09c:	mov	r0, #12
   1d0a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1d0a4:	mov	r1, #0
   1d0a8:	ldr	r2, [r0, r1, lsl #2]
   1d0ac:	mvn	r2, r2
   1d0b0:	str	r2, [r0, r1, lsl #2]
   1d0b4:	add	r1, r1, #1
   1d0b8:	cmp	r1, #8
   1d0bc:	bne	1d0a8 <ftello64@plt+0xb7c0>
   1d0c0:	bx	lr
   1d0c4:	mov	r2, #0
   1d0c8:	ldr	ip, [r1, r2, lsl #2]
   1d0cc:	ldr	r3, [r0, r2, lsl #2]
   1d0d0:	and	r3, r3, ip
   1d0d4:	str	r3, [r0, r2, lsl #2]
   1d0d8:	add	r2, r2, #1
   1d0dc:	cmp	r2, #8
   1d0e0:	bne	1d0c8 <ftello64@plt+0xb7e0>
   1d0e4:	bx	lr
   1d0e8:	push	{fp, lr}
   1d0ec:	mov	fp, sp
   1d0f0:	mov	lr, r0
   1d0f4:	ldr	r3, [r0, #80]	; 0x50
   1d0f8:	mov	r0, #1
   1d0fc:	cmp	r3, #1
   1d100:	beq	1d140 <ftello64@plt+0xb858>
   1d104:	ldr	ip, [lr, #28]
   1d108:	add	r3, r1, #1
   1d10c:	cmp	r3, ip
   1d110:	popge	{fp, pc}
   1d114:	ldr	r0, [lr, #8]
   1d118:	add	ip, r0, r1, lsl #2
   1d11c:	mov	r0, #1
   1d120:	ldr	r3, [ip, r0, lsl #2]
   1d124:	cmn	r3, #1
   1d128:	bne	1d140 <ftello64@plt+0xb858>
   1d12c:	add	r0, r0, #1
   1d130:	add	r3, r1, r0
   1d134:	ldr	r2, [lr, #28]
   1d138:	cmp	r3, r2
   1d13c:	blt	1d120 <ftello64@plt+0xb838>
   1d140:	pop	{fp, pc}
   1d144:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1d148:	add	fp, sp, #24
   1d14c:	mov	r7, r1
   1d150:	mov	r9, r0
   1d154:	ldr	r0, [r1, #40]	; 0x28
   1d158:	ldr	r1, [r1, #56]	; 0x38
   1d15c:	mov	r8, #7
   1d160:	cmp	r1, r0
   1d164:	ble	1d228 <ftello64@plt+0xb940>
   1d168:	mov	r6, r2
   1d16c:	ldrb	r5, [r2]
   1d170:	mov	r4, #0
   1d174:	b	1d18c <ftello64@plt+0xb8a4>
   1d178:	ldr	r1, [r9, #4]
   1d17c:	strb	r0, [r1, r4]
   1d180:	add	r4, r4, #1
   1d184:	cmp	r4, #32
   1d188:	beq	1d228 <ftello64@plt+0xb940>
   1d18c:	ldrb	r0, [r6, #4]
   1d190:	cmp	r0, #30
   1d194:	bne	1d1a4 <ftello64@plt+0xb8bc>
   1d198:	mov	r0, r7
   1d19c:	bl	1d230 <ftello64@plt+0xb948>
   1d1a0:	b	1d1b8 <ftello64@plt+0xb8d0>
   1d1a4:	ldr	r0, [r7, #4]
   1d1a8:	ldr	r1, [r7, #40]	; 0x28
   1d1ac:	add	r2, r1, #1
   1d1b0:	str	r2, [r7, #40]	; 0x28
   1d1b4:	ldrb	r0, [r0, r1]
   1d1b8:	ldr	r1, [r7, #40]	; 0x28
   1d1bc:	ldr	r2, [r7, #56]	; 0x38
   1d1c0:	cmp	r2, r1
   1d1c4:	ble	1d228 <ftello64@plt+0xb940>
   1d1c8:	cmp	r0, r5
   1d1cc:	bne	1d178 <ftello64@plt+0xb890>
   1d1d0:	ldr	r2, [r7, #4]
   1d1d4:	ldrb	r2, [r2, r1]
   1d1d8:	cmp	r2, #93	; 0x5d
   1d1dc:	bne	1d178 <ftello64@plt+0xb890>
   1d1e0:	add	r0, r1, #1
   1d1e4:	str	r0, [r7, #40]	; 0x28
   1d1e8:	ldr	r0, [r9, #4]
   1d1ec:	mov	r8, #0
   1d1f0:	strb	r8, [r0, r4]
   1d1f4:	ldrb	r0, [r6, #4]
   1d1f8:	cmp	r0, #30
   1d1fc:	beq	1d218 <ftello64@plt+0xb930>
   1d200:	cmp	r0, #28
   1d204:	beq	1d220 <ftello64@plt+0xb938>
   1d208:	cmp	r0, #26
   1d20c:	bne	1d228 <ftello64@plt+0xb940>
   1d210:	mov	r0, #3
   1d214:	b	1d224 <ftello64@plt+0xb93c>
   1d218:	mov	r0, #4
   1d21c:	b	1d224 <ftello64@plt+0xb93c>
   1d220:	mov	r0, #2
   1d224:	str	r0, [r9]
   1d228:	mov	r0, r8
   1d22c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1d230:	push	{r4, r5, r6, sl, fp, lr}
   1d234:	add	fp, sp, #16
   1d238:	mov	r4, r0
   1d23c:	ldrb	r0, [r0, #75]	; 0x4b
   1d240:	cmp	r0, #0
   1d244:	bne	1d264 <ftello64@plt+0xb97c>
   1d248:	ldr	r0, [r4, #4]
   1d24c:	ldr	r1, [r4, #40]	; 0x28
   1d250:	add	r2, r1, #1
   1d254:	str	r2, [r4, #40]	; 0x28
   1d258:	ldrb	r6, [r0, r1]
   1d25c:	uxtb	r0, r6
   1d260:	pop	{r4, r5, r6, sl, fp, pc}
   1d264:	ldrb	r0, [r4, #76]	; 0x4c
   1d268:	cmp	r0, #0
   1d26c:	beq	1d2d0 <ftello64@plt+0xb9e8>
   1d270:	ldr	r0, [r4, #28]
   1d274:	ldr	r5, [r4, #40]	; 0x28
   1d278:	cmp	r5, r0
   1d27c:	beq	1d290 <ftello64@plt+0xb9a8>
   1d280:	ldr	r0, [r4, #8]
   1d284:	ldr	r0, [r0, r5, lsl #2]
   1d288:	cmn	r0, #1
   1d28c:	beq	1d2ec <ftello64@plt+0xba04>
   1d290:	ldr	r0, [r4]
   1d294:	ldr	r1, [r4, #12]
   1d298:	ldr	r2, [r4, #24]
   1d29c:	ldr	r1, [r1, r5, lsl #2]
   1d2a0:	add	r1, r2, r1
   1d2a4:	add	r0, r0, r1
   1d2a8:	ldrsb	r6, [r0]
   1d2ac:	cmn	r6, #1
   1d2b0:	ble	1d2ec <ftello64@plt+0xba04>
   1d2b4:	mov	r0, r4
   1d2b8:	mov	r1, r5
   1d2bc:	bl	1d0e8 <ftello64@plt+0xb800>
   1d2c0:	add	r0, r0, r5
   1d2c4:	str	r0, [r4, #40]	; 0x28
   1d2c8:	uxtb	r0, r6
   1d2cc:	pop	{r4, r5, r6, sl, fp, pc}
   1d2d0:	ldr	r0, [r4]
   1d2d4:	ldr	r1, [r4, #24]
   1d2d8:	ldr	r2, [r4, #40]	; 0x28
   1d2dc:	add	r3, r2, #1
   1d2e0:	str	r3, [r4, #40]	; 0x28
   1d2e4:	add	r1, r2, r1
   1d2e8:	b	1d258 <ftello64@plt+0xb970>
   1d2ec:	add	r0, r5, #1
   1d2f0:	str	r0, [r4, #40]	; 0x28
   1d2f4:	ldr	r0, [r4, #4]
   1d2f8:	ldrb	r6, [r0, r5]
   1d2fc:	uxtb	r0, r6
   1d300:	pop	{r4, r5, r6, sl, fp, pc}
   1d304:	ldr	r1, [r1, #92]	; 0x5c
   1d308:	cmp	r1, #2
   1d30c:	bxlt	lr
   1d310:	b	117bc <btowc@plt>
   1d314:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d318:	add	fp, sp, #24
   1d31c:	mov	r4, r2
   1d320:	mov	r5, r1
   1d324:	mov	r6, r0
   1d328:	mvn	r1, #0
   1d32c:	movw	r8, #32816	; 0x8030
   1d330:	mov	r7, r1
   1d334:	mov	r0, r5
   1d338:	mov	r1, r6
   1d33c:	mov	r2, r4
   1d340:	bl	1a420 <ftello64@plt+0x8b38>
   1d344:	ldrb	r2, [r5, #4]
   1d348:	cmp	r2, #24
   1d34c:	beq	1d3b4 <ftello64@plt+0xbacc>
   1d350:	cmp	r2, #2
   1d354:	beq	1d3b0 <ftello64@plt+0xbac8>
   1d358:	ldrb	r0, [r5]
   1d35c:	cmp	r0, #44	; 0x2c
   1d360:	beq	1d3b4 <ftello64@plt+0xbacc>
   1d364:	mvn	r1, #1
   1d368:	cmp	r0, #48	; 0x30
   1d36c:	bcc	1d330 <ftello64@plt+0xba48>
   1d370:	cmp	r2, #1
   1d374:	bne	1d330 <ftello64@plt+0xba48>
   1d378:	cmn	r7, #2
   1d37c:	beq	1d330 <ftello64@plt+0xba48>
   1d380:	cmp	r0, #57	; 0x39
   1d384:	bhi	1d330 <ftello64@plt+0xba48>
   1d388:	cmn	r7, #1
   1d38c:	beq	1d3a8 <ftello64@plt+0xbac0>
   1d390:	add	r1, r7, r7, lsl #2
   1d394:	add	r0, r0, r1, lsl #1
   1d398:	cmp	r0, r8
   1d39c:	movge	r0, r8
   1d3a0:	sub	r1, r0, #48	; 0x30
   1d3a4:	b	1d330 <ftello64@plt+0xba48>
   1d3a8:	sub	r1, r0, #48	; 0x30
   1d3ac:	b	1d330 <ftello64@plt+0xba48>
   1d3b0:	mvn	r7, #1
   1d3b4:	mov	r0, r7
   1d3b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d3bc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d3c0:	add	fp, sp, #24
   1d3c4:	sub	sp, sp, #8
   1d3c8:	mov	r8, r1
   1d3cc:	mov	r5, r0
   1d3d0:	mov	r3, r0
   1d3d4:	ldr	r7, [r3], #20
   1d3d8:	mov	r6, #0
   1d3dc:	mov	r0, r1
   1d3e0:	mov	r1, #0
   1d3e4:	mov	r2, #0
   1d3e8:	bl	1b624 <ftello64@plt+0x9d3c>
   1d3ec:	str	r0, [sp, #4]
   1d3f0:	cmp	r0, #0
   1d3f4:	beq	1d48c <ftello64@plt+0xbba4>
   1d3f8:	add	r4, sp, #4
   1d3fc:	mov	r6, #0
   1d400:	str	r7, [r0]
   1d404:	ldr	r0, [r4]
   1d408:	ldr	r1, [r0, #24]
   1d40c:	orr	r1, r1, #262144	; 0x40000
   1d410:	str	r1, [r0, #24]
   1d414:	ldr	r0, [r5, #4]
   1d418:	ldr	r7, [r4]
   1d41c:	cmp	r0, #0
   1d420:	beq	1d430 <ftello64@plt+0xbb48>
   1d424:	add	r4, r7, #4
   1d428:	mov	r5, r0
   1d42c:	b	1d464 <ftello64@plt+0xbb7c>
   1d430:	mov	r1, #0
   1d434:	mov	r0, r5
   1d438:	ldr	r5, [r5, #8]
   1d43c:	cmp	r5, r1
   1d440:	cmpne	r5, #0
   1d444:	bne	1d460 <ftello64@plt+0xbb78>
   1d448:	ldr	r7, [r7]
   1d44c:	ldr	r5, [r0]
   1d450:	cmp	r5, #0
   1d454:	mov	r1, r0
   1d458:	bne	1d434 <ftello64@plt+0xbb4c>
   1d45c:	b	1d488 <ftello64@plt+0xbba0>
   1d460:	add	r4, r7, #8
   1d464:	add	r3, r5, #20
   1d468:	mov	r0, r8
   1d46c:	mov	r1, #0
   1d470:	mov	r2, #0
   1d474:	bl	1b624 <ftello64@plt+0x9d3c>
   1d478:	str	r0, [r4]
   1d47c:	cmp	r0, #0
   1d480:	bne	1d400 <ftello64@plt+0xbb18>
   1d484:	b	1d48c <ftello64@plt+0xbba4>
   1d488:	ldr	r6, [sp, #4]
   1d48c:	mov	r0, r6
   1d490:	sub	sp, fp, #24
   1d494:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d498:	ldr	r2, [r1, #24]
   1d49c:	uxtb	r3, r2
   1d4a0:	cmp	r3, #17
   1d4a4:	bne	1d4b8 <ftello64@plt+0xbbd0>
   1d4a8:	ldr	r3, [r1, #20]
   1d4ac:	cmp	r3, r0
   1d4b0:	orreq	r0, r2, #524288	; 0x80000
   1d4b4:	streq	r0, [r1, #24]
   1d4b8:	mov	r0, #0
   1d4bc:	bx	lr
   1d4c0:	push	{r4, r5, r6, r7, fp, lr}
   1d4c4:	add	fp, sp, #16
   1d4c8:	mov	r4, r2
   1d4cc:	mov	r5, r1
   1d4d0:	mov	r6, r0
   1d4d4:	mov	r0, r2
   1d4d8:	mov	r1, r6
   1d4dc:	blx	r5
   1d4e0:	cmp	r0, #0
   1d4e4:	beq	1d504 <ftello64@plt+0xbc1c>
   1d4e8:	b	1d53c <ftello64@plt+0xbc54>
   1d4ec:	mov	r0, r4
   1d4f0:	mov	r1, r7
   1d4f4:	blx	r5
   1d4f8:	cmp	r0, #0
   1d4fc:	mov	r6, r7
   1d500:	bne	1d53c <ftello64@plt+0xbc54>
   1d504:	ldr	r7, [r6, #4]
   1d508:	cmp	r7, #0
   1d50c:	bne	1d4ec <ftello64@plt+0xbc04>
   1d510:	mov	r1, #0
   1d514:	mov	r0, r6
   1d518:	ldr	r7, [r6, #8]
   1d51c:	cmp	r7, r1
   1d520:	cmpne	r7, #0
   1d524:	bne	1d4ec <ftello64@plt+0xbc04>
   1d528:	ldr	r6, [r0]
   1d52c:	cmp	r6, #0
   1d530:	mov	r1, r0
   1d534:	bne	1d514 <ftello64@plt+0xbc2c>
   1d538:	mov	r0, #0
   1d53c:	pop	{r4, r5, r6, r7, fp, pc}
   1d540:	ldrb	r2, [r1, #24]
   1d544:	cmp	r2, #17
   1d548:	beq	1d57c <ftello64@plt+0xbc94>
   1d54c:	cmp	r2, #4
   1d550:	bne	1d5d0 <ftello64@plt+0xbce8>
   1d554:	ldr	r2, [r0, #132]	; 0x84
   1d558:	cmp	r2, #0
   1d55c:	beq	1d5d0 <ftello64@plt+0xbce8>
   1d560:	ldr	r3, [r1, #20]
   1d564:	ldr	r2, [r2, r3, lsl #2]
   1d568:	str	r2, [r1, #20]
   1d56c:	ldr	r1, [r0, #80]	; 0x50
   1d570:	mov	r3, #1
   1d574:	orr	r1, r1, r3, lsl r2
   1d578:	b	1d5cc <ftello64@plt+0xbce4>
   1d57c:	ldr	r2, [r1, #4]
   1d580:	cmp	r2, #0
   1d584:	beq	1d5d0 <ftello64@plt+0xbce8>
   1d588:	ldrb	r3, [r2, #24]
   1d58c:	cmp	r3, #17
   1d590:	bne	1d5d0 <ftello64@plt+0xbce8>
   1d594:	ldr	r3, [r2, #4]
   1d598:	ldr	r2, [r2, #20]
   1d59c:	str	r3, [r1, #4]
   1d5a0:	cmp	r3, #0
   1d5a4:	strne	r1, [r3]
   1d5a8:	ldr	r1, [r1, #20]
   1d5ac:	ldr	r3, [r0, #132]	; 0x84
   1d5b0:	ldr	r1, [r3, r1, lsl #2]
   1d5b4:	str	r1, [r3, r2, lsl #2]
   1d5b8:	cmp	r2, #31
   1d5bc:	bgt	1d5d0 <ftello64@plt+0xbce8>
   1d5c0:	ldr	r1, [r0, #80]	; 0x50
   1d5c4:	mov	r3, #1
   1d5c8:	bic	r1, r1, r3, lsl r2
   1d5cc:	str	r1, [r0, #80]	; 0x50
   1d5d0:	mov	r0, #0
   1d5d4:	bx	lr
   1d5d8:	push	{r4, r5, fp, lr}
   1d5dc:	add	fp, sp, #8
   1d5e0:	sub	sp, sp, #8
   1d5e4:	mov	r4, r1
   1d5e8:	mov	r5, r0
   1d5ec:	mov	r0, #0
   1d5f0:	str	r0, [sp, #4]
   1d5f4:	ldr	r2, [r1, #4]
   1d5f8:	cmp	r2, #0
   1d5fc:	beq	1d624 <ftello64@plt+0xbd3c>
   1d600:	ldrb	r0, [r2, #24]
   1d604:	cmp	r0, #17
   1d608:	bne	1d624 <ftello64@plt+0xbd3c>
   1d60c:	add	r0, sp, #4
   1d610:	mov	r1, r5
   1d614:	bl	1d9fc <ftello64@plt+0xc114>
   1d618:	str	r0, [r4, #4]
   1d61c:	cmp	r0, #0
   1d620:	strne	r4, [r0]
   1d624:	ldr	r2, [r4, #8]
   1d628:	cmp	r2, #0
   1d62c:	beq	1d654 <ftello64@plt+0xbd6c>
   1d630:	ldrb	r0, [r2, #24]
   1d634:	cmp	r0, #17
   1d638:	bne	1d654 <ftello64@plt+0xbd6c>
   1d63c:	add	r0, sp, #4
   1d640:	mov	r1, r5
   1d644:	bl	1d9fc <ftello64@plt+0xc114>
   1d648:	str	r0, [r4, #8]
   1d64c:	cmp	r0, #0
   1d650:	strne	r4, [r0]
   1d654:	ldr	r0, [sp, #4]
   1d658:	sub	sp, fp, #8
   1d65c:	pop	{r4, r5, fp, pc}
   1d660:	push	{r4, r5, fp, lr}
   1d664:	add	fp, sp, #8
   1d668:	mov	r4, r1
   1d66c:	mov	r5, r0
   1d670:	ldr	r2, [r1, #24]
   1d674:	uxtb	r0, r2
   1d678:	cmp	r0, #16
   1d67c:	bne	1d69c <ftello64@plt+0xbdb4>
   1d680:	ldr	r0, [r4, #4]
   1d684:	ldr	r1, [r0, #12]
   1d688:	str	r1, [r4, #12]
   1d68c:	ldr	r0, [r0, #28]
   1d690:	str	r0, [r4, #28]
   1d694:	mov	r0, #0
   1d698:	pop	{r4, r5, fp, pc}
   1d69c:	str	r4, [r4, #12]
   1d6a0:	ldr	r1, [r4, #20]
   1d6a4:	mov	r0, r5
   1d6a8:	bl	1db18 <ftello64@plt+0xc230>
   1d6ac:	str	r0, [r4, #28]
   1d6b0:	cmn	r0, #1
   1d6b4:	beq	1d6e8 <ftello64@plt+0xbe00>
   1d6b8:	mov	r1, r0
   1d6bc:	ldrb	r2, [r4, #24]
   1d6c0:	mov	r0, #0
   1d6c4:	cmp	r2, #12
   1d6c8:	popne	{r4, r5, fp, pc}
   1d6cc:	ldr	r2, [r5]
   1d6d0:	add	r1, r2, r1, lsl #3
   1d6d4:	ldr	r2, [r1, #4]
   1d6d8:	ldr	r3, [r4, #20]
   1d6dc:	bfi	r2, r3, #8, #10
   1d6e0:	str	r2, [r1, #4]
   1d6e4:	pop	{r4, r5, fp, pc}
   1d6e8:	mov	r0, #12
   1d6ec:	pop	{r4, r5, fp, pc}
   1d6f0:	ldrb	r0, [r1, #24]
   1d6f4:	cmp	r0, #16
   1d6f8:	beq	1d70c <ftello64@plt+0xbe24>
   1d6fc:	cmp	r0, #11
   1d700:	bne	1d728 <ftello64@plt+0xbe40>
   1d704:	ldr	r0, [r1, #4]
   1d708:	b	1d748 <ftello64@plt+0xbe60>
   1d70c:	ldmib	r1, {r0, r2}
   1d710:	ldr	r3, [r2, #12]
   1d714:	str	r3, [r0, #16]
   1d718:	ldr	r0, [r1, #16]
   1d71c:	str	r0, [r2, #16]
   1d720:	mov	r0, #0
   1d724:	bx	lr
   1d728:	ldr	r0, [r1, #4]
   1d72c:	cmp	r0, #0
   1d730:	ldrne	r2, [r1, #16]
   1d734:	strne	r2, [r0, #16]
   1d738:	ldr	r0, [r1, #8]
   1d73c:	cmp	r0, #0
   1d740:	beq	1d74c <ftello64@plt+0xbe64>
   1d744:	ldr	r1, [r1, #16]
   1d748:	str	r1, [r0, #16]
   1d74c:	mov	r0, #0
   1d750:	bx	lr
   1d754:	push	{fp, lr}
   1d758:	mov	fp, sp
   1d75c:	ldr	r2, [r1, #24]
   1d760:	ldr	ip, [r1, #28]
   1d764:	mvn	r3, #1
   1d768:	uxtab	r2, r3, r2
   1d76c:	cmp	r2, #14
   1d770:	bhi	1d824 <ftello64@plt+0xbf3c>
   1d774:	add	r3, pc, #0
   1d778:	ldr	pc, [r3, r2, lsl #2]
   1d77c:	andeq	sp, r1, ip, ror #16
   1d780:	andeq	sp, r1, r4, lsr #16
   1d784:	andeq	sp, r1, r8, lsr r8
   1d788:	andeq	sp, r1, r4, lsr #16
   1d78c:	andeq	sp, r1, r4, lsr #16
   1d790:	andeq	sp, r1, r4, lsr #16
   1d794:			; <UNDEFINED> instruction: 0x0001d7b8
   1d798:			; <UNDEFINED> instruction: 0x0001d7b8
   1d79c:	ldrdeq	sp, [r1], -r4
   1d7a0:	ldrdeq	sp, [r1], -r4
   1d7a4:			; <UNDEFINED> instruction: 0x0001d7b8
   1d7a8:	andeq	sp, r1, r4, lsr #16
   1d7ac:	andeq	sp, r1, r4, lsr #16
   1d7b0:	andeq	sp, r1, r4, lsr #16
   1d7b4:	andeq	sp, r1, ip, ror #16
   1d7b8:	ldr	r0, [r0, #20]
   1d7bc:	add	r2, ip, ip, lsl #1
   1d7c0:	add	r0, r0, r2, lsl #2
   1d7c4:	ldr	r1, [r1, #16]
   1d7c8:	ldr	r1, [r1, #28]
   1d7cc:	pop	{fp, lr}
   1d7d0:	b	1dd64 <ftello64@plt+0xc47c>
   1d7d4:	ldrb	r2, [r0, #88]	; 0x58
   1d7d8:	orr	r2, r2, #1
   1d7dc:	strb	r2, [r0, #88]	; 0x58
   1d7e0:	add	r3, r1, #16
   1d7e4:	ldr	lr, [r1, #4]
   1d7e8:	ldr	r1, [r1, #8]
   1d7ec:	cmp	r1, #0
   1d7f0:	mov	r2, r3
   1d7f4:	addne	r2, r1, #12
   1d7f8:	ldr	r1, [r2]
   1d7fc:	ldr	r2, [r1, #28]
   1d800:	cmp	lr, #0
   1d804:	addne	r3, lr, #12
   1d808:	ldr	r1, [r3]
   1d80c:	ldr	r1, [r1, #28]
   1d810:	ldr	r0, [r0, #20]
   1d814:	add	r3, ip, ip, lsl #1
   1d818:	add	r0, r0, r3, lsl #2
   1d81c:	pop	{fp, lr}
   1d820:	b	1dce8 <ftello64@plt+0xc400>
   1d824:	ldr	r0, [r0, #12]
   1d828:	ldr	r1, [r1, #16]
   1d82c:	ldr	r1, [r1, #28]
   1d830:	str	r1, [r0, ip, lsl #2]
   1d834:	b	1d86c <ftello64@plt+0xbf84>
   1d838:	ldr	r3, [r0, #12]
   1d83c:	ldr	r2, [r1, #16]
   1d840:	ldr	r2, [r2, #28]
   1d844:	str	r2, [r3, ip, lsl #2]
   1d848:	ldrb	r1, [r1, #24]
   1d84c:	cmp	r1, #4
   1d850:	bne	1d86c <ftello64@plt+0xbf84>
   1d854:	ldr	r0, [r0, #20]
   1d858:	add	r1, ip, ip, lsl #1
   1d85c:	add	r0, r0, r1, lsl #2
   1d860:	mov	r1, r2
   1d864:	pop	{fp, lr}
   1d868:	b	1dd64 <ftello64@plt+0xc47c>
   1d86c:	mov	r0, #0
   1d870:	pop	{fp, pc}
   1d874:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d878:	add	fp, sp, #24
   1d87c:	sub	sp, sp, #16
   1d880:	mov	r4, r0
   1d884:	mov	r7, #0
   1d888:	add	r8, sp, #4
   1d88c:	mov	r6, #0
   1d890:	b	1d8c0 <ftello64@plt+0xbfd8>
   1d894:	mov	r0, r7
   1d898:	ldr	r1, [r4, #8]
   1d89c:	add	r2, r6, #1
   1d8a0:	subs	r3, r2, r1
   1d8a4:	mov	r6, r3
   1d8a8:	movne	r6, r2
   1d8ac:	movwne	r3, #1
   1d8b0:	and	r7, r0, r3
   1d8b4:	tst	r0, #1
   1d8b8:	cmpeq	r2, r1
   1d8bc:	beq	1d91c <ftello64@plt+0xc034>
   1d8c0:	ldr	r0, [r4, #24]
   1d8c4:	add	r5, r6, r6, lsl #1
   1d8c8:	add	r0, r0, r5, lsl #2
   1d8cc:	ldr	r0, [r0, #4]
   1d8d0:	cmp	r0, #0
   1d8d4:	bne	1d894 <ftello64@plt+0xbfac>
   1d8d8:	mov	r0, r8
   1d8dc:	mov	r1, r4
   1d8e0:	mov	r2, r6
   1d8e4:	mov	r3, #1
   1d8e8:	bl	1ddb0 <ftello64@plt+0xc4c8>
   1d8ec:	cmp	r0, #0
   1d8f0:	bne	1d920 <ftello64@plt+0xc038>
   1d8f4:	ldr	r0, [r4, #24]
   1d8f8:	add	r0, r0, r5, lsl #2
   1d8fc:	ldr	r0, [r0, #4]
   1d900:	cmp	r0, #0
   1d904:	mov	r0, r7
   1d908:	bne	1d898 <ftello64@plt+0xbfb0>
   1d90c:	ldr	r0, [sp, #12]
   1d910:	bl	15278 <ftello64@plt+0x3990>
   1d914:	mov	r0, #1
   1d918:	b	1d898 <ftello64@plt+0xbfb0>
   1d91c:	mov	r0, #0
   1d920:	sub	sp, fp, #24
   1d924:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d928:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d92c:	add	fp, sp, #24
   1d930:	mov	r4, r0
   1d934:	ldr	r0, [r0, #8]
   1d938:	cmp	r0, #0
   1d93c:	beq	1d9ec <ftello64@plt+0xc104>
   1d940:	mov	r0, #0
   1d944:	mov	r1, #0
   1d948:	mov	r2, #0
   1d94c:	ldr	r3, [r4, #28]
   1d950:	str	r0, [r3, r1]!
   1d954:	str	r0, [r3, #4]
   1d958:	str	r0, [r3, #8]
   1d95c:	add	r1, r1, #12
   1d960:	add	r2, r2, #1
   1d964:	ldr	r3, [r4, #8]
   1d968:	cmp	r2, r3
   1d96c:	bcc	1d94c <ftello64@plt+0xc064>
   1d970:	cmp	r3, #0
   1d974:	beq	1d9ec <ftello64@plt+0xc104>
   1d978:	mov	r5, #0
   1d97c:	b	1d990 <ftello64@plt+0xc0a8>
   1d980:	add	r5, r5, #1
   1d984:	ldr	r0, [r4, #8]
   1d988:	cmp	r5, r0
   1d98c:	bcs	1d9ec <ftello64@plt+0xc104>
   1d990:	ldr	r0, [r4, #24]
   1d994:	add	r8, r5, r5, lsl #1
   1d998:	add	r0, r0, r8, lsl #2
   1d99c:	ldr	r1, [r0, #4]
   1d9a0:	cmp	r1, #1
   1d9a4:	blt	1d980 <ftello64@plt+0xc098>
   1d9a8:	ldr	r7, [r0, #8]
   1d9ac:	mov	r6, #0
   1d9b0:	ldr	r0, [r7, r6, lsl #2]
   1d9b4:	add	r0, r0, r0, lsl #1
   1d9b8:	ldr	r1, [r4, #28]
   1d9bc:	add	r0, r1, r0, lsl #2
   1d9c0:	mov	r1, r5
   1d9c4:	bl	1e5f0 <ftello64@plt+0xcd08>
   1d9c8:	cmp	r0, #0
   1d9cc:	beq	1d9f4 <ftello64@plt+0xc10c>
   1d9d0:	add	r6, r6, #1
   1d9d4:	ldr	r0, [r4, #24]
   1d9d8:	add	r0, r0, r8, lsl #2
   1d9dc:	ldr	r0, [r0, #4]
   1d9e0:	cmp	r6, r0
   1d9e4:	blt	1d9b0 <ftello64@plt+0xc0c8>
   1d9e8:	b	1d980 <ftello64@plt+0xc098>
   1d9ec:	mov	r0, #0
   1d9f0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d9f4:	mov	r0, #12
   1d9f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d9fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1da00:	add	fp, sp, #28
   1da04:	sub	sp, sp, #4
   1da08:	mov	r9, r2
   1da0c:	mov	r8, r0
   1da10:	ldr	r5, [r2, #4]
   1da14:	ldr	r6, [r1]
   1da18:	cmp	r5, #0
   1da1c:	ldrbne	r0, [r1, #28]
   1da20:	andsne	r0, r0, #16
   1da24:	bne	1daf0 <ftello64@plt+0xc208>
   1da28:	mov	r0, r6
   1da2c:	mov	r1, #0
   1da30:	mov	r2, #0
   1da34:	mov	r3, #8
   1da38:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1da3c:	mov	sl, r0
   1da40:	mov	r0, r6
   1da44:	mov	r1, #0
   1da48:	mov	r2, #0
   1da4c:	mov	r3, #9
   1da50:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1da54:	mov	r4, r0
   1da58:	cmp	r5, #0
   1da5c:	mov	r7, r0
   1da60:	beq	1da7c <ftello64@plt+0xc194>
   1da64:	mov	r0, r6
   1da68:	mov	r1, r5
   1da6c:	mov	r2, r4
   1da70:	mov	r3, #16
   1da74:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1da78:	mov	r7, r0
   1da7c:	mov	r0, r6
   1da80:	mov	r1, sl
   1da84:	mov	r2, r7
   1da88:	mov	r3, #16
   1da8c:	bl	1a5a8 <ftello64@plt+0x8cc0>
   1da90:	cmp	r4, #0
   1da94:	beq	1daa4 <ftello64@plt+0xc1bc>
   1da98:	cmp	sl, #0
   1da9c:	cmpne	r7, #0
   1daa0:	bne	1dab4 <ftello64@plt+0xc1cc>
   1daa4:	mov	r0, #12
   1daa8:	str	r0, [r8]
   1daac:	mov	r5, #0
   1dab0:	b	1db0c <ftello64@plt+0xc224>
   1dab4:	mov	r5, r0
   1dab8:	cmp	r0, #0
   1dabc:	beq	1daa4 <ftello64@plt+0xc1bc>
   1dac0:	ldr	r0, [r9, #20]
   1dac4:	str	r0, [r4, #20]
   1dac8:	str	r0, [sl, #20]
   1dacc:	ldr	r0, [r4, #24]
   1dad0:	ldr	r1, [r9, #24]
   1dad4:	lsr	r1, r1, #19
   1dad8:	bfi	r0, r1, #19, #1
   1dadc:	str	r0, [r4, #24]
   1dae0:	ldr	r0, [sl, #24]
   1dae4:	bfi	r0, r1, #19, #1
   1dae8:	str	r0, [sl, #24]
   1daec:	b	1db0c <ftello64@plt+0xc224>
   1daf0:	ldr	r0, [r9, #20]
   1daf4:	cmp	r0, #31
   1daf8:	bgt	1db0c <ftello64@plt+0xc224>
   1dafc:	ldr	r1, [r6, #80]	; 0x50
   1db00:	mov	r2, #1
   1db04:	tst	r1, r2, lsl r0
   1db08:	bne	1da28 <ftello64@plt+0xc140>
   1db0c:	mov	r0, r5
   1db10:	sub	sp, fp, #28
   1db14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1db18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1db1c:	add	fp, sp, #28
   1db20:	sub	sp, sp, #12
   1db24:	mov	r5, r2
   1db28:	mov	r9, r1
   1db2c:	mov	r4, r0
   1db30:	ldr	r7, [r0, #4]
   1db34:	ldr	r0, [r0, #8]
   1db38:	cmp	r0, r7
   1db3c:	bcs	1dc0c <ftello64@plt+0xc324>
   1db40:	ldr	r0, [r4]
   1db44:	ldr	r1, [r4, #8]
   1db48:	str	r9, [r0, r1, lsl #3]!
   1db4c:	str	r5, [r0, #4]
   1db50:	ldr	r0, [r4]
   1db54:	ldr	r1, [r4, #8]
   1db58:	add	r0, r0, r1, lsl #3
   1db5c:	ldr	r1, [r0, #4]
   1db60:	bfc	r1, #8, #10
   1db64:	str	r1, [r0, #4]
   1db68:	uxtb	r1, r5
   1db6c:	cmp	r1, #5
   1db70:	bne	1db84 <ftello64@plt+0xc29c>
   1db74:	ldr	r2, [r4, #92]	; 0x5c
   1db78:	mov	r0, #1048576	; 0x100000
   1db7c:	cmp	r2, #1
   1db80:	bgt	1db94 <ftello64@plt+0xc2ac>
   1db84:	sub	r0, r1, #6
   1db88:	clz	r0, r0
   1db8c:	lsr	r0, r0, #5
   1db90:	lsl	r0, r0, #20
   1db94:	ldr	r1, [r4]
   1db98:	ldr	r2, [r4, #8]
   1db9c:	add	r1, r1, r2, lsl #3
   1dba0:	ldr	r2, [r1, #4]
   1dba4:	bic	r2, r2, #1048576	; 0x100000
   1dba8:	orr	r0, r2, r0
   1dbac:	str	r0, [r1, #4]
   1dbb0:	ldr	r0, [r4, #8]
   1dbb4:	ldr	r1, [r4, #12]
   1dbb8:	mvn	r2, #0
   1dbbc:	str	r2, [r1, r0, lsl #2]
   1dbc0:	ldr	r0, [r4, #8]
   1dbc4:	ldr	r1, [r4, #20]
   1dbc8:	add	r0, r0, r0, lsl #1
   1dbcc:	mov	r2, #0
   1dbd0:	str	r2, [r1, r0, lsl #2]!
   1dbd4:	str	r2, [r1, #4]
   1dbd8:	str	r2, [r1, #8]
   1dbdc:	ldr	r0, [r4, #8]
   1dbe0:	ldr	r1, [r4, #24]
   1dbe4:	add	r0, r0, r0, lsl #1
   1dbe8:	str	r2, [r1, r0, lsl #2]!
   1dbec:	str	r2, [r1, #4]
   1dbf0:	str	r2, [r1, #8]
   1dbf4:	ldr	r6, [r4, #8]
   1dbf8:	add	r0, r6, #1
   1dbfc:	str	r0, [r4, #8]
   1dc00:	mov	r0, r6
   1dc04:	sub	sp, fp, #28
   1dc08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dc0c:	lsl	r1, r7, #1
   1dc10:	mvn	r6, #0
   1dc14:	movw	r0, #21845	; 0x5555
   1dc18:	movt	r0, #5461	; 0x1555
   1dc1c:	cmp	r1, r0
   1dc20:	bhi	1dc00 <ftello64@plt+0xc318>
   1dc24:	str	r1, [sp, #8]
   1dc28:	ldr	r0, [r4]
   1dc2c:	lsl	r1, r7, #4
   1dc30:	bl	25890 <ftello64@plt+0x13fa8>
   1dc34:	cmp	r0, #0
   1dc38:	beq	1dc00 <ftello64@plt+0xc318>
   1dc3c:	str	r0, [r4]
   1dc40:	ldr	r0, [r4, #12]
   1dc44:	lsl	r8, r7, #3
   1dc48:	mov	r1, r8
   1dc4c:	bl	25890 <ftello64@plt+0x13fa8>
   1dc50:	str	r0, [sp, #4]
   1dc54:	ldr	r0, [r4, #16]
   1dc58:	mov	r1, r8
   1dc5c:	bl	25890 <ftello64@plt+0x13fa8>
   1dc60:	mov	r2, r0
   1dc64:	ldr	r0, [r4, #20]
   1dc68:	add	r1, r7, r7, lsl #1
   1dc6c:	mov	r7, r2
   1dc70:	lsl	r8, r1, #3
   1dc74:	mov	r1, r8
   1dc78:	bl	25890 <ftello64@plt+0x13fa8>
   1dc7c:	mov	sl, r0
   1dc80:	ldr	r0, [r4, #24]
   1dc84:	mov	r1, r8
   1dc88:	bl	25890 <ftello64@plt+0x13fa8>
   1dc8c:	mov	r8, r0
   1dc90:	ldr	r0, [sp, #4]
   1dc94:	cmp	r0, #0
   1dc98:	beq	1dca8 <ftello64@plt+0xc3c0>
   1dc9c:	cmp	r7, #0
   1dca0:	cmpne	sl, #0
   1dca4:	bne	1dcc8 <ftello64@plt+0xc3e0>
   1dca8:	bl	15278 <ftello64@plt+0x3990>
   1dcac:	mov	r0, r7
   1dcb0:	bl	15278 <ftello64@plt+0x3990>
   1dcb4:	mov	r0, sl
   1dcb8:	bl	15278 <ftello64@plt+0x3990>
   1dcbc:	mov	r0, r8
   1dcc0:	bl	15278 <ftello64@plt+0x3990>
   1dcc4:	b	1dc00 <ftello64@plt+0xc318>
   1dcc8:	cmp	r8, #0
   1dccc:	beq	1dca8 <ftello64@plt+0xc3c0>
   1dcd0:	add	r1, r4, #12
   1dcd4:	stm	r1, {r0, r7, sl}
   1dcd8:	str	r8, [r4, #24]
   1dcdc:	ldr	r0, [sp, #8]
   1dce0:	str	r0, [r4, #4]
   1dce4:	b	1db40 <ftello64@plt+0xc258>
   1dce8:	push	{r4, r5, r6, sl, fp, lr}
   1dcec:	add	fp, sp, #16
   1dcf0:	mov	r5, r2
   1dcf4:	mov	r4, r1
   1dcf8:	mov	r6, r0
   1dcfc:	mov	r0, #2
   1dd00:	str	r0, [r6]
   1dd04:	mov	r0, #8
   1dd08:	bl	25860 <ftello64@plt+0x13f78>
   1dd0c:	str	r0, [r6, #8]
   1dd10:	cmp	r0, #0
   1dd14:	beq	1dd5c <ftello64@plt+0xc474>
   1dd18:	cmp	r4, r5
   1dd1c:	bne	1dd38 <ftello64@plt+0xc450>
   1dd20:	mov	r0, #1
   1dd24:	str	r0, [r6, #4]
   1dd28:	ldr	r0, [r6, #8]
   1dd2c:	str	r4, [r0]
   1dd30:	mov	r0, #0
   1dd34:	pop	{r4, r5, r6, sl, fp, pc}
   1dd38:	mov	r0, #2
   1dd3c:	str	r0, [r6, #4]
   1dd40:	ldr	r0, [r6, #8]
   1dd44:	cmp	r4, r5
   1dd48:	stmlt	r0, {r4, r5}
   1dd4c:	strge	r5, [r0]
   1dd50:	strge	r4, [r0, #4]
   1dd54:	mov	r0, #0
   1dd58:	pop	{r4, r5, r6, sl, fp, pc}
   1dd5c:	mov	r0, #12
   1dd60:	pop	{r4, r5, r6, sl, fp, pc}
   1dd64:	push	{r4, r5, fp, lr}
   1dd68:	add	fp, sp, #8
   1dd6c:	mov	r5, r1
   1dd70:	mov	r4, r0
   1dd74:	mov	r0, #1
   1dd78:	str	r0, [r4]
   1dd7c:	str	r0, [r4, #4]
   1dd80:	mov	r0, #4
   1dd84:	bl	25860 <ftello64@plt+0x13f78>
   1dd88:	str	r0, [r4, #8]
   1dd8c:	cmp	r0, #0
   1dd90:	strne	r5, [r0]
   1dd94:	movne	r0, #0
   1dd98:	popne	{r4, r5, fp, pc}
   1dd9c:	mov	r0, #0
   1dda0:	str	r0, [r4]
   1dda4:	str	r0, [r4, #4]
   1dda8:	mov	r0, #12
   1ddac:	pop	{r4, r5, fp, pc}
   1ddb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ddb4:	add	fp, sp, #28
   1ddb8:	sub	sp, sp, #44	; 0x2c
   1ddbc:	mov	r8, r3
   1ddc0:	mov	r6, r2
   1ddc4:	mov	r5, r1
   1ddc8:	mov	r7, r0
   1ddcc:	ldr	r0, [r1, #20]
   1ddd0:	add	r4, r2, r2, lsl #1
   1ddd4:	add	r0, r0, r4, lsl #2
   1ddd8:	ldr	r0, [r0, #4]
   1dddc:	add	r1, r0, #1
   1dde0:	add	r0, sp, #32
   1dde4:	bl	1dfc4 <ftello64@plt+0xc6dc>
   1dde8:	cmp	r0, #0
   1ddec:	bne	1dfbc <ftello64@plt+0xc6d4>
   1ddf0:	ldr	r0, [sp, #36]	; 0x24
   1ddf4:	ldr	r1, [sp, #40]	; 0x28
   1ddf8:	add	r2, r0, #1
   1ddfc:	str	r2, [sp, #36]	; 0x24
   1de00:	str	r6, [r1, r0, lsl #2]
   1de04:	ldr	r0, [r5, #24]
   1de08:	add	r0, r0, r4, lsl #2
   1de0c:	mvn	r1, #0
   1de10:	str	r1, [r0, #4]
   1de14:	ldr	r1, [r5]
   1de18:	add	r0, r1, r6, lsl #3
   1de1c:	ldr	r0, [r0, #4]
   1de20:	ubfx	r0, r0, #8, #10
   1de24:	cmp	r0, #0
   1de28:	beq	1de78 <ftello64@plt+0xc590>
   1de2c:	ldr	r2, [r5, #20]
   1de30:	add	r2, r2, r4, lsl #2
   1de34:	ldr	r3, [r2, #4]
   1de38:	cmp	r3, #0
   1de3c:	beq	1de78 <ftello64@plt+0xc590>
   1de40:	ldr	r2, [r2, #8]
   1de44:	ldr	r2, [r2]
   1de48:	add	r1, r1, r2, lsl #3
   1de4c:	ldrb	r1, [r1, #6]
   1de50:	tst	r1, #4
   1de54:	bne	1de78 <ftello64@plt+0xc590>
   1de58:	str	r0, [sp]
   1de5c:	mov	r0, r5
   1de60:	mov	r1, r6
   1de64:	mov	r2, r6
   1de68:	mov	r3, r6
   1de6c:	bl	1dff4 <ftello64@plt+0xc70c>
   1de70:	cmp	r0, #0
   1de74:	bne	1dfbc <ftello64@plt+0xc6d4>
   1de78:	ldr	r0, [r5]
   1de7c:	add	r0, r0, r6, lsl #3
   1de80:	ldrb	r0, [r0, #4]
   1de84:	tst	r0, #8
   1de88:	beq	1df90 <ftello64@plt+0xc6a8>
   1de8c:	ldr	r0, [r5, #20]
   1de90:	add	r1, r0, r4, lsl #2
   1de94:	ldr	r1, [r1, #4]
   1de98:	cmp	r1, #1
   1de9c:	blt	1df90 <ftello64@plt+0xc6a8>
   1dea0:	str	r8, [sp, #8]
   1dea4:	str	r7, [sp, #12]
   1dea8:	mov	r8, #0
   1deac:	add	r7, sp, #16
   1deb0:	add	sl, sp, #32
   1deb4:	mov	r6, #0
   1deb8:	b	1ded8 <ftello64@plt+0xc5f0>
   1debc:	mov	r8, #1
   1dec0:	ldr	r0, [r5, #20]
   1dec4:	add	r1, r0, r4, lsl #2
   1dec8:	ldr	r1, [r1, #4]
   1decc:	add	r6, r6, #1
   1ded0:	cmp	r6, r1
   1ded4:	bge	1df64 <ftello64@plt+0xc67c>
   1ded8:	add	r0, r0, r4, lsl #2
   1dedc:	ldr	r0, [r0, #8]
   1dee0:	ldr	r2, [r0, r6, lsl #2]
   1dee4:	add	r9, r2, r2, lsl #1
   1dee8:	ldr	r0, [r5, #24]
   1deec:	add	r0, r0, r9, lsl #2
   1def0:	ldr	r1, [r0, #4]
   1def4:	cmn	r1, #1
   1def8:	beq	1debc <ftello64@plt+0xc5d4>
   1defc:	cmp	r1, #0
   1df00:	bne	1df20 <ftello64@plt+0xc638>
   1df04:	mov	r0, r7
   1df08:	mov	r1, r5
   1df0c:	mov	r3, #0
   1df10:	bl	1ddb0 <ftello64@plt+0xc4c8>
   1df14:	cmp	r0, #0
   1df18:	beq	1df30 <ftello64@plt+0xc648>
   1df1c:	b	1dfbc <ftello64@plt+0xc6d4>
   1df20:	vldr	d16, [r0]
   1df24:	ldr	r0, [r0, #8]
   1df28:	str	r0, [sp, #24]
   1df2c:	vstr	d16, [sp, #16]
   1df30:	mov	r0, sl
   1df34:	mov	r1, r7
   1df38:	bl	1e250 <ftello64@plt+0xc968>
   1df3c:	cmp	r0, #0
   1df40:	bne	1dfbc <ftello64@plt+0xc6d4>
   1df44:	ldr	r0, [r5, #24]
   1df48:	add	r0, r0, r9, lsl #2
   1df4c:	ldr	r0, [r0, #4]
   1df50:	cmp	r0, #0
   1df54:	bne	1dec0 <ftello64@plt+0xc5d8>
   1df58:	ldr	r0, [sp, #24]
   1df5c:	bl	15278 <ftello64@plt+0x3990>
   1df60:	b	1debc <ftello64@plt+0xc5d4>
   1df64:	tst	r8, #1
   1df68:	ldr	r7, [sp, #12]
   1df6c:	ldr	r0, [sp, #8]
   1df70:	beq	1df90 <ftello64@plt+0xc6a8>
   1df74:	cmp	r0, #0
   1df78:	bne	1df90 <ftello64@plt+0xc6a8>
   1df7c:	ldr	r0, [r5, #24]
   1df80:	add	r0, r0, r4, lsl #2
   1df84:	mov	r1, #0
   1df88:	str	r1, [r0, #4]
   1df8c:	b	1dfa8 <ftello64@plt+0xc6c0>
   1df90:	ldr	r0, [r5, #24]
   1df94:	vldr	d16, [sp, #32]
   1df98:	add	r0, r0, r4, lsl #2
   1df9c:	ldr	r1, [sp, #40]	; 0x28
   1dfa0:	str	r1, [r0, #8]
   1dfa4:	vstr	d16, [r0]
   1dfa8:	ldr	r0, [sp, #40]	; 0x28
   1dfac:	vldr	d16, [sp, #32]
   1dfb0:	str	r0, [r7, #8]
   1dfb4:	vstr	d16, [r7]
   1dfb8:	mov	r0, #0
   1dfbc:	sub	sp, fp, #28
   1dfc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dfc4:	push	{r4, r5, fp, lr}
   1dfc8:	add	fp, sp, #8
   1dfcc:	mov	r5, r0
   1dfd0:	mov	r4, #0
   1dfd4:	stm	r0, {r1, r4}
   1dfd8:	lsl	r0, r1, #2
   1dfdc:	bl	25860 <ftello64@plt+0x13f78>
   1dfe0:	str	r0, [r5, #8]
   1dfe4:	cmp	r0, #0
   1dfe8:	moveq	r4, #12
   1dfec:	mov	r0, r4
   1dff0:	pop	{r4, r5, fp, pc}
   1dff4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dff8:	add	fp, sp, #28
   1dffc:	sub	sp, sp, #20
   1e000:	str	r3, [sp, #8]
   1e004:	mov	r8, r2
   1e008:	mov	r9, r1
   1e00c:	mov	r5, r0
   1e010:	ldr	r0, [fp, #8]
   1e014:	str	r0, [sp, #16]
   1e018:	ldr	r0, [r5]
   1e01c:	add	r0, r0, r9, lsl #3
   1e020:	ldrb	r1, [r0, #4]!
   1e024:	cmp	r1, #4
   1e028:	bne	1e098 <ftello64@plt+0xc7b0>
   1e02c:	ldr	r0, [r5, #12]
   1e030:	ldr	r1, [r5, #20]
   1e034:	ldr	r6, [r0, r9, lsl #2]
   1e038:	add	r4, r8, r8, lsl #1
   1e03c:	add	r0, r1, r4, lsl #2
   1e040:	mov	r1, #0
   1e044:	str	r1, [r0, #4]
   1e048:	mov	r0, r5
   1e04c:	mov	r1, r6
   1e050:	ldr	r2, [sp, #16]
   1e054:	bl	1e3e0 <ftello64@plt+0xcaf8>
   1e058:	mov	sl, #12
   1e05c:	cmn	r0, #1
   1e060:	beq	1e214 <ftello64@plt+0xc92c>
   1e064:	mov	r7, r0
   1e068:	ldr	r0, [r5, #12]
   1e06c:	ldr	r1, [r0, r9, lsl #2]
   1e070:	str	r1, [r0, r8, lsl #2]
   1e074:	ldr	r0, [r5, #20]
   1e078:	add	r0, r0, r4, lsl #2
   1e07c:	mov	r1, r7
   1e080:	bl	1e468 <ftello64@plt+0xcb80>
   1e084:	cmp	r0, #0
   1e088:	mov	r9, r6
   1e08c:	mov	r8, r7
   1e090:	bne	1e018 <ftello64@plt+0xc730>
   1e094:	b	1e214 <ftello64@plt+0xc92c>
   1e098:	ldr	r1, [r5, #20]
   1e09c:	add	r6, r9, r9, lsl #1
   1e0a0:	add	r3, r1, r6, lsl #2
   1e0a4:	ldr	r2, [r3, #4]
   1e0a8:	cmp	r2, #0
   1e0ac:	beq	1e1f8 <ftello64@plt+0xc910>
   1e0b0:	ldr	r3, [r3, #8]
   1e0b4:	ldr	sl, [r3]
   1e0b8:	add	r7, r8, r8, lsl #1
   1e0bc:	add	r4, r1, r7, lsl #2
   1e0c0:	mov	r1, #0
   1e0c4:	str	r1, [r4, #4]
   1e0c8:	cmp	r2, #1
   1e0cc:	beq	1e1c0 <ftello64@plt+0xc8d8>
   1e0d0:	str	r6, [sp, #12]
   1e0d4:	mov	r0, r5
   1e0d8:	mov	r1, sl
   1e0dc:	ldr	r6, [sp, #16]
   1e0e0:	mov	r2, r6
   1e0e4:	bl	1e570 <ftello64@plt+0xcc88>
   1e0e8:	cmn	r0, #1
   1e0ec:	beq	1e108 <ftello64@plt+0xc820>
   1e0f0:	mov	r1, r0
   1e0f4:	mov	r0, r4
   1e0f8:	bl	1e468 <ftello64@plt+0xcb80>
   1e0fc:	cmp	r0, #0
   1e100:	bne	1e170 <ftello64@plt+0xc888>
   1e104:	b	1e248 <ftello64@plt+0xc960>
   1e108:	mov	r9, sl
   1e10c:	mov	r8, r7
   1e110:	mov	r0, r5
   1e114:	mov	r1, sl
   1e118:	mov	r2, r6
   1e11c:	bl	1e3e0 <ftello64@plt+0xcaf8>
   1e120:	mov	sl, #12
   1e124:	cmn	r0, #1
   1e128:	beq	1e214 <ftello64@plt+0xc92c>
   1e12c:	mov	r7, r0
   1e130:	ldr	r0, [r5, #20]
   1e134:	add	r0, r0, r8, lsl #2
   1e138:	mov	r1, r7
   1e13c:	bl	1e468 <ftello64@plt+0xcb80>
   1e140:	cmp	r0, #0
   1e144:	beq	1e214 <ftello64@plt+0xc92c>
   1e148:	ldr	r6, [sp, #16]
   1e14c:	str	r6, [sp]
   1e150:	mov	r0, r5
   1e154:	mov	r1, r9
   1e158:	mov	r2, r7
   1e15c:	ldr	r3, [sp, #8]
   1e160:	bl	1dff4 <ftello64@plt+0xc70c>
   1e164:	cmp	r0, #0
   1e168:	mov	r7, r8
   1e16c:	bne	1e210 <ftello64@plt+0xc928>
   1e170:	ldr	r0, [r5, #20]
   1e174:	ldr	r1, [sp, #12]
   1e178:	add	r0, r0, r1, lsl #2
   1e17c:	ldr	r0, [r0, #8]
   1e180:	ldr	r9, [r0, #4]
   1e184:	mov	r0, r5
   1e188:	mov	r1, r9
   1e18c:	mov	r2, r6
   1e190:	bl	1e3e0 <ftello64@plt+0xcaf8>
   1e194:	mov	sl, #12
   1e198:	cmn	r0, #1
   1e19c:	beq	1e214 <ftello64@plt+0xc92c>
   1e1a0:	mov	r8, r0
   1e1a4:	ldr	r0, [r5, #20]
   1e1a8:	add	r0, r0, r7, lsl #2
   1e1ac:	mov	r1, r8
   1e1b0:	bl	1e468 <ftello64@plt+0xcb80>
   1e1b4:	cmp	r0, #0
   1e1b8:	bne	1e018 <ftello64@plt+0xc730>
   1e1bc:	b	1e214 <ftello64@plt+0xc92c>
   1e1c0:	ldr	r1, [sp, #8]
   1e1c4:	cmp	r9, r1
   1e1c8:	bne	1e1d4 <ftello64@plt+0xc8ec>
   1e1cc:	cmp	r8, r9
   1e1d0:	bne	1e220 <ftello64@plt+0xc938>
   1e1d4:	ldr	r0, [r0]
   1e1d8:	ubfx	r0, r0, #8, #10
   1e1dc:	ldr	r2, [sp, #16]
   1e1e0:	orr	r2, r0, r2
   1e1e4:	mov	r0, r5
   1e1e8:	mov	r9, sl
   1e1ec:	mov	r1, sl
   1e1f0:	str	r2, [sp, #16]
   1e1f4:	b	1e190 <ftello64@plt+0xc8a8>
   1e1f8:	ldr	r0, [r5, #12]
   1e1fc:	ldr	r1, [r0, r9, lsl #2]
   1e200:	str	r1, [r0, r8, lsl #2]
   1e204:	mov	r0, #0
   1e208:	sub	sp, fp, #28
   1e20c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e210:	mov	sl, r0
   1e214:	mov	r0, sl
   1e218:	sub	sp, fp, #28
   1e21c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e220:	mov	r0, r4
   1e224:	mov	r1, sl
   1e228:	bl	1e468 <ftello64@plt+0xcb80>
   1e22c:	mov	r1, r0
   1e230:	mov	sl, #12
   1e234:	mov	r0, #0
   1e238:	cmp	r1, #0
   1e23c:	moveq	r0, sl
   1e240:	sub	sp, fp, #28
   1e244:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e248:	mov	sl, #12
   1e24c:	b	1e214 <ftello64@plt+0xc92c>
   1e250:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e254:	add	fp, sp, #24
   1e258:	mov	r8, #0
   1e25c:	cmp	r1, #0
   1e260:	beq	1e3b4 <ftello64@plt+0xcacc>
   1e264:	mov	r6, r1
   1e268:	ldr	r1, [r1, #4]
   1e26c:	cmp	r1, #0
   1e270:	beq	1e3b4 <ftello64@plt+0xcacc>
   1e274:	mov	r9, r0
   1e278:	ldr	r2, [r0]
   1e27c:	ldr	r0, [r0, #4]
   1e280:	add	r3, r0, r1, lsl #1
   1e284:	cmp	r2, r3
   1e288:	bge	1e2b4 <ftello64@plt+0xc9cc>
   1e28c:	add	r7, r2, r1
   1e290:	lsl	r1, r7, #3
   1e294:	ldr	r0, [r9, #8]
   1e298:	bl	25890 <ftello64@plt+0x13fa8>
   1e29c:	cmp	r0, #0
   1e2a0:	beq	1e3d4 <ftello64@plt+0xcaec>
   1e2a4:	str	r0, [r9, #8]
   1e2a8:	lsl	r0, r7, #1
   1e2ac:	str	r0, [r9]
   1e2b0:	ldr	r0, [r9, #4]
   1e2b4:	cmp	r0, #0
   1e2b8:	beq	1e3bc <ftello64@plt+0xcad4>
   1e2bc:	ldr	r2, [r6, #4]
   1e2c0:	add	r7, r0, r2, lsl #1
   1e2c4:	sub	r1, r0, #1
   1e2c8:	sub	r0, r2, #1
   1e2cc:	orrs	r2, r0, r1
   1e2d0:	bmi	1e318 <ftello64@plt+0xca30>
   1e2d4:	ldr	r2, [r6, #8]
   1e2d8:	ldr	r3, [r9, #8]
   1e2dc:	b	1e2fc <ftello64@plt+0xca14>
   1e2e0:	subge	r1, r1, #1
   1e2e4:	sublt	r7, r7, #1
   1e2e8:	strlt	r4, [r3, r7, lsl #2]
   1e2ec:	sublt	r0, r0, #1
   1e2f0:	orr	r5, r0, r1
   1e2f4:	cmn	r5, #1
   1e2f8:	ble	1e318 <ftello64@plt+0xca30>
   1e2fc:	ldr	r4, [r2, r0, lsl #2]
   1e300:	ldr	r5, [r3, r1, lsl #2]
   1e304:	cmp	r5, r4
   1e308:	bne	1e2e0 <ftello64@plt+0xc9f8>
   1e30c:	sub	r1, r1, #1
   1e310:	sub	r0, r0, #1
   1e314:	b	1e2f0 <ftello64@plt+0xca08>
   1e318:	cmp	r0, #0
   1e31c:	bmi	1e33c <ftello64@plt+0xca54>
   1e320:	add	r2, r0, #1
   1e324:	sub	r7, r7, r2
   1e328:	ldr	r0, [r9, #8]
   1e32c:	add	r0, r0, r7, lsl #2
   1e330:	ldr	r1, [r6, #8]
   1e334:	lsl	r2, r2, #2
   1e338:	bl	115c4 <memcpy@plt>
   1e33c:	ldr	r1, [r6, #4]
   1e340:	ldr	r0, [r9, #4]
   1e344:	add	r1, r0, r1, lsl #1
   1e348:	sub	r1, r1, #1
   1e34c:	sub	r2, r1, r7
   1e350:	adds	r2, r2, #1
   1e354:	bcs	1e3b4 <ftello64@plt+0xcacc>
   1e358:	add	r3, r2, r0
   1e35c:	str	r3, [r9, #4]
   1e360:	sub	r3, r0, #1
   1e364:	ldr	r0, [r9, #8]
   1e368:	ldr	r6, [r0, r3, lsl #2]
   1e36c:	ldr	r5, [r0, r1, lsl #2]
   1e370:	cmp	r5, r6
   1e374:	ble	1e390 <ftello64@plt+0xcaa8>
   1e378:	add	r6, r2, r3
   1e37c:	str	r5, [r0, r6, lsl #2]
   1e380:	subs	r2, r2, #1
   1e384:	sub	r1, r1, #1
   1e388:	bne	1e368 <ftello64@plt+0xca80>
   1e38c:	b	1e3b4 <ftello64@plt+0xcacc>
   1e390:	add	r5, r2, r3
   1e394:	str	r6, [r0, r5, lsl #2]
   1e398:	sub	r6, r3, #1
   1e39c:	cmp	r3, #0
   1e3a0:	mov	r3, r6
   1e3a4:	bgt	1e368 <ftello64@plt+0xca80>
   1e3a8:	add	r1, r0, r7, lsl #2
   1e3ac:	lsl	r2, r2, #2
   1e3b0:	bl	115c4 <memcpy@plt>
   1e3b4:	mov	r0, r8
   1e3b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e3bc:	ldr	r0, [r6, #4]
   1e3c0:	str	r0, [r9, #4]
   1e3c4:	ldr	r0, [r9, #8]
   1e3c8:	ldr	r2, [r6, #4]
   1e3cc:	ldr	r1, [r6, #8]
   1e3d0:	b	1e3ac <ftello64@plt+0xcac4>
   1e3d4:	mov	r8, #12
   1e3d8:	mov	r0, r8
   1e3dc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e3e0:	push	{r4, r5, r6, sl, fp, lr}
   1e3e4:	add	fp, sp, #16
   1e3e8:	mov	r6, r2
   1e3ec:	mov	r4, r1
   1e3f0:	mov	r5, r0
   1e3f4:	ldr	r0, [r0]
   1e3f8:	ldr	r1, [r0, r1, lsl #3]!
   1e3fc:	ldr	r2, [r0, #4]
   1e400:	mov	r0, r5
   1e404:	bl	1db18 <ftello64@plt+0xc230>
   1e408:	cmn	r0, #1
   1e40c:	ldrne	r1, [r5]
   1e410:	addne	r1, r1, r0, lsl #3
   1e414:	ldrne	r2, [r1, #4]
   1e418:	bfine	r2, r6, #8, #10
   1e41c:	strne	r2, [r1, #4]
   1e420:	ldrne	r1, [r5]
   1e424:	addne	r2, r1, r4, lsl #3
   1e428:	ldrne	r2, [r2, #4]
   1e42c:	movwne	r3, #65280	; 0xff00
   1e430:	movtne	r3, #3
   1e434:	andne	r2, r2, r3
   1e438:	addne	r1, r1, r0, lsl #3
   1e43c:	ldrne	r3, [r1, #4]
   1e440:	orrne	r2, r2, r3
   1e444:	strne	r2, [r1, #4]
   1e448:	ldrne	r1, [r5]
   1e44c:	addne	r1, r1, r0, lsl #3
   1e450:	ldrne	r2, [r1, #4]
   1e454:	orrne	r2, r2, #262144	; 0x40000
   1e458:	strne	r2, [r1, #4]
   1e45c:	ldrne	r1, [r5, #16]
   1e460:	strne	r4, [r1, r0, lsl #2]
   1e464:	pop	{r4, r5, r6, sl, fp, pc}
   1e468:	push	{r4, r5, fp, lr}
   1e46c:	add	fp, sp, #8
   1e470:	mov	r5, r1
   1e474:	mov	r4, r0
   1e478:	ldr	r2, [r0]
   1e47c:	cmp	r2, #0
   1e480:	beq	1e4ac <ftello64@plt+0xcbc4>
   1e484:	ldr	r1, [r4, #4]
   1e488:	cmp	r1, #0
   1e48c:	bne	1e4c4 <ftello64@plt+0xcbdc>
   1e490:	ldr	r0, [r4, #8]
   1e494:	str	r5, [r0]
   1e498:	ldr	r0, [r4, #4]
   1e49c:	add	r0, r0, #1
   1e4a0:	str	r0, [r4, #4]
   1e4a4:	mov	r0, #1
   1e4a8:	pop	{r4, r5, fp, pc}
   1e4ac:	mov	r0, r4
   1e4b0:	mov	r1, r5
   1e4b4:	bl	1dd64 <ftello64@plt+0xc47c>
   1e4b8:	clz	r0, r0
   1e4bc:	lsr	r0, r0, #5
   1e4c0:	pop	{r4, r5, fp, pc}
   1e4c4:	cmp	r2, r1
   1e4c8:	bne	1e4f0 <ftello64@plt+0xcc08>
   1e4cc:	lsl	r0, r2, #1
   1e4d0:	str	r0, [r4]
   1e4d4:	ldr	r0, [r4, #8]
   1e4d8:	lsl	r1, r2, #3
   1e4dc:	bl	25890 <ftello64@plt+0x13fa8>
   1e4e0:	cmp	r0, #0
   1e4e4:	beq	1e568 <ftello64@plt+0xcc80>
   1e4e8:	str	r0, [r4, #8]
   1e4ec:	ldr	r1, [r4, #4]
   1e4f0:	ldr	ip, [r4, #8]
   1e4f4:	ldr	r2, [ip]
   1e4f8:	cmp	r2, r5
   1e4fc:	ble	1e530 <ftello64@plt+0xcc48>
   1e500:	cmp	r1, #1
   1e504:	blt	1e560 <ftello64@plt+0xcc78>
   1e508:	add	r3, ip, r1, lsl #2
   1e50c:	mov	r2, r3
   1e510:	ldr	r0, [r2, #-4]!
   1e514:	str	r0, [r3]
   1e518:	sub	r1, r1, #1
   1e51c:	cmp	r1, #0
   1e520:	mov	r3, r2
   1e524:	bgt	1e510 <ftello64@plt+0xcc28>
   1e528:	mov	r1, #0
   1e52c:	b	1e560 <ftello64@plt+0xcc78>
   1e530:	add	r2, ip, r1, lsl #2
   1e534:	ldr	r3, [r2, #-4]
   1e538:	cmp	r3, r5
   1e53c:	ble	1e560 <ftello64@plt+0xcc78>
   1e540:	sub	r1, r1, #2
   1e544:	str	r3, [r2]
   1e548:	ldr	r3, [r2, #-8]
   1e54c:	sub	r2, r2, #4
   1e550:	sub	r1, r1, #1
   1e554:	cmp	r3, r5
   1e558:	bgt	1e544 <ftello64@plt+0xcc5c>
   1e55c:	add	r1, r1, #2
   1e560:	str	r5, [ip, r1, lsl #2]
   1e564:	b	1e498 <ftello64@plt+0xcbb0>
   1e568:	mov	r0, #0
   1e56c:	pop	{r4, r5, fp, pc}
   1e570:	push	{r4, r5, fp, lr}
   1e574:	add	fp, sp, #8
   1e578:	mov	ip, r0
   1e57c:	ldr	r3, [r0, #8]
   1e580:	sub	lr, r3, #1
   1e584:	mvn	r0, #0
   1e588:	cmp	lr, #1
   1e58c:	blt	1e5e4 <ftello64@plt+0xccfc>
   1e590:	ldr	r4, [ip]
   1e594:	add	r4, r4, lr, lsl #3
   1e598:	ldr	r5, [r4, #4]
   1e59c:	ands	r4, r5, #262144	; 0x40000
   1e5a0:	beq	1e5e4 <ftello64@plt+0xccfc>
   1e5a4:	ldr	r4, [ip, #16]
   1e5a8:	sub	lr, r4, #4
   1e5ac:	ldr	r4, [lr, r3, lsl #2]
   1e5b0:	cmp	r4, r1
   1e5b4:	ubfxeq	r4, r5, #8, #10
   1e5b8:	cmpeq	r4, r2
   1e5bc:	beq	1e5e8 <ftello64@plt+0xcd00>
   1e5c0:	sub	r4, r3, #2
   1e5c4:	cmp	r4, #1
   1e5c8:	blt	1e5e4 <ftello64@plt+0xccfc>
   1e5cc:	ldr	r4, [ip]
   1e5d0:	add	r4, r4, r3, lsl #3
   1e5d4:	ldr	r5, [r4, #-12]
   1e5d8:	ands	r4, r5, #262144	; 0x40000
   1e5dc:	sub	r3, r3, #1
   1e5e0:	bne	1e5ac <ftello64@plt+0xccc4>
   1e5e4:	pop	{r4, r5, fp, pc}
   1e5e8:	sub	r0, r3, #1
   1e5ec:	pop	{r4, r5, fp, pc}
   1e5f0:	push	{r4, r5, fp, lr}
   1e5f4:	add	fp, sp, #8
   1e5f8:	mov	r4, r1
   1e5fc:	mov	r5, r0
   1e600:	ldr	r0, [r0]
   1e604:	ldr	r1, [r5, #4]
   1e608:	cmp	r0, r1
   1e60c:	bne	1e634 <ftello64@plt+0xcd4c>
   1e610:	mov	r1, #2
   1e614:	add	r0, r1, r0, lsl #1
   1e618:	str	r0, [r5]
   1e61c:	lsl	r1, r0, #2
   1e620:	ldr	r0, [r5, #8]
   1e624:	bl	25890 <ftello64@plt+0x13fa8>
   1e628:	cmp	r0, #0
   1e62c:	beq	1e64c <ftello64@plt+0xcd64>
   1e630:	str	r0, [r5, #8]
   1e634:	ldmib	r5, {r0, r1}
   1e638:	add	r2, r0, #1
   1e63c:	str	r2, [r5, #4]
   1e640:	str	r4, [r1, r0, lsl #2]
   1e644:	mov	r0, #1
   1e648:	pop	{r4, r5, fp, pc}
   1e64c:	mov	r0, #0
   1e650:	pop	{r4, r5, fp, pc}
   1e654:	push	{r4, r5, fp, lr}
   1e658:	add	fp, sp, #8
   1e65c:	mov	r5, r1
   1e660:	mov	r4, r0
   1e664:	ldr	r0, [r1, #4]
   1e668:	str	r0, [r4, #4]
   1e66c:	ldr	r1, [r1, #4]
   1e670:	cmp	r1, #1
   1e674:	blt	1e6a8 <ftello64@plt+0xcdc0>
   1e678:	str	r0, [r4]
   1e67c:	lsl	r0, r0, #2
   1e680:	bl	25860 <ftello64@plt+0x13f78>
   1e684:	str	r0, [r4, #8]
   1e688:	cmp	r0, #0
   1e68c:	beq	1e6bc <ftello64@plt+0xcdd4>
   1e690:	ldr	r2, [r5, #4]
   1e694:	ldr	r1, [r5, #8]
   1e698:	lsl	r2, r2, #2
   1e69c:	bl	115c4 <memcpy@plt>
   1e6a0:	mov	r0, #0
   1e6a4:	pop	{r4, r5, fp, pc}
   1e6a8:	mov	r0, #0
   1e6ac:	str	r0, [r4]
   1e6b0:	str	r0, [r4, #4]
   1e6b4:	str	r0, [r4, #8]
   1e6b8:	pop	{r4, r5, fp, pc}
   1e6bc:	mov	r0, #0
   1e6c0:	str	r0, [r4]
   1e6c4:	str	r0, [r4, #4]
   1e6c8:	mov	r0, #12
   1e6cc:	pop	{r4, r5, fp, pc}
   1e6d0:	push	{r4, r5, r6, r7, fp, lr}
   1e6d4:	add	fp, sp, #16
   1e6d8:	mov	ip, r0
   1e6dc:	ldr	r0, [r0, #4]
   1e6e0:	cmp	r0, #1
   1e6e4:	blt	1e738 <ftello64@plt+0xce50>
   1e6e8:	subs	r2, r0, #1
   1e6ec:	mov	r0, #0
   1e6f0:	mov	r3, #0
   1e6f4:	beq	1e724 <ftello64@plt+0xce3c>
   1e6f8:	ldr	lr, [ip, #8]
   1e6fc:	mov	r3, #0
   1e700:	mov	r4, #1
   1e704:	add	r5, r2, r3
   1e708:	lsr	r6, r5, #1
   1e70c:	ldr	r7, [lr, r6, lsl #2]
   1e710:	cmp	r7, r1
   1e714:	movge	r2, r6
   1e718:	addlt	r3, r4, r5, lsr #1
   1e71c:	cmp	r3, r2
   1e720:	bcc	1e704 <ftello64@plt+0xce1c>
   1e724:	ldr	r2, [ip, #8]
   1e728:	ldr	r2, [r2, r3, lsl #2]
   1e72c:	cmp	r2, r1
   1e730:	addeq	r0, r3, #1
   1e734:	pop	{r4, r5, r6, r7, fp, pc}
   1e738:	mov	r0, #0
   1e73c:	pop	{r4, r5, r6, r7, fp, pc}
   1e740:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e744:	add	fp, sp, #28
   1e748:	sub	sp, sp, #12
   1e74c:	mov	r6, r1
   1e750:	ldr	r1, [r2, #4]
   1e754:	cmp	r1, #0
   1e758:	beq	1e828 <ftello64@plt+0xcf40>
   1e75c:	mov	r5, r3
   1e760:	mov	sl, r2
   1e764:	str	r0, [sp, #4]
   1e768:	mov	r0, r2
   1e76c:	mov	r1, r3
   1e770:	bl	1e83c <ftello64@plt+0xcf54>
   1e774:	mov	r4, r0
   1e778:	ldr	r0, [r6, #32]
   1e77c:	str	r6, [sp, #8]
   1e780:	ldr	r1, [r6, #68]	; 0x44
   1e784:	and	r1, r1, r4
   1e788:	add	r1, r1, r1, lsl #1
   1e78c:	mov	r6, r0
   1e790:	ldr	r2, [r6, r1, lsl #2]!
   1e794:	cmp	r2, #1
   1e798:	blt	1e7f4 <ftello64@plt+0xcf0c>
   1e79c:	add	r0, r0, r1, lsl #2
   1e7a0:	ldr	r8, [r0, #8]
   1e7a4:	mov	r9, #0
   1e7a8:	b	1e7bc <ftello64@plt+0xced4>
   1e7ac:	ldr	r0, [r6]
   1e7b0:	add	r9, r9, #1
   1e7b4:	cmp	r9, r0
   1e7b8:	bge	1e7f4 <ftello64@plt+0xcf0c>
   1e7bc:	ldr	r7, [r8, r9, lsl #2]
   1e7c0:	ldr	r0, [r7]
   1e7c4:	cmp	r0, r4
   1e7c8:	bne	1e7ac <ftello64@plt+0xcec4>
   1e7cc:	ldrb	r0, [r7, #52]	; 0x34
   1e7d0:	and	r0, r0, #15
   1e7d4:	cmp	r0, r5
   1e7d8:	bne	1e7ac <ftello64@plt+0xcec4>
   1e7dc:	ldr	r0, [r7, #40]	; 0x28
   1e7e0:	mov	r1, sl
   1e7e4:	bl	1e868 <ftello64@plt+0xcf80>
   1e7e8:	cmp	r0, #0
   1e7ec:	beq	1e7ac <ftello64@plt+0xcec4>
   1e7f0:	b	1e830 <ftello64@plt+0xcf48>
   1e7f4:	ldr	r0, [sp, #8]
   1e7f8:	mov	r1, sl
   1e7fc:	mov	r2, r5
   1e800:	mov	r3, r4
   1e804:	bl	1e8d0 <ftello64@plt+0xcfe8>
   1e808:	mov	r7, r0
   1e80c:	cmp	r0, #0
   1e810:	bne	1e830 <ftello64@plt+0xcf48>
   1e814:	mov	r0, #12
   1e818:	ldr	r1, [sp, #4]
   1e81c:	str	r0, [r1]
   1e820:	mov	r7, #0
   1e824:	b	1e830 <ftello64@plt+0xcf48>
   1e828:	mov	r7, #0
   1e82c:	str	r7, [r0]
   1e830:	mov	r0, r7
   1e834:	sub	sp, fp, #28
   1e838:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e83c:	mov	r2, r0
   1e840:	ldr	r3, [r0, #4]
   1e844:	add	r0, r3, r1
   1e848:	cmp	r3, #1
   1e84c:	bxlt	lr
   1e850:	ldr	r1, [r2, #8]
   1e854:	ldr	r2, [r1], #4
   1e858:	add	r0, r2, r0
   1e85c:	subs	r3, r3, #1
   1e860:	bne	1e854 <ftello64@plt+0xcf6c>
   1e864:	bx	lr
   1e868:	push	{fp, lr}
   1e86c:	mov	fp, sp
   1e870:	mov	lr, r0
   1e874:	mov	r0, #0
   1e878:	cmp	lr, #0
   1e87c:	cmpne	r1, #0
   1e880:	bne	1e888 <ftello64@plt+0xcfa0>
   1e884:	pop	{fp, pc}
   1e888:	ldr	ip, [lr, #4]
   1e88c:	ldr	r3, [r1, #4]
   1e890:	cmp	ip, r3
   1e894:	popne	{fp, pc}
   1e898:	sub	r3, ip, #1
   1e89c:	add	r2, r3, #1
   1e8a0:	cmp	r2, #1
   1e8a4:	blt	1e8c8 <ftello64@plt+0xcfe0>
   1e8a8:	ldr	r2, [r1, #8]
   1e8ac:	ldr	ip, [r2, r3, lsl #2]
   1e8b0:	ldr	r2, [lr, #8]
   1e8b4:	ldr	r2, [r2, r3, lsl #2]
   1e8b8:	sub	r3, r3, #1
   1e8bc:	cmp	r2, ip
   1e8c0:	beq	1e89c <ftello64@plt+0xcfb4>
   1e8c4:	b	1e884 <ftello64@plt+0xcf9c>
   1e8c8:	mov	r0, #1
   1e8cc:	pop	{fp, pc}
   1e8d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e8d4:	add	fp, sp, #28
   1e8d8:	sub	sp, sp, #20
   1e8dc:	mov	r8, r3
   1e8e0:	mov	r9, r2
   1e8e4:	mov	r7, r1
   1e8e8:	mov	r6, r0
   1e8ec:	mov	r0, #56	; 0x38
   1e8f0:	mov	r1, #1
   1e8f4:	bl	2580c <ftello64@plt+0x13f24>
   1e8f8:	cmp	r0, #0
   1e8fc:	beq	1ead0 <ftello64@plt+0xd1e8>
   1e900:	mov	r4, r0
   1e904:	add	r5, r0, #4
   1e908:	mov	r0, r5
   1e90c:	mov	r1, r7
   1e910:	bl	1e654 <ftello64@plt+0xcd6c>
   1e914:	cmp	r0, #0
   1e918:	bne	1ead8 <ftello64@plt+0xd1f0>
   1e91c:	str	r8, [sp, #4]
   1e920:	str	r5, [r4, #40]	; 0x28
   1e924:	and	r0, r9, #15
   1e928:	ldrb	r1, [r4, #52]	; 0x34
   1e92c:	and	r1, r1, #240	; 0xf0
   1e930:	orr	r0, r1, r0
   1e934:	strb	r0, [r4, #52]	; 0x34
   1e938:	ldr	r0, [r7, #4]
   1e93c:	cmp	r0, #1
   1e940:	blt	1eaa4 <ftello64@plt+0xd1bc>
   1e944:	mov	r3, r5
   1e948:	and	r0, r9, #4
   1e94c:	str	r0, [sp]
   1e950:	and	r0, r9, #2
   1e954:	str	r0, [sp, #8]
   1e958:	and	r0, r9, #1
   1e95c:	str	r0, [sp, #16]
   1e960:	mov	r8, #0
   1e964:	movw	r0, #65280	; 0xff00
   1e968:	movt	r0, #3
   1e96c:	add	sl, r0, #255	; 0xff
   1e970:	mov	r9, #0
   1e974:	str	r5, [sp, #12]
   1e978:	b	1e9a0 <ftello64@plt+0xd0b8>
   1e97c:	sub	r1, r8, r9
   1e980:	mov	r0, r3
   1e984:	bl	1eae4 <ftello64@plt+0xd1fc>
   1e988:	ldr	r3, [sp, #12]
   1e98c:	add	r9, r9, #1
   1e990:	ldr	r0, [r7, #4]
   1e994:	add	r8, r8, #1
   1e998:	cmp	r8, r0
   1e99c:	bge	1eaa4 <ftello64@plt+0xd1bc>
   1e9a0:	ldr	r0, [r7, #8]
   1e9a4:	ldr	r0, [r0, r8, lsl #2]
   1e9a8:	ldr	r1, [r6]
   1e9ac:	add	r0, r1, r0, lsl #3
   1e9b0:	ldr	r5, [r0, #4]
   1e9b4:	and	r0, r5, sl
   1e9b8:	cmp	r0, #1
   1e9bc:	beq	1e990 <ftello64@plt+0xd0a8>
   1e9c0:	movw	r0, #65280	; 0xff00
   1e9c4:	movt	r0, #3
   1e9c8:	and	r0, r5, r0
   1e9cc:	mov	r1, #32
   1e9d0:	and	r1, r1, r5, lsr #15
   1e9d4:	ldrb	r2, [r4, #52]	; 0x34
   1e9d8:	orr	r1, r2, r1
   1e9dc:	strb	r1, [r4, #52]	; 0x34
   1e9e0:	uxtb	r2, r5
   1e9e4:	cmp	r2, #2
   1e9e8:	beq	1e9fc <ftello64@plt+0xd114>
   1e9ec:	cmp	r2, #4
   1e9f0:	bne	1ea08 <ftello64@plt+0xd120>
   1e9f4:	mov	r2, #64	; 0x40
   1e9f8:	b	1ea00 <ftello64@plt+0xd118>
   1e9fc:	mov	r2, #16
   1ea00:	orr	r1, r1, r2
   1ea04:	strb	r1, [r4, #52]	; 0x34
   1ea08:	cmp	r0, #0
   1ea0c:	beq	1e990 <ftello64@plt+0xd0a8>
   1ea10:	ldr	r0, [r4, #40]	; 0x28
   1ea14:	cmp	r0, r3
   1ea18:	bne	1ea54 <ftello64@plt+0xd16c>
   1ea1c:	mov	r0, #12
   1ea20:	bl	25860 <ftello64@plt+0x13f78>
   1ea24:	cmp	r0, #0
   1ea28:	beq	1eac8 <ftello64@plt+0xd1e0>
   1ea2c:	str	r0, [r4, #40]	; 0x28
   1ea30:	mov	r1, r7
   1ea34:	bl	1e654 <ftello64@plt+0xcd6c>
   1ea38:	cmp	r0, #0
   1ea3c:	bne	1eac8 <ftello64@plt+0xd1e0>
   1ea40:	ldrb	r0, [r4, #52]	; 0x34
   1ea44:	orr	r0, r0, #128	; 0x80
   1ea48:	strb	r0, [r4, #52]	; 0x34
   1ea4c:	mov	r9, #0
   1ea50:	ldr	r3, [sp, #12]
   1ea54:	ldr	r0, [sp, #16]
   1ea58:	cmp	r0, #0
   1ea5c:	bne	1ea68 <ftello64@plt+0xd180>
   1ea60:	ands	r0, r5, #256	; 0x100
   1ea64:	bne	1e97c <ftello64@plt+0xd094>
   1ea68:	ldr	r0, [sp, #16]
   1ea6c:	cmp	r0, #0
   1ea70:	andsne	r0, r5, #512	; 0x200
   1ea74:	bne	1e97c <ftello64@plt+0xd094>
   1ea78:	ldr	r0, [sp, #8]
   1ea7c:	cmp	r0, #0
   1ea80:	bne	1ea8c <ftello64@plt+0xd1a4>
   1ea84:	ands	r0, r5, #4096	; 0x1000
   1ea88:	bne	1e97c <ftello64@plt+0xd094>
   1ea8c:	ldr	r0, [sp]
   1ea90:	cmp	r0, #0
   1ea94:	bne	1e990 <ftello64@plt+0xd0a8>
   1ea98:	ands	r0, r5, #16384	; 0x4000
   1ea9c:	bne	1e97c <ftello64@plt+0xd094>
   1eaa0:	b	1e990 <ftello64@plt+0xd0a8>
   1eaa4:	mov	r0, r6
   1eaa8:	mov	r1, r4
   1eaac:	ldr	r2, [sp, #4]
   1eab0:	bl	1eb2c <ftello64@plt+0xd244>
   1eab4:	cmp	r0, #0
   1eab8:	bne	1eac8 <ftello64@plt+0xd1e0>
   1eabc:	mov	r0, r4
   1eac0:	sub	sp, fp, #28
   1eac4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eac8:	mov	r0, r4
   1eacc:	bl	19054 <ftello64@plt+0x776c>
   1ead0:	mov	r4, #0
   1ead4:	b	1eabc <ftello64@plt+0xd1d4>
   1ead8:	mov	r0, r4
   1eadc:	bl	15278 <ftello64@plt+0x3990>
   1eae0:	b	1ead0 <ftello64@plt+0xd1e8>
   1eae4:	cmp	r1, #0
   1eae8:	bxmi	lr
   1eaec:	ldr	r2, [r0, #4]
   1eaf0:	cmp	r2, r1
   1eaf4:	subgt	r2, r2, #1
   1eaf8:	strgt	r2, [r0, #4]
   1eafc:	cmpgt	r2, r1
   1eb00:	bgt	1eb08 <ftello64@plt+0xd220>
   1eb04:	bx	lr
   1eb08:	ldr	r2, [r0, #8]
   1eb0c:	add	r3, r2, r1, lsl #2
   1eb10:	ldr	r3, [r3, #4]
   1eb14:	str	r3, [r2, r1, lsl #2]
   1eb18:	add	r1, r1, #1
   1eb1c:	ldr	r3, [r0, #4]
   1eb20:	cmp	r1, r3
   1eb24:	blt	1eb0c <ftello64@plt+0xd224>
   1eb28:	b	1eb04 <ftello64@plt+0xd21c>
   1eb2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eb30:	add	fp, sp, #28
   1eb34:	sub	sp, sp, #4
   1eb38:	mov	r9, r2
   1eb3c:	mov	r4, r1
   1eb40:	mov	r7, r0
   1eb44:	str	r2, [r1]
   1eb48:	ldr	r1, [r1, #8]
   1eb4c:	add	r5, r4, #16
   1eb50:	mov	r0, r5
   1eb54:	bl	1dfc4 <ftello64@plt+0xc6dc>
   1eb58:	mov	r8, #12
   1eb5c:	cmp	r0, #0
   1eb60:	bne	1ebfc <ftello64@plt+0xd314>
   1eb64:	ldr	r0, [r4, #8]
   1eb68:	cmp	r0, #1
   1eb6c:	blt	1ebb8 <ftello64@plt+0xd2d0>
   1eb70:	mov	r6, #0
   1eb74:	b	1eb88 <ftello64@plt+0xd2a0>
   1eb78:	ldr	r0, [r4, #8]
   1eb7c:	add	r6, r6, #1
   1eb80:	cmp	r6, r0
   1eb84:	bge	1ebb8 <ftello64@plt+0xd2d0>
   1eb88:	ldr	r0, [r4, #12]
   1eb8c:	ldr	r1, [r0, r6, lsl #2]
   1eb90:	ldr	r0, [r7]
   1eb94:	add	r0, r0, r1, lsl #3
   1eb98:	ldrb	r0, [r0, #4]
   1eb9c:	tst	r0, #8
   1eba0:	bne	1eb78 <ftello64@plt+0xd290>
   1eba4:	mov	r0, r5
   1eba8:	bl	1e5f0 <ftello64@plt+0xcd08>
   1ebac:	cmp	r0, #0
   1ebb0:	bne	1eb78 <ftello64@plt+0xd290>
   1ebb4:	b	1ebfc <ftello64@plt+0xd314>
   1ebb8:	ldr	sl, [r7, #32]
   1ebbc:	ldr	r0, [r7, #68]	; 0x44
   1ebc0:	and	r0, r0, r9
   1ebc4:	add	r7, r0, r0, lsl #1
   1ebc8:	mov	r6, sl
   1ebcc:	ldr	r1, [r6, r7, lsl #2]!
   1ebd0:	mov	r5, r6
   1ebd4:	ldr	r0, [r5, #4]!
   1ebd8:	cmp	r0, r1
   1ebdc:	ble	1ec08 <ftello64@plt+0xd320>
   1ebe0:	add	r0, sl, r7, lsl #2
   1ebe4:	ldr	r0, [r0, #8]
   1ebe8:	ldr	r1, [r6]
   1ebec:	add	r2, r1, #1
   1ebf0:	str	r2, [r6]
   1ebf4:	str	r4, [r0, r1, lsl #2]
   1ebf8:	mov	r8, #0
   1ebfc:	mov	r0, r8
   1ec00:	sub	sp, fp, #28
   1ec04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ec08:	add	r9, sl, r7, lsl #2
   1ec0c:	ldr	r0, [r9, #8]!
   1ec10:	mov	r2, #2
   1ec14:	add	r1, r2, r1, lsl #1
   1ec18:	str	r1, [sp]
   1ec1c:	lsl	r1, r1, #2
   1ec20:	bl	25890 <ftello64@plt+0x13fa8>
   1ec24:	cmp	r0, #0
   1ec28:	beq	1ebfc <ftello64@plt+0xd314>
   1ec2c:	str	r0, [r9]
   1ec30:	ldr	r0, [sp]
   1ec34:	str	r0, [r5]
   1ec38:	b	1ebe0 <ftello64@plt+0xd2f8>
   1ec3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ec40:	add	fp, sp, #28
   1ec44:	sub	sp, sp, #4
   1ec48:	mov	r5, r2
   1ec4c:	mov	sl, r1
   1ec50:	mov	r4, r0
   1ec54:	add	r8, r2, #1
   1ec58:	cmp	r3, #1
   1ec5c:	beq	1ecac <ftello64@plt+0xd3c4>
   1ec60:	cmp	r3, #0
   1ec64:	bne	1ecf0 <ftello64@plt+0xd408>
   1ec68:	lsl	r6, r8, #2
   1ec6c:	mov	r0, r6
   1ec70:	bl	25860 <ftello64@plt+0x13f78>
   1ec74:	str	r0, [r4, #4]
   1ec78:	mov	r7, #0
   1ec7c:	cmp	r0, #0
   1ec80:	beq	1ed30 <ftello64@plt+0xd448>
   1ec84:	mov	r0, r6
   1ec88:	bl	25860 <ftello64@plt+0x13f78>
   1ec8c:	str	r0, [r4, #8]
   1ec90:	cmp	r0, #0
   1ec94:	beq	1ed8c <ftello64@plt+0xd4a4>
   1ec98:	str	r8, [r4]
   1ec9c:	mov	r6, #1
   1eca0:	cmp	r5, #1
   1eca4:	bge	1ecc4 <ftello64@plt+0xd3dc>
   1eca8:	b	1ecfc <ftello64@plt+0xd414>
   1ecac:	ldr	r0, [r4]
   1ecb0:	mov	r6, #1
   1ecb4:	cmp	r8, r0
   1ecb8:	bhi	1ed3c <ftello64@plt+0xd454>
   1ecbc:	cmp	r5, #1
   1ecc0:	blt	1ecfc <ftello64@plt+0xd414>
   1ecc4:	add	r0, sl, #4
   1ecc8:	ldmib	r4, {r1, r2}
   1eccc:	mov	r3, r5
   1ecd0:	ldr	r7, [r0, #-4]
   1ecd4:	str	r7, [r1], #4
   1ecd8:	ldr	r7, [r0]
   1ecdc:	str	r7, [r2], #4
   1ece0:	add	r0, r0, #8
   1ece4:	subs	r3, r3, #1
   1ece8:	bne	1ecd0 <ftello64@plt+0xd3e8>
   1ecec:	b	1ed00 <ftello64@plt+0xd418>
   1ecf0:	mov	r6, #2
   1ecf4:	cmp	r5, #1
   1ecf8:	bge	1ecc4 <ftello64@plt+0xd3dc>
   1ecfc:	mov	r5, #0
   1ed00:	ldr	r0, [r4]
   1ed04:	cmp	r5, r0
   1ed08:	bcs	1ed2c <ftello64@plt+0xd444>
   1ed0c:	ldmib	r4, {r0, r1}
   1ed10:	mvn	r2, #0
   1ed14:	str	r2, [r1, r5, lsl #2]
   1ed18:	str	r2, [r0, r5, lsl #2]
   1ed1c:	add	r5, r5, #1
   1ed20:	ldr	r3, [r4]
   1ed24:	cmp	r5, r3
   1ed28:	bcc	1ed14 <ftello64@plt+0xd42c>
   1ed2c:	mov	r7, r6
   1ed30:	mov	r0, r7
   1ed34:	sub	sp, fp, #28
   1ed38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ed3c:	ldr	r0, [r4, #4]
   1ed40:	lsl	r9, r8, #2
   1ed44:	mov	r1, r9
   1ed48:	bl	25890 <ftello64@plt+0x13fa8>
   1ed4c:	mov	r7, #0
   1ed50:	str	r0, [sp]
   1ed54:	cmp	r0, #0
   1ed58:	beq	1ed30 <ftello64@plt+0xd448>
   1ed5c:	ldr	r0, [r4, #8]
   1ed60:	mov	r1, r9
   1ed64:	bl	25890 <ftello64@plt+0x13fa8>
   1ed68:	cmp	r0, #0
   1ed6c:	beq	1ed98 <ftello64@plt+0xd4b0>
   1ed70:	str	r8, [r4]
   1ed74:	ldr	r1, [sp]
   1ed78:	str	r1, [r4, #4]
   1ed7c:	str	r0, [r4, #8]
   1ed80:	cmp	r5, #1
   1ed84:	bge	1ecc4 <ftello64@plt+0xd3dc>
   1ed88:	b	1ecfc <ftello64@plt+0xd414>
   1ed8c:	ldr	r0, [r4, #4]
   1ed90:	bl	15278 <ftello64@plt+0x3990>
   1ed94:	b	1ed30 <ftello64@plt+0xd448>
   1ed98:	ldr	r0, [sp]
   1ed9c:	b	1ed90 <ftello64@plt+0xd4a8>
   1eda0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1eda4:	add	fp, sp, #24
   1eda8:	sub	sp, sp, #8
   1edac:	mov	r7, r3
   1edb0:	mov	r4, r2
   1edb4:	mov	r8, r1
   1edb8:	mov	r5, r0
   1edbc:	ldr	r9, [fp, #16]
   1edc0:	ldr	r6, [r9, #92]	; 0x5c
   1edc4:	str	r9, [sp, #4]
   1edc8:	ldr	r0, [fp, #12]
   1edcc:	str	r0, [sp]
   1edd0:	ldr	r3, [fp, #8]
   1edd4:	mov	r0, r1
   1edd8:	mov	r1, r2
   1eddc:	mov	r2, r5
   1ede0:	bl	19b00 <ftello64@plt+0x8218>
   1ede4:	cmp	r6, r7
   1ede8:	movgt	r7, r6
   1edec:	add	r1, r4, #1
   1edf0:	cmp	r1, r7
   1edf4:	movge	r1, r7
   1edf8:	mov	r0, r5
   1edfc:	bl	19b58 <ftello64@plt+0x8270>
   1ee00:	cmp	r0, #0
   1ee04:	bne	1ee48 <ftello64@plt+0xd560>
   1ee08:	add	r1, r9, #96	; 0x60
   1ee0c:	str	r1, [r5, #68]	; 0x44
   1ee10:	ldrb	r1, [r9, #88]	; 0x58
   1ee14:	ubfx	r1, r1, #4, #1
   1ee18:	strb	r1, [r5, #78]	; 0x4e
   1ee1c:	ldrb	r1, [r5, #75]	; 0x4b
   1ee20:	cmp	r1, #0
   1ee24:	beq	1ee30 <ftello64@plt+0xd548>
   1ee28:	mov	r4, #0
   1ee2c:	b	1ee40 <ftello64@plt+0xd558>
   1ee30:	str	r8, [r5, #4]
   1ee34:	ldr	r1, [r9, #92]	; 0x5c
   1ee38:	cmp	r1, #1
   1ee3c:	movwgt	r4, #0
   1ee40:	str	r4, [r5, #28]
   1ee44:	str	r4, [r5, #32]
   1ee48:	sub	sp, fp, #24
   1ee4c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ee50:	push	{r4, r5, r6, sl, fp, lr}
   1ee54:	add	fp, sp, #16
   1ee58:	mov	r4, r2
   1ee5c:	mov	r5, r0
   1ee60:	mvn	r0, #0
   1ee64:	str	r1, [r5, #88]	; 0x58
   1ee68:	str	r0, [r5, #92]	; 0x5c
   1ee6c:	cmp	r2, #1
   1ee70:	blt	1eebc <ftello64@plt+0xd5d4>
   1ee74:	mov	r6, #12
   1ee78:	movw	r0, #43690	; 0xaaaa
   1ee7c:	movt	r0, #2730	; 0xaaa
   1ee80:	cmp	r4, r0
   1ee84:	bhi	1eeb4 <ftello64@plt+0xd5cc>
   1ee88:	add	r0, r4, r4, lsl #1
   1ee8c:	lsl	r0, r0, #3
   1ee90:	bl	25860 <ftello64@plt+0x13f78>
   1ee94:	str	r0, [r5, #116]	; 0x74
   1ee98:	lsl	r0, r4, #2
   1ee9c:	bl	25860 <ftello64@plt+0x13f78>
   1eea0:	str	r0, [r5, #132]	; 0x84
   1eea4:	cmp	r0, #0
   1eea8:	ldrne	r0, [r5, #116]	; 0x74
   1eeac:	cmpne	r0, #0
   1eeb0:	bne	1eebc <ftello64@plt+0xd5d4>
   1eeb4:	mov	r0, r6
   1eeb8:	pop	{r4, r5, r6, sl, fp, pc}
   1eebc:	str	r4, [r5, #128]	; 0x80
   1eec0:	mov	r0, #1
   1eec4:	str	r0, [r5, #120]	; 0x78
   1eec8:	str	r4, [r5, #112]	; 0x70
   1eecc:	mov	r6, #0
   1eed0:	mov	r0, r6
   1eed4:	pop	{r4, r5, r6, sl, fp, pc}
   1eed8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eedc:	add	fp, sp, #28
   1eee0:	sub	sp, sp, #28
   1eee4:	mov	r6, r2
   1eee8:	mov	r7, r1
   1eeec:	mov	r4, r0
   1eef0:	ldr	r0, [r0, #24]
   1eef4:	cmp	r0, r1
   1eef8:	ble	1f068 <ftello64@plt+0xd780>
   1eefc:	ldr	r0, [r4, #80]	; 0x50
   1ef00:	cmp	r0, #2
   1ef04:	movge	r0, #0
   1ef08:	strge	r0, [r4, #16]
   1ef0c:	strge	r0, [r4, #20]
   1ef10:	mov	r0, #0
   1ef14:	strb	r0, [r4, #76]	; 0x4c
   1ef18:	str	r0, [r4, #24]
   1ef1c:	str	r0, [r4, #28]
   1ef20:	str	r0, [r4, #32]
   1ef24:	mov	r0, #4
   1ef28:	tst	r6, #1
   1ef2c:	movweq	r0, #6
   1ef30:	ldr	r1, [r4, #44]	; 0x2c
   1ef34:	ldr	r2, [r4, #52]	; 0x34
   1ef38:	str	r1, [r4, #48]	; 0x30
   1ef3c:	str	r2, [r4, #56]	; 0x38
   1ef40:	str	r0, [r4, #60]	; 0x3c
   1ef44:	ldrb	r0, [r4, #75]	; 0x4b
   1ef48:	cmp	r0, #0
   1ef4c:	mov	r5, r7
   1ef50:	bne	1ef60 <ftello64@plt+0xd678>
   1ef54:	ldr	r0, [r4]
   1ef58:	str	r0, [r4, #4]
   1ef5c:	mov	r5, r7
   1ef60:	cmp	r5, #0
   1ef64:	beq	1eff0 <ftello64@plt+0xd708>
   1ef68:	ldr	r0, [r4, #32]
   1ef6c:	cmp	r5, r0
   1ef70:	bge	1f078 <ftello64@plt+0xd790>
   1ef74:	ldrb	r0, [r4, #76]	; 0x4c
   1ef78:	cmp	r0, #0
   1ef7c:	bne	1f1b0 <ftello64@plt+0xd8c8>
   1ef80:	sub	r1, r5, #1
   1ef84:	mov	r0, r4
   1ef88:	mov	r2, r6
   1ef8c:	bl	1fe5c <ftello64@plt+0xe574>
   1ef90:	str	r0, [r4, #60]	; 0x3c
   1ef94:	ldr	r0, [r4, #80]	; 0x50
   1ef98:	cmp	r0, #2
   1ef9c:	blt	1efb8 <ftello64@plt+0xd6d0>
   1efa0:	ldr	r0, [r4, #8]
   1efa4:	ldr	r2, [r4, #28]
   1efa8:	add	r1, r0, r5, lsl #2
   1efac:	sub	r2, r2, r5
   1efb0:	lsl	r2, r2, #2
   1efb4:	bl	11588 <memmove@plt>
   1efb8:	ldrb	r0, [r4, #75]	; 0x4b
   1efbc:	cmp	r0, #0
   1efc0:	bne	1f2a8 <ftello64@plt+0xd9c0>
   1efc4:	ldr	r0, [r4, #28]
   1efc8:	ldr	r1, [r4, #32]
   1efcc:	sub	r0, r0, r5
   1efd0:	sub	r1, r1, r5
   1efd4:	str	r0, [r4, #28]
   1efd8:	str	r1, [r4, #32]
   1efdc:	ldrb	r0, [r4, #75]	; 0x4b
   1efe0:	cmp	r0, #0
   1efe4:	ldreq	r0, [r4, #4]
   1efe8:	addeq	r0, r0, r5
   1efec:	streq	r0, [r4, #4]
   1eff0:	str	r7, [r4, #24]
   1eff4:	ldr	r0, [r4, #48]	; 0x30
   1eff8:	ldr	r1, [r4, #56]	; 0x38
   1effc:	ldr	r2, [r4, #80]	; 0x50
   1f000:	sub	r0, r0, r5
   1f004:	str	r0, [r4, #48]	; 0x30
   1f008:	sub	r1, r1, r5
   1f00c:	str	r1, [r4, #56]	; 0x38
   1f010:	cmp	r2, #2
   1f014:	blt	1f03c <ftello64@plt+0xd754>
   1f018:	ldrb	r0, [r4, #72]	; 0x48
   1f01c:	cmp	r0, #0
   1f020:	beq	1f050 <ftello64@plt+0xd768>
   1f024:	mov	r0, r4
   1f028:	bl	19bfc <ftello64@plt+0x8314>
   1f02c:	cmp	r0, #0
   1f030:	beq	1f058 <ftello64@plt+0xd770>
   1f034:	sub	sp, fp, #28
   1f038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f03c:	ldrb	r1, [r4, #75]	; 0x4b
   1f040:	cmp	r1, #0
   1f044:	bne	1f33c <ftello64@plt+0xda54>
   1f048:	str	r0, [r4, #28]
   1f04c:	b	1f058 <ftello64@plt+0xd770>
   1f050:	mov	r0, r4
   1f054:	bl	1a20c <ftello64@plt+0x8924>
   1f058:	mov	r0, #0
   1f05c:	str	r0, [r4, #40]	; 0x28
   1f060:	sub	sp, fp, #28
   1f064:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f068:	sub	r5, r7, r0
   1f06c:	cmp	r5, #0
   1f070:	bne	1ef68 <ftello64@plt+0xd680>
   1f074:	b	1eff0 <ftello64@plt+0xd708>
   1f078:	ldr	r9, [r4, #28]
   1f07c:	ldrb	r0, [r4, #76]	; 0x4c
   1f080:	cmp	r0, #0
   1f084:	bne	1f444 <ftello64@plt+0xdb5c>
   1f088:	mov	r0, #0
   1f08c:	str	r0, [r4, #28]
   1f090:	ldr	r1, [r4, #80]	; 0x50
   1f094:	cmp	r1, #2
   1f098:	blt	1f354 <ftello64@plt+0xda6c>
   1f09c:	mvn	r0, #0
   1f0a0:	str	r0, [sp, #24]
   1f0a4:	ldrb	r0, [r4, #73]	; 0x49
   1f0a8:	cmp	r0, #0
   1f0ac:	beq	1f160 <ftello64@plt+0xd878>
   1f0b0:	ldr	r2, [r4]
   1f0b4:	ldr	r0, [r4, #24]
   1f0b8:	add	r0, r2, r0
   1f0bc:	add	r8, r0, r5
   1f0c0:	sub	r1, r5, r1
   1f0c4:	add	r1, r0, r1
   1f0c8:	cmp	r1, r2
   1f0cc:	movcc	r1, r2
   1f0d0:	mov	sl, r8
   1f0d4:	sub	sl, sl, #1
   1f0d8:	cmp	sl, r1
   1f0dc:	bcc	1f154 <ftello64@plt+0xd86c>
   1f0e0:	ldrb	r2, [sl]
   1f0e4:	and	r2, r2, #192	; 0xc0
   1f0e8:	cmp	r2, #128	; 0x80
   1f0ec:	beq	1f0d4 <ftello64@plt+0xd7ec>
   1f0f0:	ldr	r1, [r4, #48]	; 0x30
   1f0f4:	add	r0, r0, r1
   1f0f8:	sub	r2, r0, sl
   1f0fc:	ldr	r0, [r4, #64]	; 0x40
   1f100:	cmp	r0, #0
   1f104:	mov	r1, sl
   1f108:	bne	1f4cc <ftello64@plt+0xdbe4>
   1f10c:	mov	r0, #0
   1f110:	str	r0, [sp, #20]
   1f114:	str	r0, [sp, #16]
   1f118:	add	r0, sp, #12
   1f11c:	add	r3, sp, #16
   1f120:	bl	261d0 <ftello64@plt+0x148e8>
   1f124:	sub	r1, r8, sl
   1f128:	cmp	r0, r1
   1f12c:	bcc	1f154 <ftello64@plt+0xd86c>
   1f130:	cmn	r0, #3
   1f134:	bhi	1f154 <ftello64@plt+0xd86c>
   1f138:	mov	r2, #0
   1f13c:	str	r2, [r4, #16]
   1f140:	str	r2, [r4, #20]
   1f144:	sub	r0, r0, r1
   1f148:	str	r0, [r4, #28]
   1f14c:	ldr	r0, [sp, #12]
   1f150:	str	r0, [sp, #24]
   1f154:	ldr	r8, [sp, #24]
   1f158:	cmn	r8, #1
   1f15c:	bne	1f184 <ftello64@plt+0xd89c>
   1f160:	add	r2, sp, #24
   1f164:	mov	r0, r4
   1f168:	mov	r1, r7
   1f16c:	bl	1ff28 <ftello64@plt+0xe640>
   1f170:	sub	r0, r0, r7
   1f174:	str	r0, [r4, #28]
   1f178:	ldr	r8, [sp, #24]
   1f17c:	cmn	r8, #1
   1f180:	beq	1f404 <ftello64@plt+0xdb1c>
   1f184:	ldrb	r0, [r4, #78]	; 0x4e
   1f188:	cmp	r0, #0
   1f18c:	bne	1f4a8 <ftello64@plt+0xdbc0>
   1f190:	mov	r0, #0
   1f194:	cmp	r8, #10
   1f198:	bne	1f414 <ftello64@plt+0xdb2c>
   1f19c:	ldrb	r0, [r4, #77]	; 0x4d
   1f1a0:	cmp	r0, #0
   1f1a4:	movwne	r0, #1
   1f1a8:	lsl	r0, r0, #1
   1f1ac:	b	1f414 <ftello64@plt+0xdb2c>
   1f1b0:	ldr	r8, [r4, #12]
   1f1b4:	ldr	r9, [r4, #28]
   1f1b8:	mov	r0, #0
   1f1bc:	mov	r1, r9
   1f1c0:	b	1f1d0 <ftello64@plt+0xd8e8>
   1f1c4:	cmp	r0, r3
   1f1c8:	mov	r1, r3
   1f1cc:	bge	1f1fc <ftello64@plt+0xd914>
   1f1d0:	add	r2, r0, r1
   1f1d4:	add	r2, r2, r2, lsr #31
   1f1d8:	asr	sl, r2, #1
   1f1dc:	ldr	r2, [r8, sl, lsl #2]
   1f1e0:	cmp	r2, r5
   1f1e4:	mov	r3, sl
   1f1e8:	bgt	1f1c4 <ftello64@plt+0xd8dc>
   1f1ec:	bge	1f1fc <ftello64@plt+0xd914>
   1f1f0:	add	r0, sl, #1
   1f1f4:	mov	r3, r1
   1f1f8:	b	1f1c4 <ftello64@plt+0xd8dc>
   1f1fc:	cmp	r2, r5
   1f200:	addlt	sl, sl, #1
   1f204:	sub	r1, sl, #1
   1f208:	mov	r0, r4
   1f20c:	mov	r2, r6
   1f210:	bl	1fe5c <ftello64@plt+0xe574>
   1f214:	str	r0, [r4, #60]	; 0x3c
   1f218:	cmp	r9, r5
   1f21c:	ble	1f2c0 <ftello64@plt+0xd9d8>
   1f220:	cmp	sl, r5
   1f224:	bne	1f2c0 <ftello64@plt+0xd9d8>
   1f228:	ldr	r0, [r8, sl, lsl #2]
   1f22c:	cmp	r0, r5
   1f230:	bne	1f2c0 <ftello64@plt+0xd9d8>
   1f234:	ldr	r0, [r4, #8]
   1f238:	add	r1, r0, r5, lsl #2
   1f23c:	sub	r2, r9, r5
   1f240:	lsl	r2, r2, #2
   1f244:	bl	11588 <memmove@plt>
   1f248:	ldr	r0, [r4, #4]
   1f24c:	ldr	r2, [r4, #28]
   1f250:	add	r1, r0, r5
   1f254:	sub	r2, r2, r5
   1f258:	bl	11588 <memmove@plt>
   1f25c:	ldr	r0, [r4, #28]
   1f260:	ldr	r1, [r4, #32]
   1f264:	sub	r0, r0, r5
   1f268:	sub	r1, r1, r5
   1f26c:	str	r0, [r4, #28]
   1f270:	str	r1, [r4, #32]
   1f274:	cmp	r0, #1
   1f278:	blt	1efdc <ftello64@plt+0xd6f4>
   1f27c:	ldr	r0, [r4, #12]
   1f280:	add	r1, r0, r5, lsl #2
   1f284:	mov	r2, #0
   1f288:	ldr	r3, [r1, r2, lsl #2]
   1f28c:	sub	r3, r3, r5
   1f290:	str	r3, [r0, r2, lsl #2]
   1f294:	add	r2, r2, #1
   1f298:	ldr	r3, [r4, #28]
   1f29c:	cmp	r2, r3
   1f2a0:	blt	1f288 <ftello64@plt+0xd9a0>
   1f2a4:	b	1efdc <ftello64@plt+0xd6f4>
   1f2a8:	ldr	r0, [r4, #4]
   1f2ac:	ldr	r2, [r4, #28]
   1f2b0:	add	r1, r0, r5
   1f2b4:	sub	r2, r2, r5
   1f2b8:	bl	11588 <memmove@plt>
   1f2bc:	b	1efc4 <ftello64@plt+0xd6dc>
   1f2c0:	mov	r0, #0
   1f2c4:	strb	r0, [r4, #76]	; 0x4c
   1f2c8:	sub	r0, r5, r7
   1f2cc:	ldr	r1, [r4, #44]	; 0x2c
   1f2d0:	ldr	r2, [r4, #52]	; 0x34
   1f2d4:	add	r1, r0, r1
   1f2d8:	str	r1, [r4, #48]	; 0x30
   1f2dc:	add	r0, r0, r2
   1f2e0:	str	r0, [r4, #56]	; 0x38
   1f2e4:	sub	r1, r8, #4
   1f2e8:	mov	r0, sl
   1f2ec:	cmp	sl, #1
   1f2f0:	blt	1f304 <ftello64@plt+0xda1c>
   1f2f4:	ldr	r2, [r1, r0, lsl #2]
   1f2f8:	sub	sl, r0, #1
   1f2fc:	cmp	r2, r5
   1f300:	beq	1f2e8 <ftello64@plt+0xda00>
   1f304:	cmp	r0, r9
   1f308:	bge	1f328 <ftello64@plt+0xda40>
   1f30c:	ldr	r1, [r4, #8]
   1f310:	ldr	r2, [r1, r0, lsl #2]
   1f314:	cmn	r2, #1
   1f318:	bne	1f328 <ftello64@plt+0xda40>
   1f31c:	add	r0, r0, #1
   1f320:	cmp	r9, r0
   1f324:	bne	1f310 <ftello64@plt+0xda28>
   1f328:	cmp	r0, r9
   1f32c:	bne	1f3a0 <ftello64@plt+0xdab8>
   1f330:	mov	r0, #0
   1f334:	str	r0, [r4, #28]
   1f338:	b	1f424 <ftello64@plt+0xdb3c>
   1f33c:	ldrb	r0, [r4, #72]	; 0x48
   1f340:	cmp	r0, #0
   1f344:	beq	1f3ec <ftello64@plt+0xdb04>
   1f348:	mov	r0, r4
   1f34c:	bl	1a198 <ftello64@plt+0x88b0>
   1f350:	b	1f058 <ftello64@plt+0xd770>
   1f354:	ldr	r2, [r4]
   1f358:	ldr	r3, [r4, #24]
   1f35c:	ldr	r1, [r4, #64]	; 0x40
   1f360:	add	r3, r5, r3
   1f364:	add	r2, r3, r2
   1f368:	ldrb	r6, [r2, #-1]
   1f36c:	str	r0, [r4, #32]
   1f370:	cmp	r1, #0
   1f374:	ldrbne	r6, [r1, r6]
   1f378:	ldr	r0, [r4, #68]	; 0x44
   1f37c:	mov	r1, r6
   1f380:	bl	1ffd8 <ftello64@plt+0xe6f0>
   1f384:	mov	r1, #1
   1f388:	cmp	r0, #0
   1f38c:	moveq	r1, #0
   1f390:	cmpeq	r6, #10
   1f394:	beq	1f430 <ftello64@plt+0xdb48>
   1f398:	str	r1, [r4, #60]	; 0x3c
   1f39c:	b	1efdc <ftello64@plt+0xd6f4>
   1f3a0:	ldr	r0, [r8, r0, lsl #2]
   1f3a4:	subs	r0, r0, r5
   1f3a8:	str	r0, [r4, #28]
   1f3ac:	beq	1f424 <ftello64@plt+0xdb3c>
   1f3b0:	ldr	r2, [r4, #28]
   1f3b4:	cmp	r2, #1
   1f3b8:	blt	1f3dc <ftello64@plt+0xdaf4>
   1f3bc:	ldr	r0, [r4, #8]
   1f3c0:	mov	r1, #0
   1f3c4:	mvn	r3, #0
   1f3c8:	str	r3, [r0, r1, lsl #2]
   1f3cc:	add	r1, r1, #1
   1f3d0:	ldr	r2, [r4, #28]
   1f3d4:	cmp	r1, r2
   1f3d8:	blt	1f3c8 <ftello64@plt+0xdae0>
   1f3dc:	ldr	r0, [r4, #4]
   1f3e0:	mov	r1, #255	; 0xff
   1f3e4:	bl	117b0 <memset@plt>
   1f3e8:	b	1f424 <ftello64@plt+0xdb3c>
   1f3ec:	ldr	r0, [r4, #64]	; 0x40
   1f3f0:	cmp	r0, #0
   1f3f4:	beq	1f058 <ftello64@plt+0xd770>
   1f3f8:	mov	r0, r4
   1f3fc:	bl	1a3c8 <ftello64@plt+0x8ae0>
   1f400:	b	1f058 <ftello64@plt+0xd770>
   1f404:	sub	r1, r9, #1
   1f408:	mov	r0, r4
   1f40c:	mov	r2, r6
   1f410:	bl	1fe5c <ftello64@plt+0xe574>
   1f414:	str	r0, [r4, #60]	; 0x3c
   1f418:	ldr	r0, [r4, #28]
   1f41c:	cmp	r0, #0
   1f420:	bne	1f46c <ftello64@plt+0xdb84>
   1f424:	ldr	r0, [r4, #28]
   1f428:	str	r0, [r4, #32]
   1f42c:	b	1efdc <ftello64@plt+0xd6f4>
   1f430:	ldrb	r0, [r4, #77]	; 0x4d
   1f434:	cmp	r0, #0
   1f438:	movwne	r0, #1
   1f43c:	lsl	r1, r0, #1
   1f440:	b	1f398 <ftello64@plt+0xdab0>
   1f444:	mov	r0, #0
   1f448:	strb	r0, [r4, #76]	; 0x4c
   1f44c:	sub	r0, r5, r7
   1f450:	ldr	r1, [r4, #44]	; 0x2c
   1f454:	ldr	r2, [r4, #52]	; 0x34
   1f458:	add	r1, r0, r1
   1f45c:	str	r1, [r4, #48]	; 0x30
   1f460:	add	r0, r0, r2
   1f464:	str	r0, [r4, #56]	; 0x38
   1f468:	b	1f088 <ftello64@plt+0xd7a0>
   1f46c:	ldr	r2, [r4, #28]
   1f470:	cmp	r2, #1
   1f474:	blt	1f498 <ftello64@plt+0xdbb0>
   1f478:	ldr	r0, [r4, #8]
   1f47c:	mov	r1, #0
   1f480:	mvn	r3, #0
   1f484:	str	r3, [r0, r1, lsl #2]
   1f488:	add	r1, r1, #1
   1f48c:	ldr	r2, [r4, #28]
   1f490:	cmp	r1, r2
   1f494:	blt	1f484 <ftello64@plt+0xdb9c>
   1f498:	ldrb	r0, [r4, #75]	; 0x4b
   1f49c:	cmp	r0, #0
   1f4a0:	bne	1f3dc <ftello64@plt+0xdaf4>
   1f4a4:	b	1f424 <ftello64@plt+0xdb3c>
   1f4a8:	mov	r0, r8
   1f4ac:	bl	11780 <iswalnum@plt>
   1f4b0:	mov	r1, r0
   1f4b4:	mov	r0, #1
   1f4b8:	cmp	r8, #95	; 0x5f
   1f4bc:	beq	1f414 <ftello64@plt+0xdb2c>
   1f4c0:	cmp	r1, #0
   1f4c4:	beq	1f190 <ftello64@plt+0xd8a8>
   1f4c8:	b	1f414 <ftello64@plt+0xdb2c>
   1f4cc:	cmp	r2, #1
   1f4d0:	blt	1f508 <ftello64@plt+0xdc20>
   1f4d4:	cmp	r2, #6
   1f4d8:	mov	r1, r2
   1f4dc:	movge	r1, #6
   1f4e0:	sub	ip, r1, #1
   1f4e4:	add	r1, sp, #6
   1f4e8:	ldrb	r3, [sl, ip]
   1f4ec:	ldrb	r3, [r0, r3]
   1f4f0:	strb	r3, [r1, ip]
   1f4f4:	sub	r3, ip, #1
   1f4f8:	cmp	ip, #0
   1f4fc:	mov	ip, r3
   1f500:	bgt	1f4e8 <ftello64@plt+0xdc00>
   1f504:	b	1f10c <ftello64@plt+0xd824>
   1f508:	add	r1, sp, #6
   1f50c:	b	1f10c <ftello64@plt+0xd824>
   1f510:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f514:	add	fp, sp, #28
   1f518:	sub	sp, sp, #20
   1f51c:	mov	sl, r2
   1f520:	str	r1, [sp, #12]
   1f524:	mov	r7, r0
   1f528:	ldr	r4, [r0, #84]	; 0x54
   1f52c:	ldr	r5, [r0, #40]	; 0x28
   1f530:	mov	r0, #0
   1f534:	str	r0, [sp, #16]
   1f538:	cmp	r2, #0
   1f53c:	str	r2, [sp, #8]
   1f540:	movwne	sl, #1
   1f544:	ldr	r6, [r4, #36]	; 0x24
   1f548:	ldrsb	r0, [r6, #52]	; 0x34
   1f54c:	cmn	r0, #1
   1f550:	bgt	1f5bc <ftello64@plt+0xdcd4>
   1f554:	ldr	r2, [r7, #88]	; 0x58
   1f558:	sub	r1, r5, #1
   1f55c:	mov	r0, r7
   1f560:	bl	1fe5c <ftello64@plt+0xe574>
   1f564:	tst	r0, #1
   1f568:	bne	1f5b8 <ftello64@plt+0xdcd0>
   1f56c:	mov	r3, r0
   1f570:	cmp	r0, #0
   1f574:	beq	1f5bc <ftello64@plt+0xdcd4>
   1f578:	ands	r1, r3, #2
   1f57c:	and	r0, r3, #4
   1f580:	cmpne	r0, #0
   1f584:	bne	1f7c4 <ftello64@plt+0xdedc>
   1f588:	cmp	r1, #0
   1f58c:	bne	1f7d4 <ftello64@plt+0xdeec>
   1f590:	cmp	r0, #0
   1f594:	beq	1f5bc <ftello64@plt+0xdcd4>
   1f598:	ldr	r2, [r6, #40]	; 0x28
   1f59c:	add	r0, sp, #16
   1f5a0:	mov	r1, r4
   1f5a4:	bl	1e740 <ftello64@plt+0xce58>
   1f5a8:	mov	r6, r0
   1f5ac:	cmp	r6, #0
   1f5b0:	bne	1f5c4 <ftello64@plt+0xdcdc>
   1f5b4:	b	1f7e0 <ftello64@plt+0xdef8>
   1f5b8:	ldr	r6, [r4, #40]	; 0x28
   1f5bc:	cmp	r6, #0
   1f5c0:	beq	1f7e0 <ftello64@plt+0xdef8>
   1f5c4:	ldr	r0, [r7, #100]	; 0x64
   1f5c8:	cmp	r0, #0
   1f5cc:	str	r5, [sp]
   1f5d0:	beq	1f5e4 <ftello64@plt+0xdcfc>
   1f5d4:	str	r6, [r0, r5, lsl #2]
   1f5d8:	ldr	r0, [r4, #76]	; 0x4c
   1f5dc:	cmp	r0, #0
   1f5e0:	bne	1f810 <ftello64@plt+0xdf28>
   1f5e4:	ldrb	r0, [r6, #52]	; 0x34
   1f5e8:	tst	r0, #16
   1f5ec:	bne	1f7e8 <ftello64@plt+0xdf00>
   1f5f0:	mov	r5, #0
   1f5f4:	mvn	r0, #0
   1f5f8:	str	r0, [sp, #4]
   1f5fc:	ldr	r0, [r7, #40]	; 0x28
   1f600:	ldr	r1, [r7, #56]	; 0x38
   1f604:	cmp	r1, r0
   1f608:	ble	1f798 <ftello64@plt+0xdeb0>
   1f60c:	add	r3, sp, #16
   1f610:	b	1f644 <ftello64@plt+0xdd5c>
   1f614:	ldr	r1, [r7, #40]	; 0x28
   1f618:	ldr	r0, [sp, #12]
   1f61c:	cmp	r0, #0
   1f620:	beq	1f7b8 <ftello64@plt+0xded0>
   1f624:	str	r1, [sp, #4]
   1f628:	mov	r0, #0
   1f62c:	str	r0, [sp, #8]
   1f630:	mov	r5, #1
   1f634:	ldr	r0, [r7, #40]	; 0x28
   1f638:	ldr	r1, [r7, #56]	; 0x38
   1f63c:	cmp	r1, r0
   1f640:	ble	1f798 <ftello64@plt+0xdeb0>
   1f644:	mov	r9, r6
   1f648:	add	r8, r0, #1
   1f64c:	ldr	r1, [r7, #36]	; 0x24
   1f650:	cmp	r8, r1
   1f654:	bge	1f738 <ftello64@plt+0xde50>
   1f658:	ldr	r1, [r7, #28]
   1f65c:	cmp	r8, r1
   1f660:	bge	1f748 <ftello64@plt+0xde60>
   1f664:	mov	r0, r3
   1f668:	mov	r1, r7
   1f66c:	mov	r2, r9
   1f670:	mov	r4, r3
   1f674:	bl	20474 <ftello64@plt+0xeb8c>
   1f678:	mov	r6, r0
   1f67c:	ldr	r0, [r7, #100]	; 0x64
   1f680:	cmp	r0, #0
   1f684:	beq	1f69c <ftello64@plt+0xddb4>
   1f688:	mov	r0, r4
   1f68c:	mov	r1, r7
   1f690:	mov	r2, r6
   1f694:	bl	20524 <ftello64@plt+0xec3c>
   1f698:	mov	r6, r0
   1f69c:	cmp	r6, #0
   1f6a0:	bne	1f6f0 <ftello64@plt+0xde08>
   1f6a4:	ldr	r0, [sp, #16]
   1f6a8:	cmp	r0, #0
   1f6ac:	bne	1f7e0 <ftello64@plt+0xdef8>
   1f6b0:	ldr	r0, [sp, #12]
   1f6b4:	eor	r0, r0, #1
   1f6b8:	cmp	r5, #0
   1f6bc:	mov	r1, r5
   1f6c0:	movwne	r1, #1
   1f6c4:	tst	r1, r0
   1f6c8:	bne	1f798 <ftello64@plt+0xdeb0>
   1f6cc:	ldr	r0, [r7, #100]	; 0x64
   1f6d0:	cmp	r0, #0
   1f6d4:	beq	1f798 <ftello64@plt+0xdeb0>
   1f6d8:	add	r0, sp, #16
   1f6dc:	mov	r1, r7
   1f6e0:	bl	20670 <ftello64@plt+0xed88>
   1f6e4:	mov	r6, r0
   1f6e8:	cmp	r0, #0
   1f6ec:	beq	1f798 <ftello64@plt+0xdeb0>
   1f6f0:	tst	sl, #1
   1f6f4:	bne	1f774 <ftello64@plt+0xde8c>
   1f6f8:	mov	sl, #0
   1f6fc:	add	r3, sp, #16
   1f700:	ldrb	r0, [r6, #52]	; 0x34
   1f704:	tst	r0, #16
   1f708:	beq	1f634 <ftello64@plt+0xdd4c>
   1f70c:	sxtb	r0, r0
   1f710:	cmn	r0, #1
   1f714:	bgt	1f614 <ftello64@plt+0xdd2c>
   1f718:	ldr	r2, [r7, #40]	; 0x28
   1f71c:	mov	r0, r7
   1f720:	mov	r1, r6
   1f724:	bl	1f8ac <ftello64@plt+0xdfc4>
   1f728:	add	r3, sp, #16
   1f72c:	cmp	r0, #0
   1f730:	bne	1f614 <ftello64@plt+0xdd2c>
   1f734:	b	1f634 <ftello64@plt+0xdd4c>
   1f738:	ldr	r2, [r7, #48]	; 0x30
   1f73c:	cmp	r1, r2
   1f740:	bge	1f658 <ftello64@plt+0xdd70>
   1f744:	b	1f754 <ftello64@plt+0xde6c>
   1f748:	ldr	r2, [r7, #48]	; 0x30
   1f74c:	cmp	r1, r2
   1f750:	bge	1f664 <ftello64@plt+0xdd7c>
   1f754:	add	r1, r0, #2
   1f758:	mov	r0, r7
   1f75c:	bl	203a0 <ftello64@plt+0xeab8>
   1f760:	add	r3, sp, #16
   1f764:	str	r0, [sp, #16]
   1f768:	cmp	r0, #0
   1f76c:	beq	1f664 <ftello64@plt+0xdd7c>
   1f770:	b	1f7e0 <ftello64@plt+0xdef8>
   1f774:	cmp	r9, r6
   1f778:	ldr	r0, [sp]
   1f77c:	moveq	r0, r8
   1f780:	str	r0, [sp]
   1f784:	sub	r0, r9, r6
   1f788:	clz	r0, r0
   1f78c:	lsr	r0, r0, #5
   1f790:	and	sl, sl, r0
   1f794:	b	1f6fc <ftello64@plt+0xde14>
   1f798:	ldr	r2, [sp, #8]
   1f79c:	cmp	r2, #0
   1f7a0:	beq	1f7b4 <ftello64@plt+0xdecc>
   1f7a4:	ldr	r0, [r2]
   1f7a8:	ldr	r1, [sp]
   1f7ac:	add	r0, r0, r1
   1f7b0:	str	r0, [r2]
   1f7b4:	ldr	r1, [sp, #4]
   1f7b8:	mov	r0, r1
   1f7bc:	sub	sp, fp, #28
   1f7c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f7c4:	ldr	r6, [r4, #48]	; 0x30
   1f7c8:	cmp	r6, #0
   1f7cc:	bne	1f5c4 <ftello64@plt+0xdcdc>
   1f7d0:	b	1f7e0 <ftello64@plt+0xdef8>
   1f7d4:	ldr	r6, [r4, #44]	; 0x2c
   1f7d8:	cmp	r6, #0
   1f7dc:	bne	1f5c4 <ftello64@plt+0xdcdc>
   1f7e0:	mvn	r1, #1
   1f7e4:	b	1f7b8 <ftello64@plt+0xded0>
   1f7e8:	sxtb	r0, r0
   1f7ec:	cmn	r0, #1
   1f7f0:	ble	1f848 <ftello64@plt+0xdf60>
   1f7f4:	mov	r4, r5
   1f7f8:	mov	r5, #1
   1f7fc:	ldr	r0, [sp, #12]
   1f800:	cmp	r0, #0
   1f804:	str	r4, [sp, #4]
   1f808:	bne	1f5fc <ftello64@plt+0xdd14>
   1f80c:	b	1f880 <ftello64@plt+0xdf98>
   1f810:	add	r5, r6, #4
   1f814:	mov	sl, #0
   1f818:	mov	r0, r7
   1f81c:	mov	r1, r5
   1f820:	mov	r2, #0
   1f824:	bl	20000 <ftello64@plt+0xe718>
   1f828:	str	r0, [sp, #16]
   1f82c:	cmp	r0, #0
   1f830:	bne	1f8a4 <ftello64@plt+0xdfbc>
   1f834:	ldrb	r0, [r6, #52]	; 0x34
   1f838:	tst	r0, #64	; 0x40
   1f83c:	bne	1f888 <ftello64@plt+0xdfa0>
   1f840:	ldr	r5, [sp]
   1f844:	b	1f5e4 <ftello64@plt+0xdcfc>
   1f848:	mov	r0, r7
   1f84c:	mov	r1, r6
   1f850:	mov	r2, r5
   1f854:	bl	1f8ac <ftello64@plt+0xdfc4>
   1f858:	mov	r4, r5
   1f85c:	mov	r5, r0
   1f860:	cmp	r0, #0
   1f864:	mvneq	r4, #0
   1f868:	str	r4, [sp, #4]
   1f86c:	movwne	r5, #1
   1f870:	beq	1f5fc <ftello64@plt+0xdd14>
   1f874:	ldr	r0, [sp, #12]
   1f878:	cmp	r0, #0
   1f87c:	bne	1f5fc <ftello64@plt+0xdd14>
   1f880:	ldr	r1, [sp]
   1f884:	b	1f7b8 <ftello64@plt+0xded0>
   1f888:	mov	r0, r7
   1f88c:	mov	r1, r5
   1f890:	bl	20094 <ftello64@plt+0xe7ac>
   1f894:	str	r0, [sp, #16]
   1f898:	cmp	r0, #0
   1f89c:	ldr	r5, [sp]
   1f8a0:	beq	1f5e4 <ftello64@plt+0xdcfc>
   1f8a4:	mov	r1, r0
   1f8a8:	b	1f7b8 <ftello64@plt+0xded0>
   1f8ac:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f8b0:	add	fp, sp, #24
   1f8b4:	mov	r3, r2
   1f8b8:	mov	r8, r1
   1f8bc:	mov	r6, r0
   1f8c0:	ldr	r2, [r0, #88]	; 0x58
   1f8c4:	mov	r1, r3
   1f8c8:	bl	1fe5c <ftello64@plt+0xe574>
   1f8cc:	mov	r9, r0
   1f8d0:	ldr	r0, [r8, #8]
   1f8d4:	cmp	r0, #1
   1f8d8:	blt	1f914 <ftello64@plt+0xe02c>
   1f8dc:	ldr	r4, [r8, #12]
   1f8e0:	ldr	r6, [r6, #84]	; 0x54
   1f8e4:	mov	r5, #0
   1f8e8:	ldr	r7, [r4, r5, lsl #2]
   1f8ec:	mov	r0, r6
   1f8f0:	mov	r1, r7
   1f8f4:	mov	r2, r9
   1f8f8:	bl	22d5c <ftello64@plt+0x11474>
   1f8fc:	cmp	r0, #0
   1f900:	bne	1f918 <ftello64@plt+0xe030>
   1f904:	add	r5, r5, #1
   1f908:	ldr	r0, [r8, #8]
   1f90c:	cmp	r5, r0
   1f910:	blt	1f8e8 <ftello64@plt+0xe000>
   1f914:	mov	r7, #0
   1f918:	mov	r0, r7
   1f91c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f920:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f924:	add	fp, sp, #28
   1f928:	sub	sp, sp, #44	; 0x2c
   1f92c:	ldr	r7, [r0, #92]	; 0x5c
   1f930:	cmn	r7, #-1073741822	; 0xc0000002
   1f934:	bhi	1fb34 <ftello64@plt+0xe24c>
   1f938:	ldr	r5, [r0, #84]	; 0x54
   1f93c:	str	r0, [sp, #12]
   1f940:	ldr	sl, [r0, #96]	; 0x60
   1f944:	mov	r0, #4
   1f948:	add	r6, r0, r7, lsl #2
   1f94c:	mov	r0, r6
   1f950:	bl	25860 <ftello64@plt+0x13f78>
   1f954:	mov	r4, #12
   1f958:	cmp	r0, #0
   1f95c:	beq	1fb04 <ftello64@plt+0xe21c>
   1f960:	mov	r9, r0
   1f964:	ldr	r0, [r5, #76]	; 0x4c
   1f968:	cmp	r0, #0
   1f96c:	beq	1f994 <ftello64@plt+0xe0ac>
   1f970:	mov	r0, r6
   1f974:	bl	25860 <ftello64@plt+0x13f78>
   1f978:	cmp	r0, #0
   1f97c:	beq	1fb08 <ftello64@plt+0xe220>
   1f980:	mov	r8, r0
   1f984:	str	r5, [sp, #8]
   1f988:	add	r4, sp, #16
   1f98c:	mov	r5, sl
   1f990:	b	1fa4c <ftello64@plt+0xe164>
   1f994:	str	r7, [sp]
   1f998:	add	r4, sp, #16
   1f99c:	mov	r8, #0
   1f9a0:	mov	r0, r4
   1f9a4:	mov	r1, r9
   1f9a8:	mov	r2, #0
   1f9ac:	mov	r3, sl
   1f9b0:	bl	22dd0 <ftello64@plt+0x114e8>
   1f9b4:	ldr	r0, [sp, #12]
   1f9b8:	mov	r1, r4
   1f9bc:	bl	22df0 <ftello64@plt+0x11508>
   1f9c0:	mov	r4, r0
   1f9c4:	ldr	r0, [sp, #40]	; 0x28
   1f9c8:	bl	15278 <ftello64@plt+0x3990>
   1f9cc:	cmp	r4, #0
   1f9d0:	bne	1fb0c <ftello64@plt+0xe224>
   1f9d4:	ldr	r0, [r9]
   1f9d8:	cmp	r0, #0
   1f9dc:	bne	1fae8 <ftello64@plt+0xe200>
   1f9e0:	mov	r4, #1
   1f9e4:	b	1fb0c <ftello64@plt+0xe224>
   1f9e8:	mov	r4, #1
   1f9ec:	cmp	r7, #1
   1f9f0:	blt	1fb28 <ftello64@plt+0xe240>
   1f9f4:	sub	r7, r7, #1
   1f9f8:	ldr	sl, [sp, #12]
   1f9fc:	ldr	r0, [sl, #100]	; 0x64
   1fa00:	mov	r9, r1
   1fa04:	mov	r8, r6
   1fa08:	b	1fa20 <ftello64@plt+0xe138>
   1fa0c:	sub	r1, r7, #1
   1fa10:	add	r2, r7, #1
   1fa14:	cmp	r2, #2
   1fa18:	mov	r7, r1
   1fa1c:	blt	1fb0c <ftello64@plt+0xe224>
   1fa20:	ldr	r1, [r0, r7, lsl #2]
   1fa24:	cmp	r1, #0
   1fa28:	beq	1fa0c <ftello64@plt+0xe124>
   1fa2c:	ldrb	r2, [r1, #52]	; 0x34
   1fa30:	tst	r2, #16
   1fa34:	beq	1fa0c <ftello64@plt+0xe124>
   1fa38:	mov	r0, sl
   1fa3c:	mov	r2, r7
   1fa40:	bl	1f8ac <ftello64@plt+0xdfc4>
   1fa44:	mov	r4, r5
   1fa48:	mov	r5, r0
   1fa4c:	add	sl, r7, #1
   1fa50:	lsl	r2, sl, #2
   1fa54:	mov	r0, r8
   1fa58:	mov	r1, #0
   1fa5c:	bl	117b0 <memset@plt>
   1fa60:	str	r7, [sp]
   1fa64:	mov	r0, r4
   1fa68:	mov	r1, r9
   1fa6c:	mov	r6, r8
   1fa70:	mov	r2, r8
   1fa74:	mov	r8, r5
   1fa78:	mov	r3, r5
   1fa7c:	bl	22dd0 <ftello64@plt+0x114e8>
   1fa80:	ldr	r0, [sp, #12]
   1fa84:	mov	r5, r4
   1fa88:	mov	r1, r4
   1fa8c:	bl	22df0 <ftello64@plt+0x11508>
   1fa90:	mov	r4, r0
   1fa94:	ldr	r0, [sp, #40]	; 0x28
   1fa98:	bl	15278 <ftello64@plt+0x3990>
   1fa9c:	cmp	r4, #0
   1faa0:	bne	1fb3c <ftello64@plt+0xe254>
   1faa4:	mov	r1, r9
   1faa8:	ldr	r0, [r9]
   1faac:	cmp	r0, #0
   1fab0:	ldreq	r0, [r6]
   1fab4:	cmpeq	r0, #0
   1fab8:	beq	1f9e8 <ftello64@plt+0xe100>
   1fabc:	ldr	r0, [sp, #8]
   1fac0:	mov	r9, r1
   1fac4:	mov	r2, r6
   1fac8:	mov	r3, sl
   1facc:	bl	22f08 <ftello64@plt+0x11620>
   1fad0:	mov	r4, r0
   1fad4:	mov	r0, r6
   1fad8:	bl	15278 <ftello64@plt+0x3990>
   1fadc:	cmp	r4, #0
   1fae0:	mov	sl, r8
   1fae4:	bne	1fb08 <ftello64@plt+0xe220>
   1fae8:	ldr	r4, [sp, #12]
   1faec:	ldr	r0, [r4, #100]	; 0x64
   1faf0:	bl	15278 <ftello64@plt+0x3990>
   1faf4:	str	r7, [r4, #92]	; 0x5c
   1faf8:	str	sl, [r4, #96]	; 0x60
   1fafc:	str	r9, [r4, #100]	; 0x64
   1fb00:	mov	r4, #0
   1fb04:	mov	r9, #0
   1fb08:	mov	r8, #0
   1fb0c:	mov	r0, r9
   1fb10:	bl	15278 <ftello64@plt+0x3990>
   1fb14:	mov	r0, r8
   1fb18:	bl	15278 <ftello64@plt+0x3990>
   1fb1c:	mov	r0, r4
   1fb20:	sub	sp, fp, #28
   1fb24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fb28:	mov	r9, r1
   1fb2c:	mov	r8, r6
   1fb30:	b	1fb0c <ftello64@plt+0xe224>
   1fb34:	mov	r4, #12
   1fb38:	b	1fb1c <ftello64@plt+0xe234>
   1fb3c:	mov	r8, r6
   1fb40:	b	1fb0c <ftello64@plt+0xe224>
   1fb44:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1fb48:	add	fp, sp, #24
   1fb4c:	mov	r8, r0
   1fb50:	ldr	r0, [r0, #124]	; 0x7c
   1fb54:	cmp	r0, #1
   1fb58:	blt	1fbe4 <ftello64@plt+0xe2fc>
   1fb5c:	mov	r7, #0
   1fb60:	b	1fb7c <ftello64@plt+0xe294>
   1fb64:	mov	r0, r5
   1fb68:	bl	15278 <ftello64@plt+0x3990>
   1fb6c:	add	r7, r7, #1
   1fb70:	ldr	r0, [r8, #124]	; 0x7c
   1fb74:	cmp	r7, r0
   1fb78:	bge	1fbe4 <ftello64@plt+0xe2fc>
   1fb7c:	ldr	r0, [r8, #132]	; 0x84
   1fb80:	ldr	r5, [r0, r7, lsl #2]
   1fb84:	ldr	r0, [r5, #16]
   1fb88:	cmp	r0, #1
   1fb8c:	blt	1fbbc <ftello64@plt+0xe2d4>
   1fb90:	mov	r4, #0
   1fb94:	ldr	r0, [r5, #20]
   1fb98:	ldr	r6, [r0, r4, lsl #2]
   1fb9c:	ldr	r0, [r6, #16]
   1fba0:	bl	15278 <ftello64@plt+0x3990>
   1fba4:	mov	r0, r6
   1fba8:	bl	15278 <ftello64@plt+0x3990>
   1fbac:	add	r4, r4, #1
   1fbb0:	ldr	r0, [r5, #16]
   1fbb4:	cmp	r4, r0
   1fbb8:	blt	1fb94 <ftello64@plt+0xe2ac>
   1fbbc:	ldr	r0, [r5, #20]
   1fbc0:	bl	15278 <ftello64@plt+0x3990>
   1fbc4:	ldr	r0, [r5, #8]
   1fbc8:	cmp	r0, #0
   1fbcc:	beq	1fb64 <ftello64@plt+0xe27c>
   1fbd0:	ldr	r0, [r0, #8]
   1fbd4:	bl	15278 <ftello64@plt+0x3990>
   1fbd8:	ldr	r0, [r5, #8]
   1fbdc:	bl	15278 <ftello64@plt+0x3990>
   1fbe0:	b	1fb64 <ftello64@plt+0xe27c>
   1fbe4:	mov	r0, #0
   1fbe8:	str	r0, [r8, #108]	; 0x6c
   1fbec:	str	r0, [r8, #124]	; 0x7c
   1fbf0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1fbf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fbf8:	add	fp, sp, #28
   1fbfc:	sub	sp, sp, #204	; 0xcc
   1fc00:	mov	r5, r3
   1fc04:	mov	r6, r2
   1fc08:	mov	r9, r1
   1fc0c:	ldr	r4, [r0]
   1fc10:	movw	r0, #35168	; 0x8960
   1fc14:	movt	r0, #2
   1fc18:	vldr	d16, [r0]
   1fc1c:	ldr	r0, [r0, #8]
   1fc20:	str	r0, [fp, #-56]	; 0xffffffc8
   1fc24:	vstr	d16, [fp, #-64]	; 0xffffffc0
   1fc28:	add	r0, sp, #28
   1fc2c:	bl	23fcc <ftello64@plt+0x126e4>
   1fc30:	mov	r7, #0
   1fc34:	ldr	r0, [fp, #8]
   1fc38:	cmp	r0, #0
   1fc3c:	mov	sl, #0
   1fc40:	beq	1fc64 <ftello64@plt+0xe37c>
   1fc44:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1fc48:	add	r0, r0, r0, lsl #1
   1fc4c:	lsl	r0, r0, #3
   1fc50:	bl	25860 <ftello64@plt+0x13f78>
   1fc54:	str	r0, [fp, #-56]	; 0xffffffc8
   1fc58:	cmp	r0, #0
   1fc5c:	beq	1fe00 <ftello64@plt+0xe518>
   1fc60:	sub	sl, fp, #64	; 0x40
   1fc64:	ldr	r8, [r4, #72]	; 0x48
   1fc68:	str	r7, [fp, #-44]	; 0xffffffd4
   1fc6c:	str	r7, [fp, #-48]	; 0xffffffd0
   1fc70:	str	r7, [fp, #-40]	; 0xffffffd8
   1fc74:	add	r0, sp, #28
   1fc78:	mov	r1, r6
   1fc7c:	bl	23fe4 <ftello64@plt+0x126fc>
   1fc80:	mov	r7, #12
   1fc84:	cmp	r0, #0
   1fc88:	beq	1fe14 <ftello64@plt+0xe52c>
   1fc8c:	str	r4, [sp, #20]
   1fc90:	str	r9, [sp, #24]
   1fc94:	add	r0, sp, #28
   1fc98:	bl	240bc <ftello64@plt+0x127d4>
   1fc9c:	mov	r4, r0
   1fca0:	lsl	r2, r6, #3
   1fca4:	mov	r1, r5
   1fca8:	bl	115c4 <memcpy@plt>
   1fcac:	ldr	r9, [r5]
   1fcb0:	ldr	r0, [r5, #4]
   1fcb4:	str	r9, [fp, #-32]	; 0xffffffe0
   1fcb8:	mov	r7, #0
   1fcbc:	cmp	r9, r0
   1fcc0:	bgt	1fe0c <ftello64@plt+0xe524>
   1fcc4:	str	r9, [sp]
   1fcc8:	str	r6, [sp, #4]
   1fccc:	ldr	r0, [sp, #20]
   1fcd0:	mov	r1, r5
   1fcd4:	mov	r2, r4
   1fcd8:	mov	r3, r8
   1fcdc:	bl	240c4 <ftello64@plt+0x127dc>
   1fce0:	ldr	r0, [r5, #4]
   1fce4:	cmp	r9, r0
   1fce8:	ldr	r9, [sp, #24]
   1fcec:	bne	1fcfc <ftello64@plt+0xe414>
   1fcf0:	ldr	r0, [r9, #96]	; 0x60
   1fcf4:	cmp	r8, r0
   1fcf8:	beq	1fd18 <ftello64@plt+0xe430>
   1fcfc:	cmp	sl, #0
   1fd00:	beq	1fd7c <ftello64@plt+0xe494>
   1fd04:	sub	r0, fp, #48	; 0x30
   1fd08:	mov	r1, r8
   1fd0c:	bl	1e6d0 <ftello64@plt+0xcde8>
   1fd10:	cmp	r0, #0
   1fd14:	beq	1fd7c <ftello64@plt+0xe494>
   1fd18:	cmp	sl, #0
   1fd1c:	beq	1fe0c <ftello64@plt+0xe524>
   1fd20:	mov	r0, #0
   1fd24:	b	1fd34 <ftello64@plt+0xe44c>
   1fd28:	add	r0, r0, #1
   1fd2c:	cmp	r6, r0
   1fd30:	beq	1fe08 <ftello64@plt+0xe520>
   1fd34:	ldr	r1, [r5, r0, lsl #3]
   1fd38:	cmp	r1, #0
   1fd3c:	bmi	1fd28 <ftello64@plt+0xe440>
   1fd40:	add	r1, r5, r0, lsl #3
   1fd44:	ldr	r1, [r1, #4]
   1fd48:	cmn	r1, #1
   1fd4c:	bne	1fd28 <ftello64@plt+0xe440>
   1fd50:	str	r4, [sp]
   1fd54:	sub	r0, fp, #48	; 0x30
   1fd58:	str	r0, [sp, #4]
   1fd5c:	mov	r0, sl
   1fd60:	sub	r1, fp, #32
   1fd64:	mov	r2, r6
   1fd68:	mov	r3, r5
   1fd6c:	bl	2417c <ftello64@plt+0x12894>
   1fd70:	mov	r8, r0
   1fd74:	cmp	r0, #0
   1fd78:	bmi	1fe08 <ftello64@plt+0xe520>
   1fd7c:	sub	r0, fp, #32
   1fd80:	stm	sp, {r0, r8}
   1fd84:	sub	r0, fp, #48	; 0x30
   1fd88:	str	r0, [sp, #8]
   1fd8c:	str	sl, [sp, #12]
   1fd90:	mov	r0, r9
   1fd94:	mov	r1, r6
   1fd98:	mov	r2, r5
   1fd9c:	mov	r3, r4
   1fda0:	bl	24234 <ftello64@plt+0x1294c>
   1fda4:	mov	r8, r0
   1fda8:	cmn	r0, #1
   1fdac:	ble	1fdc4 <ftello64@plt+0xe4dc>
   1fdb0:	ldr	r0, [r5, #4]
   1fdb4:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1fdb8:	cmp	r9, r0
   1fdbc:	ble	1fcc4 <ftello64@plt+0xe3dc>
   1fdc0:	b	1fe0c <ftello64@plt+0xe524>
   1fdc4:	cmn	r8, #2
   1fdc8:	beq	1fe30 <ftello64@plt+0xe548>
   1fdcc:	str	r4, [sp]
   1fdd0:	sub	r0, fp, #48	; 0x30
   1fdd4:	str	r0, [sp, #4]
   1fdd8:	mov	r0, sl
   1fddc:	sub	r1, fp, #32
   1fde0:	mov	r2, r6
   1fde4:	mov	r3, r5
   1fde8:	bl	2417c <ftello64@plt+0x12894>
   1fdec:	mov	r8, r0
   1fdf0:	cmp	r0, #0
   1fdf4:	bpl	1fdb0 <ftello64@plt+0xe4c8>
   1fdf8:	mov	r7, #1
   1fdfc:	b	1fe0c <ftello64@plt+0xe524>
   1fe00:	mov	r7, #12
   1fe04:	b	1fe24 <ftello64@plt+0xe53c>
   1fe08:	mov	r7, #0
   1fe0c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1fe10:	bl	15278 <ftello64@plt+0x3990>
   1fe14:	add	r0, sp, #28
   1fe18:	bl	24038 <ftello64@plt+0x12750>
   1fe1c:	mov	r0, sl
   1fe20:	bl	24054 <ftello64@plt+0x1276c>
   1fe24:	mov	r0, r7
   1fe28:	sub	sp, fp, #28
   1fe2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fe30:	mov	r7, #12
   1fe34:	b	1fe0c <ftello64@plt+0xe524>
   1fe38:	push	{r4, sl, fp, lr}
   1fe3c:	add	fp, sp, #8
   1fe40:	mov	r4, r0
   1fe44:	bl	1fb44 <ftello64@plt+0xe25c>
   1fe48:	ldr	r0, [r4, #132]	; 0x84
   1fe4c:	bl	15278 <ftello64@plt+0x3990>
   1fe50:	ldr	r0, [r4, #116]	; 0x74
   1fe54:	pop	{r4, sl, fp, lr}
   1fe58:	b	15278 <ftello64@plt+0x3990>
   1fe5c:	push	{r4, r5, fp, lr}
   1fe60:	add	fp, sp, #8
   1fe64:	mov	r4, r0
   1fe68:	cmn	r1, #1
   1fe6c:	ble	1fea4 <ftello64@plt+0xe5bc>
   1fe70:	ldr	r0, [r4, #48]	; 0x30
   1fe74:	cmp	r0, r1
   1fe78:	beq	1ff00 <ftello64@plt+0xe618>
   1fe7c:	ldr	r0, [r4, #80]	; 0x50
   1fe80:	cmp	r0, #2
   1fe84:	blt	1feac <ftello64@plt+0xe5c4>
   1fe88:	ldr	r0, [r4, #8]
   1fe8c:	ldr	r5, [r0, r1, lsl #2]
   1fe90:	cmn	r5, #1
   1fe94:	bne	1fed4 <ftello64@plt+0xe5ec>
   1fe98:	sub	r1, r1, #1
   1fe9c:	cmn	r1, #1
   1fea0:	bne	1fe8c <ftello64@plt+0xe5a4>
   1fea4:	ldr	r0, [r4, #60]	; 0x3c
   1fea8:	pop	{r4, r5, fp, pc}
   1feac:	ldr	r2, [r4, #4]
   1feb0:	ldr	r0, [r4, #68]	; 0x44
   1feb4:	ldrb	r5, [r2, r1]
   1feb8:	mov	r1, r5
   1febc:	bl	1ffd8 <ftello64@plt+0xe6f0>
   1fec0:	mov	r1, r0
   1fec4:	mov	r0, #1
   1fec8:	cmp	r1, #0
   1fecc:	beq	1fee0 <ftello64@plt+0xe5f8>
   1fed0:	b	1fefc <ftello64@plt+0xe614>
   1fed4:	ldrb	r0, [r4, #78]	; 0x4e
   1fed8:	cmp	r0, #0
   1fedc:	bne	1ff0c <ftello64@plt+0xe624>
   1fee0:	mov	r0, #0
   1fee4:	cmp	r5, #10
   1fee8:	popne	{r4, r5, fp, pc}
   1feec:	ldrb	r0, [r4, #77]	; 0x4d
   1fef0:	cmp	r0, #0
   1fef4:	movwne	r0, #1
   1fef8:	lsl	r0, r0, #1
   1fefc:	pop	{r4, r5, fp, pc}
   1ff00:	and	r0, r2, #2
   1ff04:	eor	r0, r0, #10
   1ff08:	pop	{r4, r5, fp, pc}
   1ff0c:	mov	r0, r5
   1ff10:	bl	11780 <iswalnum@plt>
   1ff14:	mov	r1, r0
   1ff18:	mov	r0, #1
   1ff1c:	cmp	r5, #95	; 0x5f
   1ff20:	bne	1fec8 <ftello64@plt+0xe5e0>
   1ff24:	b	1fefc <ftello64@plt+0xe614>
   1ff28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ff2c:	add	fp, sp, #28
   1ff30:	sub	sp, sp, #12
   1ff34:	str	r2, [sp, #4]
   1ff38:	mov	sl, r1
   1ff3c:	mov	r7, r0
   1ff40:	ldr	r0, [r0, #24]
   1ff44:	ldr	r1, [r7, #32]
   1ff48:	add	r5, r1, r0
   1ff4c:	mvn	r1, #0
   1ff50:	cmp	r5, sl
   1ff54:	bge	1ffc4 <ftello64@plt+0xe6dc>
   1ff58:	add	r4, r7, #16
   1ff5c:	ldr	r0, [r7]
   1ff60:	ldr	r2, [r7, #44]	; 0x2c
   1ff64:	add	r1, r0, r5
   1ff68:	sub	r6, r2, r5
   1ff6c:	ldm	r4, {r8, r9}
   1ff70:	add	r0, sp, #8
   1ff74:	mov	r2, r6
   1ff78:	mov	r3, r4
   1ff7c:	bl	261d0 <ftello64@plt+0x148e8>
   1ff80:	sub	r1, r0, #1
   1ff84:	cmn	r1, #3
   1ff88:	bcs	1ffa0 <ftello64@plt+0xe6b8>
   1ff8c:	ldr	r1, [sp, #8]
   1ff90:	add	r5, r0, r5
   1ff94:	cmp	r5, sl
   1ff98:	blt	1ff5c <ftello64@plt+0xe674>
   1ff9c:	b	1ffc4 <ftello64@plt+0xe6dc>
   1ffa0:	mov	r1, #0
   1ffa4:	cmp	r6, #0
   1ffa8:	cmpne	r0, #0
   1ffac:	beq	1ffb8 <ftello64@plt+0xe6d0>
   1ffb0:	ldr	r0, [r7]
   1ffb4:	ldrb	r1, [r0, r5]
   1ffb8:	stm	r4, {r8, r9}
   1ffbc:	mov	r0, #1
   1ffc0:	b	1ff90 <ftello64@plt+0xe6a8>
   1ffc4:	ldr	r0, [sp, #4]
   1ffc8:	str	r1, [r0]
   1ffcc:	mov	r0, r5
   1ffd0:	sub	sp, fp, #28
   1ffd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ffd8:	asr	r2, r1, #31
   1ffdc:	add	r2, r1, r2, lsr #27
   1ffe0:	asr	r2, r2, #5
   1ffe4:	ldr	r0, [r0, r2, lsl #2]
   1ffe8:	and	r1, r1, #31
   1ffec:	mov	r2, #1
   1fff0:	and	r0, r0, r2, lsl r1
   1fff4:	cmp	r0, #0
   1fff8:	movwne	r0, #1
   1fffc:	bx	lr
   20000:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20004:	add	fp, sp, #24
   20008:	mov	r6, r0
   2000c:	ldr	r0, [r1, #4]
   20010:	cmp	r0, #1
   20014:	blt	2008c <ftello64@plt+0xe7a4>
   20018:	mov	r8, r2
   2001c:	mov	r5, r1
   20020:	ldr	r7, [r6, #84]	; 0x54
   20024:	mov	r4, #0
   20028:	mov	r9, #1
   2002c:	b	20040 <ftello64@plt+0xe758>
   20030:	add	r4, r4, #1
   20034:	ldr	r0, [r5, #4]
   20038:	cmp	r4, r0
   2003c:	bge	2008c <ftello64@plt+0xe7a4>
   20040:	ldr	r0, [r5, #8]
   20044:	ldr	r1, [r0, r4, lsl #2]
   20048:	ldr	r0, [r7]
   2004c:	add	r2, r0, r1, lsl #3
   20050:	ldrb	r2, [r2, #4]
   20054:	cmp	r2, #8
   20058:	bne	20030 <ftello64@plt+0xe748>
   2005c:	ldr	r0, [r0, r1, lsl #3]
   20060:	cmp	r0, #31
   20064:	bgt	20030 <ftello64@plt+0xe748>
   20068:	ldr	r2, [r7, #80]	; 0x50
   2006c:	tst	r2, r9, lsl r0
   20070:	beq	20030 <ftello64@plt+0xe748>
   20074:	mov	r0, r6
   20078:	mov	r2, r8
   2007c:	bl	206e4 <ftello64@plt+0xedfc>
   20080:	cmp	r0, #0
   20084:	beq	20030 <ftello64@plt+0xe748>
   20088:	b	20090 <ftello64@plt+0xe7a8>
   2008c:	mov	r0, #0
   20090:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20094:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20098:	add	fp, sp, #28
   2009c:	sub	sp, sp, #52	; 0x34
   200a0:	mov	r5, r0
   200a4:	ldr	r0, [r1, #4]
   200a8:	cmp	r0, #1
   200ac:	blt	20380 <ftello64@plt+0xea98>
   200b0:	mov	r8, r1
   200b4:	ldr	r9, [r5, #84]	; 0x54
   200b8:	ldr	r0, [r5, #40]	; 0x28
   200bc:	str	r0, [sp, #32]
   200c0:	mov	sl, #0
   200c4:	str	r1, [sp, #4]
   200c8:	str	r9, [sp, #16]
   200cc:	b	200e0 <ftello64@plt+0xe7f8>
   200d0:	ldr	r0, [r8, #4]
   200d4:	add	sl, sl, #1
   200d8:	cmp	sl, r0
   200dc:	bge	20380 <ftello64@plt+0xea98>
   200e0:	ldr	r0, [r8, #8]
   200e4:	ldr	r4, [r0, sl, lsl #2]
   200e8:	ldr	r0, [r9]
   200ec:	add	r0, r0, r4, lsl #3
   200f0:	ldr	r6, [r0, #4]
   200f4:	uxtb	r0, r6
   200f8:	cmp	r0, #4
   200fc:	bne	200d0 <ftello64@plt+0xe7e8>
   20100:	movw	r0, #65280	; 0xff00
   20104:	movt	r0, #3
   20108:	tst	r6, r0
   2010c:	beq	20160 <ftello64@plt+0xe878>
   20110:	ldr	r2, [r5, #88]	; 0x58
   20114:	mov	r0, r5
   20118:	ldr	r1, [sp, #32]
   2011c:	bl	1fe5c <ftello64@plt+0xe574>
   20120:	and	r1, r0, #1
   20124:	tst	r6, #1024	; 0x400
   20128:	beq	20134 <ftello64@plt+0xe84c>
   2012c:	cmp	r1, #0
   20130:	beq	200d0 <ftello64@plt+0xe7e8>
   20134:	tst	r6, #2048	; 0x800
   20138:	cmpne	r1, #0
   2013c:	bne	200d0 <ftello64@plt+0xe7e8>
   20140:	tst	r6, #8192	; 0x2000
   20144:	beq	20150 <ftello64@plt+0xe868>
   20148:	ands	r1, r0, #2
   2014c:	beq	200d0 <ftello64@plt+0xe7e8>
   20150:	tst	r6, #32768	; 0x8000
   20154:	beq	20160 <ftello64@plt+0xe878>
   20158:	ands	r0, r0, #8
   2015c:	beq	200d0 <ftello64@plt+0xe7e8>
   20160:	ldr	r6, [r5, #108]	; 0x6c
   20164:	mov	r0, r5
   20168:	mov	r1, r4
   2016c:	ldr	r2, [sp, #32]
   20170:	bl	20770 <ftello64@plt+0xee88>
   20174:	str	r0, [fp, #-32]	; 0xffffffe0
   20178:	cmp	r0, #0
   2017c:	bne	20388 <ftello64@plt+0xeaa0>
   20180:	ldr	r0, [r5, #108]	; 0x6c
   20184:	cmp	r6, r0
   20188:	bge	200d0 <ftello64@plt+0xe7e8>
   2018c:	add	r0, r6, r6, lsl #1
   20190:	lsl	r7, r0, #3
   20194:	str	r4, [sp, #8]
   20198:	b	201b0 <ftello64@plt+0xe8c8>
   2019c:	add	r7, r7, #24
   201a0:	add	r6, r6, #1
   201a4:	ldr	r0, [r5, #108]	; 0x6c
   201a8:	cmp	r6, r0
   201ac:	bge	200d0 <ftello64@plt+0xe7e8>
   201b0:	ldr	r0, [r5, #116]	; 0x74
   201b4:	ldr	r1, [r0, r7]
   201b8:	cmp	r1, r4
   201bc:	bne	2019c <ftello64@plt+0xe8b4>
   201c0:	add	r0, r0, r7
   201c4:	ldr	r1, [r0, #4]
   201c8:	ldr	r2, [sp, #32]
   201cc:	cmp	r1, r2
   201d0:	bne	2019c <ftello64@plt+0xe8b4>
   201d4:	ldr	r2, [r0, #8]
   201d8:	ldr	r3, [r0, #12]
   201dc:	ldr	r0, [r9, #24]
   201e0:	str	r0, [sp, #28]
   201e4:	cmp	r3, r2
   201e8:	bne	20200 <ftello64@plt+0xe918>
   201ec:	ldr	r0, [r9, #20]
   201f0:	add	r1, r4, r4, lsl #1
   201f4:	add	r0, r0, r1, lsl #2
   201f8:	ldr	r0, [r0, #8]
   201fc:	b	20208 <ftello64@plt+0xe920>
   20200:	ldr	r0, [r9, #12]
   20204:	add	r0, r0, r4, lsl #2
   20208:	ldr	r0, [r0]
   2020c:	add	r9, r0, r0, lsl #1
   20210:	ldr	r4, [sp, #32]
   20214:	str	r3, [sp, #20]
   20218:	add	r0, r3, r4
   2021c:	str	r2, [sp, #24]
   20220:	sub	r8, r0, r2
   20224:	sub	r1, r8, #1
   20228:	ldr	r2, [r5, #88]	; 0x58
   2022c:	mov	r0, r5
   20230:	bl	1fe5c <ftello64@plt+0xe574>
   20234:	mov	r3, r0
   20238:	ldr	r0, [r5, #100]	; 0x64
   2023c:	ldr	r1, [r0, r4, lsl #2]
   20240:	ldr	r0, [r0, r8, lsl #2]
   20244:	cmp	r1, #0
   20248:	beq	20254 <ftello64@plt+0xe96c>
   2024c:	ldr	r1, [r1, #8]
   20250:	b	20258 <ftello64@plt+0xe970>
   20254:	mov	r1, #0
   20258:	str	r1, [sp, #12]
   2025c:	add	r4, sp, #36	; 0x24
   20260:	ldr	r1, [sp, #28]
   20264:	add	r2, r1, r9, lsl #2
   20268:	cmp	r0, #0
   2026c:	str	r2, [sp, #28]
   20270:	beq	202e0 <ftello64@plt+0xe9f8>
   20274:	mov	r9, r3
   20278:	ldr	r1, [r0, #40]	; 0x28
   2027c:	mov	r0, r4
   20280:	bl	20b18 <ftello64@plt+0xf230>
   20284:	str	r0, [fp, #-32]	; 0xffffffe0
   20288:	cmp	r0, #0
   2028c:	ldr	r1, [sp, #16]
   20290:	bne	20394 <ftello64@plt+0xeaac>
   20294:	sub	r0, fp, #32
   20298:	mov	r2, r4
   2029c:	mov	r3, r9
   202a0:	bl	1e740 <ftello64@plt+0xce58>
   202a4:	ldr	r1, [r5, #100]	; 0x64
   202a8:	str	r0, [r1, r8, lsl #2]
   202ac:	ldr	r0, [sp, #44]	; 0x2c
   202b0:	bl	15278 <ftello64@plt+0x3990>
   202b4:	ldr	r0, [r5, #100]	; 0x64
   202b8:	ldr	r0, [r0, r8, lsl #2]
   202bc:	cmp	r0, #0
   202c0:	bne	202d0 <ftello64@plt+0xe9e8>
   202c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   202c8:	cmp	r0, #0
   202cc:	bne	20388 <ftello64@plt+0xeaa0>
   202d0:	ldr	r8, [sp, #4]
   202d4:	ldr	r4, [sp, #8]
   202d8:	ldr	r9, [sp, #16]
   202dc:	b	2031c <ftello64@plt+0xea34>
   202e0:	sub	r0, fp, #32
   202e4:	ldr	r9, [sp, #16]
   202e8:	mov	r1, r9
   202ec:	bl	1e740 <ftello64@plt+0xce58>
   202f0:	ldr	r1, [r5, #100]	; 0x64
   202f4:	str	r0, [r1, r8, lsl #2]
   202f8:	ldr	r0, [r5, #100]	; 0x64
   202fc:	ldr	r0, [r0, r8, lsl #2]
   20300:	cmp	r0, #0
   20304:	ldr	r8, [sp, #4]
   20308:	ldr	r4, [sp, #8]
   2030c:	bne	2031c <ftello64@plt+0xea34>
   20310:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20314:	cmp	r0, #0
   20318:	bne	20388 <ftello64@plt+0xeaa0>
   2031c:	ldr	r0, [sp, #24]
   20320:	ldr	r1, [sp, #20]
   20324:	cmp	r1, r0
   20328:	bne	2019c <ftello64@plt+0xe8b4>
   2032c:	ldr	r0, [r5, #100]	; 0x64
   20330:	ldr	r1, [sp, #32]
   20334:	ldr	r0, [r0, r1, lsl #2]
   20338:	ldr	r0, [r0, #8]
   2033c:	ldr	r1, [sp, #12]
   20340:	cmp	r0, r1
   20344:	ble	2019c <ftello64@plt+0xe8b4>
   20348:	mov	r0, r5
   2034c:	ldr	r1, [sp, #28]
   20350:	ldr	r2, [sp, #32]
   20354:	bl	20000 <ftello64@plt+0xe718>
   20358:	str	r0, [fp, #-32]	; 0xffffffe0
   2035c:	cmp	r0, #0
   20360:	bne	20388 <ftello64@plt+0xeaa0>
   20364:	mov	r0, r5
   20368:	ldr	r1, [sp, #28]
   2036c:	bl	20094 <ftello64@plt+0xe7ac>
   20370:	str	r0, [fp, #-32]	; 0xffffffe0
   20374:	cmp	r0, #0
   20378:	beq	2019c <ftello64@plt+0xe8b4>
   2037c:	b	20388 <ftello64@plt+0xeaa0>
   20380:	mov	r0, #0
   20384:	str	r0, [fp, #-32]	; 0xffffffe0
   20388:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2038c:	sub	sp, fp, #28
   20390:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20394:	ldr	r0, [sp, #44]	; 0x2c
   20398:	bl	15278 <ftello64@plt+0x3990>
   2039c:	b	20388 <ftello64@plt+0xeaa0>
   203a0:	push	{r4, r5, fp, lr}
   203a4:	add	fp, sp, #8
   203a8:	mov	r4, r0
   203ac:	ldr	r0, [r0, #36]	; 0x24
   203b0:	mov	r5, #12
   203b4:	cmn	r0, #-536870910	; 0xe0000002
   203b8:	bhi	2046c <ftello64@plt+0xeb84>
   203bc:	ldr	r2, [r4, #48]	; 0x30
   203c0:	cmp	r2, r0, lsl #1
   203c4:	lslge	r2, r0, #1
   203c8:	cmp	r2, r1
   203cc:	movle	r2, r1
   203d0:	mov	r0, r4
   203d4:	mov	r1, r2
   203d8:	bl	19b58 <ftello64@plt+0x8270>
   203dc:	cmp	r0, #0
   203e0:	bne	20470 <ftello64@plt+0xeb88>
   203e4:	ldr	r0, [r4, #100]	; 0x64
   203e8:	cmp	r0, #0
   203ec:	beq	2040c <ftello64@plt+0xeb24>
   203f0:	ldr	r1, [r4, #36]	; 0x24
   203f4:	mov	r2, #4
   203f8:	add	r1, r2, r1, lsl #2
   203fc:	bl	25890 <ftello64@plt+0x13fa8>
   20400:	cmp	r0, #0
   20404:	beq	2046c <ftello64@plt+0xeb84>
   20408:	str	r0, [r4, #100]	; 0x64
   2040c:	ldr	r0, [r4, #80]	; 0x50
   20410:	ldrb	r1, [r4, #72]	; 0x48
   20414:	cmp	r1, #0
   20418:	beq	20438 <ftello64@plt+0xeb50>
   2041c:	cmp	r0, #2
   20420:	blt	2044c <ftello64@plt+0xeb64>
   20424:	mov	r0, r4
   20428:	bl	19bfc <ftello64@plt+0x8314>
   2042c:	cmp	r0, #0
   20430:	beq	20468 <ftello64@plt+0xeb80>
   20434:	pop	{r4, r5, fp, pc}
   20438:	cmp	r0, #2
   2043c:	blt	20458 <ftello64@plt+0xeb70>
   20440:	mov	r0, r4
   20444:	bl	1a20c <ftello64@plt+0x8924>
   20448:	b	20468 <ftello64@plt+0xeb80>
   2044c:	mov	r0, r4
   20450:	bl	1a198 <ftello64@plt+0x88b0>
   20454:	b	20468 <ftello64@plt+0xeb80>
   20458:	ldr	r0, [r4, #64]	; 0x40
   2045c:	cmp	r0, #0
   20460:	movne	r0, r4
   20464:	blne	1a3c8 <ftello64@plt+0x8ae0>
   20468:	mov	r5, #0
   2046c:	mov	r0, r5
   20470:	pop	{r4, r5, fp, pc}
   20474:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20478:	add	fp, sp, #24
   2047c:	mov	r6, r2
   20480:	mov	r4, r1
   20484:	mov	r5, r0
   20488:	ldrb	r0, [r2, #52]	; 0x34
   2048c:	tst	r0, #32
   20490:	bne	20508 <ftello64@plt+0xec20>
   20494:	ldr	r0, [r4, #4]
   20498:	ldr	r1, [r4, #40]	; 0x28
   2049c:	add	r2, r1, #1
   204a0:	str	r2, [r4, #40]	; 0x28
   204a4:	ldrb	r7, [r0, r1]
   204a8:	ldr	r0, [r6, #44]	; 0x2c
   204ac:	cmp	r0, #0
   204b0:	ldrne	r0, [r0, r7, lsl #2]
   204b4:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   204b8:	ldr	r8, [r6, #48]	; 0x30
   204bc:	cmp	r8, #0
   204c0:	bne	204e8 <ftello64@plt+0xec00>
   204c4:	ldr	r0, [r4, #84]	; 0x54
   204c8:	mov	r1, r6
   204cc:	bl	2230c <ftello64@plt+0x10a24>
   204d0:	cmp	r0, #0
   204d4:	bne	204a8 <ftello64@plt+0xebc0>
   204d8:	mov	r0, #12
   204dc:	str	r0, [r5]
   204e0:	mov	r0, #0
   204e4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   204e8:	ldr	r0, [r4, #40]	; 0x28
   204ec:	ldr	r2, [r4, #88]	; 0x58
   204f0:	sub	r1, r0, #1
   204f4:	mov	r0, r4
   204f8:	bl	1fe5c <ftello64@plt+0xe574>
   204fc:	bfi	r7, r0, #8, #1
   20500:	ldr	r0, [r8, r7, lsl #2]
   20504:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20508:	mov	r0, r4
   2050c:	mov	r1, r6
   20510:	bl	2213c <ftello64@plt+0x10854>
   20514:	str	r0, [r5]
   20518:	cmp	r0, #0
   2051c:	beq	20494 <ftello64@plt+0xebac>
   20520:	b	204e0 <ftello64@plt+0xebf8>
   20524:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20528:	add	fp, sp, #24
   2052c:	sub	sp, sp, #16
   20530:	mov	r7, r2
   20534:	mov	r4, r1
   20538:	mov	r8, r0
   2053c:	ldr	r5, [r1, #40]	; 0x28
   20540:	ldr	r6, [r1, #84]	; 0x54
   20544:	ldr	r0, [r1, #100]	; 0x64
   20548:	ldr	r1, [r1, #104]	; 0x68
   2054c:	cmp	r5, r1
   20550:	ble	20560 <ftello64@plt+0xec78>
   20554:	str	r7, [r0, r5, lsl #2]
   20558:	str	r5, [r4, #104]	; 0x68
   2055c:	b	205fc <ftello64@plt+0xed14>
   20560:	ldr	r1, [r0, r5, lsl #2]
   20564:	cmp	r1, #0
   20568:	beq	2059c <ftello64@plt+0xecb4>
   2056c:	ldr	r0, [r0, r5, lsl #2]
   20570:	ldr	r2, [r0, #40]	; 0x28
   20574:	cmp	r7, #0
   20578:	beq	205a4 <ftello64@plt+0xecbc>
   2057c:	ldr	r9, [r7, #40]	; 0x28
   20580:	mov	r0, sp
   20584:	mov	r1, r9
   20588:	bl	20b18 <ftello64@plt+0xf230>
   2058c:	str	r0, [r8]
   20590:	cmp	r0, #0
   20594:	beq	205b8 <ftello64@plt+0xecd0>
   20598:	b	20668 <ftello64@plt+0xed80>
   2059c:	str	r7, [r0, r5, lsl #2]
   205a0:	b	205fc <ftello64@plt+0xed14>
   205a4:	vldr	d16, [r2]
   205a8:	ldr	r0, [r2, #8]
   205ac:	str	r0, [sp, #8]
   205b0:	vstr	d16, [sp]
   205b4:	mov	r9, #0
   205b8:	ldr	r0, [r4, #40]	; 0x28
   205bc:	ldr	r2, [r4, #88]	; 0x58
   205c0:	sub	r1, r0, #1
   205c4:	mov	r0, r4
   205c8:	bl	1fe5c <ftello64@plt+0xe574>
   205cc:	mov	r3, r0
   205d0:	mov	r2, sp
   205d4:	mov	r0, r8
   205d8:	mov	r1, r6
   205dc:	bl	1e740 <ftello64@plt+0xce58>
   205e0:	mov	r7, r0
   205e4:	ldr	r0, [r4, #100]	; 0x64
   205e8:	str	r7, [r0, r5, lsl #2]
   205ec:	cmp	r9, #0
   205f0:	beq	205fc <ftello64@plt+0xed14>
   205f4:	ldr	r0, [sp, #8]
   205f8:	bl	15278 <ftello64@plt+0x3990>
   205fc:	cmp	r7, #0
   20600:	ldrne	r0, [r6, #76]	; 0x4c
   20604:	cmpne	r0, #0
   20608:	bne	20618 <ftello64@plt+0xed30>
   2060c:	mov	r0, r7
   20610:	sub	sp, fp, #24
   20614:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20618:	add	r6, r7, #4
   2061c:	mov	r0, r4
   20620:	mov	r1, r6
   20624:	mov	r2, r5
   20628:	bl	20000 <ftello64@plt+0xe718>
   2062c:	str	r0, [r8]
   20630:	cmp	r0, #0
   20634:	bne	20668 <ftello64@plt+0xed80>
   20638:	ldrb	r0, [r7, #52]	; 0x34
   2063c:	tst	r0, #64	; 0x40
   20640:	beq	2060c <ftello64@plt+0xed24>
   20644:	mov	r0, r4
   20648:	mov	r1, r6
   2064c:	bl	20094 <ftello64@plt+0xe7ac>
   20650:	str	r0, [r8]
   20654:	cmp	r0, #0
   20658:	mov	r7, #0
   2065c:	ldreq	r0, [r4, #100]	; 0x64
   20660:	ldreq	r7, [r0, r5, lsl #2]
   20664:	b	2060c <ftello64@plt+0xed24>
   20668:	mov	r7, #0
   2066c:	b	2060c <ftello64@plt+0xed24>
   20670:	push	{r4, r5, r6, sl, fp, lr}
   20674:	add	fp, sp, #16
   20678:	mov	r4, r1
   2067c:	mov	r6, r0
   20680:	ldr	r1, [r4, #40]	; 0x28
   20684:	ldr	r0, [r4, #104]	; 0x68
   20688:	cmp	r1, r0
   2068c:	bge	206dc <ftello64@plt+0xedf4>
   20690:	add	r2, r1, #1
   20694:	ldr	r3, [r4, #40]	; 0x28
   20698:	ldr	r5, [r4, #100]	; 0x64
   2069c:	add	r3, r3, #1
   206a0:	str	r3, [r4, #40]	; 0x28
   206a4:	add	r1, r5, r1, lsl #2
   206a8:	ldr	r1, [r1, #4]
   206ac:	cmp	r1, #0
   206b0:	mov	r1, r2
   206b4:	beq	20688 <ftello64@plt+0xeda0>
   206b8:	mov	r0, r6
   206bc:	mov	r1, r4
   206c0:	mov	r2, #0
   206c4:	bl	20524 <ftello64@plt+0xec3c>
   206c8:	cmp	r0, #0
   206cc:	ldreq	r1, [r6]
   206d0:	cmpeq	r1, #0
   206d4:	beq	20680 <ftello64@plt+0xed98>
   206d8:	pop	{r4, r5, r6, sl, fp, pc}
   206dc:	mov	r0, #0
   206e0:	pop	{r4, r5, r6, sl, fp, pc}
   206e4:	push	{r4, r5, r6, r7, fp, lr}
   206e8:	add	fp, sp, #16
   206ec:	mov	r4, r2
   206f0:	mov	r6, r1
   206f4:	mov	r5, r0
   206f8:	ldr	r0, [r0, #124]	; 0x7c
   206fc:	ldr	r7, [r5, #128]	; 0x80
   20700:	cmp	r0, r7
   20704:	beq	2074c <ftello64@plt+0xee64>
   20708:	mov	r0, #1
   2070c:	mov	r1, #24
   20710:	bl	2580c <ftello64@plt+0x13f24>
   20714:	ldr	r1, [r5, #124]	; 0x7c
   20718:	ldr	r2, [r5, #132]	; 0x84
   2071c:	str	r0, [r2, r1, lsl #2]
   20720:	ldr	r0, [r5, #132]	; 0x84
   20724:	ldr	r0, [r0, r1, lsl #2]
   20728:	cmp	r0, #0
   2072c:	strne	r6, [r0, #4]
   20730:	addne	r1, r1, #1
   20734:	strne	r1, [r5, #124]	; 0x7c
   20738:	strne	r4, [r0]
   2073c:	movne	r0, #0
   20740:	popne	{r4, r5, r6, r7, fp, pc}
   20744:	mov	r0, #12
   20748:	pop	{r4, r5, r6, r7, fp, pc}
   2074c:	ldr	r0, [r5, #132]	; 0x84
   20750:	lsl	r1, r7, #3
   20754:	bl	25890 <ftello64@plt+0x13fa8>
   20758:	cmp	r0, #0
   2075c:	beq	20744 <ftello64@plt+0xee5c>
   20760:	lsl	r1, r7, #1
   20764:	str	r1, [r5, #128]	; 0x80
   20768:	str	r0, [r5, #132]	; 0x84
   2076c:	b	20708 <ftello64@plt+0xee20>
   20770:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20774:	add	fp, sp, #28
   20778:	sub	sp, sp, #52	; 0x34
   2077c:	str	r1, [sp, #36]	; 0x24
   20780:	mov	r4, r0
   20784:	ldr	r5, [r0, #4]
   20788:	ldr	r6, [r0, #84]	; 0x54
   2078c:	str	r2, [fp, #-36]	; 0xffffffdc
   20790:	mov	r1, r2
   20794:	bl	20d4c <ftello64@plt+0xf464>
   20798:	cmn	r0, #1
   2079c:	beq	207cc <ftello64@plt+0xeee4>
   207a0:	ldr	r1, [r4, #116]	; 0x74
   207a4:	add	r0, r0, r0, lsl #1
   207a8:	add	r0, r1, r0, lsl #3
   207ac:	ldr	r2, [sp, #36]	; 0x24
   207b0:	ldr	r1, [r0]
   207b4:	cmp	r1, r2
   207b8:	beq	20af8 <ftello64@plt+0xf210>
   207bc:	ldrb	r1, [r0, #20]
   207c0:	add	r0, r0, #24
   207c4:	cmp	r1, #0
   207c8:	bne	207b0 <ftello64@plt+0xeec8>
   207cc:	ldr	r0, [r4, #124]	; 0x7c
   207d0:	cmp	r0, #1
   207d4:	blt	20af8 <ftello64@plt+0xf210>
   207d8:	mov	ip, r6
   207dc:	ldr	r0, [r6]
   207e0:	ldr	r1, [sp, #36]	; 0x24
   207e4:	ldr	r2, [r0, r1, lsl #3]
   207e8:	mov	r6, #0
   207ec:	str	r4, [sp, #28]
   207f0:	mov	r3, r5
   207f4:	str	ip, [sp, #24]
   207f8:	str	r2, [sp, #20]
   207fc:	b	2081c <ftello64@plt+0xef34>
   20800:	ldr	ip, [sp, #24]
   20804:	ldr	r2, [sp, #20]
   20808:	ldr	r6, [sp, #16]
   2080c:	add	r6, r6, #1
   20810:	ldr	r0, [r4, #124]	; 0x7c
   20814:	cmp	r6, r0
   20818:	bge	20af8 <ftello64@plt+0xf210>
   2081c:	ldr	r0, [r4, #132]	; 0x84
   20820:	ldr	r7, [r0, r6, lsl #2]
   20824:	ldr	r0, [r7, #4]
   20828:	ldr	r1, [ip]
   2082c:	ldr	r0, [r1, r0, lsl #3]
   20830:	cmp	r0, r2
   20834:	str	r6, [sp, #16]
   20838:	bne	20808 <ftello64@plt+0xef20>
   2083c:	ldr	r5, [r7]
   20840:	ldr	r0, [r7, #16]
   20844:	cmp	r0, #1
   20848:	str	r7, [sp, #32]
   2084c:	mov	sl, #0
   20850:	blt	20928 <ftello64@plt+0xf040>
   20854:	ldr	r6, [fp, #-36]	; 0xffffffdc
   20858:	mov	r9, r5
   2085c:	ldr	r0, [r7, #20]
   20860:	ldr	r2, [r0, sl, lsl #2]
   20864:	ldr	r0, [r2, #4]
   20868:	str	r0, [fp, #-32]	; 0xffffffe0
   2086c:	sub	r5, r0, r9
   20870:	cmp	r5, #1
   20874:	blt	208b8 <ftello64@plt+0xefd0>
   20878:	add	r1, r5, r6
   2087c:	ldr	r0, [r4, #28]
   20880:	cmp	r1, r0
   20884:	str	r2, [sp, #40]	; 0x28
   20888:	bgt	208fc <ftello64@plt+0xf014>
   2088c:	add	r0, r3, r6
   20890:	add	r1, r3, r9
   20894:	mov	r8, r6
   20898:	mov	r2, r5
   2089c:	mov	r7, r3
   208a0:	bl	11750 <bcmp@plt>
   208a4:	mov	r3, r7
   208a8:	cmp	r0, #0
   208ac:	ldr	r7, [sp, #32]
   208b0:	ldr	r2, [sp, #40]	; 0x28
   208b4:	bne	20930 <ftello64@plt+0xf048>
   208b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   208bc:	str	r0, [sp]
   208c0:	mov	r0, r4
   208c4:	mov	r1, r7
   208c8:	ldr	r3, [sp, #36]	; 0x24
   208cc:	bl	20e6c <ftello64@plt+0xf584>
   208d0:	cmp	r0, #1
   208d4:	bhi	20b08 <ftello64@plt+0xf220>
   208d8:	add	r6, r5, r6
   208dc:	add	sl, sl, #1
   208e0:	ldr	r3, [r4, #4]
   208e4:	ldr	r0, [r7, #16]
   208e8:	cmp	sl, r0
   208ec:	ldr	r5, [fp, #-32]	; 0xffffffe0
   208f0:	mov	r9, r5
   208f4:	blt	2085c <ftello64@plt+0xef74>
   208f8:	b	20934 <ftello64@plt+0xf04c>
   208fc:	ldr	r0, [r4, #48]	; 0x30
   20900:	cmp	r1, r0
   20904:	bgt	20930 <ftello64@plt+0xf048>
   20908:	mov	r7, r6
   2090c:	mov	r0, r4
   20910:	bl	20dd8 <ftello64@plt+0xf4f0>
   20914:	cmp	r0, #0
   20918:	bne	20b08 <ftello64@plt+0xf220>
   2091c:	ldr	r3, [r4, #4]
   20920:	mov	r6, r7
   20924:	b	2088c <ftello64@plt+0xefa4>
   20928:	ldr	r6, [fp, #-36]	; 0xffffffdc
   2092c:	b	20934 <ftello64@plt+0xf04c>
   20930:	mov	r5, r9
   20934:	ldr	r0, [r7, #16]
   20938:	cmp	sl, r0
   2093c:	blt	20800 <ftello64@plt+0xef18>
   20940:	cmp	sl, #0
   20944:	addne	r5, r5, #1
   20948:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2094c:	cmp	r5, r0
   20950:	bgt	20800 <ftello64@plt+0xef18>
   20954:	ldr	ip, [sp, #24]
   20958:	ldr	r2, [sp, #20]
   2095c:	b	2098c <ftello64@plt+0xf0a4>
   20960:	ldr	r7, [sp, #32]
   20964:	mov	r3, sl
   20968:	mov	r6, r9
   2096c:	ldr	ip, [sp, #24]
   20970:	ldr	r2, [sp, #20]
   20974:	add	r1, r5, #1
   20978:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2097c:	cmp	r5, r0
   20980:	mov	r5, r1
   20984:	ldr	r4, [sp, #28]
   20988:	bge	20808 <ftello64@plt+0xef20>
   2098c:	ldr	r0, [r7]
   20990:	cmp	r5, r0
   20994:	ble	209bc <ftello64@plt+0xf0d4>
   20998:	ldr	r0, [r4, #28]
   2099c:	cmp	r6, r0
   209a0:	bge	20abc <ftello64@plt+0xf1d4>
   209a4:	ldrb	r0, [r3, r6]
   209a8:	add	r1, r3, r5
   209ac:	ldrb	r1, [r1, #-1]
   209b0:	cmp	r0, r1
   209b4:	bne	20808 <ftello64@plt+0xef20>
   209b8:	add	r6, r6, #1
   209bc:	ldr	r0, [r4, #100]	; 0x64
   209c0:	ldr	r0, [r0, r5, lsl #2]
   209c4:	cmp	r0, #0
   209c8:	beq	20974 <ftello64@plt+0xf08c>
   209cc:	mov	r9, r6
   209d0:	mov	sl, r3
   209d4:	add	r1, r0, #4
   209d8:	mov	r0, ip
   209dc:	mov	r3, #9
   209e0:	bl	20f04 <ftello64@plt+0xf61c>
   209e4:	cmn	r0, #1
   209e8:	beq	20960 <ftello64@plt+0xf078>
   209ec:	mov	r4, r0
   209f0:	ldr	r1, [sp, #32]
   209f4:	ldr	r0, [r1, #8]
   209f8:	cmp	r0, #0
   209fc:	bne	20a28 <ftello64@plt+0xf140>
   20a00:	ldr	r0, [r1]
   20a04:	sub	r0, r5, r0
   20a08:	add	r1, r0, #1
   20a0c:	mov	r8, #12
   20a10:	mov	r0, #12
   20a14:	bl	2580c <ftello64@plt+0x13f24>
   20a18:	ldr	r1, [sp, #32]
   20a1c:	str	r0, [r1, #8]
   20a20:	cmp	r0, #0
   20a24:	beq	20afc <ftello64@plt+0xf214>
   20a28:	ldr	r3, [r1]
   20a2c:	ldr	r2, [r1, #4]
   20a30:	ldr	r1, [r1, #8]
   20a34:	stm	sp, {r4, r5}
   20a38:	mov	r0, #9
   20a3c:	str	r0, [sp, #8]
   20a40:	ldr	r0, [sp, #28]
   20a44:	bl	20f64 <ftello64@plt+0xf67c>
   20a48:	ldr	r7, [sp, #32]
   20a4c:	cmp	r0, #1
   20a50:	mov	r3, sl
   20a54:	mov	r6, r9
   20a58:	ldr	ip, [sp, #24]
   20a5c:	ldr	r2, [sp, #20]
   20a60:	beq	20974 <ftello64@plt+0xf08c>
   20a64:	mov	r8, r0
   20a68:	cmp	r0, #0
   20a6c:	bne	20afc <ftello64@plt+0xf214>
   20a70:	mov	r0, r7
   20a74:	mov	r1, r4
   20a78:	mov	r2, r5
   20a7c:	bl	21348 <ftello64@plt+0xfa60>
   20a80:	cmp	r0, #0
   20a84:	beq	20b10 <ftello64@plt+0xf228>
   20a88:	mov	r2, r0
   20a8c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20a90:	str	r0, [sp]
   20a94:	ldr	r4, [sp, #28]
   20a98:	mov	r0, r4
   20a9c:	mov	r1, r7
   20aa0:	ldr	r3, [sp, #36]	; 0x24
   20aa4:	bl	20e6c <ftello64@plt+0xf584>
   20aa8:	cmp	r0, #1
   20aac:	bhi	20b08 <ftello64@plt+0xf220>
   20ab0:	ldr	r3, [r4, #4]
   20ab4:	ldr	r7, [sp, #32]
   20ab8:	b	20968 <ftello64@plt+0xf080>
   20abc:	ldr	r0, [r4, #48]	; 0x30
   20ac0:	cmp	r6, r0
   20ac4:	bge	20808 <ftello64@plt+0xef20>
   20ac8:	mov	r9, r6
   20acc:	add	r1, r6, #1
   20ad0:	mov	r0, r4
   20ad4:	bl	203a0 <ftello64@plt+0xeab8>
   20ad8:	cmp	r0, #0
   20adc:	bne	20b08 <ftello64@plt+0xf220>
   20ae0:	ldr	r3, [r4, #4]
   20ae4:	ldr	r7, [sp, #32]
   20ae8:	mov	r6, r9
   20aec:	ldr	ip, [sp, #24]
   20af0:	ldr	r2, [sp, #20]
   20af4:	b	209a4 <ftello64@plt+0xf0bc>
   20af8:	mov	r8, #0
   20afc:	mov	r0, r8
   20b00:	sub	sp, fp, #28
   20b04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20b08:	mov	r8, r0
   20b0c:	b	20afc <ftello64@plt+0xf214>
   20b10:	mov	r8, #12
   20b14:	b	20afc <ftello64@plt+0xf214>
   20b18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20b1c:	add	fp, sp, #28
   20b20:	sub	sp, sp, #4
   20b24:	mov	sl, r2
   20b28:	mov	r8, r0
   20b2c:	cmp	r1, #0
   20b30:	beq	20c64 <ftello64@plt+0xf37c>
   20b34:	mov	r6, r1
   20b38:	ldr	r0, [r1, #4]
   20b3c:	cmp	sl, #0
   20b40:	beq	20c50 <ftello64@plt+0xf368>
   20b44:	cmp	r0, #1
   20b48:	blt	20c50 <ftello64@plt+0xf368>
   20b4c:	ldr	r1, [sl, #4]
   20b50:	cmp	r1, #1
   20b54:	blt	20c50 <ftello64@plt+0xf368>
   20b58:	add	r0, r1, r0
   20b5c:	str	r0, [r8]
   20b60:	lsl	r0, r0, #2
   20b64:	bl	25860 <ftello64@plt+0x13f78>
   20b68:	str	r0, [r8, #8]
   20b6c:	cmp	r0, #0
   20b70:	beq	20d40 <ftello64@plt+0xf458>
   20b74:	ldr	r2, [sl, #4]
   20b78:	mov	r4, #0
   20b7c:	cmp	r2, #0
   20b80:	mov	r0, #0
   20b84:	movwgt	r0, #1
   20b88:	ldr	r3, [r6, #4]
   20b8c:	cmp	r3, #1
   20b90:	blt	20ca4 <ftello64@plt+0xf3bc>
   20b94:	mov	r9, #0
   20b98:	cmp	r2, #1
   20b9c:	blt	20cb4 <ftello64@plt+0xf3cc>
   20ba0:	mov	ip, #0
   20ba4:	mov	r0, #0
   20ba8:	mov	r4, ip
   20bac:	mov	r7, r0
   20bb0:	ldr	r0, [sl, #8]
   20bb4:	ldr	r1, [r0, r4, lsl #2]
   20bb8:	ldr	r0, [r6, #8]
   20bbc:	ldr	r5, [r0, r9, lsl #2]
   20bc0:	cmp	r5, r1
   20bc4:	ble	20c04 <ftello64@plt+0xf31c>
   20bc8:	ldr	r0, [r8, #8]
   20bcc:	str	r1, [r0, r7, lsl #2]
   20bd0:	ldr	r2, [sl, #4]
   20bd4:	add	r1, r4, #1
   20bd8:	cmp	r2, r1
   20bdc:	mov	r0, #0
   20be0:	movwgt	r0, #1
   20be4:	ldr	r3, [r6, #4]
   20be8:	cmp	r3, r9
   20bec:	ble	20ce0 <ftello64@plt+0xf3f8>
   20bf0:	add	r7, r7, #1
   20bf4:	cmp	r2, r1
   20bf8:	mov	r4, r1
   20bfc:	bgt	20bb0 <ftello64@plt+0xf2c8>
   20c00:	b	20cb8 <ftello64@plt+0xf3d0>
   20c04:	ldr	r0, [r8, #8]
   20c08:	str	r5, [r0, r7, lsl #2]
   20c0c:	add	lr, r4, #1
   20c10:	cmp	r5, r1
   20c14:	mov	ip, r4
   20c18:	moveq	ip, lr
   20c1c:	ldr	r2, [sl, #4]
   20c20:	cmp	r2, ip
   20c24:	mov	r0, #0
   20c28:	movwgt	r0, #1
   20c2c:	add	r9, r9, #1
   20c30:	ldr	r3, [r6, #4]
   20c34:	cmp	r3, r9
   20c38:	ble	20d28 <ftello64@plt+0xf440>
   20c3c:	add	r0, r7, #1
   20c40:	cmp	r2, ip
   20c44:	bgt	20ba8 <ftello64@plt+0xf2c0>
   20c48:	add	r7, r7, #1
   20c4c:	b	20cb8 <ftello64@plt+0xf3d0>
   20c50:	cmp	r0, #1
   20c54:	blt	20c64 <ftello64@plt+0xf37c>
   20c58:	mov	r0, r8
   20c5c:	mov	r1, r6
   20c60:	b	20c80 <ftello64@plt+0xf398>
   20c64:	cmp	sl, #0
   20c68:	beq	20c8c <ftello64@plt+0xf3a4>
   20c6c:	ldr	r0, [sl, #4]
   20c70:	cmp	r0, #1
   20c74:	blt	20c8c <ftello64@plt+0xf3a4>
   20c78:	mov	r0, r8
   20c7c:	mov	r1, sl
   20c80:	sub	sp, fp, #28
   20c84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20c88:	b	1e654 <ftello64@plt+0xcd6c>
   20c8c:	mov	r0, #0
   20c90:	str	r0, [r8]
   20c94:	str	r0, [r8, #4]
   20c98:	str	r0, [r8, #8]
   20c9c:	sub	sp, fp, #28
   20ca0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20ca4:	mov	r6, #0
   20ca8:	cmp	r0, #0
   20cac:	bne	20cf0 <ftello64@plt+0xf408>
   20cb0:	b	20d18 <ftello64@plt+0xf430>
   20cb4:	mov	r7, #0
   20cb8:	ldr	r0, [r8, #8]
   20cbc:	add	r0, r0, r7, lsl #2
   20cc0:	ldr	r1, [r6, #8]
   20cc4:	add	r1, r1, r9, lsl #2
   20cc8:	sub	r2, r3, r9
   20ccc:	lsl	r2, r2, #2
   20cd0:	bl	115c4 <memcpy@plt>
   20cd4:	sub	r0, r7, r9
   20cd8:	ldr	r1, [r6, #4]
   20cdc:	b	20d14 <ftello64@plt+0xf42c>
   20ce0:	add	r6, r7, #1
   20ce4:	add	r4, r4, #1
   20ce8:	cmp	r0, #0
   20cec:	beq	20d18 <ftello64@plt+0xf430>
   20cf0:	ldr	r0, [r8, #8]
   20cf4:	add	r0, r0, r6, lsl #2
   20cf8:	ldr	r1, [sl, #8]
   20cfc:	add	r1, r1, r4, lsl #2
   20d00:	sub	r2, r2, r4
   20d04:	lsl	r2, r2, #2
   20d08:	bl	115c4 <memcpy@plt>
   20d0c:	sub	r0, r6, r4
   20d10:	ldr	r1, [sl, #4]
   20d14:	add	r6, r0, r1
   20d18:	str	r6, [r8, #4]
   20d1c:	mov	r0, #0
   20d20:	sub	sp, fp, #28
   20d24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20d28:	cmp	r5, r1
   20d2c:	moveq	r4, lr
   20d30:	add	r6, r7, #1
   20d34:	cmp	r0, #0
   20d38:	bne	20cf0 <ftello64@plt+0xf408>
   20d3c:	b	20d18 <ftello64@plt+0xf430>
   20d40:	mov	r0, #12
   20d44:	sub	sp, fp, #28
   20d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20d4c:	push	{r4, r5, r6, r7, fp, lr}
   20d50:	add	fp, sp, #16
   20d54:	mov	ip, r0
   20d58:	ldr	lr, [r0, #108]	; 0x6c
   20d5c:	cmp	lr, #1
   20d60:	blt	20dc4 <ftello64@plt+0xf4dc>
   20d64:	ldr	r2, [ip, #116]	; 0x74
   20d68:	mov	r0, #0
   20d6c:	mov	r3, #1
   20d70:	mov	r4, lr
   20d74:	add	r5, r0, r4
   20d78:	add	r5, r5, r5, lsr #31
   20d7c:	asr	r6, r5, #1
   20d80:	add	r7, r6, r6, lsl #1
   20d84:	add	r7, r2, r7, lsl #3
   20d88:	ldr	r7, [r7, #4]
   20d8c:	cmp	r7, r1
   20d90:	addlt	r0, r3, r5, asr #1
   20d94:	movge	r4, r6
   20d98:	cmp	r0, r4
   20d9c:	blt	20d74 <ftello64@plt+0xf48c>
   20da0:	cmp	r0, lr
   20da4:	bge	20dd0 <ftello64@plt+0xf4e8>
   20da8:	ldr	r2, [ip, #116]	; 0x74
   20dac:	add	r3, r0, r0, lsl #1
   20db0:	add	r2, r2, r3, lsl #3
   20db4:	ldr	r2, [r2, #4]
   20db8:	cmp	r2, r1
   20dbc:	mvnne	r0, #0
   20dc0:	pop	{r4, r5, r6, r7, fp, pc}
   20dc4:	mov	r0, #0
   20dc8:	cmp	r0, lr
   20dcc:	blt	20da8 <ftello64@plt+0xf4c0>
   20dd0:	mvn	r0, #0
   20dd4:	pop	{r4, r5, r6, r7, fp, pc}
   20dd8:	push	{r4, r5, r6, r7, fp, lr}
   20ddc:	add	fp, sp, #16
   20de0:	mov	r4, r1
   20de4:	mov	r5, r0
   20de8:	ldr	r0, [r0, #36]	; 0x24
   20dec:	ldr	r7, [r5, #104]	; 0x68
   20df0:	cmp	r0, r1
   20df4:	bgt	20e04 <ftello64@plt+0xf51c>
   20df8:	ldr	r1, [r5, #48]	; 0x30
   20dfc:	cmp	r0, r1
   20e00:	blt	20e1c <ftello64@plt+0xf534>
   20e04:	ldr	r0, [r5, #28]
   20e08:	cmp	r0, r4
   20e0c:	bgt	20e34 <ftello64@plt+0xf54c>
   20e10:	ldr	r1, [r5, #48]	; 0x30
   20e14:	cmp	r0, r1
   20e18:	bge	20e34 <ftello64@plt+0xf54c>
   20e1c:	add	r1, r4, #1
   20e20:	mov	r0, r5
   20e24:	bl	203a0 <ftello64@plt+0xeab8>
   20e28:	mov	r6, r0
   20e2c:	cmp	r0, #0
   20e30:	bne	20e64 <ftello64@plt+0xf57c>
   20e34:	mov	r6, #0
   20e38:	cmp	r7, r4
   20e3c:	bge	20e64 <ftello64@plt+0xf57c>
   20e40:	sub	r0, r4, r7
   20e44:	lsl	r2, r0, #2
   20e48:	ldr	r0, [r5, #100]	; 0x64
   20e4c:	add	r0, r0, r7, lsl #2
   20e50:	add	r0, r0, #4
   20e54:	mov	r6, #0
   20e58:	mov	r1, #0
   20e5c:	bl	117b0 <memset@plt>
   20e60:	str	r4, [r5, #104]	; 0x68
   20e64:	mov	r0, r6
   20e68:	pop	{r4, r5, r6, r7, fp, pc}
   20e6c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20e70:	add	fp, sp, #24
   20e74:	sub	sp, sp, #16
   20e78:	mov	r7, r3
   20e7c:	mov	r6, r2
   20e80:	mov	r8, r1
   20e84:	mov	r4, r0
   20e88:	ldr	r2, [r2]
   20e8c:	ldr	r3, [r6, #4]
   20e90:	mov	r0, #8
   20e94:	str	r0, [sp, #8]
   20e98:	ldr	r5, [fp, #8]
   20e9c:	str	r5, [sp, #4]
   20ea0:	str	r7, [sp]
   20ea4:	add	r1, r6, #8
   20ea8:	mov	r0, r4
   20eac:	bl	20f64 <ftello64@plt+0xf67c>
   20eb0:	cmp	r0, #0
   20eb4:	beq	20ec0 <ftello64@plt+0xf5d8>
   20eb8:	sub	sp, fp, #24
   20ebc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20ec0:	ldr	r3, [r8]
   20ec4:	ldr	r0, [r6, #4]
   20ec8:	str	r0, [sp]
   20ecc:	mov	r0, r4
   20ed0:	mov	r1, r7
   20ed4:	mov	r2, r5
   20ed8:	bl	213cc <ftello64@plt+0xfae4>
   20edc:	cmp	r0, #0
   20ee0:	bne	20eb8 <ftello64@plt+0xf5d0>
   20ee4:	ldr	r0, [r6, #4]
   20ee8:	add	r0, r0, r5
   20eec:	ldr	r1, [r8]
   20ef0:	sub	r1, r0, r1
   20ef4:	mov	r0, r4
   20ef8:	sub	sp, fp, #24
   20efc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   20f00:	b	20dd8 <ftello64@plt+0xf4f0>
   20f04:	push	{r4, r5, fp, lr}
   20f08:	add	fp, sp, #8
   20f0c:	ldr	r4, [r1, #4]
   20f10:	cmp	r4, #1
   20f14:	blt	20f5c <ftello64@plt+0xf674>
   20f18:	ldr	ip, [r0]
   20f1c:	ldr	lr, [r1, #8]
   20f20:	mov	r4, #0
   20f24:	b	20f38 <ftello64@plt+0xf650>
   20f28:	add	r4, r4, #1
   20f2c:	ldr	r0, [r1, #4]
   20f30:	cmp	r4, r0
   20f34:	bge	20f5c <ftello64@plt+0xf674>
   20f38:	ldr	r0, [lr, r4, lsl #2]
   20f3c:	add	r5, ip, r0, lsl #3
   20f40:	ldrb	r5, [r5, #4]
   20f44:	cmp	r5, r3
   20f48:	bne	20f28 <ftello64@plt+0xf640>
   20f4c:	ldr	r5, [ip, r0, lsl #3]
   20f50:	cmp	r5, r2
   20f54:	bne	20f28 <ftello64@plt+0xf640>
   20f58:	pop	{r4, r5, fp, pc}
   20f5c:	mvn	r0, #0
   20f60:	pop	{r4, r5, fp, pc}
   20f64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20f68:	add	fp, sp, #28
   20f6c:	sub	sp, sp, #52	; 0x34
   20f70:	mov	r7, r3
   20f74:	mov	r8, r2
   20f78:	mov	r6, r1
   20f7c:	mov	r4, r0
   20f80:	ldr	r1, [r0, #84]	; 0x54
   20f84:	mov	r0, #0
   20f88:	str	r0, [fp, #-32]	; 0xffffffe0
   20f8c:	str	r1, [sp, #28]
   20f90:	ldr	r0, [r1]
   20f94:	ldr	r0, [r0, r2, lsl #3]
   20f98:	str	r0, [sp, #20]
   20f9c:	ldr	r0, [r4, #120]	; 0x78
   20fa0:	ldr	sl, [fp, #12]
   20fa4:	add	r0, r0, sl
   20fa8:	ldr	r5, [r6, #4]
   20fac:	cmp	r5, r0
   20fb0:	ble	212dc <ftello64@plt+0xf9f4>
   20fb4:	ldr	r0, [r4, #40]	; 0x28
   20fb8:	str	r0, [sp, #16]
   20fbc:	ldr	r2, [r4, #88]	; 0x58
   20fc0:	ldr	r0, [r4, #100]	; 0x64
   20fc4:	str	r0, [sp, #12]
   20fc8:	ldr	r9, [r6]
   20fcc:	ldr	r0, [r6, #8]
   20fd0:	str	r0, [r4, #100]	; 0x64
   20fd4:	cmp	r9, #0
   20fd8:	moveq	r9, r7
   20fdc:	str	r9, [r4, #40]	; 0x28
   20fe0:	sub	r1, r9, #1
   20fe4:	mov	r0, r4
   20fe8:	bl	1fe5c <ftello64@plt+0xe574>
   20fec:	cmp	r9, r7
   20ff0:	mov	r5, r4
   20ff4:	bne	21038 <ftello64@plt+0xf750>
   20ff8:	mov	r7, r0
   20ffc:	add	r0, sp, #32
   21000:	mov	r1, r8
   21004:	bl	1dd64 <ftello64@plt+0xc47c>
   21008:	str	r0, [fp, #-32]	; 0xffffffe0
   2100c:	cmp	r0, #0
   21010:	bne	21340 <ftello64@plt+0xfa58>
   21014:	add	r1, sp, #32
   21018:	ldr	r0, [sp, #28]
   2101c:	ldr	r2, [sp, #20]
   21020:	ldr	r3, [fp, #16]
   21024:	bl	214c8 <ftello64@plt+0xfbe0>
   21028:	str	r0, [fp, #-32]	; 0xffffffe0
   2102c:	cmp	r0, #0
   21030:	beq	210ac <ftello64@plt+0xf7c4>
   21034:	b	21268 <ftello64@plt+0xf980>
   21038:	ldr	r1, [r5, #100]	; 0x64
   2103c:	ldr	r8, [r1, r9, lsl #2]
   21040:	cmp	r8, #0
   21044:	beq	2106c <ftello64@plt+0xf784>
   21048:	ldrb	r1, [r8, #52]	; 0x34
   2104c:	mov	r7, r0
   21050:	tst	r1, #64	; 0x40
   21054:	bne	21088 <ftello64@plt+0xf7a0>
   21058:	mov	r0, #0
   2105c:	str	r0, [sp, #36]	; 0x24
   21060:	str	r0, [sp, #32]
   21064:	str	r0, [sp, #40]	; 0x28
   21068:	b	210a0 <ftello64@plt+0xf7b8>
   2106c:	mov	r8, #0
   21070:	str	r8, [sp, #36]	; 0x24
   21074:	str	r8, [sp, #32]
   21078:	str	r8, [sp, #40]	; 0x28
   2107c:	cmp	r9, sl
   21080:	blt	2111c <ftello64@plt+0xf834>
   21084:	b	21284 <ftello64@plt+0xf99c>
   21088:	add	r1, r8, #4
   2108c:	add	r0, sp, #32
   21090:	bl	1e654 <ftello64@plt+0xcd6c>
   21094:	str	r0, [fp, #-32]	; 0xffffffe0
   21098:	cmp	r0, #0
   2109c:	bne	21340 <ftello64@plt+0xfa58>
   210a0:	ldrb	r0, [r8, #52]	; 0x34
   210a4:	tst	r0, #64	; 0x40
   210a8:	beq	21114 <ftello64@plt+0xf82c>
   210ac:	ldr	r0, [sp, #36]	; 0x24
   210b0:	cmp	r0, #0
   210b4:	beq	210e0 <ftello64@plt+0xf7f8>
   210b8:	ldr	r0, [fp, #16]
   210bc:	str	r0, [sp]
   210c0:	add	r1, sp, #32
   210c4:	mov	r0, r5
   210c8:	mov	r2, r9
   210cc:	ldr	r3, [sp, #20]
   210d0:	bl	215c0 <ftello64@plt+0xfcd8>
   210d4:	str	r0, [fp, #-32]	; 0xffffffe0
   210d8:	cmp	r0, #0
   210dc:	bne	21268 <ftello64@plt+0xf980>
   210e0:	sub	r0, fp, #32
   210e4:	add	r2, sp, #32
   210e8:	ldr	r1, [sp, #28]
   210ec:	mov	r3, r7
   210f0:	bl	1e740 <ftello64@plt+0xce58>
   210f4:	mov	r8, r0
   210f8:	cmp	r0, #0
   210fc:	bne	2110c <ftello64@plt+0xf824>
   21100:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21104:	cmp	r0, #0
   21108:	bne	21268 <ftello64@plt+0xf980>
   2110c:	ldr	r0, [r5, #100]	; 0x64
   21110:	str	r8, [r0, r9, lsl #2]
   21114:	cmp	r9, sl
   21118:	bge	21284 <ftello64@plt+0xf99c>
   2111c:	str	r6, [sp, #8]
   21120:	rsb	r0, sl, #0
   21124:	str	r0, [sp, #24]
   21128:	add	r7, r9, #1
   2112c:	add	r6, sp, #32
   21130:	mov	sl, #0
   21134:	ldr	r4, [sp, #20]
   21138:	b	21168 <ftello64@plt+0xf880>
   2113c:	ldr	r0, [r5, #100]	; 0x64
   21140:	str	r8, [r0, r7, lsl #2]
   21144:	cmp	r8, #0
   21148:	mov	r0, #0
   2114c:	addeq	r0, sl, #1
   21150:	add	r7, r7, #1
   21154:	ldr	r1, [sp, #24]
   21158:	add	r1, r1, r7
   2115c:	cmp	r1, #1
   21160:	mov	sl, r0
   21164:	beq	21278 <ftello64@plt+0xf990>
   21168:	sub	r9, r7, #1
   2116c:	ldr	r0, [r5, #120]	; 0x78
   21170:	cmp	sl, r0
   21174:	bgt	2127c <ftello64@plt+0xf994>
   21178:	mov	r0, #0
   2117c:	str	r0, [sp, #36]	; 0x24
   21180:	ldr	r0, [r5, #100]	; 0x64
   21184:	ldr	r0, [r0, r7, lsl #2]
   21188:	cmp	r0, #0
   2118c:	beq	211a8 <ftello64@plt+0xf8c0>
   21190:	add	r1, r0, #4
   21194:	mov	r0, r6
   21198:	bl	1e250 <ftello64@plt+0xc968>
   2119c:	str	r0, [fp, #-32]	; 0xffffffe0
   211a0:	cmp	r0, #0
   211a4:	bne	21268 <ftello64@plt+0xf980>
   211a8:	cmp	r8, #0
   211ac:	beq	211d0 <ftello64@plt+0xf8e8>
   211b0:	add	r2, r8, #16
   211b4:	mov	r0, r5
   211b8:	mov	r1, r9
   211bc:	mov	r3, r6
   211c0:	bl	21858 <ftello64@plt+0xff70>
   211c4:	str	r0, [fp, #-32]	; 0xffffffe0
   211c8:	cmp	r0, #0
   211cc:	bne	21268 <ftello64@plt+0xf980>
   211d0:	ldr	r0, [sp, #36]	; 0x24
   211d4:	cmp	r0, #0
   211d8:	beq	2122c <ftello64@plt+0xf944>
   211dc:	mov	r8, r5
   211e0:	ldr	r0, [sp, #28]
   211e4:	mov	r1, r6
   211e8:	mov	r2, r4
   211ec:	ldr	r5, [fp, #16]
   211f0:	mov	r3, r5
   211f4:	bl	214c8 <ftello64@plt+0xfbe0>
   211f8:	str	r0, [fp, #-32]	; 0xffffffe0
   211fc:	cmp	r0, #0
   21200:	bne	21268 <ftello64@plt+0xf980>
   21204:	str	r5, [sp]
   21208:	mov	r5, r8
   2120c:	mov	r0, r8
   21210:	mov	r1, r6
   21214:	mov	r2, r7
   21218:	mov	r3, r4
   2121c:	bl	215c0 <ftello64@plt+0xfcd8>
   21220:	str	r0, [fp, #-32]	; 0xffffffe0
   21224:	cmp	r0, #0
   21228:	bne	21268 <ftello64@plt+0xf980>
   2122c:	ldr	r2, [r5, #88]	; 0x58
   21230:	mov	r0, r5
   21234:	mov	r1, r9
   21238:	bl	1fe5c <ftello64@plt+0xe574>
   2123c:	mov	r3, r0
   21240:	sub	r0, fp, #32
   21244:	ldr	r1, [sp, #28]
   21248:	mov	r2, r6
   2124c:	bl	1e740 <ftello64@plt+0xce58>
   21250:	mov	r8, r0
   21254:	cmp	r0, #0
   21258:	bne	2113c <ftello64@plt+0xf854>
   2125c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21260:	cmp	r0, #0
   21264:	beq	2113c <ftello64@plt+0xf854>
   21268:	ldr	r0, [sp, #40]	; 0x28
   2126c:	bl	15278 <ftello64@plt+0x3990>
   21270:	ldr	r4, [fp, #-32]	; 0xffffffe0
   21274:	b	212d0 <ftello64@plt+0xf9e8>
   21278:	sub	r9, r7, #1
   2127c:	ldr	r6, [sp, #8]
   21280:	ldr	sl, [fp, #12]
   21284:	ldr	r0, [sp, #40]	; 0x28
   21288:	bl	15278 <ftello64@plt+0x3990>
   2128c:	ldr	r0, [r5, #100]	; 0x64
   21290:	ldr	r0, [r0, sl, lsl #2]
   21294:	str	r9, [r6]
   21298:	ldr	r1, [sp, #16]
   2129c:	str	r1, [r5, #40]	; 0x28
   212a0:	ldr	r1, [sp, #12]
   212a4:	str	r1, [r5, #100]	; 0x64
   212a8:	cmp	r0, #0
   212ac:	beq	212cc <ftello64@plt+0xf9e4>
   212b0:	ldr	r1, [fp, #8]
   212b4:	add	r0, r0, #4
   212b8:	bl	1e6d0 <ftello64@plt+0xcde8>
   212bc:	mov	r4, #0
   212c0:	cmp	r0, #0
   212c4:	moveq	r4, #1
   212c8:	b	212d0 <ftello64@plt+0xf9e8>
   212cc:	mov	r4, #1
   212d0:	mov	r0, r4
   212d4:	sub	sp, fp, #28
   212d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   212dc:	str	r4, [sp, #24]
   212e0:	mvn	r1, #-2147483648	; 0x80000000
   212e4:	sub	r1, r1, r5
   212e8:	mov	r4, #12
   212ec:	cmp	r1, r0
   212f0:	ble	212d0 <ftello64@plt+0xf9e8>
   212f4:	add	r0, r0, #1
   212f8:	add	sl, r0, r5
   212fc:	cmn	sl, #-1073741823	; 0xc0000001
   21300:	bhi	212d0 <ftello64@plt+0xf9e8>
   21304:	mov	r9, r0
   21308:	ldr	r0, [r6, #8]
   2130c:	lsl	r1, sl, #2
   21310:	bl	25890 <ftello64@plt+0x13fa8>
   21314:	cmp	r0, #0
   21318:	beq	212d0 <ftello64@plt+0xf9e8>
   2131c:	str	sl, [r6, #4]
   21320:	str	r0, [r6, #8]
   21324:	add	r0, r0, r5, lsl #2
   21328:	lsl	r2, r9, #2
   2132c:	mov	r1, #0
   21330:	bl	117b0 <memset@plt>
   21334:	ldr	sl, [fp, #12]
   21338:	ldr	r4, [sp, #24]
   2133c:	b	20fb4 <ftello64@plt+0xf6cc>
   21340:	mov	r4, r0
   21344:	b	212d0 <ftello64@plt+0xf9e8>
   21348:	push	{r4, r5, r6, r7, fp, lr}
   2134c:	add	fp, sp, #16
   21350:	mov	r5, r2
   21354:	mov	r6, r1
   21358:	mov	r4, r0
   2135c:	ldr	r0, [r0, #12]
   21360:	ldr	r1, [r4, #16]
   21364:	cmp	r1, r0
   21368:	beq	2139c <ftello64@plt+0xfab4>
   2136c:	mov	r0, #1
   21370:	mov	r1, #20
   21374:	bl	2580c <ftello64@plt+0x13f24>
   21378:	cmp	r0, #0
   2137c:	ldrne	r1, [r4, #16]
   21380:	ldrne	r2, [r4, #20]
   21384:	strne	r0, [r2, r1, lsl #2]
   21388:	strne	r6, [r0]
   2138c:	strne	r5, [r0, #4]
   21390:	addne	r1, r1, #1
   21394:	strne	r1, [r4, #16]
   21398:	pop	{r4, r5, r6, r7, fp, pc}
   2139c:	mov	r1, #1
   213a0:	orr	r7, r1, r0, lsl #1
   213a4:	lsl	r1, r7, #2
   213a8:	ldr	r0, [r4, #20]
   213ac:	bl	25890 <ftello64@plt+0x13fa8>
   213b0:	cmp	r0, #0
   213b4:	beq	213c4 <ftello64@plt+0xfadc>
   213b8:	str	r7, [r4, #12]
   213bc:	str	r0, [r4, #20]
   213c0:	b	2136c <ftello64@plt+0xfa84>
   213c4:	mov	r0, #0
   213c8:	pop	{r4, r5, r6, r7, fp, pc}
   213cc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   213d0:	add	fp, sp, #24
   213d4:	mov	r5, r3
   213d8:	mov	r9, r2
   213dc:	mov	r8, r1
   213e0:	mov	r4, r0
   213e4:	ldr	r1, [r0, #108]	; 0x6c
   213e8:	ldr	r2, [r0, #112]	; 0x70
   213ec:	cmp	r1, r2
   213f0:	blt	21440 <ftello64@plt+0xfb58>
   213f4:	ldr	r0, [r4, #116]	; 0x74
   213f8:	add	r1, r2, r2, lsl #1
   213fc:	lsl	r1, r1, #4
   21400:	bl	25890 <ftello64@plt+0x13fa8>
   21404:	cmp	r0, #0
   21408:	beq	214b8 <ftello64@plt+0xfbd0>
   2140c:	str	r0, [r4, #116]	; 0x74
   21410:	ldr	r1, [r4, #108]	; 0x6c
   21414:	ldr	r2, [r4, #112]	; 0x70
   21418:	add	r1, r1, r1, lsl #1
   2141c:	add	r0, r0, r1, lsl #3
   21420:	add	r1, r2, r2, lsl #1
   21424:	lsl	r2, r1, #3
   21428:	mov	r1, #0
   2142c:	bl	117b0 <memset@plt>
   21430:	ldr	r1, [r4, #108]	; 0x6c
   21434:	ldr	r0, [r4, #112]	; 0x70
   21438:	lsl	r0, r0, #1
   2143c:	str	r0, [r4, #112]	; 0x70
   21440:	ldr	r2, [fp, #8]
   21444:	cmp	r1, #1
   21448:	blt	2146c <ftello64@plt+0xfb84>
   2144c:	ldr	r0, [r4, #116]	; 0x74
   21450:	sub	r3, r1, #1
   21454:	add	r3, r3, r3, lsl #1
   21458:	add	r0, r0, r3, lsl #3
   2145c:	ldr	r3, [r0, #4]
   21460:	cmp	r3, r9
   21464:	moveq	r3, #1
   21468:	strbeq	r3, [r0, #20]
   2146c:	mov	r0, #0
   21470:	cmp	r2, r5
   21474:	mov	r3, #0
   21478:	mvneq	r3, #0
   2147c:	ldr	r7, [r4, #116]	; 0x74
   21480:	add	r6, r1, r1, lsl #1
   21484:	str	r8, [r7, r6, lsl #3]!
   21488:	str	r9, [r7, #4]
   2148c:	str	r5, [r7, #8]
   21490:	str	r2, [r7, #12]
   21494:	str	r3, [r7, #16]
   21498:	add	r1, r1, #1
   2149c:	str	r1, [r4, #108]	; 0x6c
   214a0:	strb	r0, [r7, #20]
   214a4:	sub	r1, r2, r5
   214a8:	ldr	r2, [r4, #120]	; 0x78
   214ac:	cmp	r2, r1
   214b0:	strlt	r1, [r4, #120]	; 0x78
   214b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   214b8:	ldr	r0, [r4, #116]	; 0x74
   214bc:	bl	15278 <ftello64@plt+0x3990>
   214c0:	mov	r0, #12
   214c4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   214c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   214cc:	add	fp, sp, #28
   214d0:	sub	sp, sp, #20
   214d4:	mov	r9, r3
   214d8:	mov	sl, r2
   214dc:	mov	r4, r1
   214e0:	mov	r7, r0
   214e4:	ldr	r1, [r1, #4]
   214e8:	add	r0, sp, #8
   214ec:	bl	1dfc4 <ftello64@plt+0xc6dc>
   214f0:	cmp	r0, #0
   214f4:	bne	215b8 <ftello64@plt+0xfcd0>
   214f8:	ldr	r0, [r4, #4]
   214fc:	cmp	r0, #1
   21500:	blt	21580 <ftello64@plt+0xfc98>
   21504:	mov	r8, #0
   21508:	ldr	r0, [r4, #8]
   2150c:	ldr	r5, [r0, r8, lsl #2]
   21510:	add	r0, r5, r5, lsl #1
   21514:	ldr	r1, [r7, #24]
   21518:	add	r6, r1, r0, lsl #2
   2151c:	mov	r0, r7
   21520:	mov	r1, r6
   21524:	mov	r2, sl
   21528:	mov	r3, r9
   2152c:	bl	20f04 <ftello64@plt+0xf61c>
   21530:	cmn	r0, #1
   21534:	beq	2155c <ftello64@plt+0xfc74>
   21538:	str	r9, [sp]
   2153c:	mov	r0, r7
   21540:	add	r1, sp, #8
   21544:	mov	r2, r5
   21548:	mov	r3, sl
   2154c:	bl	21a10 <ftello64@plt+0x10128>
   21550:	cmp	r0, #0
   21554:	beq	21570 <ftello64@plt+0xfc88>
   21558:	b	215a8 <ftello64@plt+0xfcc0>
   2155c:	add	r0, sp, #8
   21560:	mov	r1, r6
   21564:	bl	1e250 <ftello64@plt+0xc968>
   21568:	cmp	r0, #0
   2156c:	bne	215a8 <ftello64@plt+0xfcc0>
   21570:	ldr	r0, [r4, #4]
   21574:	add	r8, r8, #1
   21578:	cmp	r8, r0
   2157c:	blt	21508 <ftello64@plt+0xfc20>
   21580:	ldr	r0, [r4, #8]
   21584:	bl	15278 <ftello64@plt+0x3990>
   21588:	vldr	d16, [sp, #8]
   2158c:	ldr	r0, [sp, #16]
   21590:	str	r0, [r4, #8]
   21594:	vstr	d16, [r4]
   21598:	mov	r5, #0
   2159c:	mov	r0, r5
   215a0:	sub	sp, fp, #28
   215a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   215a8:	mov	r5, r0
   215ac:	ldr	r0, [sp, #16]
   215b0:	bl	15278 <ftello64@plt+0x3990>
   215b4:	b	2159c <ftello64@plt+0xfcb4>
   215b8:	mov	r5, r0
   215bc:	b	2159c <ftello64@plt+0xfcb4>
   215c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   215c4:	add	fp, sp, #28
   215c8:	sub	sp, sp, #44	; 0x2c
   215cc:	str	r3, [sp, #8]
   215d0:	mov	sl, r1
   215d4:	ldr	r6, [r0, #84]	; 0x54
   215d8:	str	r0, [sp, #16]
   215dc:	str	r2, [sp, #24]
   215e0:	mov	r1, r2
   215e4:	bl	20d4c <ftello64@plt+0xf464>
   215e8:	mov	r1, #0
   215ec:	cmn	r0, #1
   215f0:	beq	2184c <ftello64@plt+0xff64>
   215f4:	add	r1, r0, r0, lsl #1
   215f8:	add	r7, sp, #28
   215fc:	str	r6, [sp, #20]
   21600:	str	r1, [sp, #4]
   21604:	ldr	r0, [sp, #16]
   21608:	ldr	r0, [r0, #116]	; 0x74
   2160c:	add	r0, r0, r1, lsl #3
   21610:	add	r0, r0, #12
   21614:	b	21630 <ftello64@plt+0xfd48>
   21618:	ldr	r6, [sp, #20]
   2161c:	add	r7, sp, #28
   21620:	add	r0, r9, #24
   21624:	ldrb	r1, [r9, #8]
   21628:	cmp	r1, #0
   2162c:	beq	21840 <ftello64@plt+0xff58>
   21630:	mov	r9, r0
   21634:	ldr	r1, [r0, #-12]
   21638:	mov	r0, sl
   2163c:	bl	1e6d0 <ftello64@plt+0xcde8>
   21640:	cmp	r0, #0
   21644:	beq	21620 <ftello64@plt+0xfd38>
   21648:	ldmda	r9, {r0, r1}
   2164c:	ldr	r2, [sp, #24]
   21650:	add	r1, r1, r2
   21654:	sub	r5, r1, r0
   21658:	cmp	r5, r2
   2165c:	bne	21710 <ftello64@plt+0xfe28>
   21660:	ldr	r0, [r6, #20]
   21664:	ldr	r1, [r9, #-12]
   21668:	add	r1, r1, r1, lsl #1
   2166c:	add	r0, r0, r1, lsl #2
   21670:	ldr	r0, [r0, #8]
   21674:	ldr	r4, [r0]
   21678:	mov	r0, sl
   2167c:	mov	r1, r4
   21680:	bl	1e6d0 <ftello64@plt+0xcde8>
   21684:	mov	r1, #4
   21688:	cmp	r0, #0
   2168c:	bne	2180c <ftello64@plt+0xff24>
   21690:	mov	r0, r7
   21694:	mov	r1, r4
   21698:	bl	1dd64 <ftello64@plt+0xc47c>
   2169c:	mov	r4, r7
   216a0:	mov	r8, r0
   216a4:	str	r0, [fp, #-32]	; 0xffffffe0
   216a8:	mov	r0, r6
   216ac:	mov	r1, r7
   216b0:	ldr	r2, [sp, #8]
   216b4:	ldr	r3, [fp, #8]
   216b8:	bl	214c8 <ftello64@plt+0xfbe0>
   216bc:	mov	r7, r0
   216c0:	mov	r0, sl
   216c4:	mov	r1, r4
   216c8:	bl	1e250 <ftello64@plt+0xc968>
   216cc:	mov	r4, r0
   216d0:	ldr	r0, [sp, #36]	; 0x24
   216d4:	bl	15278 <ftello64@plt+0x3990>
   216d8:	orr	r0, r7, r8
   216dc:	orrs	r0, r0, r4
   216e0:	mov	r1, #2
   216e4:	beq	2180c <ftello64@plt+0xff24>
   216e8:	cmp	r7, #0
   216ec:	movne	r4, r7
   216f0:	cmp	r8, #0
   216f4:	movne	r4, r8
   216f8:	str	r4, [fp, #-32]	; 0xffffffe0
   216fc:	mov	r1, #1
   21700:	str	r4, [sp, #12]
   21704:	cmp	r1, #0
   21708:	bne	21814 <ftello64@plt+0xff2c>
   2170c:	b	21618 <ftello64@plt+0xfd30>
   21710:	ldr	r0, [sp, #16]
   21714:	ldr	r0, [r0, #100]	; 0x64
   21718:	ldr	r0, [r0, r5, lsl #2]
   2171c:	ldr	r1, [r9, #-12]
   21720:	ldr	r2, [r6, #12]
   21724:	ldr	r4, [r2, r1, lsl #2]
   21728:	cmp	r0, #0
   2172c:	beq	217a4 <ftello64@plt+0xfebc>
   21730:	add	r8, r0, #4
   21734:	mov	r0, r8
   21738:	mov	r1, r4
   2173c:	bl	1e6d0 <ftello64@plt+0xcde8>
   21740:	mov	r1, #4
   21744:	cmp	r0, #0
   21748:	bne	2180c <ftello64@plt+0xff24>
   2174c:	mov	r0, r7
   21750:	mov	r1, r8
   21754:	bl	1e654 <ftello64@plt+0xcd6c>
   21758:	mov	r8, r0
   2175c:	str	r0, [fp, #-32]	; 0xffffffe0
   21760:	mov	r0, r7
   21764:	mov	r1, r4
   21768:	bl	1e468 <ftello64@plt+0xcb80>
   2176c:	cmp	r8, #0
   21770:	bne	2177c <ftello64@plt+0xfe94>
   21774:	cmp	r0, #0
   21778:	bne	217bc <ftello64@plt+0xfed4>
   2177c:	ldr	r0, [sp, #36]	; 0x24
   21780:	bl	15278 <ftello64@plt+0x3990>
   21784:	cmp	r8, #0
   21788:	movweq	r8, #12
   2178c:	str	r8, [fp, #-32]	; 0xffffffe0
   21790:	mov	r1, #1
   21794:	str	r8, [sp, #12]
   21798:	cmp	r1, #0
   2179c:	bne	21814 <ftello64@plt+0xff2c>
   217a0:	b	21618 <ftello64@plt+0xfd30>
   217a4:	mov	r0, r7
   217a8:	mov	r1, r4
   217ac:	bl	1dd64 <ftello64@plt+0xc47c>
   217b0:	str	r0, [fp, #-32]	; 0xffffffe0
   217b4:	cmp	r0, #0
   217b8:	bne	21828 <ftello64@plt+0xff40>
   217bc:	sub	r0, fp, #32
   217c0:	mov	r1, r6
   217c4:	mov	r2, r7
   217c8:	bl	21b1c <ftello64@plt+0x10234>
   217cc:	ldr	r4, [sp, #16]
   217d0:	ldr	r1, [r4, #100]	; 0x64
   217d4:	str	r0, [r1, r5, lsl #2]
   217d8:	ldr	r0, [sp, #36]	; 0x24
   217dc:	bl	15278 <ftello64@plt+0x3990>
   217e0:	ldr	r0, [r4, #100]	; 0x64
   217e4:	ldr	r0, [r0, r5, lsl #2]
   217e8:	clz	r0, r0
   217ec:	lsr	r1, r0, #5
   217f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   217f4:	cmp	r0, #0
   217f8:	mov	r2, r0
   217fc:	movwne	r2, #1
   21800:	ands	r1, r1, r2
   21804:	ldreq	r0, [sp, #12]
   21808:	str	r0, [sp, #12]
   2180c:	cmp	r1, #0
   21810:	beq	21618 <ftello64@plt+0xfd30>
   21814:	cmp	r1, #4
   21818:	ldr	r6, [sp, #20]
   2181c:	add	r7, sp, #28
   21820:	beq	21620 <ftello64@plt+0xfd38>
   21824:	b	21830 <ftello64@plt+0xff48>
   21828:	mov	r1, #1
   2182c:	b	21808 <ftello64@plt+0xff20>
   21830:	cmp	r1, #2
   21834:	bne	21848 <ftello64@plt+0xff60>
   21838:	ldr	r1, [sp, #4]
   2183c:	b	21604 <ftello64@plt+0xfd1c>
   21840:	mov	r1, #0
   21844:	b	2184c <ftello64@plt+0xff64>
   21848:	ldr	r1, [sp, #12]
   2184c:	mov	r0, r1
   21850:	sub	sp, fp, #28
   21854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21858:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2185c:	add	fp, sp, #28
   21860:	sub	sp, sp, #36	; 0x24
   21864:	str	r1, [sp, #12]
   21868:	mov	r7, r0
   2186c:	ldr	r4, [r0, #84]	; 0x54
   21870:	mov	r9, #0
   21874:	str	r9, [sp, #32]
   21878:	str	r9, [sp, #20]
   2187c:	str	r9, [sp, #16]
   21880:	str	r9, [sp, #24]
   21884:	ldr	r0, [r2, #4]
   21888:	cmp	r0, #1
   2188c:	blt	219ec <ftello64@plt+0x10104>
   21890:	mov	r8, r3
   21894:	mov	r5, r2
   21898:	mov	r6, #0
   2189c:	str	r3, [sp, #4]
   218a0:	str	r2, [sp, #8]
   218a4:	b	218e0 <ftello64@plt+0xfff8>
   218a8:	cmp	r0, #0
   218ac:	mov	r7, r5
   218b0:	ldr	r5, [sp, #8]
   218b4:	beq	218fc <ftello64@plt+0x10014>
   218b8:	ldr	r0, [r4, #12]
   218bc:	ldr	r1, [r0, sl, lsl #2]
   218c0:	mov	r0, r8
   218c4:	bl	1e468 <ftello64@plt+0xcb80>
   218c8:	cmp	r0, #0
   218cc:	beq	21a00 <ftello64@plt+0x10118>
   218d0:	add	r6, r6, #1
   218d4:	ldr	r0, [r5, #4]
   218d8:	cmp	r6, r0
   218dc:	bge	219e8 <ftello64@plt+0x10100>
   218e0:	ldr	r0, [r5, #8]
   218e4:	ldr	sl, [r0, r6, lsl #2]
   218e8:	ldr	r0, [r4]
   218ec:	add	r0, r0, sl, lsl #3
   218f0:	ldrb	r0, [r0, #6]
   218f4:	tst	r0, #16
   218f8:	bne	2191c <ftello64@plt+0x10034>
   218fc:	ldr	r0, [r4]
   21900:	add	r1, r0, sl, lsl #3
   21904:	mov	r0, r7
   21908:	ldr	r2, [sp, #12]
   2190c:	bl	22008 <ftello64@plt+0x10720>
   21910:	cmp	r0, #0
   21914:	bne	218b8 <ftello64@plt+0xffd0>
   21918:	b	218d0 <ftello64@plt+0xffe8>
   2191c:	mov	r0, r4
   21920:	mov	r1, sl
   21924:	mov	r2, r7
   21928:	mov	r5, r7
   2192c:	ldr	r7, [sp, #12]
   21930:	mov	r3, r7
   21934:	bl	21d2c <ftello64@plt+0x10444>
   21938:	cmp	r0, #2
   2193c:	blt	218a8 <ftello64@plt+0xffc0>
   21940:	add	r8, r0, r7
   21944:	ldr	r0, [r5, #100]	; 0x64
   21948:	ldr	r0, [r0, r8, lsl #2]
   2194c:	ldr	r1, [r4, #12]
   21950:	ldr	r2, [r1, sl, lsl #2]
   21954:	mov	r1, #0
   21958:	str	r1, [sp, #20]
   2195c:	cmp	r0, #0
   21960:	mov	r7, r5
   21964:	add	r5, sp, #16
   21968:	beq	21994 <ftello64@plt+0x100ac>
   2196c:	add	r1, r0, #4
   21970:	mov	r0, r5
   21974:	mov	r9, r5
   21978:	mov	r5, r2
   2197c:	bl	1e250 <ftello64@plt+0xc968>
   21980:	mov	r2, r5
   21984:	mov	r5, r9
   21988:	str	r0, [sp, #32]
   2198c:	cmp	r0, #0
   21990:	bne	21a08 <ftello64@plt+0x10120>
   21994:	mov	r0, r5
   21998:	mov	r1, r2
   2199c:	bl	1e468 <ftello64@plt+0xcb80>
   219a0:	cmp	r0, #0
   219a4:	beq	21a00 <ftello64@plt+0x10118>
   219a8:	add	r0, sp, #32
   219ac:	mov	r1, r4
   219b0:	mov	r2, r5
   219b4:	bl	21b1c <ftello64@plt+0x10234>
   219b8:	ldr	r1, [r7, #100]	; 0x64
   219bc:	str	r0, [r1, r8, lsl #2]
   219c0:	ldr	r0, [r7, #100]	; 0x64
   219c4:	ldr	r0, [r0, r8, lsl #2]
   219c8:	cmp	r0, #0
   219cc:	ldr	r8, [sp, #4]
   219d0:	ldr	r5, [sp, #8]
   219d4:	bne	218b8 <ftello64@plt+0xffd0>
   219d8:	ldr	r9, [sp, #32]
   219dc:	cmp	r9, #0
   219e0:	beq	218b8 <ftello64@plt+0xffd0>
   219e4:	b	219ec <ftello64@plt+0x10104>
   219e8:	mov	r9, #0
   219ec:	ldr	r0, [sp, #24]
   219f0:	bl	15278 <ftello64@plt+0x3990>
   219f4:	mov	r0, r9
   219f8:	sub	sp, fp, #28
   219fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21a00:	mov	r9, #12
   21a04:	b	219ec <ftello64@plt+0x10104>
   21a08:	mov	r9, r0
   21a0c:	b	219ec <ftello64@plt+0x10104>
   21a10:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   21a14:	add	fp, sp, #24
   21a18:	sub	sp, sp, #8
   21a1c:	mov	r5, r3
   21a20:	mov	r7, r2
   21a24:	mov	r4, r1
   21a28:	mov	r6, r0
   21a2c:	mov	r0, r1
   21a30:	mov	r1, r2
   21a34:	bl	1e6d0 <ftello64@plt+0xcde8>
   21a38:	cmp	r0, #0
   21a3c:	beq	21a4c <ftello64@plt+0x10164>
   21a40:	mov	r0, #0
   21a44:	sub	sp, fp, #24
   21a48:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   21a4c:	ldr	r8, [fp, #8]
   21a50:	b	21a9c <ftello64@plt+0x101b4>
   21a54:	ldr	r0, [r0, #8]
   21a58:	ldr	r2, [r0, #4]
   21a5c:	str	r8, [sp]
   21a60:	mov	r0, r6
   21a64:	mov	r1, r4
   21a68:	mov	r3, r5
   21a6c:	bl	21a10 <ftello64@plt+0x10128>
   21a70:	cmp	r0, #0
   21a74:	bne	21a44 <ftello64@plt+0x1015c>
   21a78:	ldr	r0, [r6, #20]
   21a7c:	add	r0, r0, r7, lsl #2
   21a80:	ldr	r0, [r0, #8]
   21a84:	ldr	r7, [r0]
   21a88:	mov	r0, r4
   21a8c:	mov	r1, r7
   21a90:	bl	1e6d0 <ftello64@plt+0xcde8>
   21a94:	cmp	r0, #0
   21a98:	bne	21a40 <ftello64@plt+0x10158>
   21a9c:	ldr	r0, [r6]
   21aa0:	add	r1, r0, r7, lsl #3
   21aa4:	ldrb	r1, [r1, #4]
   21aa8:	cmp	r1, r8
   21aac:	bne	21abc <ftello64@plt+0x101d4>
   21ab0:	ldr	r0, [r0, r7, lsl #3]
   21ab4:	cmp	r0, r5
   21ab8:	beq	21af4 <ftello64@plt+0x1020c>
   21abc:	mov	r0, r4
   21ac0:	mov	r1, r7
   21ac4:	bl	1e468 <ftello64@plt+0xcb80>
   21ac8:	cmp	r0, #0
   21acc:	beq	21b10 <ftello64@plt+0x10228>
   21ad0:	ldr	r0, [r6, #20]
   21ad4:	add	r7, r7, r7, lsl #1
   21ad8:	add	r0, r0, r7, lsl #2
   21adc:	ldr	r1, [r0, #4]
   21ae0:	cmp	r1, #2
   21ae4:	beq	21a54 <ftello64@plt+0x1016c>
   21ae8:	cmp	r1, #0
   21aec:	bne	21a78 <ftello64@plt+0x10190>
   21af0:	b	21a40 <ftello64@plt+0x10158>
   21af4:	cmp	r8, #9
   21af8:	bne	21a40 <ftello64@plt+0x10158>
   21afc:	mov	r0, r4
   21b00:	mov	r1, r7
   21b04:	bl	1e468 <ftello64@plt+0xcb80>
   21b08:	cmp	r0, #0
   21b0c:	bne	21a40 <ftello64@plt+0x10158>
   21b10:	mov	r0, #12
   21b14:	sub	sp, fp, #24
   21b18:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   21b1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21b20:	add	fp, sp, #28
   21b24:	sub	sp, sp, #4
   21b28:	mov	r9, r1
   21b2c:	ldr	r1, [r2, #4]
   21b30:	cmp	r1, #0
   21b34:	beq	21be0 <ftello64@plt+0x102f8>
   21b38:	mov	sl, r2
   21b3c:	str	r0, [sp]
   21b40:	mov	r6, #0
   21b44:	mov	r0, r2
   21b48:	mov	r1, #0
   21b4c:	bl	1e83c <ftello64@plt+0xcf54>
   21b50:	mov	r7, r0
   21b54:	ldr	r0, [r9, #32]
   21b58:	ldr	r1, [r9, #68]	; 0x44
   21b5c:	and	r1, r1, r7
   21b60:	add	r1, r1, r1, lsl #1
   21b64:	mov	r5, r0
   21b68:	ldr	r2, [r5, r1, lsl #2]!
   21b6c:	cmp	r2, #1
   21b70:	blt	21bb8 <ftello64@plt+0x102d0>
   21b74:	add	r0, r0, r1, lsl #2
   21b78:	ldr	r8, [r0, #8]
   21b7c:	b	21b90 <ftello64@plt+0x102a8>
   21b80:	ldr	r0, [r5]
   21b84:	add	r6, r6, #1
   21b88:	cmp	r6, r0
   21b8c:	bge	21bb8 <ftello64@plt+0x102d0>
   21b90:	ldr	r4, [r8, r6, lsl #2]
   21b94:	ldr	r0, [r4]
   21b98:	cmp	r7, r0
   21b9c:	bne	21b80 <ftello64@plt+0x10298>
   21ba0:	add	r0, r4, #4
   21ba4:	mov	r1, sl
   21ba8:	bl	1e868 <ftello64@plt+0xcf80>
   21bac:	cmp	r0, #0
   21bb0:	beq	21b80 <ftello64@plt+0x10298>
   21bb4:	b	21bd4 <ftello64@plt+0x102ec>
   21bb8:	mov	r0, r9
   21bbc:	mov	r1, sl
   21bc0:	mov	r2, r7
   21bc4:	bl	21c00 <ftello64@plt+0x10318>
   21bc8:	mov	r4, r0
   21bcc:	cmp	r0, #0
   21bd0:	beq	21bec <ftello64@plt+0x10304>
   21bd4:	mov	r0, r4
   21bd8:	sub	sp, fp, #28
   21bdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21be0:	mov	r4, #0
   21be4:	str	r4, [r0]
   21be8:	b	21bd4 <ftello64@plt+0x102ec>
   21bec:	mov	r0, #12
   21bf0:	ldr	r1, [sp]
   21bf4:	str	r0, [r1]
   21bf8:	mov	r4, #0
   21bfc:	b	21bd4 <ftello64@plt+0x102ec>
   21c00:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21c04:	add	fp, sp, #24
   21c08:	mov	r8, r2
   21c0c:	mov	r7, r1
   21c10:	mov	r9, r0
   21c14:	mov	r0, #56	; 0x38
   21c18:	mov	r1, #1
   21c1c:	bl	2580c <ftello64@plt+0x13f24>
   21c20:	cmp	r0, #0
   21c24:	beq	21d20 <ftello64@plt+0x10438>
   21c28:	mov	r4, r0
   21c2c:	add	r5, r0, #4
   21c30:	mov	r0, r5
   21c34:	mov	r1, r7
   21c38:	bl	1e654 <ftello64@plt+0xcd6c>
   21c3c:	cmp	r0, #0
   21c40:	bne	21d0c <ftello64@plt+0x10424>
   21c44:	str	r5, [r4, #40]	; 0x28
   21c48:	ldr	r0, [r7, #4]
   21c4c:	cmp	r0, #1
   21c50:	blt	21cec <ftello64@plt+0x10404>
   21c54:	mov	r0, #0
   21c58:	movw	ip, #65280	; 0xff00
   21c5c:	movt	ip, #3
   21c60:	add	r2, ip, #255	; 0xff
   21c64:	mov	lr, #32
   21c68:	b	21c90 <ftello64@plt+0x103a8>
   21c6c:	ldr	r3, [r5]
   21c70:	tst	r3, ip
   21c74:	beq	21c80 <ftello64@plt+0x10398>
   21c78:	orr	r1, r1, #128	; 0x80
   21c7c:	strb	r1, [r4, #52]	; 0x34
   21c80:	ldr	r1, [r7, #4]
   21c84:	add	r0, r0, #1
   21c88:	cmp	r0, r1
   21c8c:	bge	21cec <ftello64@plt+0x10404>
   21c90:	ldr	r1, [r7, #8]
   21c94:	ldr	r1, [r1, r0, lsl #2]
   21c98:	ldr	r3, [r9]
   21c9c:	add	r5, r3, r1, lsl #3
   21ca0:	ldr	r3, [r5, #4]!
   21ca4:	and	r1, r3, r2
   21ca8:	cmp	r1, #1
   21cac:	beq	21c80 <ftello64@plt+0x10398>
   21cb0:	and	r1, lr, r3, lsr #15
   21cb4:	ldrb	r6, [r4, #52]	; 0x34
   21cb8:	orr	r1, r6, r1
   21cbc:	strb	r1, [r4, #52]	; 0x34
   21cc0:	uxtb	r3, r3
   21cc4:	cmp	r3, #12
   21cc8:	beq	21c78 <ftello64@plt+0x10390>
   21ccc:	cmp	r3, #4
   21cd0:	beq	21ce4 <ftello64@plt+0x103fc>
   21cd4:	cmp	r3, #2
   21cd8:	bne	21c6c <ftello64@plt+0x10384>
   21cdc:	orr	r1, r1, #16
   21ce0:	b	21c7c <ftello64@plt+0x10394>
   21ce4:	orr	r1, r1, #64	; 0x40
   21ce8:	b	21c7c <ftello64@plt+0x10394>
   21cec:	mov	r0, r9
   21cf0:	mov	r1, r4
   21cf4:	mov	r2, r8
   21cf8:	bl	1eb2c <ftello64@plt+0xd244>
   21cfc:	cmp	r0, #0
   21d00:	bne	21d18 <ftello64@plt+0x10430>
   21d04:	mov	r0, r4
   21d08:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21d0c:	mov	r0, r4
   21d10:	bl	15278 <ftello64@plt+0x3990>
   21d14:	b	21d20 <ftello64@plt+0x10438>
   21d18:	mov	r0, r4
   21d1c:	bl	19054 <ftello64@plt+0x776c>
   21d20:	mov	r4, #0
   21d24:	mov	r0, r4
   21d28:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21d2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21d30:	add	fp, sp, #28
   21d34:	sub	sp, sp, #4
   21d38:	mov	sl, r3
   21d3c:	mov	r7, r2
   21d40:	mov	r5, r0
   21d44:	ldr	r6, [r0]
   21d48:	add	r0, r6, r1, lsl #3
   21d4c:	ldrb	r8, [r0, #4]
   21d50:	cmp	r8, #7
   21d54:	beq	21ef8 <ftello64@plt+0x10610>
   21d58:	mov	r4, r1
   21d5c:	mov	r0, r7
   21d60:	mov	r1, sl
   21d64:	bl	1d0e8 <ftello64@plt+0xb800>
   21d68:	mov	r9, r0
   21d6c:	mov	r2, #0
   21d70:	cmp	r8, #5
   21d74:	bne	21db8 <ftello64@plt+0x104d0>
   21d78:	cmp	r9, #2
   21d7c:	blt	21ee4 <ftello64@plt+0x105fc>
   21d80:	ldr	r0, [r5, #128]	; 0x80
   21d84:	tst	r0, #64	; 0x40
   21d88:	bne	21d9c <ftello64@plt+0x104b4>
   21d8c:	ldr	r1, [r7, #4]
   21d90:	ldrb	r1, [r1, sl]
   21d94:	cmp	r1, #10
   21d98:	beq	21ee4 <ftello64@plt+0x105fc>
   21d9c:	tst	r0, #128	; 0x80
   21da0:	beq	21ee0 <ftello64@plt+0x105f8>
   21da4:	ldr	r0, [r7, #4]
   21da8:	ldrb	r0, [r0, sl]
   21dac:	cmp	r0, #0
   21db0:	movne	r2, r9
   21db4:	b	21ee4 <ftello64@plt+0x105fc>
   21db8:	cmp	r8, #6
   21dbc:	bne	21ee4 <ftello64@plt+0x105fc>
   21dc0:	cmp	r9, #2
   21dc4:	blt	21ee4 <ftello64@plt+0x105fc>
   21dc8:	ldr	r4, [r6, r4, lsl #3]
   21dcc:	ldr	r0, [r4, #32]
   21dd0:	cmp	r0, #0
   21dd4:	bne	21df0 <ftello64@plt+0x10508>
   21dd8:	ldr	r0, [r4, #36]	; 0x24
   21ddc:	cmp	r0, #0
   21de0:	bne	21df0 <ftello64@plt+0x10508>
   21de4:	ldr	r0, [r4, #20]
   21de8:	cmp	r0, #0
   21dec:	beq	21ef0 <ftello64@plt+0x10608>
   21df0:	mov	r0, r7
   21df4:	mov	r1, sl
   21df8:	bl	1ae54 <ftello64@plt+0x956c>
   21dfc:	mov	r6, r0
   21e00:	ldr	r0, [r4, #20]
   21e04:	cmp	r0, #1
   21e08:	blt	21e30 <ftello64@plt+0x10548>
   21e0c:	ldr	r0, [r4]
   21e10:	mov	r1, #0
   21e14:	ldr	r2, [r0, r1, lsl #2]
   21e18:	cmp	r6, r2
   21e1c:	beq	21eac <ftello64@plt+0x105c4>
   21e20:	add	r1, r1, #1
   21e24:	ldr	r2, [r4, #20]
   21e28:	cmp	r1, r2
   21e2c:	blt	21e14 <ftello64@plt+0x1052c>
   21e30:	ldr	r0, [r4, #36]	; 0x24
   21e34:	cmp	r0, #1
   21e38:	blt	21e68 <ftello64@plt+0x10580>
   21e3c:	mov	r5, #0
   21e40:	ldr	r0, [r4, #12]
   21e44:	ldr	r1, [r0, r5, lsl #2]
   21e48:	mov	r0, r6
   21e4c:	bl	11540 <iswctype@plt>
   21e50:	cmp	r0, #0
   21e54:	bne	21eac <ftello64@plt+0x105c4>
   21e58:	add	r5, r5, #1
   21e5c:	ldr	r0, [r4, #36]	; 0x24
   21e60:	cmp	r5, r0
   21e64:	blt	21e40 <ftello64@plt+0x10558>
   21e68:	ldr	r0, [r4, #32]
   21e6c:	cmp	r0, #1
   21e70:	blt	21eb4 <ftello64@plt+0x105cc>
   21e74:	ldr	r0, [r4, #4]
   21e78:	mov	r1, #0
   21e7c:	b	21e90 <ftello64@plt+0x105a8>
   21e80:	add	r1, r1, #1
   21e84:	ldr	r2, [r4, #32]
   21e88:	cmp	r1, r2
   21e8c:	bge	21eb4 <ftello64@plt+0x105cc>
   21e90:	ldr	r2, [r0, r1, lsl #2]
   21e94:	cmp	r2, r6
   21e98:	bhi	21e80 <ftello64@plt+0x10598>
   21e9c:	ldr	r2, [r4, #8]
   21ea0:	ldr	r2, [r2, r1, lsl #2]
   21ea4:	cmp	r6, r2
   21ea8:	bhi	21e80 <ftello64@plt+0x10598>
   21eac:	mov	r0, r9
   21eb0:	b	21eb8 <ftello64@plt+0x105d0>
   21eb4:	mov	r0, #0
   21eb8:	ldrb	r1, [r4, #16]
   21ebc:	tst	r1, #1
   21ec0:	mov	r2, #0
   21ec4:	bne	21ed0 <ftello64@plt+0x105e8>
   21ec8:	mov	r2, r0
   21ecc:	b	21ee4 <ftello64@plt+0x105fc>
   21ed0:	cmp	r0, #0
   21ed4:	bgt	21ee4 <ftello64@plt+0x105fc>
   21ed8:	cmp	r9, #1
   21edc:	movle	r9, #1
   21ee0:	mov	r2, r9
   21ee4:	mov	r0, r2
   21ee8:	sub	sp, fp, #28
   21eec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21ef0:	mov	r6, #0
   21ef4:	b	21e00 <ftello64@plt+0x10518>
   21ef8:	ldr	r0, [r7, #4]
   21efc:	ldrb	r5, [r0, sl]
   21f00:	mov	r2, #0
   21f04:	cmp	r5, #194	; 0xc2
   21f08:	bcc	21ee4 <ftello64@plt+0x105fc>
   21f0c:	ldr	r1, [r7, #48]	; 0x30
   21f10:	add	r2, sl, #2
   21f14:	cmp	r2, r1
   21f18:	ble	21f24 <ftello64@plt+0x1063c>
   21f1c:	mov	r2, #0
   21f20:	b	21ee4 <ftello64@plt+0x105fc>
   21f24:	add	r0, sl, r0
   21f28:	ldrb	r3, [r0, #1]
   21f2c:	cmp	r5, #223	; 0xdf
   21f30:	bhi	21f54 <ftello64@plt+0x1066c>
   21f34:	mov	r0, #0
   21f38:	cmp	r3, #192	; 0xc0
   21f3c:	movwcc	r0, #1
   21f40:	lsl	r2, r0, #1
   21f44:	sxtb	r0, r3
   21f48:	cmn	r0, #1
   21f4c:	movwgt	r2, #0
   21f50:	b	21ee4 <ftello64@plt+0x105fc>
   21f54:	cmp	r5, #239	; 0xef
   21f58:	bhi	21f74 <ftello64@plt+0x1068c>
   21f5c:	mov	r2, #3
   21f60:	cmp	r5, #224	; 0xe0
   21f64:	bne	21fd0 <ftello64@plt+0x106e8>
   21f68:	cmp	r3, #160	; 0xa0
   21f6c:	bcc	21f1c <ftello64@plt+0x10634>
   21f70:	b	21fd0 <ftello64@plt+0x106e8>
   21f74:	cmp	r5, #247	; 0xf7
   21f78:	bhi	21f94 <ftello64@plt+0x106ac>
   21f7c:	mov	r2, #4
   21f80:	cmp	r5, #240	; 0xf0
   21f84:	bne	21fd0 <ftello64@plt+0x106e8>
   21f88:	cmp	r3, #144	; 0x90
   21f8c:	bcc	21f1c <ftello64@plt+0x10634>
   21f90:	b	21fd0 <ftello64@plt+0x106e8>
   21f94:	cmp	r5, #251	; 0xfb
   21f98:	bhi	21fb4 <ftello64@plt+0x106cc>
   21f9c:	mov	r2, #5
   21fa0:	cmp	r5, #248	; 0xf8
   21fa4:	bne	21fd0 <ftello64@plt+0x106e8>
   21fa8:	cmp	r3, #136	; 0x88
   21fac:	bcc	21f1c <ftello64@plt+0x10634>
   21fb0:	b	21fd0 <ftello64@plt+0x106e8>
   21fb4:	cmp	r5, #253	; 0xfd
   21fb8:	bhi	21f1c <ftello64@plt+0x10634>
   21fbc:	mov	r2, #6
   21fc0:	cmp	r5, #252	; 0xfc
   21fc4:	bne	21fd0 <ftello64@plt+0x106e8>
   21fc8:	cmp	r3, #132	; 0x84
   21fcc:	bcc	21f1c <ftello64@plt+0x10634>
   21fd0:	add	r3, r2, sl
   21fd4:	cmp	r3, r1
   21fd8:	bgt	21f1c <ftello64@plt+0x10634>
   21fdc:	mov	r1, #1
   21fe0:	ldrb	r3, [r0, r1]
   21fe4:	sxtb	r7, r3
   21fe8:	cmn	r7, #1
   21fec:	bgt	21f1c <ftello64@plt+0x10634>
   21ff0:	cmp	r3, #191	; 0xbf
   21ff4:	bhi	21f1c <ftello64@plt+0x10634>
   21ff8:	add	r1, r1, #1
   21ffc:	cmp	r2, r1
   22000:	bne	21fe0 <ftello64@plt+0x106f8>
   22004:	b	21ee4 <ftello64@plt+0x105fc>
   22008:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2200c:	add	fp, sp, #24
   22010:	mov	r6, r0
   22014:	ldr	r7, [r1, #4]
   22018:	mvn	r0, #0
   2201c:	uxtab	r0, r0, r7
   22020:	mov	r8, #0
   22024:	cmp	r0, #6
   22028:	bhi	22134 <ftello64@plt+0x1084c>
   2202c:	mov	r5, r2
   22030:	ldr	r2, [r6, #4]
   22034:	ldrb	r2, [r2, r5]
   22038:	sxtb	r3, r2
   2203c:	add	r4, pc, #0
   22040:	ldr	pc, [r4, r0, lsl #2]
   22044:	andeq	r2, r2, r0, rrx
   22048:	andeq	r2, r2, r4, lsr r1
   2204c:	andeq	r2, r2, r4, ror r0
   22050:	andeq	r2, r2, r4, lsr r1
   22054:	muleq	r2, r4, r0
   22058:	andeq	r2, r2, r4, lsr r1
   2205c:	andeq	r2, r2, ip, lsl #1
   22060:	ldrb	r0, [r1]
   22064:	uxtb	r1, r3
   22068:	cmp	r0, r1
   2206c:	beq	220c8 <ftello64@plt+0x107e0>
   22070:	b	22134 <ftello64@plt+0x1084c>
   22074:	ldr	r0, [r1]
   22078:	mov	r1, r2
   2207c:	bl	1ffd8 <ftello64@plt+0xe6f0>
   22080:	cmp	r0, #0
   22084:	bne	220c8 <ftello64@plt+0x107e0>
   22088:	b	22134 <ftello64@plt+0x1084c>
   2208c:	cmp	r3, #0
   22090:	bmi	22134 <ftello64@plt+0x1084c>
   22094:	cmp	r2, #0
   22098:	beq	220b8 <ftello64@plt+0x107d0>
   2209c:	cmp	r2, #10
   220a0:	bne	220c8 <ftello64@plt+0x107e0>
   220a4:	ldr	r0, [r6, #84]	; 0x54
   220a8:	ldrb	r0, [r0, #128]	; 0x80
   220ac:	tst	r0, #64	; 0x40
   220b0:	bne	220c8 <ftello64@plt+0x107e0>
   220b4:	b	22134 <ftello64@plt+0x1084c>
   220b8:	ldr	r0, [r6, #84]	; 0x54
   220bc:	ldrb	r0, [r0, #128]	; 0x80
   220c0:	tst	r0, #128	; 0x80
   220c4:	bne	22134 <ftello64@plt+0x1084c>
   220c8:	movw	r0, #65280	; 0xff00
   220cc:	movt	r0, #3
   220d0:	tst	r7, r0
   220d4:	beq	22130 <ftello64@plt+0x10848>
   220d8:	ldr	r2, [r6, #88]	; 0x58
   220dc:	mov	r0, r6
   220e0:	mov	r1, r5
   220e4:	bl	1fe5c <ftello64@plt+0xe574>
   220e8:	and	r1, r0, #1
   220ec:	tst	r7, #1024	; 0x400
   220f0:	beq	220fc <ftello64@plt+0x10814>
   220f4:	cmp	r1, #0
   220f8:	beq	22134 <ftello64@plt+0x1084c>
   220fc:	tst	r7, #2048	; 0x800
   22100:	cmpne	r1, #0
   22104:	bne	22134 <ftello64@plt+0x1084c>
   22108:	tst	r7, #8192	; 0x2000
   2210c:	beq	22118 <ftello64@plt+0x10830>
   22110:	ands	r1, r0, #2
   22114:	beq	22134 <ftello64@plt+0x1084c>
   22118:	uxth	r1, r7
   2211c:	mov	r2, #1
   22120:	eor	r1, r2, r1, lsr #15
   22124:	and	r0, r0, #8
   22128:	orr	r0, r1, r0, lsr #3
   2212c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22130:	mov	r8, #1
   22134:	mov	r0, r8
   22138:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2213c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22140:	add	fp, sp, #28
   22144:	sub	sp, sp, #20
   22148:	mov	r5, r0
   2214c:	ldr	r0, [r1, #8]
   22150:	cmp	r0, #1
   22154:	blt	22300 <ftello64@plt+0x10a18>
   22158:	mov	r4, r1
   2215c:	ldr	sl, [r5, #84]	; 0x54
   22160:	mov	r8, #0
   22164:	movw	r9, #65280	; 0xff00
   22168:	movt	r9, #3
   2216c:	b	22180 <ftello64@plt+0x10898>
   22170:	add	r8, r8, #1
   22174:	ldr	r0, [r4, #8]
   22178:	cmp	r8, r0
   2217c:	bge	22300 <ftello64@plt+0x10a18>
   22180:	ldr	r0, [r4, #12]
   22184:	ldr	r7, [r0, r8, lsl #2]
   22188:	ldr	r0, [sl]
   2218c:	add	r0, r0, r7, lsl #3
   22190:	ldr	r6, [r0, #4]
   22194:	tst	r6, #1048576	; 0x100000
   22198:	beq	22170 <ftello64@plt+0x10888>
   2219c:	tst	r6, r9
   221a0:	beq	221f4 <ftello64@plt+0x1090c>
   221a4:	ldr	r1, [r5, #40]	; 0x28
   221a8:	ldr	r2, [r5, #88]	; 0x58
   221ac:	mov	r0, r5
   221b0:	bl	1fe5c <ftello64@plt+0xe574>
   221b4:	and	r1, r0, #1
   221b8:	tst	r6, #1024	; 0x400
   221bc:	beq	221c8 <ftello64@plt+0x108e0>
   221c0:	cmp	r1, #0
   221c4:	beq	22170 <ftello64@plt+0x10888>
   221c8:	tst	r6, #2048	; 0x800
   221cc:	cmpne	r1, #0
   221d0:	bne	22170 <ftello64@plt+0x10888>
   221d4:	tst	r6, #8192	; 0x2000
   221d8:	beq	221e4 <ftello64@plt+0x108fc>
   221dc:	ands	r1, r0, #2
   221e0:	beq	22170 <ftello64@plt+0x10888>
   221e4:	tst	r6, #32768	; 0x8000
   221e8:	beq	221f4 <ftello64@plt+0x1090c>
   221ec:	ands	r0, r0, #8
   221f0:	beq	22170 <ftello64@plt+0x10888>
   221f4:	ldr	r3, [r5, #40]	; 0x28
   221f8:	mov	r0, sl
   221fc:	mov	r1, r7
   22200:	mov	r2, r5
   22204:	bl	21d2c <ftello64@plt+0x10444>
   22208:	cmp	r0, #0
   2220c:	beq	22170 <ftello64@plt+0x10888>
   22210:	ldr	r1, [r5, #40]	; 0x28
   22214:	ldr	r2, [r5, #120]	; 0x78
   22218:	cmp	r2, r0
   2221c:	movlt	r2, r0
   22220:	str	r2, [r5, #120]	; 0x78
   22224:	add	r6, r1, r0
   22228:	mov	r0, r5
   2222c:	mov	r1, r6
   22230:	bl	20dd8 <ftello64@plt+0xf4f0>
   22234:	str	r0, [sp, #16]
   22238:	cmp	r0, #0
   2223c:	bne	222f8 <ftello64@plt+0x10a10>
   22240:	ldr	r0, [r5, #100]	; 0x64
   22244:	ldr	r9, [r0, r6, lsl #2]
   22248:	ldr	r0, [sl, #12]
   2224c:	ldr	r1, [sl, #24]
   22250:	ldr	r0, [r0, r7, lsl #2]
   22254:	add	r0, r0, r0, lsl #1
   22258:	add	r2, r1, r0, lsl #2
   2225c:	cmp	r9, #0
   22260:	beq	22284 <ftello64@plt+0x1099c>
   22264:	ldr	r1, [r9, #40]	; 0x28
   22268:	mov	r7, sp
   2226c:	mov	r0, r7
   22270:	bl	20b18 <ftello64@plt+0xf230>
   22274:	str	r0, [sp, #16]
   22278:	cmp	r0, #0
   2227c:	beq	22298 <ftello64@plt+0x109b0>
   22280:	b	222f8 <ftello64@plt+0x10a10>
   22284:	vldr	d16, [r2]
   22288:	ldr	r0, [r2, #8]
   2228c:	str	r0, [sp, #8]
   22290:	vstr	d16, [sp]
   22294:	mov	r7, sp
   22298:	ldr	r2, [r5, #88]	; 0x58
   2229c:	sub	r1, r6, #1
   222a0:	mov	r0, r5
   222a4:	bl	1fe5c <ftello64@plt+0xe574>
   222a8:	mov	r3, r0
   222ac:	add	r0, sp, #16
   222b0:	mov	r1, sl
   222b4:	mov	r2, r7
   222b8:	bl	1e740 <ftello64@plt+0xce58>
   222bc:	ldr	r1, [r5, #100]	; 0x64
   222c0:	str	r0, [r1, r6, lsl #2]
   222c4:	cmp	r9, #0
   222c8:	beq	222d4 <ftello64@plt+0x109ec>
   222cc:	ldr	r0, [sp, #8]
   222d0:	bl	15278 <ftello64@plt+0x3990>
   222d4:	ldr	r0, [r5, #100]	; 0x64
   222d8:	ldr	r0, [r0, r6, lsl #2]
   222dc:	cmp	r0, #0
   222e0:	movw	r9, #65280	; 0xff00
   222e4:	movt	r9, #3
   222e8:	bne	22170 <ftello64@plt+0x10888>
   222ec:	ldr	r0, [sp, #16]
   222f0:	cmp	r0, #0
   222f4:	beq	22170 <ftello64@plt+0x10888>
   222f8:	sub	sp, fp, #28
   222fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22300:	mov	r0, #0
   22304:	sub	sp, fp, #28
   22308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2230c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22310:	add	fp, sp, #28
   22314:	sub	sp, sp, #68	; 0x44
   22318:	sub	sp, sp, #14336	; 0x3800
   2231c:	mov	r4, r1
   22320:	mov	r7, r0
   22324:	mov	r6, #0
   22328:	str	r6, [r1, #44]	; 0x2c
   2232c:	str	r6, [r1, #48]	; 0x30
   22330:	sub	lr, fp, #4096	; 0x1000
   22334:	sub	r2, lr, #2128	; 0x850
   22338:	add	r3, sp, #16
   2233c:	bl	227dc <ftello64@plt+0x10ef4>
   22340:	cmp	r0, #0
   22344:	ble	226e4 <ftello64@plt+0x10dfc>
   22348:	mov	r5, r0
   2234c:	str	r4, [sp, #4]
   22350:	add	r1, r0, #1
   22354:	sub	r0, fp, #3120	; 0xc30
   22358:	bl	1dfc4 <ftello64@plt+0xc6dc>
   2235c:	str	r0, [fp, #-36]	; 0xffffffdc
   22360:	cmp	r0, #0
   22364:	bne	226b0 <ftello64@plt+0x10dc8>
   22368:	sub	r0, fp, #3152	; 0xc50
   2236c:	bl	22cc8 <ftello64@plt+0x113e0>
   22370:	sub	sl, fp, #3120	; 0xc30
   22374:	sub	lr, fp, #3072	; 0xc00
   22378:	sub	r6, lr, #36	; 0x24
   2237c:	mov	r9, #0
   22380:	mov	r0, #0
   22384:	str	r0, [sp, #8]
   22388:	str	r5, [sp, #12]
   2238c:	b	223d4 <ftello64@plt+0x10aec>
   22390:	ldrsb	r0, [r8, #52]	; 0x34
   22394:	cmn	r0, #1
   22398:	ble	224a0 <ftello64@plt+0x10bb8>
   2239c:	sub	lr, fp, #2048	; 0x800
   223a0:	sub	r0, lr, #36	; 0x24
   223a4:	str	r8, [r0, r9, lsl #2]
   223a8:	sub	lr, fp, #1024	; 0x400
   223ac:	sub	r0, lr, #36	; 0x24
   223b0:	ldr	r0, [r0, r9, lsl #2]
   223b4:	str	r0, [r6, r9, lsl #2]
   223b8:	add	r0, sp, #16
   223bc:	add	r1, r0, r9, lsl #5
   223c0:	sub	r0, fp, #3152	; 0xc50
   223c4:	bl	22cd8 <ftello64@plt+0x113f0>
   223c8:	add	r9, r9, #1
   223cc:	cmp	r9, r5
   223d0:	beq	22528 <ftello64@plt+0x10c40>
   223d4:	mov	r0, #0
   223d8:	str	r0, [fp, #-3116]	; 0xfffff3d4
   223dc:	add	r0, r9, r9, lsl #1
   223e0:	sub	lr, fp, #4096	; 0x1000
   223e4:	sub	r1, lr, #2128	; 0x850
   223e8:	add	r0, r1, r0, lsl #2
   223ec:	mov	r4, r0
   223f0:	ldr	r1, [r4, #4]!
   223f4:	cmp	r1, #1
   223f8:	blt	22464 <ftello64@plt+0x10b7c>
   223fc:	ldr	r5, [r0, #8]
   22400:	mov	r6, #0
   22404:	ldr	r1, [fp, #-36]	; 0xffffffdc
   22408:	b	2241c <ftello64@plt+0x10b34>
   2240c:	ldr	r0, [r4]
   22410:	add	r6, r6, #1
   22414:	cmp	r6, r0
   22418:	bge	22454 <ftello64@plt+0x10b6c>
   2241c:	ldr	r0, [r5, r6, lsl #2]
   22420:	ldr	r2, [r7, #12]
   22424:	ldr	r0, [r2, r0, lsl #2]
   22428:	cmn	r0, #1
   2242c:	beq	2240c <ftello64@plt+0x10b24>
   22430:	ldr	r1, [r7, #24]
   22434:	add	r0, r0, r0, lsl #1
   22438:	add	r1, r1, r0, lsl #2
   2243c:	mov	r0, sl
   22440:	bl	1e250 <ftello64@plt+0xc968>
   22444:	mov	r1, #0
   22448:	cmp	r0, #0
   2244c:	beq	2240c <ftello64@plt+0x10b24>
   22450:	b	226a8 <ftello64@plt+0x10dc0>
   22454:	str	r1, [fp, #-36]	; 0xffffffdc
   22458:	ldr	r5, [sp, #12]
   2245c:	sub	lr, fp, #3072	; 0xc00
   22460:	sub	r6, lr, #36	; 0x24
   22464:	sub	r0, fp, #36	; 0x24
   22468:	mov	r1, r7
   2246c:	mov	r2, sl
   22470:	mov	r3, #0
   22474:	bl	1e740 <ftello64@plt+0xce58>
   22478:	mov	r8, r0
   2247c:	sub	lr, fp, #1024	; 0x400
   22480:	sub	r0, lr, #36	; 0x24
   22484:	str	r8, [r0, r9, lsl #2]
   22488:	cmp	r8, #0
   2248c:	bne	22390 <ftello64@plt+0x10aa8>
   22490:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22494:	cmp	r0, #0
   22498:	beq	22390 <ftello64@plt+0x10aa8>
   2249c:	b	226b0 <ftello64@plt+0x10dc8>
   224a0:	sub	r0, fp, #36	; 0x24
   224a4:	mov	r1, r7
   224a8:	mov	r2, sl
   224ac:	mov	r3, #1
   224b0:	bl	1e740 <ftello64@plt+0xce58>
   224b4:	sub	lr, fp, #2048	; 0x800
   224b8:	sub	r1, lr, #36	; 0x24
   224bc:	str	r0, [r1, r9, lsl #2]
   224c0:	cmp	r0, #0
   224c4:	bne	224d4 <ftello64@plt+0x10bec>
   224c8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   224cc:	cmp	r1, #0
   224d0:	bne	226b0 <ftello64@plt+0x10dc8>
   224d4:	cmp	r8, r0
   224d8:	beq	224f8 <ftello64@plt+0x10c10>
   224dc:	ldr	r0, [r7, #92]	; 0x5c
   224e0:	cmp	r0, #1
   224e4:	mov	r0, #0
   224e8:	movwgt	r0, #1
   224ec:	ldr	r1, [sp, #8]
   224f0:	orr	r1, r1, r0
   224f4:	str	r1, [sp, #8]
   224f8:	sub	r0, fp, #36	; 0x24
   224fc:	mov	r1, r7
   22500:	mov	r2, sl
   22504:	mov	r3, #2
   22508:	bl	1e740 <ftello64@plt+0xce58>
   2250c:	str	r0, [r6, r9, lsl #2]
   22510:	cmp	r0, #0
   22514:	bne	223b8 <ftello64@plt+0x10ad0>
   22518:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2251c:	cmp	r0, #0
   22520:	beq	223b8 <ftello64@plt+0x10ad0>
   22524:	b	226b0 <ftello64@plt+0x10dc8>
   22528:	ldr	r0, [sp, #8]
   2252c:	tst	r0, #1
   22530:	bne	22708 <ftello64@plt+0x10e20>
   22534:	mov	r0, #4
   22538:	mov	r1, #256	; 0x100
   2253c:	bl	2580c <ftello64@plt+0x13f24>
   22540:	mov	r8, r0
   22544:	ldr	r0, [sp, #4]
   22548:	str	r8, [r0, #44]	; 0x2c
   2254c:	cmp	r8, #0
   22550:	beq	226b0 <ftello64@plt+0x10dc8>
   22554:	mov	r0, #0
   22558:	mov	r1, #0
   2255c:	add	r5, sp, #16
   22560:	mov	r9, r5
   22564:	b	22578 <ftello64@plt+0x10c90>
   22568:	add	r9, r9, #4
   2256c:	add	r1, r1, #1
   22570:	cmp	r1, #8
   22574:	beq	225fc <ftello64@plt+0x10d14>
   22578:	sub	r2, fp, #3152	; 0xc50
   2257c:	ldr	r2, [r2, r1, lsl #2]
   22580:	cmp	r2, #0
   22584:	beq	22568 <ftello64@plt+0x10c80>
   22588:	add	r3, r7, r1, lsl #2
   2258c:	add	ip, r3, #96	; 0x60
   22590:	lsl	r4, r1, #5
   22594:	mov	r6, #1
   22598:	tst	r2, #1
   2259c:	bne	225bc <ftello64@plt+0x10cd4>
   225a0:	add	r4, r4, #1
   225a4:	lsr	r3, r2, #1
   225a8:	lsl	r6, r6, #1
   225ac:	cmp	r0, r2, lsr #1
   225b0:	mov	r2, r3
   225b4:	bne	22598 <ftello64@plt+0x10cb0>
   225b8:	b	22568 <ftello64@plt+0x10c80>
   225bc:	mov	lr, #0
   225c0:	ldr	r3, [r9, lr, lsl #3]
   225c4:	add	lr, lr, #4
   225c8:	tst	r3, r6
   225cc:	beq	225c0 <ftello64@plt+0x10cd8>
   225d0:	ldr	r3, [ip]
   225d4:	tst	r3, r6
   225d8:	sub	r3, fp, #2048	; 0x800
   225dc:	sub	r3, r3, #36	; 0x24
   225e0:	sub	r5, fp, #1024	; 0x400
   225e4:	sub	r5, r5, #36	; 0x24
   225e8:	moveq	r3, r5
   225ec:	add	r3, r3, lr
   225f0:	ldr	r3, [r3, #-4]
   225f4:	str	r3, [r8, r4, lsl #2]
   225f8:	b	225a0 <ftello64@plt+0x10cb8>
   225fc:	sub	lr, fp, #3072	; 0xc00
   22600:	sub	r6, lr, #36	; 0x24
   22604:	sub	r0, fp, #3152	; 0xc50
   22608:	mov	r1, #10
   2260c:	bl	1ffd8 <ftello64@plt+0xe6f0>
   22610:	cmp	r0, #0
   22614:	beq	22668 <ftello64@plt+0x10d80>
   22618:	ldr	r0, [sp, #12]
   2261c:	cmp	r0, #1
   22620:	blt	22668 <ftello64@plt+0x10d80>
   22624:	add	r5, sp, #16
   22628:	ldr	r4, [sp, #12]
   2262c:	mov	r0, r5
   22630:	mov	r1, #10
   22634:	bl	1ffd8 <ftello64@plt+0xe6f0>
   22638:	cmp	r0, #0
   2263c:	bne	22654 <ftello64@plt+0x10d6c>
   22640:	add	r5, r5, #32
   22644:	subs	r4, r4, #1
   22648:	add	r6, r6, #4
   2264c:	bne	2262c <ftello64@plt+0x10d44>
   22650:	b	22668 <ftello64@plt+0x10d80>
   22654:	ldr	r0, [r6]
   22658:	str	r0, [r8, #40]	; 0x28
   2265c:	ldr	r1, [sp, #8]
   22660:	tst	r1, #1
   22664:	strne	r0, [r8, #1064]	; 0x428
   22668:	ldr	r0, [fp, #-3112]	; 0xfffff3d8
   2266c:	bl	15278 <ftello64@plt+0x3990>
   22670:	mov	r6, #1
   22674:	ldr	r5, [sp, #12]
   22678:	cmp	r5, #1
   2267c:	blt	2269c <ftello64@plt+0x10db4>
   22680:	sub	lr, fp, #4096	; 0x1000
   22684:	sub	r0, lr, #2128	; 0x850
   22688:	add	r4, r0, #8
   2268c:	ldr	r0, [r4], #12
   22690:	bl	15278 <ftello64@plt+0x3990>
   22694:	subs	r5, r5, #1
   22698:	bne	2268c <ftello64@plt+0x10da4>
   2269c:	mov	r0, r6
   226a0:	sub	sp, fp, #28
   226a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   226a8:	str	r0, [fp, #-36]	; 0xffffffdc
   226ac:	ldr	r5, [sp, #12]
   226b0:	ldr	r0, [fp, #-3112]	; 0xfffff3d8
   226b4:	bl	15278 <ftello64@plt+0x3990>
   226b8:	mov	r6, #0
   226bc:	cmp	r5, #1
   226c0:	blt	2269c <ftello64@plt+0x10db4>
   226c4:	sub	lr, fp, #4096	; 0x1000
   226c8:	sub	r0, lr, #2128	; 0x850
   226cc:	add	r4, r0, #8
   226d0:	ldr	r0, [r4], #12
   226d4:	bl	15278 <ftello64@plt+0x3990>
   226d8:	subs	r5, r5, #1
   226dc:	bne	226d0 <ftello64@plt+0x10de8>
   226e0:	b	2269c <ftello64@plt+0x10db4>
   226e4:	bne	2269c <ftello64@plt+0x10db4>
   226e8:	mov	r0, #4
   226ec:	mov	r1, #256	; 0x100
   226f0:	bl	2580c <ftello64@plt+0x13f24>
   226f4:	mov	r6, r0
   226f8:	str	r0, [r4, #44]	; 0x2c
   226fc:	cmp	r0, #0
   22700:	movwne	r6, #1
   22704:	b	2269c <ftello64@plt+0x10db4>
   22708:	mov	r0, #4
   2270c:	mov	r1, #512	; 0x200
   22710:	bl	2580c <ftello64@plt+0x13f24>
   22714:	mov	r8, r0
   22718:	ldr	r0, [sp, #4]
   2271c:	str	r8, [r0, #48]	; 0x30
   22720:	cmp	r8, #0
   22724:	beq	226b0 <ftello64@plt+0x10dc8>
   22728:	sub	lr, fp, #1024	; 0x400
   2272c:	sub	r0, lr, #36	; 0x24
   22730:	sub	ip, r0, #4
   22734:	sub	lr, fp, #2048	; 0x800
   22738:	sub	r0, lr, #36	; 0x24
   2273c:	sub	lr, r0, #4
   22740:	mov	r2, #0
   22744:	add	r3, sp, #16
   22748:	mov	r7, #0
   2274c:	b	22760 <ftello64@plt+0x10e78>
   22750:	add	r3, r3, #4
   22754:	add	r7, r7, #1
   22758:	cmp	r7, #8
   2275c:	beq	22604 <ftello64@plt+0x10d1c>
   22760:	sub	r0, fp, #3152	; 0xc50
   22764:	ldr	r5, [r0, r7, lsl #2]
   22768:	cmp	r5, #0
   2276c:	beq	22750 <ftello64@plt+0x10e68>
   22770:	lsl	r0, r7, #5
   22774:	mov	r1, #1
   22778:	tst	r5, #1
   2277c:	bne	2279c <ftello64@plt+0x10eb4>
   22780:	add	r0, r0, #1
   22784:	lsr	r4, r5, #1
   22788:	lsl	r1, r1, #1
   2278c:	cmp	r2, r5, lsr #1
   22790:	mov	r5, r4
   22794:	bne	22778 <ftello64@plt+0x10e90>
   22798:	b	22750 <ftello64@plt+0x10e68>
   2279c:	mov	r4, r3
   227a0:	mov	sl, ip
   227a4:	mov	r9, lr
   227a8:	add	sl, sl, #4
   227ac:	add	r9, r9, #4
   227b0:	ldr	r6, [r4], #32
   227b4:	tst	r6, r1
   227b8:	beq	227a8 <ftello64@plt+0x10ec0>
   227bc:	ldr	r4, [sl]
   227c0:	mov	r6, r8
   227c4:	str	r4, [r6, r0, lsl #2]!
   227c8:	ldr	r4, [r9]
   227cc:	str	r4, [r6, #1024]	; 0x400
   227d0:	sub	r4, fp, #3072	; 0xc00
   227d4:	sub	r6, r4, #36	; 0x24
   227d8:	b	22780 <ftello64@plt+0x10e98>
   227dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   227e0:	add	fp, sp, #28
   227e4:	sub	sp, sp, #140	; 0x8c
   227e8:	str	r3, [sp, #32]
   227ec:	str	r2, [sp, #28]
   227f0:	mov	r9, r1
   227f4:	mov	sl, r0
   227f8:	sub	r7, fp, #64	; 0x40
   227fc:	mov	r0, r7
   22800:	bl	22cc8 <ftello64@plt+0x113e0>
   22804:	ldr	r0, [r9, #8]
   22808:	cmp	r0, #1
   2280c:	blt	22c90 <ftello64@plt+0x113a8>
   22810:	add	r6, sl, #96	; 0x60
   22814:	mov	r0, #0
   22818:	add	r5, sp, #72	; 0x48
   2281c:	mov	r4, #0
   22820:	str	sl, [sp]
   22824:	str	r6, [sp, #8]
   22828:	str	r9, [sp, #16]
   2282c:	b	22854 <ftello64@plt+0x10f6c>
   22830:	mov	r0, r7
   22834:	bl	22cc8 <ftello64@plt+0x113e0>
   22838:	ldr	r9, [sp, #16]
   2283c:	ldr	r0, [r9, #8]
   22840:	ldr	r1, [sp, #36]	; 0x24
   22844:	add	r1, r1, #1
   22848:	cmp	r1, r0
   2284c:	mov	r0, r1
   22850:	bge	22c94 <ftello64@plt+0x113ac>
   22854:	str	r0, [sp, #36]	; 0x24
   22858:	ldr	r0, [r9, #12]
   2285c:	ldr	r1, [sp, #36]	; 0x24
   22860:	ldr	r8, [r0, r1, lsl #2]
   22864:	ldr	r1, [sl]
   22868:	add	r0, r1, r8, lsl #3
   2286c:	ldr	r9, [r0, #4]!
   22870:	str	r0, [sp, #12]
   22874:	uxtb	r0, r9
   22878:	cmp	r0, #1
   2287c:	str	r0, [sp, #24]
   22880:	bne	22898 <ftello64@plt+0x10fb0>
   22884:	str	r1, [sp, #20]
   22888:	ldrb	r1, [r1, r8, lsl #3]
   2288c:	mov	r0, r7
   22890:	bl	1c484 <ftello64@plt+0xab9c>
   22894:	b	22930 <ftello64@plt+0x11048>
   22898:	cmp	r0, #7
   2289c:	beq	228c4 <ftello64@plt+0x10fdc>
   228a0:	cmp	r0, #5
   228a4:	beq	228e0 <ftello64@plt+0x10ff8>
   228a8:	cmp	r0, #3
   228ac:	bne	22838 <ftello64@plt+0x10f50>
   228b0:	str	r1, [sp, #20]
   228b4:	ldr	r1, [r1, r8, lsl #3]
   228b8:	mov	r0, r7
   228bc:	bl	22cd8 <ftello64@plt+0x113f0>
   228c0:	b	22930 <ftello64@plt+0x11048>
   228c4:	str	r1, [sp, #20]
   228c8:	mvn	r0, #0
   228cc:	str	r0, [fp, #-52]	; 0xffffffcc
   228d0:	str	r0, [fp, #-56]	; 0xffffffc8
   228d4:	str	r0, [fp, #-60]	; 0xffffffc4
   228d8:	str	r0, [fp, #-64]	; 0xffffffc0
   228dc:	b	22908 <ftello64@plt+0x11020>
   228e0:	ldr	r0, [sl, #92]	; 0x5c
   228e4:	cmp	r0, #2
   228e8:	str	r1, [sp, #20]
   228ec:	blt	22900 <ftello64@plt+0x11018>
   228f0:	ldr	r1, [sl, #60]	; 0x3c
   228f4:	mov	r0, r7
   228f8:	bl	22cd8 <ftello64@plt+0x113f0>
   228fc:	b	22908 <ftello64@plt+0x11020>
   22900:	mov	r0, r7
   22904:	bl	22cfc <ftello64@plt+0x11414>
   22908:	ldrb	r0, [sl, #128]	; 0x80
   2290c:	tst	r0, #64	; 0x40
   22910:	moveq	r0, r7
   22914:	moveq	r1, #10
   22918:	bleq	22d24 <ftello64@plt+0x1143c>
   2291c:	ldrb	r0, [sl, #128]	; 0x80
   22920:	tst	r0, #128	; 0x80
   22924:	movne	r0, r7
   22928:	movne	r1, #0
   2292c:	blne	22d24 <ftello64@plt+0x1143c>
   22930:	movw	r0, #65280	; 0xff00
   22934:	movt	r0, #3
   22938:	ands	r0, r9, r0
   2293c:	beq	22abc <ftello64@plt+0x111d4>
   22940:	tst	r9, #8192	; 0x2000
   22944:	beq	22978 <ftello64@plt+0x11090>
   22948:	mov	r0, r7
   2294c:	mov	r1, #10
   22950:	bl	1ffd8 <ftello64@plt+0xe6f0>
   22954:	str	r0, [sp, #4]
   22958:	mov	r0, r7
   2295c:	bl	22cc8 <ftello64@plt+0x113e0>
   22960:	ldr	r0, [sp, #4]
   22964:	cmp	r0, #0
   22968:	beq	22838 <ftello64@plt+0x10f50>
   2296c:	mov	r0, r7
   22970:	mov	r1, #10
   22974:	bl	1c484 <ftello64@plt+0xab9c>
   22978:	tst	r9, #32768	; 0x8000
   2297c:	bne	22830 <ftello64@plt+0x10f48>
   22980:	tst	r9, #1024	; 0x400
   22984:	beq	22a20 <ftello64@plt+0x11138>
   22988:	ldr	r0, [sp, #24]
   2298c:	cmp	r0, #1
   22990:	bne	229a4 <ftello64@plt+0x110bc>
   22994:	ldr	r0, [sp, #12]
   22998:	ldrb	r0, [r0, #2]
   2299c:	tst	r0, #64	; 0x40
   229a0:	beq	22830 <ftello64@plt+0x10f48>
   229a4:	ldr	r0, [sl, #92]	; 0x5c
   229a8:	cmp	r0, #1
   229ac:	ble	229f0 <ftello64@plt+0x11108>
   229b0:	ldr	r1, [sl, #60]	; 0x3c
   229b4:	mov	r0, #0
   229b8:	mov	r2, #0
   229bc:	ldr	r3, [r6, r2, lsl #2]
   229c0:	ldr	r6, [r1, r2, lsl #2]
   229c4:	mvn	r6, r6
   229c8:	orr	r3, r3, r6
   229cc:	ldr	r6, [r7, r2, lsl #2]
   229d0:	and	r3, r6, r3
   229d4:	ldr	r6, [sp, #8]
   229d8:	str	r3, [r7, r2, lsl #2]
   229dc:	orr	r0, r3, r0
   229e0:	add	r2, r2, #1
   229e4:	cmp	r2, #8
   229e8:	bne	229bc <ftello64@plt+0x110d4>
   229ec:	b	22a18 <ftello64@plt+0x11130>
   229f0:	mov	r0, #0
   229f4:	mov	r1, #0
   229f8:	ldr	r2, [r6, r1, lsl #2]
   229fc:	ldr	r3, [r7, r1, lsl #2]
   22a00:	and	r2, r3, r2
   22a04:	str	r2, [r7, r1, lsl #2]
   22a08:	orr	r0, r2, r0
   22a0c:	add	r1, r1, #1
   22a10:	cmp	r1, #8
   22a14:	bne	229f8 <ftello64@plt+0x11110>
   22a18:	cmp	r0, #0
   22a1c:	beq	22838 <ftello64@plt+0x10f50>
   22a20:	tst	r9, #2048	; 0x800
   22a24:	beq	22abc <ftello64@plt+0x111d4>
   22a28:	ldr	r0, [sp, #24]
   22a2c:	cmp	r0, #1
   22a30:	bne	22a44 <ftello64@plt+0x1115c>
   22a34:	ldr	r0, [sp, #12]
   22a38:	ldrb	r0, [r0, #2]
   22a3c:	tst	r0, #64	; 0x40
   22a40:	bne	22830 <ftello64@plt+0x10f48>
   22a44:	ldr	r0, [sl, #92]	; 0x5c
   22a48:	cmp	r0, #1
   22a4c:	ble	22a8c <ftello64@plt+0x111a4>
   22a50:	ldr	r1, [sl, #60]	; 0x3c
   22a54:	mov	r0, #0
   22a58:	mov	r2, #0
   22a5c:	ldr	r3, [r6, r2, lsl #2]
   22a60:	ldr	r6, [r1, r2, lsl #2]
   22a64:	and	r3, r6, r3
   22a68:	ldr	r6, [r7, r2, lsl #2]
   22a6c:	bic	r3, r6, r3
   22a70:	ldr	r6, [sp, #8]
   22a74:	str	r3, [r7, r2, lsl #2]
   22a78:	orr	r0, r3, r0
   22a7c:	add	r2, r2, #1
   22a80:	cmp	r2, #8
   22a84:	bne	22a5c <ftello64@plt+0x11174>
   22a88:	b	22ab4 <ftello64@plt+0x111cc>
   22a8c:	mov	r0, #0
   22a90:	mov	r1, #0
   22a94:	ldr	r2, [r6, r1, lsl #2]
   22a98:	ldr	r3, [r7, r1, lsl #2]
   22a9c:	bic	r2, r3, r2
   22aa0:	str	r2, [r7, r1, lsl #2]
   22aa4:	orr	r0, r2, r0
   22aa8:	add	r1, r1, #1
   22aac:	cmp	r1, #8
   22ab0:	bne	22a94 <ftello64@plt+0x111ac>
   22ab4:	cmp	r0, #0
   22ab8:	beq	22838 <ftello64@plt+0x10f50>
   22abc:	cmp	r4, #1
   22ac0:	blt	22c24 <ftello64@plt+0x1133c>
   22ac4:	str	r8, [sp, #12]
   22ac8:	mov	r8, #0
   22acc:	ldr	sl, [sp, #32]
   22ad0:	ldr	r9, [sp, #16]
   22ad4:	ldr	r6, [sp, #24]
   22ad8:	cmp	r6, #1
   22adc:	bne	22b20 <ftello64@plt+0x11238>
   22ae0:	b	22b00 <ftello64@plt+0x11218>
   22ae4:	mov	r4, ip
   22ae8:	add	sl, sl, #32
   22aec:	add	r8, r8, #1
   22af0:	cmp	r8, r4
   22af4:	bge	22c34 <ftello64@plt+0x1134c>
   22af8:	cmp	r6, #1
   22afc:	bne	22b20 <ftello64@plt+0x11238>
   22b00:	ldr	r0, [sp, #12]
   22b04:	ldr	r1, [sp, #20]
   22b08:	ldrb	r1, [r1, r0, lsl #3]
   22b0c:	ldr	r0, [sp, #32]
   22b10:	add	r0, r0, r8, lsl #5
   22b14:	bl	1ffd8 <ftello64@plt+0xe6f0>
   22b18:	cmp	r0, #0
   22b1c:	beq	22ae8 <ftello64@plt+0x11200>
   22b20:	mov	ip, r4
   22b24:	mov	r0, #0
   22b28:	mov	r1, #0
   22b2c:	ldr	r2, [r7, r1, lsl #2]
   22b30:	ldr	r3, [sl, r1, lsl #2]
   22b34:	and	r2, r3, r2
   22b38:	str	r2, [r5, r1, lsl #2]
   22b3c:	orr	r0, r2, r0
   22b40:	add	r1, r1, #1
   22b44:	cmp	r1, #8
   22b48:	bne	22b2c <ftello64@plt+0x11244>
   22b4c:	cmp	r0, #0
   22b50:	beq	22ae4 <ftello64@plt+0x111fc>
   22b54:	mov	r9, #0
   22b58:	mov	r0, #0
   22b5c:	mov	r1, #0
   22b60:	ldr	r2, [r7, r1, lsl #2]
   22b64:	ldr	r3, [sl, r1, lsl #2]
   22b68:	bic	r4, r3, r2
   22b6c:	add	r6, sp, #40	; 0x28
   22b70:	str	r4, [r6, r1, lsl #2]
   22b74:	bic	r2, r2, r3
   22b78:	str	r2, [r7, r1, lsl #2]
   22b7c:	orr	r9, r2, r9
   22b80:	orr	r0, r4, r0
   22b84:	add	r1, r1, #1
   22b88:	cmp	r1, #8
   22b8c:	bne	22b60 <ftello64@plt+0x11278>
   22b90:	cmp	r0, #0
   22b94:	beq	22be0 <ftello64@plt+0x112f8>
   22b98:	mov	r4, ip
   22b9c:	ldr	r6, [sp, #32]
   22ba0:	add	r0, r6, ip, lsl #5
   22ba4:	add	r1, sp, #40	; 0x28
   22ba8:	bl	22d48 <ftello64@plt+0x11460>
   22bac:	add	r0, r6, r8, lsl #5
   22bb0:	mov	r1, r5
   22bb4:	bl	22d48 <ftello64@plt+0x11460>
   22bb8:	add	r0, r4, r4, lsl #1
   22bbc:	ldr	r2, [sp, #28]
   22bc0:	add	r0, r2, r0, lsl #2
   22bc4:	add	r1, r8, r8, lsl #1
   22bc8:	add	r1, r2, r1, lsl #2
   22bcc:	bl	1e654 <ftello64@plt+0xcd6c>
   22bd0:	cmp	r0, #0
   22bd4:	bne	22ca0 <ftello64@plt+0x113b8>
   22bd8:	add	r4, r4, #1
   22bdc:	b	22be4 <ftello64@plt+0x112fc>
   22be0:	mov	r4, ip
   22be4:	ldr	r0, [sp, #16]
   22be8:	mov	r6, r0
   22bec:	ldr	r0, [r0, #12]
   22bf0:	ldr	r1, [sp, #36]	; 0x24
   22bf4:	ldr	r1, [r0, r1, lsl #2]
   22bf8:	add	r0, r8, r8, lsl #1
   22bfc:	ldr	r2, [sp, #28]
   22c00:	add	r0, r2, r0, lsl #2
   22c04:	bl	1e468 <ftello64@plt+0xcb80>
   22c08:	cmp	r0, #0
   22c0c:	beq	22ca0 <ftello64@plt+0x113b8>
   22c10:	cmp	r9, #0
   22c14:	beq	22c30 <ftello64@plt+0x11348>
   22c18:	mov	r9, r6
   22c1c:	ldr	r6, [sp, #24]
   22c20:	b	22ae8 <ftello64@plt+0x11200>
   22c24:	mov	r8, #0
   22c28:	ldr	r9, [sp, #16]
   22c2c:	b	22c34 <ftello64@plt+0x1134c>
   22c30:	mov	r9, r6
   22c34:	cmp	r8, r4
   22c38:	ldr	sl, [sp]
   22c3c:	bne	22c88 <ftello64@plt+0x113a0>
   22c40:	ldr	r0, [sp, #32]
   22c44:	add	r0, r0, r4, lsl #5
   22c48:	mov	r1, r7
   22c4c:	bl	22d48 <ftello64@plt+0x11460>
   22c50:	ldr	r0, [r9, #12]
   22c54:	ldr	r1, [sp, #36]	; 0x24
   22c58:	ldr	r1, [r0, r1, lsl #2]
   22c5c:	add	r0, r4, r4, lsl #1
   22c60:	ldr	r2, [sp, #28]
   22c64:	add	r0, r2, r0, lsl #2
   22c68:	bl	1dd64 <ftello64@plt+0xc47c>
   22c6c:	cmp	r0, #0
   22c70:	ldr	r6, [sp, #8]
   22c74:	bne	22ca0 <ftello64@plt+0x113b8>
   22c78:	mov	r0, r7
   22c7c:	bl	22cc8 <ftello64@plt+0x113e0>
   22c80:	add	r4, r4, #1
   22c84:	b	2283c <ftello64@plt+0x10f54>
   22c88:	ldr	r6, [sp, #8]
   22c8c:	b	2283c <ftello64@plt+0x10f54>
   22c90:	mov	r4, #0
   22c94:	mov	r0, r4
   22c98:	sub	sp, fp, #28
   22c9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22ca0:	cmp	r4, #1
   22ca4:	blt	22cc0 <ftello64@plt+0x113d8>
   22ca8:	ldr	r0, [sp, #28]
   22cac:	add	r5, r0, #8
   22cb0:	ldr	r0, [r5], #12
   22cb4:	bl	15278 <ftello64@plt+0x3990>
   22cb8:	subs	r4, r4, #1
   22cbc:	bne	22cb0 <ftello64@plt+0x113c8>
   22cc0:	mvn	r4, #0
   22cc4:	b	22c94 <ftello64@plt+0x113ac>
   22cc8:	vmov.i32	q8, #0	; 0x00000000
   22ccc:	vst1.32	{d16-d17}, [r0]!
   22cd0:	vst1.32	{d16-d17}, [r0]
   22cd4:	bx	lr
   22cd8:	mov	r2, #0
   22cdc:	ldr	ip, [r1, r2, lsl #2]
   22ce0:	ldr	r3, [r0, r2, lsl #2]
   22ce4:	orr	r3, r3, ip
   22ce8:	str	r3, [r0, r2, lsl #2]
   22cec:	add	r2, r2, #1
   22cf0:	cmp	r2, #8
   22cf4:	bne	22cdc <ftello64@plt+0x113f4>
   22cf8:	bx	lr
   22cfc:	mvn	r1, #0
   22d00:	str	r1, [r0]
   22d04:	str	r1, [r0, #4]
   22d08:	str	r1, [r0, #8]
   22d0c:	str	r1, [r0, #12]
   22d10:	str	r1, [r0, #16]
   22d14:	str	r1, [r0, #20]
   22d18:	str	r1, [r0, #24]
   22d1c:	str	r1, [r0, #28]
   22d20:	bx	lr
   22d24:	asr	r2, r1, #31
   22d28:	add	r2, r1, r2, lsr #27
   22d2c:	asr	r2, r2, #5
   22d30:	ldr	ip, [r0, r2, lsl #2]
   22d34:	and	r1, r1, #31
   22d38:	mov	r3, #1
   22d3c:	bic	r1, ip, r3, lsl r1
   22d40:	str	r1, [r0, r2, lsl #2]
   22d44:	bx	lr
   22d48:	vld1.32	{d16-d17}, [r1]!
   22d4c:	vld1.32	{d18-d19}, [r1]
   22d50:	vst1.32	{d16-d17}, [r0]!
   22d54:	vst1.32	{d18-d19}, [r0]
   22d58:	bx	lr
   22d5c:	ldr	r0, [r0]
   22d60:	add	r0, r0, r1, lsl #3
   22d64:	ldr	r1, [r0, #4]
   22d68:	uxtb	r3, r1
   22d6c:	mov	r0, #0
   22d70:	cmp	r3, #2
   22d74:	bne	22dcc <ftello64@plt+0x114e4>
   22d78:	movw	r3, #65280	; 0xff00
   22d7c:	movt	r3, #3
   22d80:	tst	r1, r3
   22d84:	moveq	r0, #1
   22d88:	bxeq	lr
   22d8c:	ands	ip, r2, #1
   22d90:	bne	22d9c <ftello64@plt+0x114b4>
   22d94:	ands	r3, r1, #1024	; 0x400
   22d98:	bne	22dcc <ftello64@plt+0x114e4>
   22d9c:	cmp	ip, #0
   22da0:	andsne	r3, r1, #2048	; 0x800
   22da4:	bne	22dcc <ftello64@plt+0x114e4>
   22da8:	tst	r2, #2
   22dac:	bne	22db8 <ftello64@plt+0x114d0>
   22db0:	ands	r3, r1, #8192	; 0x2000
   22db4:	bxne	lr
   22db8:	uxth	r0, r1
   22dbc:	mov	r1, #1
   22dc0:	eor	r0, r1, r0, lsr #15
   22dc4:	and	r1, r2, #8
   22dc8:	orr	r0, r0, r1, lsr #3
   22dcc:	bx	lr
   22dd0:	mov	ip, #0
   22dd4:	str	ip, [r0, #20]
   22dd8:	str	ip, [r0, #16]
   22ddc:	stm	r0, {r1, r2, r3}
   22de0:	str	ip, [r0, #24]
   22de4:	ldr	r1, [sp]
   22de8:	str	r1, [r0, #12]
   22dec:	bx	lr
   22df0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22df4:	add	fp, sp, #28
   22df8:	sub	sp, sp, #12
   22dfc:	mov	sl, r1
   22e00:	mov	r6, r0
   22e04:	ldr	r1, [r1, #8]
   22e08:	ldr	r5, [sl, #12]
   22e0c:	mov	r0, sp
   22e10:	bl	1dd64 <ftello64@plt+0xc47c>
   22e14:	cmp	r0, #0
   22e18:	bne	22f00 <ftello64@plt+0x11618>
   22e1c:	mov	r3, sp
   22e20:	mov	r0, r6
   22e24:	mov	r1, sl
   22e28:	mov	r2, r5
   22e2c:	bl	22fbc <ftello64@plt+0x116d4>
   22e30:	cmp	r0, #0
   22e34:	bne	22ecc <ftello64@plt+0x115e4>
   22e38:	mov	r9, #0
   22e3c:	mov	r8, sp
   22e40:	mov	r1, #0
   22e44:	cmp	r5, #1
   22e48:	bge	22e78 <ftello64@plt+0x11590>
   22e4c:	b	22ed4 <ftello64@plt+0x115ec>
   22e50:	mov	r0, r6
   22e54:	mov	r1, sl
   22e58:	mov	r2, r5
   22e5c:	mov	r3, r8
   22e60:	bl	22fbc <ftello64@plt+0x116d4>
   22e64:	cmp	r0, #0
   22e68:	mov	r1, r4
   22e6c:	bne	22ecc <ftello64@plt+0x115e4>
   22e70:	cmp	r5, #1
   22e74:	blt	22ed4 <ftello64@plt+0x115ec>
   22e78:	ldr	r0, [sl]
   22e7c:	ldr	r2, [r0, r5, lsl #2]
   22e80:	cmp	r2, #0
   22e84:	mov	r4, #0
   22e88:	addeq	r4, r1, #1
   22e8c:	ldr	r1, [r6, #120]	; 0x78
   22e90:	cmp	r4, r1
   22e94:	bgt	22edc <ftello64@plt+0x115f4>
   22e98:	str	r9, [sp, #4]
   22e9c:	ldr	r0, [r6, #100]	; 0x64
   22ea0:	sub	r5, r5, #1
   22ea4:	ldr	r0, [r0, r5, lsl #2]
   22ea8:	cmp	r0, #0
   22eac:	beq	22e50 <ftello64@plt+0x11568>
   22eb0:	mov	r0, r6
   22eb4:	mov	r1, sl
   22eb8:	mov	r2, r5
   22ebc:	mov	r3, r8
   22ec0:	bl	230e4 <ftello64@plt+0x117fc>
   22ec4:	cmp	r0, #0
   22ec8:	beq	22e50 <ftello64@plt+0x11568>
   22ecc:	mov	r7, r0
   22ed0:	b	22eec <ftello64@plt+0x11604>
   22ed4:	mov	r7, #0
   22ed8:	b	22eec <ftello64@plt+0x11604>
   22edc:	lsl	r2, r5, #2
   22ee0:	mov	r7, #0
   22ee4:	mov	r1, #0
   22ee8:	bl	117b0 <memset@plt>
   22eec:	ldr	r0, [sp, #8]
   22ef0:	bl	15278 <ftello64@plt+0x3990>
   22ef4:	mov	r0, r7
   22ef8:	sub	sp, fp, #28
   22efc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22f00:	mov	r7, r0
   22f04:	b	22ef4 <ftello64@plt+0x1160c>
   22f08:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22f0c:	add	fp, sp, #24
   22f10:	sub	sp, sp, #16
   22f14:	cmp	r3, #1
   22f18:	blt	22fb0 <ftello64@plt+0x116c8>
   22f1c:	mov	r4, r3
   22f20:	mov	r5, r2
   22f24:	mov	r6, r1
   22f28:	mov	r7, r0
   22f2c:	mov	r8, sp
   22f30:	add	r9, sp, #12
   22f34:	b	22f4c <ftello64@plt+0x11664>
   22f38:	str	r0, [r6]
   22f3c:	add	r6, r6, #4
   22f40:	add	r5, r5, #4
   22f44:	subs	r4, r4, #1
   22f48:	beq	22fb0 <ftello64@plt+0x116c8>
   22f4c:	ldr	r0, [r5]
   22f50:	ldr	r1, [r6]
   22f54:	cmp	r1, #0
   22f58:	beq	22f38 <ftello64@plt+0x11650>
   22f5c:	cmp	r0, #0
   22f60:	beq	22f3c <ftello64@plt+0x11654>
   22f64:	add	r1, r1, #4
   22f68:	add	r2, r0, #4
   22f6c:	mov	r0, r8
   22f70:	bl	20b18 <ftello64@plt+0xf230>
   22f74:	str	r0, [sp, #12]
   22f78:	cmp	r0, #0
   22f7c:	bne	22fa8 <ftello64@plt+0x116c0>
   22f80:	mov	r0, r9
   22f84:	mov	r1, r7
   22f88:	mov	r2, r8
   22f8c:	bl	21b1c <ftello64@plt+0x10234>
   22f90:	str	r0, [r6]
   22f94:	ldr	r0, [sp, #8]
   22f98:	bl	15278 <ftello64@plt+0x3990>
   22f9c:	ldr	r0, [sp, #12]
   22fa0:	cmp	r0, #0
   22fa4:	beq	22f3c <ftello64@plt+0x11654>
   22fa8:	sub	sp, fp, #24
   22fac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22fb0:	mov	r0, #0
   22fb4:	sub	sp, fp, #24
   22fb8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22fbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22fc0:	add	fp, sp, #28
   22fc4:	sub	sp, sp, #12
   22fc8:	mov	sl, r2
   22fcc:	mov	r8, r1
   22fd0:	mov	r6, r0
   22fd4:	ldr	r9, [r0, #84]	; 0x54
   22fd8:	mov	r0, #0
   22fdc:	str	r0, [sp, #8]
   22fe0:	ldr	r1, [r6, #100]	; 0x64
   22fe4:	ldr	r7, [r1, r2, lsl #2]
   22fe8:	cmp	r7, #0
   22fec:	mov	r4, r7
   22ff0:	addne	r4, r4, #4
   22ff4:	ldr	r1, [r3, #4]
   22ff8:	cmp	r1, #0
   22ffc:	beq	2308c <ftello64@plt+0x117a4>
   23000:	mov	r5, r3
   23004:	cmp	r7, #0
   23008:	beq	2305c <ftello64@plt+0x11774>
   2300c:	mov	r0, r9
   23010:	mov	r1, r5
   23014:	mov	r2, r4
   23018:	bl	23230 <ftello64@plt+0x11948>
   2301c:	str	r0, [sp, #8]
   23020:	cmp	r0, #0
   23024:	bne	230b4 <ftello64@plt+0x117cc>
   23028:	ldr	r0, [r8, #20]
   2302c:	cmp	r0, #0
   23030:	beq	2305c <ftello64@plt+0x11774>
   23034:	ldr	r0, [r6, #116]	; 0x74
   23038:	stm	sp, {r0, sl}
   2303c:	add	r3, r8, #16
   23040:	mov	r0, r9
   23044:	mov	r1, r5
   23048:	mov	r2, r4
   2304c:	bl	23308 <ftello64@plt+0x11a20>
   23050:	str	r0, [sp, #8]
   23054:	cmp	r0, #0
   23058:	bne	230b4 <ftello64@plt+0x117cc>
   2305c:	add	r0, sp, #8
   23060:	mov	r1, r9
   23064:	mov	r2, r5
   23068:	bl	21b1c <ftello64@plt+0x10234>
   2306c:	ldr	r1, [r8]
   23070:	str	r0, [r1, sl, lsl #2]
   23074:	ldr	r0, [sp, #8]
   23078:	cmp	r0, #0
   2307c:	bne	230b4 <ftello64@plt+0x117cc>
   23080:	cmp	r7, #0
   23084:	bne	2309c <ftello64@plt+0x117b4>
   23088:	b	230b0 <ftello64@plt+0x117c8>
   2308c:	ldr	r1, [r8]
   23090:	str	r0, [r1, sl, lsl #2]
   23094:	cmp	r7, #0
   23098:	beq	230b0 <ftello64@plt+0x117c8>
   2309c:	ldr	r0, [r6, #100]	; 0x64
   230a0:	ldr	r0, [r0, sl, lsl #2]
   230a4:	ldrb	r0, [r0, #52]	; 0x34
   230a8:	tst	r0, #64	; 0x40
   230ac:	bne	230bc <ftello64@plt+0x117d4>
   230b0:	mov	r0, #0
   230b4:	sub	sp, fp, #28
   230b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   230bc:	mov	r0, r6
   230c0:	mov	r1, r8
   230c4:	mov	r2, sl
   230c8:	mov	r3, r4
   230cc:	bl	2354c <ftello64@plt+0x11c64>
   230d0:	str	r0, [sp, #8]
   230d4:	cmp	r0, #0
   230d8:	moveq	r0, #0
   230dc:	sub	sp, fp, #28
   230e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   230e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   230e8:	add	fp, sp, #28
   230ec:	sub	sp, sp, #20
   230f0:	str	r3, [sp, #12]
   230f4:	mov	sl, r0
   230f8:	ldr	r0, [r0, #100]	; 0x64
   230fc:	ldr	r7, [r0, r2, lsl #2]
   23100:	ldr	r0, [r7, #20]
   23104:	cmp	r0, #1
   23108:	blt	23218 <ftello64@plt+0x11930>
   2310c:	mov	r5, r2
   23110:	mov	r6, r1
   23114:	ldr	r8, [sl, #84]	; 0x54
   23118:	add	r0, r1, #16
   2311c:	str	r0, [sp, #8]
   23120:	add	r0, r2, #1
   23124:	str	r0, [sp, #16]
   23128:	mov	r9, #0
   2312c:	b	23154 <ftello64@plt+0x1186c>
   23130:	ldr	r0, [sp, #12]
   23134:	mov	r1, r4
   23138:	bl	1e468 <ftello64@plt+0xcb80>
   2313c:	cmp	r0, #0
   23140:	beq	23224 <ftello64@plt+0x1193c>
   23144:	add	r9, r9, #1
   23148:	ldr	r0, [r7, #20]
   2314c:	cmp	r9, r0
   23150:	bge	23218 <ftello64@plt+0x11930>
   23154:	ldr	r0, [r7, #24]
   23158:	ldr	r4, [r0, r9, lsl #2]
   2315c:	ldr	r0, [r8]
   23160:	add	r0, r0, r4, lsl #3
   23164:	ldrb	r0, [r0, #6]
   23168:	tst	r0, #16
   2316c:	beq	23194 <ftello64@plt+0x118ac>
   23170:	ldr	r0, [r6, #12]
   23174:	str	r0, [sp]
   23178:	mov	r0, sl
   2317c:	mov	r1, r6
   23180:	mov	r2, r4
   23184:	mov	r3, r5
   23188:	bl	23f4c <ftello64@plt+0x12664>
   2318c:	cmp	r0, #0
   23190:	bne	231e4 <ftello64@plt+0x118fc>
   23194:	ldr	r0, [r8]
   23198:	add	r1, r0, r4, lsl #3
   2319c:	mov	r0, sl
   231a0:	mov	r2, r5
   231a4:	bl	22008 <ftello64@plt+0x10720>
   231a8:	cmp	r0, #0
   231ac:	beq	23144 <ftello64@plt+0x1185c>
   231b0:	ldr	r0, [r6]
   231b4:	ldr	r1, [sp, #16]
   231b8:	ldr	r0, [r0, r1, lsl #2]
   231bc:	cmp	r0, #0
   231c0:	beq	23144 <ftello64@plt+0x1185c>
   231c4:	ldr	r1, [r8, #12]
   231c8:	ldr	r1, [r1, r4, lsl #2]
   231cc:	add	r0, r0, #4
   231d0:	bl	1e6d0 <ftello64@plt+0xcde8>
   231d4:	mov	r1, r0
   231d8:	mov	r0, #1
   231dc:	cmp	r1, #0
   231e0:	beq	23144 <ftello64@plt+0x1185c>
   231e4:	ldr	r1, [r6, #20]
   231e8:	cmp	r1, #0
   231ec:	beq	23130 <ftello64@plt+0x11848>
   231f0:	ldr	r1, [r8, #12]
   231f4:	ldr	r2, [r1, r4, lsl #2]
   231f8:	stm	sp, {r4, r5}
   231fc:	add	r3, r0, r5
   23200:	mov	r0, sl
   23204:	ldr	r1, [sp, #8]
   23208:	bl	23be0 <ftello64@plt+0x122f8>
   2320c:	cmp	r0, #0
   23210:	beq	23130 <ftello64@plt+0x11848>
   23214:	b	23144 <ftello64@plt+0x1185c>
   23218:	mov	r0, #0
   2321c:	sub	sp, fp, #28
   23220:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23224:	mov	r0, #12
   23228:	sub	sp, fp, #28
   2322c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23230:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   23234:	add	fp, sp, #24
   23238:	sub	sp, sp, #8
   2323c:	mov	r8, r2
   23240:	mov	r5, r1
   23244:	mov	r6, r0
   23248:	mov	r0, #0
   2324c:	str	r0, [sp, #4]
   23250:	add	r0, sp, #4
   23254:	mov	r1, r6
   23258:	mov	r2, r5
   2325c:	bl	21b1c <ftello64@plt+0x10234>
   23260:	ldr	r9, [sp, #4]
   23264:	cmp	r9, #0
   23268:	bne	232f4 <ftello64@plt+0x11a0c>
   2326c:	mov	r7, r0
   23270:	ldr	r0, [r7, #28]!
   23274:	cmp	r0, #0
   23278:	bne	232e0 <ftello64@plt+0x119f8>
   2327c:	ldr	r1, [r5, #4]
   23280:	mov	r0, r7
   23284:	bl	1dfc4 <ftello64@plt+0xc6dc>
   23288:	str	r0, [sp, #4]
   2328c:	mov	r9, #12
   23290:	cmp	r0, #0
   23294:	bne	232f4 <ftello64@plt+0x11a0c>
   23298:	ldr	r0, [r5, #4]
   2329c:	cmp	r0, #1
   232a0:	blt	232e0 <ftello64@plt+0x119f8>
   232a4:	mov	r4, #0
   232a8:	ldr	r0, [r5, #8]
   232ac:	ldr	r0, [r0, r4, lsl #2]
   232b0:	add	r0, r0, r0, lsl #1
   232b4:	ldr	r1, [r6, #28]
   232b8:	add	r1, r1, r0, lsl #2
   232bc:	mov	r0, r7
   232c0:	bl	1e250 <ftello64@plt+0xc968>
   232c4:	cmp	r0, #0
   232c8:	bne	23300 <ftello64@plt+0x11a18>
   232cc:	add	r4, r4, #1
   232d0:	ldr	r1, [r5, #4]
   232d4:	cmp	r4, r1
   232d8:	blt	232a8 <ftello64@plt+0x119c0>
   232dc:	str	r0, [sp, #4]
   232e0:	mov	r0, r5
   232e4:	mov	r1, r8
   232e8:	mov	r2, r7
   232ec:	bl	2383c <ftello64@plt+0x11f54>
   232f0:	mov	r9, r0
   232f4:	mov	r0, r9
   232f8:	sub	sp, fp, #24
   232fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23300:	str	r0, [sp, #4]
   23304:	b	232f4 <ftello64@plt+0x11a0c>
   23308:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2330c:	add	fp, sp, #28
   23310:	sub	sp, sp, #12
   23314:	str	r2, [sp, #4]
   23318:	mov	ip, r0
   2331c:	ldr	r0, [r3, #4]
   23320:	cmp	r0, #1
   23324:	blt	23540 <ftello64@plt+0x11c58>
   23328:	mov	r9, r1
   2332c:	mov	r8, #0
   23330:	str	ip, [sp]
   23334:	str	r3, [sp, #8]
   23338:	b	23350 <ftello64@plt+0x11a68>
   2333c:	add	r8, r8, #1
   23340:	ldr	r3, [sp, #8]
   23344:	ldr	r0, [r3, #4]
   23348:	cmp	r8, r0
   2334c:	bge	23540 <ftello64@plt+0x11c58>
   23350:	ldr	r0, [r3, #8]
   23354:	ldr	r0, [r0, r8, lsl #2]
   23358:	add	r0, r0, r0, lsl #1
   2335c:	ldr	r1, [fp, #8]
   23360:	add	r1, r1, r0, lsl #3
   23364:	ldr	r2, [r1, #8]
   23368:	ldr	r3, [fp, #12]
   2336c:	cmp	r2, r3
   23370:	bge	2333c <ftello64@plt+0x11a54>
   23374:	ldr	r1, [r1, #4]
   23378:	ldr	r2, [fp, #12]
   2337c:	cmp	r1, r2
   23380:	blt	2333c <ftello64@plt+0x11a54>
   23384:	ldr	r1, [fp, #8]
   23388:	ldr	r2, [r1, r0, lsl #3]!
   2338c:	ldr	r0, [ip]
   23390:	ldr	sl, [r0, r2, lsl #3]
   23394:	ldr	r1, [r1, #12]
   23398:	ldr	r2, [fp, #12]
   2339c:	cmp	r1, r2
   233a0:	bne	23408 <ftello64@plt+0x11b20>
   233a4:	ldr	r1, [r9, #4]
   233a8:	cmp	r1, #1
   233ac:	blt	2333c <ftello64@plt+0x11a54>
   233b0:	ldmib	r9, {r2, r3}
   233b4:	mvn	r6, #0
   233b8:	mov	r5, #0
   233bc:	mvn	r1, #0
   233c0:	b	233dc <ftello64@plt+0x11af4>
   233c4:	ldr	r4, [r0, r7, lsl #3]
   233c8:	cmp	sl, r4
   233cc:	moveq	r6, r7
   233d0:	add	r5, r5, #1
   233d4:	cmp	r5, r2
   233d8:	bge	23478 <ftello64@plt+0x11b90>
   233dc:	ldr	r7, [r3, r5, lsl #2]
   233e0:	add	r4, r0, r7, lsl #3
   233e4:	ldrb	r4, [r4, #4]
   233e8:	cmp	r4, #9
   233ec:	beq	233c4 <ftello64@plt+0x11adc>
   233f0:	cmp	r4, #8
   233f4:	bne	233d0 <ftello64@plt+0x11ae8>
   233f8:	ldr	r4, [r0, r7, lsl #3]
   233fc:	cmp	sl, r4
   23400:	moveq	r1, r7
   23404:	b	233d0 <ftello64@plt+0x11ae8>
   23408:	ldr	r0, [r9, #4]
   2340c:	cmp	r0, #1
   23410:	blt	2333c <ftello64@plt+0x11a54>
   23414:	mov	r5, #0
   23418:	b	2342c <ftello64@plt+0x11b44>
   2341c:	ldr	r0, [r9, #4]
   23420:	add	r5, r5, #1
   23424:	cmp	r5, r0
   23428:	bge	2333c <ftello64@plt+0x11a54>
   2342c:	ldr	r0, [r9, #8]
   23430:	ldr	r1, [r0, r5, lsl #2]
   23434:	ldr	r0, [ip]
   23438:	add	r2, r0, r1, lsl #3
   2343c:	ldrb	r2, [r2, #4]
   23440:	orr	r2, r2, #1
   23444:	cmp	r2, #9
   23448:	bne	2341c <ftello64@plt+0x11b34>
   2344c:	ldr	r0, [r0, r1, lsl #3]
   23450:	cmp	sl, r0
   23454:	bne	2341c <ftello64@plt+0x11b34>
   23458:	mov	r0, ip
   2345c:	mov	r2, r9
   23460:	ldr	r3, [sp, #4]
   23464:	bl	23a2c <ftello64@plt+0x12144>
   23468:	ldr	ip, [sp]
   2346c:	cmp	r0, #0
   23470:	beq	2341c <ftello64@plt+0x11b34>
   23474:	b	23544 <ftello64@plt+0x11c5c>
   23478:	cmp	r1, #0
   2347c:	bmi	2349c <ftello64@plt+0x11bb4>
   23480:	mov	r0, ip
   23484:	mov	r2, r9
   23488:	ldr	r3, [sp, #4]
   2348c:	bl	23a2c <ftello64@plt+0x12144>
   23490:	ldr	ip, [sp]
   23494:	cmp	r0, #0
   23498:	bne	23544 <ftello64@plt+0x11c5c>
   2349c:	cmp	r6, #0
   234a0:	bmi	2333c <ftello64@plt+0x11a54>
   234a4:	ldr	r0, [r9, #4]
   234a8:	cmp	r0, #1
   234ac:	blt	2333c <ftello64@plt+0x11a54>
   234b0:	mov	sl, #0
   234b4:	b	234d0 <ftello64@plt+0x11be8>
   234b8:	mov	r6, r5
   234bc:	mov	ip, r7
   234c0:	ldr	r0, [r9, #4]
   234c4:	add	sl, sl, #1
   234c8:	cmp	sl, r0
   234cc:	bge	2333c <ftello64@plt+0x11a54>
   234d0:	ldr	r0, [r9, #8]
   234d4:	ldr	r4, [r0, sl, lsl #2]
   234d8:	add	r5, r4, r4, lsl #1
   234dc:	ldr	r0, [ip, #28]
   234e0:	add	r0, r0, r5, lsl #2
   234e4:	mov	r1, r6
   234e8:	mov	r7, ip
   234ec:	bl	1e6d0 <ftello64@plt+0xcde8>
   234f0:	cmp	r0, #0
   234f4:	bne	234bc <ftello64@plt+0x11bd4>
   234f8:	ldr	r0, [r7, #24]
   234fc:	add	r0, r0, r5, lsl #2
   23500:	mov	r5, r6
   23504:	mov	r1, r6
   23508:	bl	1e6d0 <ftello64@plt+0xcde8>
   2350c:	cmp	r0, #0
   23510:	bne	234b8 <ftello64@plt+0x11bd0>
   23514:	mov	r0, r7
   23518:	mov	r1, r4
   2351c:	mov	r2, r9
   23520:	ldr	r3, [sp, #4]
   23524:	bl	23a2c <ftello64@plt+0x12144>
   23528:	cmp	r0, #0
   2352c:	bne	23544 <ftello64@plt+0x11c5c>
   23530:	sub	sl, sl, #1
   23534:	mov	r6, r5
   23538:	ldr	ip, [sp]
   2353c:	b	234c0 <ftello64@plt+0x11bd8>
   23540:	mov	r0, #0
   23544:	sub	sp, fp, #28
   23548:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2354c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23550:	add	fp, sp, #28
   23554:	sub	sp, sp, #84	; 0x54
   23558:	mov	r4, r3
   2355c:	mov	r7, r2
   23560:	str	r1, [sp, #52]	; 0x34
   23564:	ldr	r1, [r0, #84]	; 0x54
   23568:	str	r1, [sp, #48]	; 0x30
   2356c:	str	r0, [sp, #44]	; 0x2c
   23570:	mov	r1, r2
   23574:	bl	20d4c <ftello64@plt+0xf464>
   23578:	str	r0, [sp, #20]
   2357c:	mov	sl, #0
   23580:	cmn	r0, #1
   23584:	beq	23820 <ftello64@plt+0x11f38>
   23588:	str	sl, [sp, #56]	; 0x38
   2358c:	str	r4, [sp, #24]
   23590:	ldr	r0, [r4, #4]
   23594:	cmp	r0, #1
   23598:	blt	23820 <ftello64@plt+0x11f38>
   2359c:	add	r0, r7, #1
   235a0:	str	r0, [sp, #8]
   235a4:	add	r0, sp, #56	; 0x38
   235a8:	add	r0, r0, #16
   235ac:	str	r0, [sp, #28]
   235b0:	ldr	r2, [sp, #52]	; 0x34
   235b4:	add	r0, r2, #16
   235b8:	str	r0, [sp, #32]
   235bc:	ldr	r0, [sp, #20]
   235c0:	add	r0, r0, r0, lsl #1
   235c4:	str	r0, [sp, #16]
   235c8:	lsl	r0, r0, #3
   235cc:	str	r0, [sp, #12]
   235d0:	mov	r1, #0
   235d4:	ldr	sl, [sp, #24]
   235d8:	ldr	r3, [sp, #48]	; 0x30
   235dc:	str	r7, [sp, #40]	; 0x28
   235e0:	b	235f8 <ftello64@plt+0x11d10>
   235e4:	ldr	r1, [sp, #36]	; 0x24
   235e8:	add	r1, r1, #1
   235ec:	ldr	r0, [sl, #4]
   235f0:	cmp	r1, r0
   235f4:	bge	23808 <ftello64@plt+0x11f20>
   235f8:	ldr	r0, [sl, #8]
   235fc:	str	r1, [sp, #36]	; 0x24
   23600:	ldr	r9, [r0, r1, lsl #2]
   23604:	ldr	r0, [r3]
   23608:	add	r0, r0, r9, lsl #3
   2360c:	ldrb	r0, [r0, #4]
   23610:	ldr	r1, [r2, #8]
   23614:	cmp	r9, r1
   23618:	bne	23634 <ftello64@plt+0x11d4c>
   2361c:	cmp	r0, #4
   23620:	bne	235e4 <ftello64@plt+0x11cfc>
   23624:	ldr	r0, [r2, #12]
   23628:	cmp	r0, r7
   2362c:	bne	2363c <ftello64@plt+0x11d54>
   23630:	b	235e4 <ftello64@plt+0x11cfc>
   23634:	cmp	r0, #4
   23638:	bne	235e4 <ftello64@plt+0x11cfc>
   2363c:	ldr	r0, [sp, #44]	; 0x2c
   23640:	ldr	r0, [r0, #116]	; 0x74
   23644:	ldr	r1, [sp, #16]
   23648:	add	r5, r0, r1, lsl #3
   2364c:	ldr	r4, [sp, #12]
   23650:	ldr	r8, [sp, #20]
   23654:	b	23674 <ftello64@plt+0x11d8c>
   23658:	mov	r0, r5
   2365c:	add	r4, r4, #24
   23660:	add	r5, r0, #24
   23664:	add	r8, r8, #1
   23668:	ldrb	r0, [r0, #20]
   2366c:	cmp	r0, #0
   23670:	beq	235e4 <ftello64@plt+0x11cfc>
   23674:	ldr	r0, [r5]
   23678:	cmp	r0, r9
   2367c:	bne	23658 <ftello64@plt+0x11d70>
   23680:	ldr	r0, [r5, #8]
   23684:	ldr	r1, [r5, #12]
   23688:	subs	r0, r1, r0
   2368c:	add	r6, r0, r7
   23690:	beq	236a0 <ftello64@plt+0x11db8>
   23694:	ldr	r0, [r3, #12]
   23698:	add	r0, r0, r9, lsl #2
   2369c:	b	236b0 <ftello64@plt+0x11dc8>
   236a0:	ldr	r0, [r3, #20]
   236a4:	add	r1, r9, r9, lsl #1
   236a8:	add	r0, r0, r1, lsl #2
   236ac:	ldr	r0, [r0, #8]
   236b0:	ldr	r1, [r2, #12]
   236b4:	cmp	r6, r1
   236b8:	bgt	23658 <ftello64@plt+0x11d70>
   236bc:	ldr	r1, [r2]
   236c0:	ldr	r1, [r1, r6, lsl #2]
   236c4:	cmp	r1, #0
   236c8:	beq	23658 <ftello64@plt+0x11d70>
   236cc:	ldr	r7, [r0]
   236d0:	add	r0, r1, #4
   236d4:	mov	r1, r7
   236d8:	bl	1e6d0 <ftello64@plt+0xcde8>
   236dc:	cmp	r0, #0
   236e0:	beq	237f4 <ftello64@plt+0x11f0c>
   236e4:	str	r7, [sp]
   236e8:	str	r6, [sp, #4]
   236ec:	ldr	r0, [sp, #44]	; 0x2c
   236f0:	ldr	r1, [sp, #32]
   236f4:	mov	r2, r9
   236f8:	ldr	r7, [sp, #40]	; 0x28
   236fc:	mov	r3, r7
   23700:	bl	23be0 <ftello64@plt+0x122f8>
   23704:	cmp	r0, #0
   23708:	mov	r0, r5
   2370c:	ldr	r2, [sp, #52]	; 0x34
   23710:	ldr	r3, [sp, #48]	; 0x30
   23714:	bne	2365c <ftello64@plt+0x11d74>
   23718:	ldr	r0, [sp, #56]	; 0x38
   2371c:	cmp	r0, #0
   23720:	bne	23754 <ftello64@plt+0x11e6c>
   23724:	mov	r0, r2
   23728:	mov	r1, #12
   2372c:	vld1.32	{d16-d17}, [r0], r1
   23730:	vld1.32	{d18-d19}, [r0]
   23734:	add	r0, sp, #56	; 0x38
   23738:	vst1.64	{d16-d17}, [r0], r1
   2373c:	vst1.32	{d18-d19}, [r0]
   23740:	ldr	r0, [sp, #28]
   23744:	ldr	r1, [sp, #32]
   23748:	bl	1e654 <ftello64@plt+0xcd6c>
   2374c:	cmp	r0, #0
   23750:	bne	2382c <ftello64@plt+0x11f44>
   23754:	str	r7, [sp, #68]	; 0x44
   23758:	str	r9, [sp, #64]	; 0x40
   2375c:	ldr	r0, [sp, #28]
   23760:	mov	r1, r8
   23764:	bl	1e468 <ftello64@plt+0xcb80>
   23768:	cmp	r0, #0
   2376c:	beq	23834 <ftello64@plt+0x11f4c>
   23770:	mov	r0, r7
   23774:	ldr	r7, [sp, #56]	; 0x38
   23778:	ldr	r5, [r7, r0, lsl #2]
   2377c:	ldr	r0, [sp, #44]	; 0x2c
   23780:	add	r1, sp, #56	; 0x38
   23784:	bl	22df0 <ftello64@plt+0x11508>
   23788:	cmp	r0, #0
   2378c:	bne	2382c <ftello64@plt+0x11f44>
   23790:	ldr	r0, [sp, #52]	; 0x34
   23794:	ldr	r1, [r0, #4]
   23798:	cmp	r1, #0
   2379c:	beq	237b8 <ftello64@plt+0x11ed0>
   237a0:	ldr	r0, [sp, #48]	; 0x30
   237a4:	mov	r2, r7
   237a8:	ldr	r3, [sp, #8]
   237ac:	bl	22f08 <ftello64@plt+0x11620>
   237b0:	cmp	r0, #0
   237b4:	bne	2382c <ftello64@plt+0x11f44>
   237b8:	ldr	r0, [sp, #40]	; 0x28
   237bc:	str	r5, [r7, r0, lsl #2]
   237c0:	mov	r7, r0
   237c4:	ldr	r5, [sp, #28]
   237c8:	mov	r0, r5
   237cc:	mov	r1, r8
   237d0:	bl	1e6d0 <ftello64@plt+0xcde8>
   237d4:	sub	r1, r0, #1
   237d8:	mov	r0, r5
   237dc:	bl	1eae4 <ftello64@plt+0xd1fc>
   237e0:	ldr	r0, [sp, #44]	; 0x2c
   237e4:	ldr	r0, [r0, #116]	; 0x74
   237e8:	add	r0, r0, r4
   237ec:	ldr	sl, [sp, #24]
   237f0:	b	237fc <ftello64@plt+0x11f14>
   237f4:	mov	r0, r5
   237f8:	ldr	r7, [sp, #40]	; 0x28
   237fc:	ldr	r2, [sp, #52]	; 0x34
   23800:	ldr	r3, [sp, #48]	; 0x30
   23804:	b	2365c <ftello64@plt+0x11d74>
   23808:	mov	sl, #0
   2380c:	ldr	r0, [sp, #56]	; 0x38
   23810:	cmp	r0, #0
   23814:	beq	23820 <ftello64@plt+0x11f38>
   23818:	ldr	r0, [sp, #80]	; 0x50
   2381c:	bl	15278 <ftello64@plt+0x3990>
   23820:	mov	r0, sl
   23824:	sub	sp, fp, #28
   23828:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2382c:	mov	sl, r0
   23830:	b	2380c <ftello64@plt+0x11f24>
   23834:	mov	sl, #12
   23838:	b	2380c <ftello64@plt+0x11f24>
   2383c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23840:	add	fp, sp, #28
   23844:	sub	sp, sp, #4
   23848:	mov	r9, r2
   2384c:	mov	r8, r0
   23850:	ldr	r2, [r1, #4]
   23854:	mov	r0, #0
   23858:	cmp	r2, #0
   2385c:	beq	23a18 <ftello64@plt+0x12130>
   23860:	mov	sl, r1
   23864:	ldr	r1, [r9, #4]
   23868:	cmp	r1, #0
   2386c:	beq	23a18 <ftello64@plt+0x12130>
   23870:	add	r0, r1, r2
   23874:	ldm	r8, {r1, r2}
   23878:	add	r2, r2, r0
   2387c:	cmp	r2, r1
   23880:	ble	238a4 <ftello64@plt+0x11fbc>
   23884:	add	r4, r1, r0
   23888:	lsl	r1, r4, #2
   2388c:	ldr	r0, [r8, #8]
   23890:	bl	25890 <ftello64@plt+0x13fa8>
   23894:	cmp	r0, #0
   23898:	beq	23a20 <ftello64@plt+0x12138>
   2389c:	str	r4, [r8]
   238a0:	str	r0, [r8, #8]
   238a4:	ldr	r1, [r8, #4]
   238a8:	ldr	r6, [sl, #4]
   238ac:	ldr	r0, [sl, #8]
   238b0:	add	r3, r6, r1
   238b4:	ldr	r5, [r9, #4]
   238b8:	ldr	r2, [r9, #8]
   238bc:	add	ip, r3, r5
   238c0:	sub	r7, r1, #1
   238c4:	sub	r3, r5, #1
   238c8:	sub	r4, r6, #1
   238cc:	ldr	r1, [r2, r3, lsl #2]
   238d0:	ldr	r6, [r0, r4, lsl #2]
   238d4:	cmp	r6, r1
   238d8:	beq	238f4 <ftello64@plt+0x1200c>
   238dc:	blt	23924 <ftello64@plt+0x1203c>
   238e0:	sub	r1, r4, #1
   238e4:	cmp	r4, #0
   238e8:	mov	r4, r1
   238ec:	bgt	238cc <ftello64@plt+0x11fe4>
   238f0:	b	23974 <ftello64@plt+0x1208c>
   238f4:	cmp	r7, #0
   238f8:	bmi	23954 <ftello64@plt+0x1206c>
   238fc:	ldr	r5, [r8, #8]
   23900:	mov	r1, r7
   23904:	ldr	r7, [r5, r1, lsl #2]
   23908:	cmp	r7, r6
   2390c:	ble	23930 <ftello64@plt+0x12048>
   23910:	sub	r7, r1, #1
   23914:	cmp	r1, #0
   23918:	mov	r1, r7
   2391c:	bgt	23904 <ftello64@plt+0x1201c>
   23920:	b	23954 <ftello64@plt+0x1206c>
   23924:	subs	r3, r3, #1
   23928:	bge	238cc <ftello64@plt+0x11fe4>
   2392c:	b	23974 <ftello64@plt+0x1208c>
   23930:	ldr	r7, [r8, #8]
   23934:	ldr	r7, [r7, r1, lsl #2]
   23938:	cmp	r7, r6
   2393c:	mov	r7, r1
   23940:	bne	23954 <ftello64@plt+0x1206c>
   23944:	mov	r7, r1
   23948:	cmp	r4, #1
   2394c:	bge	23968 <ftello64@plt+0x12080>
   23950:	b	23974 <ftello64@plt+0x1208c>
   23954:	ldr	r1, [r8, #8]
   23958:	sub	ip, ip, #1
   2395c:	str	r6, [r1, ip, lsl #2]
   23960:	cmp	r4, #1
   23964:	blt	23974 <ftello64@plt+0x1208c>
   23968:	subs	r3, r3, #1
   2396c:	sub	r4, r4, #1
   23970:	bge	238cc <ftello64@plt+0x11fe4>
   23974:	ldr	r1, [sl, #4]
   23978:	ldr	r7, [r8, #4]
   2397c:	add	r0, r7, r1
   23980:	ldr	r3, [r9, #4]
   23984:	add	r0, r0, r3
   23988:	sub	r0, r0, #1
   2398c:	sub	r6, r0, ip
   23990:	add	r2, r6, #1
   23994:	add	r5, r2, r7
   23998:	str	r5, [r8, #4]
   2399c:	cmp	r7, #1
   239a0:	blt	23a04 <ftello64@plt+0x1211c>
   239a4:	cmp	r6, #0
   239a8:	bmi	23a04 <ftello64@plt+0x1211c>
   239ac:	add	r3, r7, r3
   239b0:	add	r1, r3, r1
   239b4:	sub	r3, r1, ip
   239b8:	ldr	r1, [r8, #8]
   239bc:	add	r3, r1, r3, lsl #2
   239c0:	sub	r7, r7, #1
   239c4:	ldr	r6, [r1, r7, lsl #2]
   239c8:	ldr	r5, [r1, r0, lsl #2]
   239cc:	cmp	r5, r6
   239d0:	bgt	239ec <ftello64@plt+0x12104>
   239d4:	str	r6, [r3, r7, lsl #2]
   239d8:	sub	r6, r7, #1
   239dc:	cmp	r7, #0
   239e0:	mov	r7, r6
   239e4:	bgt	239c4 <ftello64@plt+0x120dc>
   239e8:	b	23a04 <ftello64@plt+0x1211c>
   239ec:	str	r5, [r3, r7, lsl #2]
   239f0:	sub	r3, r3, #4
   239f4:	subs	r2, r2, #1
   239f8:	sub	r0, r0, #1
   239fc:	bne	239c4 <ftello64@plt+0x120dc>
   23a00:	mov	r2, #0
   23a04:	ldr	r0, [r8, #8]
   23a08:	add	r1, r0, ip, lsl #2
   23a0c:	lsl	r2, r2, #2
   23a10:	bl	115c4 <memcpy@plt>
   23a14:	mov	r0, #0
   23a18:	sub	sp, fp, #28
   23a1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23a20:	mov	r0, #12
   23a24:	sub	sp, fp, #28
   23a28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23a2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23a30:	add	fp, sp, #28
   23a34:	sub	sp, sp, #28
   23a38:	str	r3, [sp]
   23a3c:	mov	r6, r1
   23a40:	str	r0, [sp, #12]
   23a44:	ldr	r0, [r0, #28]
   23a48:	mov	r4, #0
   23a4c:	str	r4, [sp, #20]
   23a50:	str	r4, [sp, #16]
   23a54:	str	r4, [sp, #24]
   23a58:	add	r1, r1, r1, lsl #1
   23a5c:	add	r1, r0, r1, lsl #2
   23a60:	mov	r8, r1
   23a64:	ldr	r0, [r8, #4]!
   23a68:	cmp	r0, #1
   23a6c:	blt	23bc4 <ftello64@plt+0x122dc>
   23a70:	str	r2, [sp, #4]
   23a74:	str	r1, [sp, #8]
   23a78:	add	sl, r1, #8
   23a7c:	mov	r5, #0
   23a80:	b	23ac8 <ftello64@plt+0x121e0>
   23a84:	ldr	r0, [sp, #4]
   23a88:	mov	r1, r9
   23a8c:	bl	1e6d0 <ftello64@plt+0xcde8>
   23a90:	cmp	r0, #0
   23a94:	beq	23b2c <ftello64@plt+0x12244>
   23a98:	ldr	r0, [sp, #12]
   23a9c:	ldr	r0, [r0, #28]
   23aa0:	add	r2, r0, r7, lsl #2
   23aa4:	add	r0, sp, #16
   23aa8:	ldr	r1, [sp]
   23aac:	bl	2383c <ftello64@plt+0x11f54>
   23ab0:	cmp	r0, #0
   23ab4:	bne	23bd8 <ftello64@plt+0x122f0>
   23ab8:	add	r5, r5, #1
   23abc:	ldr	r0, [r8]
   23ac0:	cmp	r5, r0
   23ac4:	bge	23b60 <ftello64@plt+0x12278>
   23ac8:	ldr	r0, [sl]
   23acc:	ldr	r0, [r0, r5, lsl #2]
   23ad0:	cmp	r0, r6
   23ad4:	beq	23ab8 <ftello64@plt+0x121d0>
   23ad8:	ldr	r1, [sp, #12]
   23adc:	ldr	r1, [r1]
   23ae0:	add	r1, r1, r0, lsl #3
   23ae4:	ldrb	r1, [r1, #4]
   23ae8:	tst	r1, #8
   23aec:	beq	23ab8 <ftello64@plt+0x121d0>
   23af0:	ldr	r1, [sp, #12]
   23af4:	ldr	r1, [r1, #20]
   23af8:	add	r7, r0, r0, lsl #1
   23afc:	add	r0, r1, r7, lsl #2
   23b00:	ldr	r1, [r0, #4]
   23b04:	ldr	r0, [r0, #8]
   23b08:	ldr	r9, [r0]
   23b0c:	mvn	r4, #0
   23b10:	cmp	r1, #2
   23b14:	ldrge	r4, [r0, #4]
   23b18:	ldr	r0, [sp, #8]
   23b1c:	mov	r1, r9
   23b20:	bl	1e6d0 <ftello64@plt+0xcde8>
   23b24:	cmp	r0, #0
   23b28:	beq	23a84 <ftello64@plt+0x1219c>
   23b2c:	cmp	r4, #1
   23b30:	blt	23ab8 <ftello64@plt+0x121d0>
   23b34:	ldr	r0, [sp, #8]
   23b38:	mov	r1, r4
   23b3c:	bl	1e6d0 <ftello64@plt+0xcde8>
   23b40:	cmp	r0, #0
   23b44:	bne	23ab8 <ftello64@plt+0x121d0>
   23b48:	ldr	r0, [sp, #4]
   23b4c:	mov	r1, r4
   23b50:	bl	1e6d0 <ftello64@plt+0xcde8>
   23b54:	cmp	r0, #0
   23b58:	bne	23a98 <ftello64@plt+0x121b0>
   23b5c:	b	23ab8 <ftello64@plt+0x121d0>
   23b60:	cmp	r0, #1
   23b64:	blt	23bc0 <ftello64@plt+0x122d8>
   23b68:	mov	r6, #0
   23b6c:	add	r4, sp, #16
   23b70:	ldr	r7, [sp, #4]
   23b74:	b	23b88 <ftello64@plt+0x122a0>
   23b78:	add	r6, r6, #1
   23b7c:	ldr	r0, [r8]
   23b80:	cmp	r6, r0
   23b84:	bge	23bc0 <ftello64@plt+0x122d8>
   23b88:	ldr	r0, [sl]
   23b8c:	ldr	r5, [r0, r6, lsl #2]
   23b90:	mov	r0, r4
   23b94:	mov	r1, r5
   23b98:	bl	1e6d0 <ftello64@plt+0xcde8>
   23b9c:	cmp	r0, #0
   23ba0:	bne	23b78 <ftello64@plt+0x12290>
   23ba4:	mov	r0, r7
   23ba8:	mov	r1, r5
   23bac:	bl	1e6d0 <ftello64@plt+0xcde8>
   23bb0:	sub	r1, r0, #1
   23bb4:	mov	r0, r7
   23bb8:	bl	1eae4 <ftello64@plt+0xd1fc>
   23bbc:	b	23b78 <ftello64@plt+0x12290>
   23bc0:	mov	r4, #0
   23bc4:	ldr	r0, [sp, #24]
   23bc8:	bl	15278 <ftello64@plt+0x3990>
   23bcc:	mov	r0, r4
   23bd0:	sub	sp, fp, #28
   23bd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23bd8:	mov	r4, r0
   23bdc:	b	23bc4 <ftello64@plt+0x122dc>
   23be0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23be4:	add	fp, sp, #28
   23be8:	sub	sp, sp, #20
   23bec:	str	r2, [sp, #12]
   23bf0:	mov	r6, r1
   23bf4:	mov	r7, r0
   23bf8:	str	r3, [sp, #16]
   23bfc:	mov	r1, r3
   23c00:	bl	20d4c <ftello64@plt+0xf464>
   23c04:	str	r0, [sp, #8]
   23c08:	ldr	r1, [fp, #12]
   23c0c:	mov	r0, r7
   23c10:	bl	20d4c <ftello64@plt+0xf464>
   23c14:	mov	r4, r0
   23c18:	ldr	r0, [r6, #4]
   23c1c:	cmp	r0, #1
   23c20:	blt	23ca4 <ftello64@plt+0x123bc>
   23c24:	ldr	sl, [r7, #84]	; 0x54
   23c28:	mov	r5, #0
   23c2c:	ldr	r0, [r6, #8]
   23c30:	ldr	r1, [r0, r5, lsl #2]
   23c34:	add	r0, r1, r1, lsl #1
   23c38:	ldr	r2, [r7, #116]	; 0x74
   23c3c:	ldr	r0, [r2, r0, lsl #3]
   23c40:	ldr	r2, [sl]
   23c44:	ldr	r9, [r2, r0, lsl #3]
   23c48:	ldr	r0, [sp, #16]
   23c4c:	str	r0, [sp]
   23c50:	ldr	r0, [sp, #8]
   23c54:	str	r0, [sp, #4]
   23c58:	mov	r0, r7
   23c5c:	mov	r2, r9
   23c60:	ldr	r3, [sp, #12]
   23c64:	bl	23cbc <ftello64@plt+0x123d4>
   23c68:	mov	r8, r0
   23c6c:	ldr	r0, [r6, #8]
   23c70:	ldr	r1, [r0, r5, lsl #2]
   23c74:	ldr	r0, [fp, #12]
   23c78:	stm	sp, {r0, r4}
   23c7c:	mov	r0, r7
   23c80:	mov	r2, r9
   23c84:	ldr	r3, [fp, #8]
   23c88:	bl	23cbc <ftello64@plt+0x123d4>
   23c8c:	cmp	r0, r8
   23c90:	bne	23cb0 <ftello64@plt+0x123c8>
   23c94:	add	r5, r5, #1
   23c98:	ldr	r0, [r6, #4]
   23c9c:	cmp	r5, r0
   23ca0:	blt	23c2c <ftello64@plt+0x12344>
   23ca4:	mov	r0, #0
   23ca8:	sub	sp, fp, #28
   23cac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23cb0:	mov	r0, #1
   23cb4:	sub	sp, fp, #28
   23cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23cbc:	push	{r4, r5, fp, lr}
   23cc0:	add	fp, sp, #8
   23cc4:	sub	sp, sp, #8
   23cc8:	ldr	r4, [r0, #116]	; 0x74
   23ccc:	add	r1, r1, r1, lsl #1
   23cd0:	add	r4, r4, r1, lsl #3
   23cd4:	ldr	ip, [r4, #8]
   23cd8:	mvn	r1, #0
   23cdc:	ldr	lr, [fp, #8]
   23ce0:	cmp	ip, lr
   23ce4:	bgt	23d34 <ftello64@plt+0x1244c>
   23ce8:	ldr	r4, [r4, #12]
   23cec:	mov	r1, #1
   23cf0:	cmp	r4, lr
   23cf4:	blt	23d34 <ftello64@plt+0x1244c>
   23cf8:	sub	r1, r4, lr
   23cfc:	clz	r1, r1
   23d00:	lsr	r4, r1, #5
   23d04:	mov	r5, #1
   23d08:	lsl	r1, r4, #1
   23d0c:	cmp	ip, lr
   23d10:	orreq	r1, r5, r4, lsl #1
   23d14:	cmp	r1, #0
   23d18:	beq	23d30 <ftello64@plt+0x12448>
   23d1c:	ldr	r5, [fp, #12]
   23d20:	str	r5, [sp]
   23d24:	bl	23d40 <ftello64@plt+0x12458>
   23d28:	sub	sp, fp, #8
   23d2c:	pop	{r4, r5, fp, pc}
   23d30:	mov	r1, #0
   23d34:	mov	r0, r1
   23d38:	sub	sp, fp, #8
   23d3c:	pop	{r4, r5, fp, pc}
   23d40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23d44:	add	fp, sp, #28
   23d48:	sub	sp, sp, #36	; 0x24
   23d4c:	mov	r6, r2
   23d50:	mov	r5, r1
   23d54:	mov	r7, r0
   23d58:	ldr	r4, [r0, #84]	; 0x54
   23d5c:	ldr	r0, [r4, #24]
   23d60:	str	r3, [sp, #32]
   23d64:	add	r1, r3, r3, lsl #1
   23d68:	add	r0, r0, r1, lsl #2
   23d6c:	mov	r2, r0
   23d70:	ldr	r1, [r2, #4]!
   23d74:	str	r2, [sp, #24]
   23d78:	cmp	r1, #1
   23d7c:	blt	23f24 <ftello64@plt+0x1263c>
   23d80:	mov	r1, #1
   23d84:	mvn	r2, r1, lsl r6
   23d88:	str	r2, [sp, #16]
   23d8c:	lsl	r1, r1, r6
   23d90:	str	r1, [sp, #20]
   23d94:	mov	sl, #0
   23d98:	cmp	r6, #31
   23d9c:	mov	r1, #0
   23da0:	movwgt	r1, #1
   23da4:	and	r2, r5, #2
   23da8:	str	r2, [sp, #8]
   23dac:	orr	r1, r1, r2, lsr #1
   23db0:	str	r1, [sp, #12]
   23db4:	add	r0, r0, #8
   23db8:	str	r0, [sp, #28]
   23dbc:	and	r0, r5, #1
   23dc0:	str	r0, [sp, #4]
   23dc4:	b	23ddc <ftello64@plt+0x124f4>
   23dc8:	ldr	r0, [sp, #24]
   23dcc:	ldr	r0, [r0]
   23dd0:	add	sl, sl, #1
   23dd4:	cmp	sl, r0
   23dd8:	bge	23f24 <ftello64@plt+0x1263c>
   23ddc:	ldr	r0, [sp, #28]
   23de0:	ldr	r0, [r0]
   23de4:	ldr	r8, [r0, sl, lsl #2]
   23de8:	ldr	r0, [r4]
   23dec:	add	r1, r0, r8, lsl #3
   23df0:	ldrb	r1, [r1, #4]
   23df4:	cmp	r1, #9
   23df8:	beq	23ee4 <ftello64@plt+0x125fc>
   23dfc:	cmp	r1, #8
   23e00:	beq	23f00 <ftello64@plt+0x12618>
   23e04:	cmp	r1, #4
   23e08:	bne	23dc8 <ftello64@plt+0x124e0>
   23e0c:	ldr	r0, [fp, #8]
   23e10:	cmn	r0, #1
   23e14:	beq	23dc8 <ftello64@plt+0x124e0>
   23e18:	ldr	r0, [r7, #116]	; 0x74
   23e1c:	ldr	r1, [fp, #8]
   23e20:	add	r1, r1, r1, lsl #1
   23e24:	add	r0, r0, r1, lsl #3
   23e28:	add	r9, r0, #16
   23e2c:	b	23e50 <ftello64@plt+0x12568>
   23e30:	ldr	r0, [r9]
   23e34:	ldr	r1, [sp, #16]
   23e38:	and	r0, r0, r1
   23e3c:	str	r0, [r9]
   23e40:	ldrb	r0, [r9, #4]
   23e44:	add	r9, r9, #24
   23e48:	cmp	r0, #0
   23e4c:	beq	23dc8 <ftello64@plt+0x124e0>
   23e50:	ldr	r0, [r9, #-16]
   23e54:	cmp	r0, r8
   23e58:	bne	23e40 <ftello64@plt+0x12558>
   23e5c:	cmp	r6, #31
   23e60:	bgt	23e74 <ftello64@plt+0x1258c>
   23e64:	ldr	r0, [r9]
   23e68:	ldr	r1, [sp, #20]
   23e6c:	tst	r0, r1
   23e70:	beq	23e40 <ftello64@plt+0x12558>
   23e74:	ldr	r0, [r4, #20]
   23e78:	add	r1, r8, r8, lsl #1
   23e7c:	add	r0, r0, r1, lsl #2
   23e80:	ldr	r0, [r0, #8]
   23e84:	ldr	r3, [r0]
   23e88:	ldr	r0, [sp, #32]
   23e8c:	cmp	r3, r0
   23e90:	beq	23f30 <ftello64@plt+0x12648>
   23e94:	ldr	r0, [fp, #8]
   23e98:	str	r0, [sp]
   23e9c:	mov	r0, r7
   23ea0:	mov	r1, r5
   23ea4:	mov	r2, r6
   23ea8:	bl	23d40 <ftello64@plt+0x12458>
   23eac:	cmp	r0, #0
   23eb0:	beq	23ec8 <ftello64@plt+0x125e0>
   23eb4:	cmn	r0, #1
   23eb8:	beq	23f44 <ftello64@plt+0x1265c>
   23ebc:	cmp	r6, #31
   23ec0:	ble	23e30 <ftello64@plt+0x12548>
   23ec4:	b	23e40 <ftello64@plt+0x12558>
   23ec8:	ldr	r0, [sp, #12]
   23ecc:	cmp	r0, #0
   23ed0:	beq	23e30 <ftello64@plt+0x12548>
   23ed4:	ldr	r0, [sp, #8]
   23ed8:	cmp	r0, #0
   23edc:	beq	23e40 <ftello64@plt+0x12558>
   23ee0:	b	23f40 <ftello64@plt+0x12658>
   23ee4:	ldr	r1, [sp, #8]
   23ee8:	cmp	r1, #0
   23eec:	beq	23dc8 <ftello64@plt+0x124e0>
   23ef0:	ldr	r0, [r0, r8, lsl #3]
   23ef4:	cmp	r0, r6
   23ef8:	bne	23dc8 <ftello64@plt+0x124e0>
   23efc:	b	23f40 <ftello64@plt+0x12658>
   23f00:	ldr	r1, [sp, #4]
   23f04:	cmp	r1, #0
   23f08:	beq	23dc8 <ftello64@plt+0x124e0>
   23f0c:	ldr	r0, [r0, r8, lsl #3]
   23f10:	cmp	r0, r6
   23f14:	bne	23dc8 <ftello64@plt+0x124e0>
   23f18:	mvn	r0, #0
   23f1c:	sub	sp, fp, #28
   23f20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f24:	ubfx	r0, r5, #1, #1
   23f28:	sub	sp, fp, #28
   23f2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f30:	ldr	r0, [sp, #4]
   23f34:	rsb	r0, r0, #0
   23f38:	sub	sp, fp, #28
   23f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f40:	mov	r0, #0
   23f44:	sub	sp, fp, #28
   23f48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f4c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   23f50:	add	fp, sp, #24
   23f54:	mov	r7, r3
   23f58:	mov	r5, r2
   23f5c:	mov	r8, r1
   23f60:	mov	r2, r0
   23f64:	ldr	r6, [r0, #84]	; 0x54
   23f68:	mov	r0, r6
   23f6c:	mov	r1, r5
   23f70:	bl	21d2c <ftello64@plt+0x10444>
   23f74:	mov	r4, r0
   23f78:	cmp	r0, #1
   23f7c:	blt	23fb8 <ftello64@plt+0x126d0>
   23f80:	ldr	r1, [fp, #8]
   23f84:	add	r0, r4, r7
   23f88:	cmp	r0, r1
   23f8c:	bgt	23fb8 <ftello64@plt+0x126d0>
   23f90:	ldr	r1, [r8]
   23f94:	ldr	r0, [r1, r0, lsl #2]
   23f98:	cmp	r0, #0
   23f9c:	beq	23fc0 <ftello64@plt+0x126d8>
   23fa0:	ldr	r1, [r6, #12]
   23fa4:	ldr	r1, [r1, r5, lsl #2]
   23fa8:	add	r0, r0, #4
   23fac:	bl	1e6d0 <ftello64@plt+0xcde8>
   23fb0:	cmp	r0, #0
   23fb4:	moveq	r4, #0
   23fb8:	mov	r0, r4
   23fbc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   23fc0:	mov	r4, #0
   23fc4:	mov	r0, r4
   23fc8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   23fcc:	mov	r1, #16
   23fd0:	mov	r2, #0
   23fd4:	add	r3, r0, #12
   23fd8:	str	r2, [r0]
   23fdc:	stmib	r0, {r1, r3}
   23fe0:	bx	lr
   23fe4:	push	{r4, sl, fp, lr}
   23fe8:	add	fp, sp, #8
   23fec:	mov	r4, r0
   23ff0:	ldr	r0, [r0]
   23ff4:	cmp	r0, r1
   23ff8:	bcs	2402c <ftello64@plt+0x12744>
   23ffc:	add	r2, r4, #12
   24000:	mov	r0, r4
   24004:	mov	r3, #8
   24008:	bl	25cec <ftello64@plt+0x14404>
   2400c:	mov	r1, r0
   24010:	mov	r0, #1
   24014:	cmp	r1, #0
   24018:	popne	{r4, sl, fp, pc}
   2401c:	mov	r0, r4
   24020:	bl	2453c <ftello64@plt+0x12c54>
   24024:	mov	r0, #0
   24028:	pop	{r4, sl, fp, pc}
   2402c:	str	r1, [r4]
   24030:	mov	r0, #1
   24034:	pop	{r4, sl, fp, pc}
   24038:	push	{r4, sl, fp, lr}
   2403c:	add	fp, sp, #8
   24040:	mov	r4, r0
   24044:	bl	24564 <ftello64@plt+0x12c7c>
   24048:	mov	r0, r4
   2404c:	pop	{r4, sl, fp, lr}
   24050:	b	23fcc <ftello64@plt+0x126e4>
   24054:	cmp	r0, #0
   24058:	bxeq	lr
   2405c:	push	{r4, r5, r6, sl, fp, lr}
   24060:	add	fp, sp, #16
   24064:	mov	r4, r0
   24068:	ldr	r1, [r0]
   2406c:	ldr	r0, [r0, #8]
   24070:	cmp	r1, #1
   24074:	blt	240b4 <ftello64@plt+0x127cc>
   24078:	mov	r5, #0
   2407c:	mov	r6, #0
   24080:	add	r0, r0, r5
   24084:	ldr	r0, [r0, #20]
   24088:	bl	15278 <ftello64@plt+0x3990>
   2408c:	ldr	r0, [r4, #8]
   24090:	add	r0, r0, r5
   24094:	ldr	r0, [r0, #8]
   24098:	bl	15278 <ftello64@plt+0x3990>
   2409c:	add	r5, r5, #24
   240a0:	add	r6, r6, #1
   240a4:	ldr	r1, [r4]
   240a8:	ldr	r0, [r4, #8]
   240ac:	cmp	r6, r1
   240b0:	blt	24080 <ftello64@plt+0x12798>
   240b4:	pop	{r4, r5, r6, sl, fp, lr}
   240b8:	b	15278 <ftello64@plt+0x3990>
   240bc:	ldr	r0, [r0, #8]
   240c0:	bx	lr
   240c4:	push	{r4, r5, fp, lr}
   240c8:	add	fp, sp, #8
   240cc:	ldr	r4, [r0]
   240d0:	add	r0, r4, r3, lsl #3
   240d4:	ldr	r0, [r0, #4]
   240d8:	uxtb	r5, r0
   240dc:	ldr	lr, [fp, #12]
   240e0:	ldr	ip, [fp, #8]
   240e4:	cmp	r5, #9
   240e8:	beq	24114 <ftello64@plt+0x1282c>
   240ec:	cmp	r5, #8
   240f0:	bne	24178 <ftello64@plt+0x12890>
   240f4:	ldr	r0, [r4, r3, lsl #3]
   240f8:	add	r0, r0, #1
   240fc:	cmp	r0, lr
   24100:	bge	24178 <ftello64@plt+0x12890>
   24104:	str	ip, [r1, r0, lsl #3]!
   24108:	mvn	r0, #0
   2410c:	str	r0, [r1, #4]
   24110:	pop	{r4, r5, fp, pc}
   24114:	ldr	r3, [r4, r3, lsl #3]
   24118:	add	r3, r3, #1
   2411c:	cmp	r3, lr
   24120:	popge	{r4, r5, fp, pc}
   24124:	ldr	r4, [r1, r3, lsl #3]
   24128:	cmp	r4, ip
   2412c:	bge	24144 <ftello64@plt+0x1285c>
   24130:	add	r0, r1, r3, lsl #3
   24134:	str	ip, [r0, #4]
   24138:	lsl	r3, lr, #3
   2413c:	mov	r0, r2
   24140:	b	24164 <ftello64@plt+0x1287c>
   24144:	tst	r0, #524288	; 0x80000
   24148:	beq	24170 <ftello64@plt+0x12888>
   2414c:	ldr	r0, [r2, r3, lsl #3]
   24150:	cmn	r0, #1
   24154:	beq	24170 <ftello64@plt+0x12888>
   24158:	lsl	r3, lr, #3
   2415c:	mov	r0, r1
   24160:	mov	r1, r2
   24164:	mov	r2, r3
   24168:	pop	{r4, r5, fp, lr}
   2416c:	b	115c4 <memcpy@plt>
   24170:	add	r0, r1, r3, lsl #3
   24174:	str	ip, [r0, #4]
   24178:	pop	{r4, r5, fp, pc}
   2417c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   24180:	add	fp, sp, #24
   24184:	mov	r4, r0
   24188:	mvn	r0, #0
   2418c:	cmp	r4, #0
   24190:	beq	24230 <ftello64@plt+0x12948>
   24194:	mov	r5, r2
   24198:	ldr	r2, [r4]
   2419c:	cmp	r2, #0
   241a0:	beq	24230 <ftello64@plt+0x12948>
   241a4:	ldr	r9, [fp, #12]
   241a8:	ldr	r8, [fp, #8]
   241ac:	sub	r0, r2, #1
   241b0:	str	r0, [r4]
   241b4:	ldr	r2, [r4, #8]
   241b8:	add	r6, r0, r0, lsl #1
   241bc:	ldr	r0, [r2, r6, lsl #3]!
   241c0:	str	r0, [r1]
   241c4:	ldr	r1, [r2, #8]
   241c8:	lsl	r7, r5, #3
   241cc:	mov	r0, r3
   241d0:	mov	r2, r7
   241d4:	bl	115c4 <memcpy@plt>
   241d8:	ldr	r0, [r4, #8]
   241dc:	add	r0, r0, r6, lsl #3
   241e0:	ldr	r0, [r0, #8]
   241e4:	add	r1, r0, r5, lsl #3
   241e8:	mov	r0, r8
   241ec:	mov	r2, r7
   241f0:	bl	115c4 <memcpy@plt>
   241f4:	ldr	r0, [r9, #8]
   241f8:	bl	15278 <ftello64@plt+0x3990>
   241fc:	ldr	r0, [r4, #8]
   24200:	add	r0, r0, r6, lsl #3
   24204:	ldr	r0, [r0, #8]
   24208:	bl	15278 <ftello64@plt+0x3990>
   2420c:	ldr	r0, [r4, #8]
   24210:	add	r0, r0, r6, lsl #3
   24214:	vldr	d16, [r0, #12]
   24218:	ldr	r0, [r0, #20]
   2421c:	str	r0, [r9, #8]
   24220:	vstr	d16, [r9]
   24224:	ldr	r0, [r4, #8]
   24228:	add	r0, r0, r6, lsl #3
   2422c:	ldr	r0, [r0, #4]
   24230:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   24234:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24238:	add	fp, sp, #28
   2423c:	sub	sp, sp, #20
   24240:	mov	r9, r3
   24244:	mov	r5, r0
   24248:	ldr	r4, [r0, #84]	; 0x54
   2424c:	ldr	r3, [r4]
   24250:	ldr	sl, [fp, #12]
   24254:	add	r0, r3, sl, lsl #3
   24258:	ldr	r7, [r0, #4]
   2425c:	ldr	r0, [fp, #16]
   24260:	ldr	r6, [fp, #8]
   24264:	tst	r7, #8
   24268:	bne	24328 <ftello64@plt+0x12a40>
   2426c:	tst	r7, #1048576	; 0x100000
   24270:	bne	2441c <ftello64@plt+0x12b34>
   24274:	mov	ip, r1
   24278:	mov	r9, r6
   2427c:	uxtb	r1, r7
   24280:	cmp	r1, #4
   24284:	bne	24440 <ftello64@plt+0x12b58>
   24288:	ldr	r0, [r3, sl, lsl #3]
   2428c:	add	r0, r0, #1
   24290:	mov	r7, #0
   24294:	mov	r6, ip
   24298:	cmp	r0, ip
   2429c:	mov	r3, r2
   242a0:	bge	242b4 <ftello64@plt+0x129cc>
   242a4:	mov	r1, r3
   242a8:	ldr	r2, [r1, r0, lsl #3]!
   242ac:	ldr	r1, [r1, #4]
   242b0:	sub	r7, r1, r2
   242b4:	ldr	r1, [fp, #20]
   242b8:	cmp	r1, #0
   242bc:	beq	24470 <ftello64@plt+0x12b88>
   242c0:	mvn	r8, #0
   242c4:	cmp	r0, r6
   242c8:	bge	244dc <ftello64@plt+0x12bf4>
   242cc:	ldr	r1, [r3, r0, lsl #3]
   242d0:	cmn	r1, #1
   242d4:	beq	244dc <ftello64@plt+0x12bf4>
   242d8:	add	r0, r3, r0, lsl #3
   242dc:	ldr	r0, [r0, #4]
   242e0:	cmn	r0, #1
   242e4:	beq	244dc <ftello64@plt+0x12bf4>
   242e8:	cmp	r7, #0
   242ec:	beq	244e8 <ftello64@plt+0x12c00>
   242f0:	mov	r0, r9
   242f4:	ldr	r2, [r9]
   242f8:	ldr	r0, [r5, #28]
   242fc:	sub	r0, r0, r2
   24300:	cmp	r0, r7
   24304:	blt	244dc <ftello64@plt+0x12bf4>
   24308:	ldr	r3, [r5, #4]
   2430c:	add	r0, r3, r1
   24310:	add	r1, r3, r2
   24314:	mov	r2, r7
   24318:	bl	11750 <bcmp@plt>
   2431c:	cmp	r0, #0
   24320:	bne	244dc <ftello64@plt+0x12bf4>
   24324:	b	24478 <ftello64@plt+0x12b90>
   24328:	str	r1, [sp, #12]
   2432c:	str	r2, [sp, #16]
   24330:	ldr	r2, [r6]
   24334:	ldr	r1, [r5, #100]	; 0x64
   24338:	ldr	r5, [r1, r2, lsl #2]
   2433c:	ldr	r4, [r4, #20]
   24340:	mov	r1, sl
   24344:	bl	1e6d0 <ftello64@plt+0xcde8>
   24348:	cmp	r0, #0
   2434c:	bne	24368 <ftello64@plt+0x12a80>
   24350:	ldr	r0, [fp, #16]
   24354:	mov	r1, sl
   24358:	bl	1e468 <ftello64@plt+0xcb80>
   2435c:	mvn	r8, #1
   24360:	cmp	r0, #0
   24364:	beq	244dc <ftello64@plt+0x12bf4>
   24368:	add	r0, sl, sl, lsl #1
   2436c:	add	r1, r4, r0, lsl #2
   24370:	mov	r0, r1
   24374:	ldr	r2, [r0, #4]!
   24378:	cmp	r2, #1
   2437c:	blt	24468 <ftello64@plt+0x12b80>
   24380:	add	sl, r5, #4
   24384:	ldr	r7, [r1, #8]
   24388:	ldr	r6, [r0]
   2438c:	mov	r5, #0
   24390:	mvn	r8, #0
   24394:	b	243a8 <ftello64@plt+0x12ac0>
   24398:	mov	r8, r4
   2439c:	add	r5, r5, #1
   243a0:	cmp	r5, r6
   243a4:	bge	244dc <ftello64@plt+0x12bf4>
   243a8:	ldr	r4, [r7, r5, lsl #2]
   243ac:	mov	r0, sl
   243b0:	mov	r1, r4
   243b4:	bl	1e6d0 <ftello64@plt+0xcde8>
   243b8:	cmp	r0, #0
   243bc:	beq	2439c <ftello64@plt+0x12ab4>
   243c0:	cmn	r8, #1
   243c4:	beq	24398 <ftello64@plt+0x12ab0>
   243c8:	ldr	r5, [fp, #16]
   243cc:	mov	r0, r5
   243d0:	mov	r1, r8
   243d4:	bl	1e6d0 <ftello64@plt+0xcde8>
   243d8:	cmp	r0, #0
   243dc:	bne	244d8 <ftello64@plt+0x12bf0>
   243e0:	ldr	r0, [fp, #20]
   243e4:	cmp	r0, #0
   243e8:	beq	244dc <ftello64@plt+0x12bf4>
   243ec:	ldr	r1, [fp, #8]
   243f0:	ldr	r1, [r1]
   243f4:	ldr	r2, [sp, #16]
   243f8:	stm	sp, {r2, r9}
   243fc:	str	r5, [sp, #8]
   24400:	mov	r2, r4
   24404:	ldr	r3, [sp, #12]
   24408:	bl	2457c <ftello64@plt+0x12c94>
   2440c:	mvn	r4, #1
   24410:	cmp	r0, #0
   24414:	movne	r8, r4
   24418:	b	244dc <ftello64@plt+0x12bf4>
   2441c:	mov	r9, r6
   24420:	ldr	r3, [r6]
   24424:	mov	r0, r4
   24428:	mov	r1, sl
   2442c:	mov	r2, r5
   24430:	bl	21d2c <ftello64@plt+0x10444>
   24434:	mov	r7, r0
   24438:	cmp	r0, #0
   2443c:	bne	24478 <ftello64@plt+0x12b90>
   24440:	ldr	r0, [r4]
   24444:	add	r1, r0, sl, lsl #3
   24448:	ldr	r2, [r9]
   2444c:	mov	r0, r5
   24450:	bl	22008 <ftello64@plt+0x10720>
   24454:	mvn	r8, #0
   24458:	mov	r7, #1
   2445c:	cmp	r0, #0
   24460:	bne	24478 <ftello64@plt+0x12b90>
   24464:	b	244dc <ftello64@plt+0x12bf4>
   24468:	mvn	r8, #0
   2446c:	b	244dc <ftello64@plt+0x12bf4>
   24470:	cmp	r7, #0
   24474:	beq	244e8 <ftello64@plt+0x12c00>
   24478:	ldr	r0, [r4, #12]
   2447c:	ldr	r4, [r0, sl, lsl #2]
   24480:	ldr	r0, [r9]
   24484:	add	r0, r0, r7
   24488:	str	r0, [r9]
   2448c:	ldr	r1, [fp, #20]
   24490:	cmp	r1, #0
   24494:	beq	244cc <ftello64@plt+0x12be4>
   24498:	ldr	r1, [r5, #92]	; 0x5c
   2449c:	mvn	r8, #0
   244a0:	cmp	r0, r1
   244a4:	bgt	244dc <ftello64@plt+0x12bf4>
   244a8:	ldr	r1, [r5, #100]	; 0x64
   244ac:	ldr	r0, [r1, r0, lsl #2]
   244b0:	cmp	r0, #0
   244b4:	beq	244dc <ftello64@plt+0x12bf4>
   244b8:	add	r0, r0, #4
   244bc:	mov	r1, r4
   244c0:	bl	1e6d0 <ftello64@plt+0xcde8>
   244c4:	cmp	r0, #0
   244c8:	beq	244dc <ftello64@plt+0x12bf4>
   244cc:	mov	r0, #0
   244d0:	ldr	r1, [fp, #16]
   244d4:	str	r0, [r1, #4]
   244d8:	mov	r8, r4
   244dc:	mov	r0, r8
   244e0:	sub	sp, fp, #28
   244e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   244e8:	ldr	r0, [fp, #16]
   244ec:	mov	r1, sl
   244f0:	bl	1e468 <ftello64@plt+0xcb80>
   244f4:	cmp	r0, #0
   244f8:	beq	24534 <ftello64@plt+0x12c4c>
   244fc:	ldr	r0, [r4, #20]
   24500:	add	r1, sl, sl, lsl #1
   24504:	add	r0, r0, r1, lsl #2
   24508:	ldr	r0, [r0, #8]
   2450c:	ldr	r8, [r0]
   24510:	ldr	r0, [r9]
   24514:	ldr	r1, [r5, #100]	; 0x64
   24518:	ldr	r0, [r1, r0, lsl #2]
   2451c:	add	r0, r0, #4
   24520:	mov	r1, r8
   24524:	bl	1e6d0 <ftello64@plt+0xcde8>
   24528:	cmp	r0, #0
   2452c:	bne	244dc <ftello64@plt+0x12bf4>
   24530:	b	24440 <ftello64@plt+0x12b58>
   24534:	mvn	r8, #1
   24538:	b	244dc <ftello64@plt+0x12bf4>
   2453c:	push	{r4, sl, fp, lr}
   24540:	add	fp, sp, #8
   24544:	mov	r4, r0
   24548:	bl	24564 <ftello64@plt+0x12c7c>
   2454c:	mvn	r0, #0
   24550:	mov	r1, #0
   24554:	add	r2, r4, #12
   24558:	str	r1, [r4]
   2455c:	stmib	r4, {r0, r2}
   24560:	pop	{r4, sl, fp, pc}
   24564:	mov	r1, r0
   24568:	ldr	r0, [r0, #8]
   2456c:	add	r1, r1, #12
   24570:	cmp	r0, r1
   24574:	bxeq	lr
   24578:	b	15278 <ftello64@plt+0x3990>
   2457c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24580:	add	fp, sp, #28
   24584:	sub	sp, sp, #12
   24588:	mov	r6, r3
   2458c:	mov	r9, r2
   24590:	mov	r5, r1
   24594:	mov	r4, r0
   24598:	ldr	r7, [r0]
   2459c:	ldr	r1, [r0, #4]
   245a0:	add	r0, r7, #1
   245a4:	str	r0, [r4]
   245a8:	ldr	r2, [fp, #16]
   245ac:	str	r2, [sp, #8]
   245b0:	ldr	r2, [fp, #12]
   245b4:	str	r2, [sp, #4]
   245b8:	ldr	sl, [fp, #8]
   245bc:	cmp	r0, r1
   245c0:	bne	245ec <ftello64@plt+0x12d04>
   245c4:	ldr	r0, [r4, #8]
   245c8:	add	r1, r1, r1, lsl #1
   245cc:	lsl	r1, r1, #4
   245d0:	bl	25890 <ftello64@plt+0x13fa8>
   245d4:	cmp	r0, #0
   245d8:	beq	24660 <ftello64@plt+0x12d78>
   245dc:	str	r0, [r4, #8]
   245e0:	ldr	r0, [r4, #4]
   245e4:	lsl	r0, r0, #1
   245e8:	str	r0, [r4, #4]
   245ec:	ldr	r0, [r4, #8]
   245f0:	add	r8, r7, r7, lsl #1
   245f4:	str	r5, [r0, r8, lsl #3]!
   245f8:	str	r9, [r0, #4]
   245fc:	lsl	r0, r6, #4
   24600:	bl	25860 <ftello64@plt+0x13f78>
   24604:	ldr	r1, [r4, #8]
   24608:	add	r1, r1, r8, lsl #3
   2460c:	str	r0, [r1, #8]
   24610:	cmp	r0, #0
   24614:	beq	24660 <ftello64@plt+0x12d78>
   24618:	lsl	r5, r6, #3
   2461c:	mov	r1, sl
   24620:	mov	r2, r5
   24624:	bl	115c4 <memcpy@plt>
   24628:	ldr	r0, [r4, #8]
   2462c:	add	r0, r0, r8, lsl #3
   24630:	ldr	r0, [r0, #8]
   24634:	add	r0, r0, r6, lsl #3
   24638:	ldr	r1, [sp, #4]
   2463c:	mov	r2, r5
   24640:	bl	115c4 <memcpy@plt>
   24644:	ldr	r0, [r4, #8]
   24648:	add	r0, r0, r8, lsl #3
   2464c:	add	r0, r0, #12
   24650:	ldr	r1, [sp, #8]
   24654:	sub	sp, fp, #28
   24658:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2465c:	b	1e654 <ftello64@plt+0xcd6c>
   24660:	mov	r0, #12
   24664:	sub	sp, fp, #28
   24668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2466c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24670:	add	fp, sp, #24
   24674:	sub	sp, sp, #64	; 0x40
   24678:	mov	r5, r1
   2467c:	bl	11618 <strdup@plt>
   24680:	cmp	r0, #0
   24684:	beq	24930 <ftello64@plt+0x13048>
   24688:	mov	r4, r0
   2468c:	bl	11684 <__ctype_get_mb_cur_max@plt>
   24690:	cmp	r0, #2
   24694:	bcc	24870 <ftello64@plt+0x12f88>
   24698:	cmp	r5, #0
   2469c:	beq	24740 <ftello64@plt+0x12e58>
   246a0:	str	r4, [sp, #24]
   246a4:	mov	r0, r4
   246a8:	bl	1175c <strlen@plt>
   246ac:	mov	r7, #0
   246b0:	str	r7, [sp, #16]
   246b4:	str	r7, [sp, #12]
   246b8:	strb	r7, [sp, #20]
   246bc:	strb	r7, [sp, #8]
   246c0:	add	r0, r4, r0
   246c4:	str	r0, [sp, #4]
   246c8:	ldr	r1, [sp, #24]
   246cc:	cmp	r1, r0
   246d0:	bcs	2471c <ftello64@plt+0x12e34>
   246d4:	add	r6, sp, #4
   246d8:	mov	r0, r6
   246dc:	bl	25fe8 <ftello64@plt+0x14700>
   246e0:	ldrb	r0, [sp, #32]
   246e4:	cmp	r0, #0
   246e8:	beq	2471c <ftello64@plt+0x12e34>
   246ec:	ldr	r0, [sp, #36]	; 0x24
   246f0:	bl	11744 <iswspace@plt>
   246f4:	cmp	r0, #0
   246f8:	beq	2471c <ftello64@plt+0x12e34>
   246fc:	strb	r7, [sp, #20]
   24700:	ldr	r0, [sp, #4]
   24704:	ldr	r1, [sp, #24]
   24708:	ldr	r2, [sp, #28]
   2470c:	add	r1, r1, r2
   24710:	str	r1, [sp, #24]
   24714:	cmp	r1, r0
   24718:	bcc	246d8 <ftello64@plt+0x12df0>
   2471c:	ldr	r6, [sp, #24]
   24720:	mov	r0, r6
   24724:	bl	1175c <strlen@plt>
   24728:	add	r2, r0, #1
   2472c:	mov	r0, r4
   24730:	mov	r1, r6
   24734:	bl	11588 <memmove@plt>
   24738:	cmp	r5, #1
   2473c:	beq	24924 <ftello64@plt+0x1303c>
   24740:	str	r4, [sp, #24]
   24744:	mov	r0, r4
   24748:	bl	1175c <strlen@plt>
   2474c:	mov	r6, #0
   24750:	str	r6, [sp, #16]
   24754:	str	r6, [sp, #12]
   24758:	strb	r6, [sp, #20]
   2475c:	strb	r6, [sp, #8]
   24760:	add	r0, r4, r0
   24764:	str	r0, [sp, #4]
   24768:	ldr	r1, [sp, #24]
   2476c:	cmp	r1, r0
   24770:	bcs	24924 <ftello64@plt+0x1303c>
   24774:	add	r5, sp, #4
   24778:	mov	r7, #0
   2477c:	b	247a4 <ftello64@plt+0x12ebc>
   24780:	mov	r7, #1
   24784:	strb	r6, [sp, #20]
   24788:	ldr	r0, [sp, #4]
   2478c:	ldr	r1, [sp, #24]
   24790:	ldr	r2, [sp, #28]
   24794:	add	r1, r1, r2
   24798:	str	r1, [sp, #24]
   2479c:	cmp	r1, r0
   247a0:	bcs	24918 <ftello64@plt+0x13030>
   247a4:	mov	r0, r5
   247a8:	bl	25fe8 <ftello64@plt+0x14700>
   247ac:	cmp	r7, #1
   247b0:	beq	247e4 <ftello64@plt+0x12efc>
   247b4:	cmp	r7, #0
   247b8:	bne	2482c <ftello64@plt+0x12f44>
   247bc:	mov	r7, #1
   247c0:	ldrb	r0, [sp, #32]
   247c4:	cmp	r0, #0
   247c8:	beq	24784 <ftello64@plt+0x12e9c>
   247cc:	ldr	r0, [sp, #36]	; 0x24
   247d0:	bl	11744 <iswspace@plt>
   247d4:	cmp	r0, #0
   247d8:	beq	24850 <ftello64@plt+0x12f68>
   247dc:	mov	r7, #0
   247e0:	b	24784 <ftello64@plt+0x12e9c>
   247e4:	mov	r7, #1
   247e8:	ldrb	r0, [sp, #32]
   247ec:	cmp	r0, #0
   247f0:	beq	24784 <ftello64@plt+0x12e9c>
   247f4:	ldr	r0, [sp, #36]	; 0x24
   247f8:	bl	11744 <iswspace@plt>
   247fc:	cmp	r0, #0
   24800:	beq	24784 <ftello64@plt+0x12e9c>
   24804:	ldrb	r0, [sp, #32]
   24808:	cmp	r0, #0
   2480c:	beq	24780 <ftello64@plt+0x12e98>
   24810:	ldr	r0, [sp, #36]	; 0x24
   24814:	bl	11744 <iswspace@plt>
   24818:	cmp	r0, #0
   2481c:	beq	24780 <ftello64@plt+0x12e98>
   24820:	mov	r7, #2
   24824:	ldr	r8, [sp, #24]
   24828:	b	24784 <ftello64@plt+0x12e9c>
   2482c:	ldrb	r0, [sp, #32]
   24830:	cmp	r0, #0
   24834:	beq	24780 <ftello64@plt+0x12e98>
   24838:	ldr	r0, [sp, #36]	; 0x24
   2483c:	bl	11744 <iswspace@plt>
   24840:	mov	r7, #2
   24844:	cmp	r0, #0
   24848:	bne	24784 <ftello64@plt+0x12e9c>
   2484c:	b	24780 <ftello64@plt+0x12e98>
   24850:	ldrb	r0, [sp, #32]
   24854:	cmp	r0, #0
   24858:	beq	24784 <ftello64@plt+0x12e9c>
   2485c:	ldr	r0, [sp, #36]	; 0x24
   24860:	bl	11744 <iswspace@plt>
   24864:	cmp	r0, #0
   24868:	movne	r7, #1
   2486c:	b	24784 <ftello64@plt+0x12e9c>
   24870:	cmp	r5, #0
   24874:	beq	248d0 <ftello64@plt+0x12fe8>
   24878:	ldrb	r7, [r4]
   2487c:	cmp	r7, #0
   24880:	mov	r6, r4
   24884:	beq	248b0 <ftello64@plt+0x12fc8>
   24888:	bl	1172c <__ctype_b_loc@plt>
   2488c:	ldr	r0, [r0]
   24890:	mov	r6, r4
   24894:	uxtb	r1, r7
   24898:	add	r1, r0, r1, lsl #1
   2489c:	ldrb	r1, [r1, #1]
   248a0:	tst	r1, #32
   248a4:	ldrbne	r7, [r6, #1]!
   248a8:	cmpne	r7, #0
   248ac:	bne	24894 <ftello64@plt+0x12fac>
   248b0:	mov	r0, r6
   248b4:	bl	1175c <strlen@plt>
   248b8:	add	r2, r0, #1
   248bc:	mov	r0, r4
   248c0:	mov	r1, r6
   248c4:	bl	11588 <memmove@plt>
   248c8:	cmp	r5, #1
   248cc:	beq	24924 <ftello64@plt+0x1303c>
   248d0:	mov	r0, r4
   248d4:	bl	1175c <strlen@plt>
   248d8:	add	r0, r4, r0
   248dc:	sub	r5, r0, #1
   248e0:	cmp	r5, r4
   248e4:	bcc	24924 <ftello64@plt+0x1303c>
   248e8:	bl	1172c <__ctype_b_loc@plt>
   248ec:	mov	r1, #0
   248f0:	ldrb	r2, [r5]
   248f4:	ldr	r3, [r0]
   248f8:	add	r2, r3, r2, lsl #1
   248fc:	ldrb	r2, [r2, #1]
   24900:	tst	r2, #32
   24904:	beq	24924 <ftello64@plt+0x1303c>
   24908:	strb	r1, [r5], #-1
   2490c:	cmp	r5, r4
   24910:	bcs	248f0 <ftello64@plt+0x13008>
   24914:	b	24924 <ftello64@plt+0x1303c>
   24918:	cmp	r7, #2
   2491c:	moveq	r0, #0
   24920:	strbeq	r0, [r8]
   24924:	mov	r0, r4
   24928:	sub	sp, fp, #24
   2492c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24930:	bl	25184 <ftello64@plt+0x1389c>
   24934:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24938:	add	fp, sp, #24
   2493c:	sub	sp, sp, #32
   24940:	mov	r4, r2
   24944:	mov	r8, r0
   24948:	ldr	r6, [fp, #12]
   2494c:	ldr	r7, [fp, #8]
   24950:	cmp	r1, #0
   24954:	beq	2497c <ftello64@plt+0x13094>
   24958:	mov	r5, r1
   2495c:	str	r4, [sp]
   24960:	str	r3, [sp, #4]
   24964:	movw	r2, #35308	; 0x89ec
   24968:	movt	r2, #2
   2496c:	mov	r0, r8
   24970:	mov	r1, #1
   24974:	mov	r3, r5
   24978:	b	24994 <ftello64@plt+0x130ac>
   2497c:	str	r3, [sp]
   24980:	movw	r2, #35320	; 0x89f8
   24984:	movt	r2, #2
   24988:	mov	r0, r8
   2498c:	mov	r1, #1
   24990:	mov	r3, r4
   24994:	bl	117e0 <__fprintf_chk@plt>
   24998:	movw	r1, #35327	; 0x89ff
   2499c:	movt	r1, #2
   249a0:	mov	r0, #0
   249a4:	mov	r2, #5
   249a8:	bl	1160c <dcgettext@plt>
   249ac:	mov	r3, r0
   249b0:	movw	r0, #2022	; 0x7e6
   249b4:	str	r0, [sp]
   249b8:	movw	r2, #36045	; 0x8ccd
   249bc:	movt	r2, #2
   249c0:	mov	r0, r8
   249c4:	mov	r1, #1
   249c8:	bl	117e0 <__fprintf_chk@plt>
   249cc:	movw	r4, #31655	; 0x7ba7
   249d0:	movt	r4, #2
   249d4:	mov	r0, r4
   249d8:	mov	r1, r8
   249dc:	bl	11504 <fputs_unlocked@plt>
   249e0:	movw	r1, #35331	; 0x8a03
   249e4:	movt	r1, #2
   249e8:	mov	r0, #0
   249ec:	mov	r2, #5
   249f0:	bl	1160c <dcgettext@plt>
   249f4:	mov	r2, r0
   249f8:	movw	r3, #35502	; 0x8aae
   249fc:	movt	r3, #2
   24a00:	mov	r0, r8
   24a04:	mov	r1, #1
   24a08:	bl	117e0 <__fprintf_chk@plt>
   24a0c:	mov	r0, r4
   24a10:	mov	r1, r8
   24a14:	bl	11504 <fputs_unlocked@plt>
   24a18:	cmp	r6, #9
   24a1c:	bhi	24a58 <ftello64@plt+0x13170>
   24a20:	add	r0, pc, #0
   24a24:	ldr	pc, [r0, r6, lsl #2]
   24a28:	andeq	r4, r2, r0, asr sl
   24a2c:	andeq	r4, r2, r4, ror #20
   24a30:	muleq	r2, r4, sl
   24a34:			; <UNDEFINED> instruction: 0x00024abc
   24a38:	andeq	r4, r2, r4, ror #21
   24a3c:	andeq	r4, r2, ip, lsl #22
   24a40:	andeq	r4, r2, r4, lsr fp
   24a44:	andeq	r4, r2, ip, ror #22
   24a48:	andeq	r4, r2, ip, lsl #24
   24a4c:			; <UNDEFINED> instruction: 0x00024bb4
   24a50:	sub	sp, fp, #24
   24a54:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24a58:	movw	r1, #35855	; 0x8c0f
   24a5c:	movt	r1, #2
   24a60:	b	24bbc <ftello64@plt+0x132d4>
   24a64:	movw	r1, #35536	; 0x8ad0
   24a68:	movt	r1, #2
   24a6c:	mov	r0, #0
   24a70:	mov	r2, #5
   24a74:	bl	1160c <dcgettext@plt>
   24a78:	mov	r2, r0
   24a7c:	ldr	r3, [r7]
   24a80:	mov	r0, r8
   24a84:	mov	r1, #1
   24a88:	sub	sp, fp, #24
   24a8c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   24a90:	b	117e0 <__fprintf_chk@plt>
   24a94:	movw	r1, #35552	; 0x8ae0
   24a98:	movt	r1, #2
   24a9c:	mov	r0, #0
   24aa0:	mov	r2, #5
   24aa4:	bl	1160c <dcgettext@plt>
   24aa8:	mov	r2, r0
   24aac:	ldr	r3, [r7]
   24ab0:	ldr	r0, [r7, #4]
   24ab4:	str	r0, [sp]
   24ab8:	b	24ba8 <ftello64@plt+0x132c0>
   24abc:	movw	r1, #35575	; 0x8af7
   24ac0:	movt	r1, #2
   24ac4:	mov	r0, #0
   24ac8:	mov	r2, #5
   24acc:	bl	1160c <dcgettext@plt>
   24ad0:	mov	r2, r0
   24ad4:	ldr	r3, [r7]
   24ad8:	ldmib	r7, {r0, r1}
   24adc:	stm	sp, {r0, r1}
   24ae0:	b	24ba8 <ftello64@plt+0x132c0>
   24ae4:	movw	r1, #35603	; 0x8b13
   24ae8:	movt	r1, #2
   24aec:	mov	r0, #0
   24af0:	mov	r2, #5
   24af4:	bl	1160c <dcgettext@plt>
   24af8:	mov	r2, r0
   24afc:	ldr	r3, [r7]
   24b00:	ldmib	r7, {r0, r1, r7}
   24b04:	stm	sp, {r0, r1, r7}
   24b08:	b	24ba8 <ftello64@plt+0x132c0>
   24b0c:	movw	r1, #35635	; 0x8b33
   24b10:	movt	r1, #2
   24b14:	mov	r0, #0
   24b18:	mov	r2, #5
   24b1c:	bl	1160c <dcgettext@plt>
   24b20:	mov	r2, r0
   24b24:	ldr	r3, [r7]
   24b28:	ldmib	r7, {r0, r1, r6, r7}
   24b2c:	stm	sp, {r0, r1, r6, r7}
   24b30:	b	24ba8 <ftello64@plt+0x132c0>
   24b34:	movw	r1, #35671	; 0x8b57
   24b38:	movt	r1, #2
   24b3c:	mov	r0, #0
   24b40:	mov	r2, #5
   24b44:	bl	1160c <dcgettext@plt>
   24b48:	mov	r2, r0
   24b4c:	ldr	r3, [r7]
   24b50:	ldmib	r7, {r0, r1, r6}
   24b54:	ldr	r5, [r7, #16]
   24b58:	ldr	r7, [r7, #20]
   24b5c:	stm	sp, {r0, r1, r6}
   24b60:	str	r5, [sp, #12]
   24b64:	str	r7, [sp, #16]
   24b68:	b	24ba8 <ftello64@plt+0x132c0>
   24b6c:	movw	r1, #35711	; 0x8b7f
   24b70:	movt	r1, #2
   24b74:	mov	r0, #0
   24b78:	mov	r2, #5
   24b7c:	bl	1160c <dcgettext@plt>
   24b80:	mov	r2, r0
   24b84:	ldr	r3, [r7]
   24b88:	ldmib	r7, {r0, r1, r6}
   24b8c:	ldr	r5, [r7, #16]
   24b90:	ldr	r4, [r7, #20]
   24b94:	ldr	r7, [r7, #24]
   24b98:	stm	sp, {r0, r1, r6}
   24b9c:	str	r5, [sp, #12]
   24ba0:	str	r4, [sp, #16]
   24ba4:	str	r7, [sp, #20]
   24ba8:	mov	r0, r8
   24bac:	mov	r1, #1
   24bb0:	b	24c5c <ftello64@plt+0x13374>
   24bb4:	movw	r1, #35803	; 0x8bdb
   24bb8:	movt	r1, #2
   24bbc:	mov	r0, #0
   24bc0:	mov	r2, #5
   24bc4:	bl	1160c <dcgettext@plt>
   24bc8:	mov	ip, r0
   24bcc:	ldr	r3, [r7]
   24bd0:	ldr	r0, [r7, #4]
   24bd4:	ldr	r1, [r7, #8]
   24bd8:	ldr	r6, [r7, #12]
   24bdc:	ldr	r5, [r7, #16]
   24be0:	ldr	r4, [r7, #20]
   24be4:	ldr	r2, [r7, #24]
   24be8:	ldr	lr, [r7, #28]
   24bec:	ldr	r7, [r7, #32]
   24bf0:	stm	sp, {r0, r1, r6}
   24bf4:	str	r5, [sp, #12]
   24bf8:	str	r4, [sp, #16]
   24bfc:	str	r2, [sp, #20]
   24c00:	str	lr, [sp, #24]
   24c04:	str	r7, [sp, #28]
   24c08:	b	24c50 <ftello64@plt+0x13368>
   24c0c:	movw	r1, #35755	; 0x8bab
   24c10:	movt	r1, #2
   24c14:	mov	r0, #0
   24c18:	mov	r2, #5
   24c1c:	bl	1160c <dcgettext@plt>
   24c20:	mov	ip, r0
   24c24:	ldr	r3, [r7]
   24c28:	ldmib	r7, {r0, r1, r6}
   24c2c:	ldr	r5, [r7, #16]
   24c30:	ldr	r4, [r7, #20]
   24c34:	ldr	r2, [r7, #24]
   24c38:	ldr	r7, [r7, #28]
   24c3c:	stm	sp, {r0, r1, r6}
   24c40:	str	r5, [sp, #12]
   24c44:	str	r4, [sp, #16]
   24c48:	str	r2, [sp, #20]
   24c4c:	str	r7, [sp, #24]
   24c50:	mov	r0, r8
   24c54:	mov	r1, #1
   24c58:	mov	r2, ip
   24c5c:	bl	117e0 <__fprintf_chk@plt>
   24c60:	sub	sp, fp, #24
   24c64:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24c68:	push	{r4, sl, fp, lr}
   24c6c:	add	fp, sp, #8
   24c70:	sub	sp, sp, #8
   24c74:	mov	lr, #0
   24c78:	ldr	ip, [fp, #8]
   24c7c:	ldr	r4, [ip, lr, lsl #2]
   24c80:	add	lr, lr, #1
   24c84:	cmp	r4, #0
   24c88:	bne	24c7c <ftello64@plt+0x13394>
   24c8c:	sub	r4, lr, #1
   24c90:	str	ip, [sp]
   24c94:	str	r4, [sp, #4]
   24c98:	bl	24934 <ftello64@plt+0x1304c>
   24c9c:	sub	sp, fp, #8
   24ca0:	pop	{r4, sl, fp, pc}
   24ca4:	push	{r4, r5, fp, lr}
   24ca8:	add	fp, sp, #8
   24cac:	sub	sp, sp, #48	; 0x30
   24cb0:	mov	ip, #0
   24cb4:	ldr	r4, [fp, #8]
   24cb8:	add	lr, sp, #8
   24cbc:	ldr	r5, [r4]
   24cc0:	str	r5, [lr, ip, lsl #2]
   24cc4:	cmp	r5, #0
   24cc8:	beq	24ce0 <ftello64@plt+0x133f8>
   24ccc:	add	ip, ip, #1
   24cd0:	add	r4, r4, #4
   24cd4:	cmp	ip, #10
   24cd8:	bne	24cbc <ftello64@plt+0x133d4>
   24cdc:	mov	ip, #10
   24ce0:	str	lr, [sp]
   24ce4:	str	ip, [sp, #4]
   24ce8:	bl	24934 <ftello64@plt+0x1304c>
   24cec:	sub	sp, fp, #8
   24cf0:	pop	{r4, r5, fp, pc}
   24cf4:	push	{fp, lr}
   24cf8:	mov	fp, sp
   24cfc:	sub	sp, sp, #8
   24d00:	add	ip, fp, #8
   24d04:	str	ip, [sp, #4]
   24d08:	str	ip, [sp]
   24d0c:	bl	24ca4 <ftello64@plt+0x133bc>
   24d10:	mov	sp, fp
   24d14:	pop	{fp, pc}
   24d18:	push	{fp, lr}
   24d1c:	mov	fp, sp
   24d20:	movw	r0, #37356	; 0x91ec
   24d24:	movt	r0, #3
   24d28:	ldr	r1, [r0]
   24d2c:	movw	r0, #31655	; 0x7ba7
   24d30:	movt	r0, #2
   24d34:	bl	11504 <fputs_unlocked@plt>
   24d38:	movw	r1, #35915	; 0x8c4b
   24d3c:	movt	r1, #2
   24d40:	mov	r0, #0
   24d44:	mov	r2, #5
   24d48:	bl	1160c <dcgettext@plt>
   24d4c:	mov	r1, r0
   24d50:	movw	r2, #35935	; 0x8c5f
   24d54:	movt	r2, #2
   24d58:	mov	r0, #1
   24d5c:	bl	117c8 <__printf_chk@plt>
   24d60:	movw	r1, #35957	; 0x8c75
   24d64:	movt	r1, #2
   24d68:	mov	r0, #0
   24d6c:	mov	r2, #5
   24d70:	bl	1160c <dcgettext@plt>
   24d74:	mov	r1, r0
   24d78:	movw	r2, #32838	; 0x8046
   24d7c:	movt	r2, #2
   24d80:	movw	r3, #33147	; 0x817b
   24d84:	movt	r3, #2
   24d88:	mov	r0, #1
   24d8c:	bl	117c8 <__printf_chk@plt>
   24d90:	movw	r1, #35977	; 0x8c89
   24d94:	movt	r1, #2
   24d98:	mov	r0, #0
   24d9c:	mov	r2, #5
   24da0:	bl	1160c <dcgettext@plt>
   24da4:	mov	r1, r0
   24da8:	movw	r2, #36016	; 0x8cb0
   24dac:	movt	r2, #2
   24db0:	mov	r0, #1
   24db4:	pop	{fp, lr}
   24db8:	b	117c8 <__printf_chk@plt>
   24dbc:	b	24dc0 <ftello64@plt+0x134d8>
   24dc0:	push	{r4, r5, r6, sl, fp, lr}
   24dc4:	add	fp, sp, #16
   24dc8:	mov	r4, r2
   24dcc:	mov	r5, r1
   24dd0:	mov	r6, r0
   24dd4:	bl	26e2c <ftello64@plt+0x15544>
   24dd8:	cmp	r0, #0
   24ddc:	popne	{r4, r5, r6, sl, fp, pc}
   24de0:	cmp	r6, #0
   24de4:	beq	24df8 <ftello64@plt+0x13510>
   24de8:	cmp	r5, #0
   24dec:	cmpne	r4, #0
   24df0:	bne	24df8 <ftello64@plt+0x13510>
   24df4:	pop	{r4, r5, r6, sl, fp, pc}
   24df8:	bl	25184 <ftello64@plt+0x1389c>
   24dfc:	push	{fp, lr}
   24e00:	mov	fp, sp
   24e04:	bl	25860 <ftello64@plt+0x13f78>
   24e08:	pop	{fp, lr}
   24e0c:	b	24e10 <ftello64@plt+0x13528>
   24e10:	cmp	r0, #0
   24e14:	bxne	lr
   24e18:	push	{fp, lr}
   24e1c:	mov	fp, sp
   24e20:	bl	25184 <ftello64@plt+0x1389c>
   24e24:	push	{fp, lr}
   24e28:	mov	fp, sp
   24e2c:	bl	25f7c <ftello64@plt+0x14694>
   24e30:	pop	{fp, lr}
   24e34:	b	24e10 <ftello64@plt+0x13528>
   24e38:	b	24dfc <ftello64@plt+0x13514>
   24e3c:	push	{r4, r5, fp, lr}
   24e40:	add	fp, sp, #8
   24e44:	mov	r4, r1
   24e48:	mov	r5, r0
   24e4c:	bl	25890 <ftello64@plt+0x13fa8>
   24e50:	cmp	r0, #0
   24e54:	popne	{r4, r5, fp, pc}
   24e58:	cmp	r5, #0
   24e5c:	beq	24e6c <ftello64@plt+0x13584>
   24e60:	cmp	r4, #0
   24e64:	bne	24e6c <ftello64@plt+0x13584>
   24e68:	pop	{r4, r5, fp, pc}
   24e6c:	bl	25184 <ftello64@plt+0x1389c>
   24e70:	push	{fp, lr}
   24e74:	mov	fp, sp
   24e78:	bl	25f80 <ftello64@plt+0x14698>
   24e7c:	pop	{fp, lr}
   24e80:	b	24e10 <ftello64@plt+0x13528>
   24e84:	push	{fp, lr}
   24e88:	mov	fp, sp
   24e8c:	bl	25f90 <ftello64@plt+0x146a8>
   24e90:	pop	{fp, lr}
   24e94:	b	24e10 <ftello64@plt+0x13528>
   24e98:	mov	r2, r1
   24e9c:	mov	r1, r0
   24ea0:	mov	r0, #0
   24ea4:	b	24dc0 <ftello64@plt+0x134d8>
   24ea8:	mov	r2, r1
   24eac:	mov	r1, r0
   24eb0:	mov	r0, #0
   24eb4:	b	24e84 <ftello64@plt+0x1359c>
   24eb8:	mov	r2, #1
   24ebc:	b	24ec0 <ftello64@plt+0x135d8>
   24ec0:	push	{r4, r5, fp, lr}
   24ec4:	add	fp, sp, #8
   24ec8:	mov	r4, r1
   24ecc:	ldr	r5, [r1]
   24ed0:	cmp	r0, #0
   24ed4:	beq	24eec <ftello64@plt+0x13604>
   24ed8:	mov	r1, #1
   24edc:	add	r1, r1, r5, lsr #1
   24ee0:	adds	r5, r5, r1
   24ee4:	bcc	24f04 <ftello64@plt+0x1361c>
   24ee8:	bl	25184 <ftello64@plt+0x1389c>
   24eec:	cmp	r5, #0
   24ef0:	bne	24f04 <ftello64@plt+0x1361c>
   24ef4:	mov	r1, #64	; 0x40
   24ef8:	udiv	r5, r1, r2
   24efc:	cmp	r2, #64	; 0x40
   24f00:	addhi	r5, r5, #1
   24f04:	mov	r1, r5
   24f08:	bl	24dc0 <ftello64@plt+0x134d8>
   24f0c:	str	r5, [r4]
   24f10:	pop	{r4, r5, fp, pc}
   24f14:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24f18:	add	fp, sp, #24
   24f1c:	mov	r8, r1
   24f20:	ldr	r6, [r1]
   24f24:	add	r1, r6, r6, asr #1
   24f28:	cmp	r1, r6
   24f2c:	mvnvs	r1, #-2147483648	; 0x80000000
   24f30:	cmp	r1, r3
   24f34:	mov	r5, r1
   24f38:	movgt	r5, r3
   24f3c:	cmn	r3, #1
   24f40:	movle	r5, r1
   24f44:	ldr	r4, [fp, #8]
   24f48:	cmn	r4, #1
   24f4c:	ble	24f74 <ftello64@plt+0x1368c>
   24f50:	cmp	r4, #0
   24f54:	beq	24fc8 <ftello64@plt+0x136e0>
   24f58:	cmn	r5, #1
   24f5c:	ble	24f9c <ftello64@plt+0x136b4>
   24f60:	mvn	r7, #-2147483648	; 0x80000000
   24f64:	udiv	r1, r7, r4
   24f68:	cmp	r1, r5
   24f6c:	bge	24fc8 <ftello64@plt+0x136e0>
   24f70:	b	24fd8 <ftello64@plt+0x136f0>
   24f74:	cmn	r5, #1
   24f78:	ble	24fb8 <ftello64@plt+0x136d0>
   24f7c:	cmn	r4, #1
   24f80:	beq	24fc8 <ftello64@plt+0x136e0>
   24f84:	mov	r1, #-2147483648	; 0x80000000
   24f88:	sdiv	r1, r1, r4
   24f8c:	mvn	r7, #-2147483648	; 0x80000000
   24f90:	cmp	r1, r5
   24f94:	bge	24fc8 <ftello64@plt+0x136e0>
   24f98:	b	24fd8 <ftello64@plt+0x136f0>
   24f9c:	beq	24fc8 <ftello64@plt+0x136e0>
   24fa0:	mov	r1, #-2147483648	; 0x80000000
   24fa4:	sdiv	r1, r1, r5
   24fa8:	mvn	r7, #-2147483648	; 0x80000000
   24fac:	cmp	r1, r4
   24fb0:	bge	24fc8 <ftello64@plt+0x136e0>
   24fb4:	b	24fd8 <ftello64@plt+0x136f0>
   24fb8:	mvn	r7, #-2147483648	; 0x80000000
   24fbc:	sdiv	r1, r7, r4
   24fc0:	cmp	r5, r1
   24fc4:	blt	24fd8 <ftello64@plt+0x136f0>
   24fc8:	mul	r1, r5, r4
   24fcc:	mov	r7, #64	; 0x40
   24fd0:	cmp	r1, #63	; 0x3f
   24fd4:	bgt	24fe0 <ftello64@plt+0x136f8>
   24fd8:	sdiv	r5, r7, r4
   24fdc:	mul	r1, r5, r4
   24fe0:	cmp	r0, #0
   24fe4:	moveq	r7, #0
   24fe8:	streq	r7, [r8]
   24fec:	sub	r7, r5, r6
   24ff0:	cmp	r7, r2
   24ff4:	bge	250a0 <ftello64@plt+0x137b8>
   24ff8:	add	r5, r6, r2
   24ffc:	mov	r1, #0
   25000:	cmp	r5, r3
   25004:	mov	r2, #0
   25008:	movwgt	r2, #1
   2500c:	cmn	r3, #1
   25010:	movwgt	r1, #1
   25014:	cmp	r5, r6
   25018:	bvs	25088 <ftello64@plt+0x137a0>
   2501c:	ands	r1, r1, r2
   25020:	bne	25088 <ftello64@plt+0x137a0>
   25024:	cmn	r4, #1
   25028:	ble	25050 <ftello64@plt+0x13768>
   2502c:	cmp	r4, #0
   25030:	beq	2509c <ftello64@plt+0x137b4>
   25034:	cmn	r5, #1
   25038:	ble	25074 <ftello64@plt+0x1378c>
   2503c:	mvn	r1, #-2147483648	; 0x80000000
   25040:	udiv	r1, r1, r4
   25044:	cmp	r1, r5
   25048:	bge	2509c <ftello64@plt+0x137b4>
   2504c:	b	25088 <ftello64@plt+0x137a0>
   25050:	cmn	r5, #1
   25054:	ble	2508c <ftello64@plt+0x137a4>
   25058:	cmn	r4, #1
   2505c:	beq	2509c <ftello64@plt+0x137b4>
   25060:	mov	r1, #-2147483648	; 0x80000000
   25064:	sdiv	r1, r1, r4
   25068:	cmp	r1, r5
   2506c:	bge	2509c <ftello64@plt+0x137b4>
   25070:	b	25088 <ftello64@plt+0x137a0>
   25074:	beq	2509c <ftello64@plt+0x137b4>
   25078:	mov	r1, #-2147483648	; 0x80000000
   2507c:	sdiv	r1, r1, r5
   25080:	cmp	r1, r4
   25084:	bge	2509c <ftello64@plt+0x137b4>
   25088:	bl	25184 <ftello64@plt+0x1389c>
   2508c:	mvn	r1, #-2147483648	; 0x80000000
   25090:	sdiv	r1, r1, r4
   25094:	cmp	r5, r1
   25098:	blt	25088 <ftello64@plt+0x137a0>
   2509c:	mul	r1, r5, r4
   250a0:	bl	24e3c <ftello64@plt+0x13554>
   250a4:	str	r5, [r8]
   250a8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   250ac:	mov	r1, #1
   250b0:	b	250b4 <ftello64@plt+0x137cc>
   250b4:	push	{fp, lr}
   250b8:	mov	fp, sp
   250bc:	bl	2580c <ftello64@plt+0x13f24>
   250c0:	pop	{fp, lr}
   250c4:	b	24e10 <ftello64@plt+0x13528>
   250c8:	mov	r1, #1
   250cc:	b	250d0 <ftello64@plt+0x137e8>
   250d0:	push	{fp, lr}
   250d4:	mov	fp, sp
   250d8:	bl	25f8c <ftello64@plt+0x146a4>
   250dc:	pop	{fp, lr}
   250e0:	b	24e10 <ftello64@plt+0x13528>
   250e4:	push	{r4, r5, fp, lr}
   250e8:	add	fp, sp, #8
   250ec:	mov	r4, r1
   250f0:	mov	r5, r0
   250f4:	mov	r0, r1
   250f8:	bl	24dfc <ftello64@plt+0x13514>
   250fc:	mov	r1, r5
   25100:	mov	r2, r4
   25104:	pop	{r4, r5, fp, lr}
   25108:	b	115c4 <memcpy@plt>
   2510c:	push	{r4, r5, fp, lr}
   25110:	add	fp, sp, #8
   25114:	mov	r4, r1
   25118:	mov	r5, r0
   2511c:	mov	r0, r1
   25120:	bl	24e24 <ftello64@plt+0x1353c>
   25124:	mov	r1, r5
   25128:	mov	r2, r4
   2512c:	pop	{r4, r5, fp, lr}
   25130:	b	115c4 <memcpy@plt>
   25134:	push	{r4, r5, fp, lr}
   25138:	add	fp, sp, #8
   2513c:	mov	r4, r1
   25140:	mov	r5, r0
   25144:	add	r0, r1, #1
   25148:	bl	24e24 <ftello64@plt+0x1353c>
   2514c:	mov	r1, #0
   25150:	strb	r1, [r0, r4]
   25154:	mov	r1, r5
   25158:	mov	r2, r4
   2515c:	pop	{r4, r5, fp, lr}
   25160:	b	115c4 <memcpy@plt>
   25164:	push	{r4, sl, fp, lr}
   25168:	add	fp, sp, #8
   2516c:	mov	r4, r0
   25170:	bl	1175c <strlen@plt>
   25174:	add	r1, r0, #1
   25178:	mov	r0, r4
   2517c:	pop	{r4, sl, fp, lr}
   25180:	b	250e4 <ftello64@plt+0x137fc>
   25184:	push	{fp, lr}
   25188:	mov	fp, sp
   2518c:	movw	r0, #37256	; 0x9188
   25190:	movt	r0, #3
   25194:	ldr	r4, [r0]
   25198:	movw	r1, #36092	; 0x8cfc
   2519c:	movt	r1, #2
   251a0:	mov	r0, #0
   251a4:	mov	r2, #5
   251a8:	bl	1160c <dcgettext@plt>
   251ac:	mov	r3, r0
   251b0:	movw	r2, #34230	; 0x85b6
   251b4:	movt	r2, #2
   251b8:	mov	r0, r4
   251bc:	mov	r1, #0
   251c0:	bl	116c0 <error@plt>
   251c4:	bl	118ac <abort@plt>
   251c8:	push	{r4, sl, fp, lr}
   251cc:	add	fp, sp, #8
   251d0:	sub	sp, sp, #8
   251d4:	ldr	r4, [fp, #8]
   251d8:	str	r4, [sp]
   251dc:	bl	26e68 <ftello64@plt+0x15580>
   251e0:	mov	r4, r0
   251e4:	cmn	r0, #1
   251e8:	bgt	251fc <ftello64@plt+0x13914>
   251ec:	bl	11774 <__errno_location@plt>
   251f0:	ldr	r0, [r0]
   251f4:	cmp	r0, #12
   251f8:	beq	25208 <ftello64@plt+0x13920>
   251fc:	mov	r0, r4
   25200:	sub	sp, fp, #8
   25204:	pop	{r4, sl, fp, pc}
   25208:	bl	25184 <ftello64@plt+0x1389c>
   2520c:	push	{r4, sl, fp, lr}
   25210:	add	fp, sp, #8
   25214:	bl	270e0 <ftello64@plt+0x157f8>
   25218:	mov	r4, r0
   2521c:	cmp	r0, #0
   25220:	bne	25234 <ftello64@plt+0x1394c>
   25224:	bl	11774 <__errno_location@plt>
   25228:	ldr	r0, [r0]
   2522c:	cmp	r0, #12
   25230:	beq	2523c <ftello64@plt+0x13954>
   25234:	mov	r0, r4
   25238:	pop	{r4, sl, fp, pc}
   2523c:	bl	25184 <ftello64@plt+0x1389c>
   25240:	push	{r4, sl, fp, lr}
   25244:	add	fp, sp, #8
   25248:	bl	27310 <ftello64@plt+0x15a28>
   2524c:	mov	r4, r0
   25250:	cmp	r0, #0
   25254:	bne	25268 <ftello64@plt+0x13980>
   25258:	bl	11774 <__errno_location@plt>
   2525c:	ldr	r0, [r0]
   25260:	cmp	r0, #12
   25264:	beq	25270 <ftello64@plt+0x13988>
   25268:	mov	r0, r4
   2526c:	pop	{r4, sl, fp, pc}
   25270:	bl	25184 <ftello64@plt+0x1389c>
   25274:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25278:	add	fp, sp, #28
   2527c:	sub	sp, sp, #20
   25280:	cmp	r2, #37	; 0x25
   25284:	bcs	2569c <ftello64@plt+0x13db4>
   25288:	mov	r9, r3
   2528c:	mov	r7, r2
   25290:	mov	r6, r1
   25294:	mov	r4, r0
   25298:	ldr	sl, [fp, #8]
   2529c:	bl	11774 <__errno_location@plt>
   252a0:	mov	r5, r0
   252a4:	mov	r0, #0
   252a8:	str	r0, [r5]
   252ac:	add	r8, sp, #16
   252b0:	cmp	r6, #0
   252b4:	movne	r8, r6
   252b8:	mov	r0, r4
   252bc:	mov	r1, r8
   252c0:	mov	r2, r7
   252c4:	bl	117f8 <strtoimax@plt>
   252c8:	str	r1, [sp, #12]
   252cc:	str	r0, [sp, #8]
   252d0:	ldr	r7, [r8]
   252d4:	cmp	r7, r4
   252d8:	beq	25304 <ftello64@plt+0x13a1c>
   252dc:	ldr	r0, [r5]
   252e0:	cmp	r0, #0
   252e4:	beq	25340 <ftello64@plt+0x13a58>
   252e8:	mov	r5, #4
   252ec:	cmp	r0, #34	; 0x22
   252f0:	bne	25690 <ftello64@plt+0x13da8>
   252f4:	mov	r5, #1
   252f8:	cmp	sl, #0
   252fc:	bne	2534c <ftello64@plt+0x13a64>
   25300:	b	25684 <ftello64@plt+0x13d9c>
   25304:	mov	r5, #4
   25308:	cmp	sl, #0
   2530c:	beq	25690 <ftello64@plt+0x13da8>
   25310:	ldrb	r1, [r7]
   25314:	cmp	r1, #0
   25318:	beq	25690 <ftello64@plt+0x13da8>
   2531c:	mov	r0, sl
   25320:	bl	11768 <strchr@plt>
   25324:	cmp	r0, #0
   25328:	beq	25690 <ftello64@plt+0x13da8>
   2532c:	mov	r5, #0
   25330:	str	r5, [sp, #12]
   25334:	mov	r0, #1
   25338:	str	r0, [sp, #8]
   2533c:	b	2534c <ftello64@plt+0x13a64>
   25340:	mov	r5, r0
   25344:	cmp	sl, #0
   25348:	beq	25684 <ftello64@plt+0x13d9c>
   2534c:	ldrb	r4, [r7]
   25350:	cmp	r4, #0
   25354:	beq	25684 <ftello64@plt+0x13d9c>
   25358:	mov	r0, sl
   2535c:	mov	r1, r4
   25360:	bl	11768 <strchr@plt>
   25364:	cmp	r0, #0
   25368:	beq	255a0 <ftello64@plt+0x13cb8>
   2536c:	sub	r0, r4, #69	; 0x45
   25370:	mov	r1, #1
   25374:	str	r1, [sp, #4]
   25378:	mov	r6, #1024	; 0x400
   2537c:	cmp	r0, #47	; 0x2f
   25380:	bhi	2549c <ftello64@plt+0x13bb4>
   25384:	add	r1, pc, #0
   25388:	ldr	pc, [r1, r0, lsl #2]
   2538c:	andeq	r5, r2, ip, asr #8
   25390:	muleq	r2, ip, r4
   25394:	andeq	r5, r2, ip, asr #8
   25398:	muleq	r2, ip, r4
   2539c:	muleq	r2, ip, r4
   253a0:	muleq	r2, ip, r4
   253a4:	andeq	r5, r2, ip, asr #8
   253a8:	muleq	r2, ip, r4
   253ac:	andeq	r5, r2, ip, asr #8
   253b0:	muleq	r2, ip, r4
   253b4:	muleq	r2, ip, r4
   253b8:	andeq	r5, r2, ip, asr #8
   253bc:	muleq	r2, ip, r4
   253c0:	muleq	r2, ip, r4
   253c4:	muleq	r2, ip, r4
   253c8:	andeq	r5, r2, ip, asr #8
   253cc:	muleq	r2, ip, r4
   253d0:	muleq	r2, ip, r4
   253d4:	muleq	r2, ip, r4
   253d8:	muleq	r2, ip, r4
   253dc:	andeq	r5, r2, ip, asr #8
   253e0:	andeq	r5, r2, ip, asr #8
   253e4:	muleq	r2, ip, r4
   253e8:	muleq	r2, ip, r4
   253ec:	muleq	r2, ip, r4
   253f0:	muleq	r2, ip, r4
   253f4:	muleq	r2, ip, r4
   253f8:	muleq	r2, ip, r4
   253fc:	muleq	r2, ip, r4
   25400:	muleq	r2, ip, r4
   25404:	muleq	r2, ip, r4
   25408:	muleq	r2, ip, r4
   2540c:	muleq	r2, ip, r4
   25410:	muleq	r2, ip, r4
   25414:	andeq	r5, r2, ip, asr #8
   25418:	muleq	r2, ip, r4
   2541c:	muleq	r2, ip, r4
   25420:	muleq	r2, ip, r4
   25424:	andeq	r5, r2, ip, asr #8
   25428:	muleq	r2, ip, r4
   2542c:	andeq	r5, r2, ip, asr #8
   25430:	muleq	r2, ip, r4
   25434:	muleq	r2, ip, r4
   25438:	muleq	r2, ip, r4
   2543c:	muleq	r2, ip, r4
   25440:	muleq	r2, ip, r4
   25444:	muleq	r2, ip, r4
   25448:	andeq	r5, r2, ip, asr #8
   2544c:	mov	r0, sl
   25450:	mov	r1, #48	; 0x30
   25454:	bl	11768 <strchr@plt>
   25458:	cmp	r0, #0
   2545c:	beq	2549c <ftello64@plt+0x13bb4>
   25460:	ldrb	r0, [r7, #1]
   25464:	cmp	r0, #66	; 0x42
   25468:	cmpne	r0, #68	; 0x44
   2546c:	bne	25480 <ftello64@plt+0x13b98>
   25470:	mov	r0, #2
   25474:	str	r0, [sp, #4]
   25478:	mov	r6, #1000	; 0x3e8
   2547c:	b	2549c <ftello64@plt+0x13bb4>
   25480:	cmp	r0, #105	; 0x69
   25484:	bne	2549c <ftello64@plt+0x13bb4>
   25488:	ldrb	r0, [r7, #2]
   2548c:	mov	r1, #1
   25490:	cmp	r0, #66	; 0x42
   25494:	movweq	r1, #3
   25498:	str	r1, [sp, #4]
   2549c:	sub	r1, r4, #66	; 0x42
   254a0:	cmp	r1, #53	; 0x35
   254a4:	bhi	255a0 <ftello64@plt+0x13cb8>
   254a8:	mov	r0, #0
   254ac:	add	r2, pc, #0
   254b0:	ldr	pc, [r2, r1, lsl #2]
   254b4:	andeq	r5, r2, r4, lsl #12
   254b8:	andeq	r5, r2, r0, lsr #11
   254bc:	andeq	r5, r2, r0, lsr #11
   254c0:	andeq	r5, r2, r0, lsl r6
   254c4:	andeq	r5, r2, r0, lsr #11
   254c8:	andeq	r5, r2, ip, lsl #11
   254cc:	andeq	r5, r2, r0, lsr #11
   254d0:	andeq	r5, r2, r0, lsr #11
   254d4:	andeq	r5, r2, r0, lsr #11
   254d8:			; <UNDEFINED> instruction: 0x000255b4
   254dc:	andeq	r5, r2, r0, lsr #11
   254e0:	andeq	r5, r2, r8, asr #11
   254e4:	andeq	r5, r2, r0, lsr #11
   254e8:	andeq	r5, r2, r0, lsr #11
   254ec:	andeq	r5, r2, r4, lsr #12
   254f0:	andeq	r5, r2, r0, lsr #11
   254f4:	andeq	r5, r2, r0, lsr #11
   254f8:	andeq	r5, r2, r0, lsr #11
   254fc:	ldrdeq	r5, [r2], -ip
   25500:	andeq	r5, r2, r0, lsr #11
   25504:	andeq	r5, r2, r0, lsr #11
   25508:	andeq	r5, r2, r0, lsr #11
   2550c:	andeq	r5, r2, r0, lsr #11
   25510:	andeq	r5, r2, r8, lsr r6
   25514:	strdeq	r5, [r2], -r0
   25518:	andeq	r5, r2, r0, lsr #11
   2551c:	andeq	r5, r2, r0, lsr #11
   25520:	andeq	r5, r2, r0, lsr #11
   25524:	andeq	r5, r2, r0, lsr #11
   25528:	andeq	r5, r2, r0, lsr #11
   2552c:	andeq	r5, r2, r0, lsr #11
   25530:	andeq	r5, r2, r0, lsr #11
   25534:	andeq	r5, r2, ip, asr #12
   25538:	andeq	r5, r2, r4, ror #12
   2553c:	andeq	r5, r2, r0, lsr #11
   25540:	andeq	r5, r2, r0, lsr #11
   25544:	andeq	r5, r2, r0, lsr #11
   25548:	andeq	r5, r2, ip, lsl #11
   2554c:	andeq	r5, r2, r0, lsr #11
   25550:	andeq	r5, r2, r0, lsr #11
   25554:	andeq	r5, r2, r0, lsr #11
   25558:			; <UNDEFINED> instruction: 0x000255b4
   2555c:	andeq	r5, r2, r0, lsr #11
   25560:	andeq	r5, r2, r8, asr #11
   25564:	andeq	r5, r2, r0, lsr #11
   25568:	andeq	r5, r2, r0, lsr #11
   2556c:	andeq	r5, r2, r0, lsr #11
   25570:	andeq	r5, r2, r0, lsr #11
   25574:	andeq	r5, r2, r0, lsr #11
   25578:	andeq	r5, r2, r0, lsr #11
   2557c:	ldrdeq	r5, [r2], -ip
   25580:	andeq	r5, r2, r0, lsr #11
   25584:	andeq	r5, r2, r0, lsr #11
   25588:	andeq	r5, r2, r8, asr r6
   2558c:	add	r0, sp, #8
   25590:	mov	r1, r6
   25594:	mov	r2, #3
   25598:	bl	257c0 <ftello64@plt+0x13ed8>
   2559c:	b	25664 <ftello64@plt+0x13d7c>
   255a0:	ldr	r0, [sp, #8]
   255a4:	ldr	r1, [sp, #12]
   255a8:	strd	r0, [r9]
   255ac:	orr	r5, r5, #2
   255b0:	b	25690 <ftello64@plt+0x13da8>
   255b4:	add	r0, sp, #8
   255b8:	mov	r1, r6
   255bc:	mov	r2, #1
   255c0:	bl	257c0 <ftello64@plt+0x13ed8>
   255c4:	b	25664 <ftello64@plt+0x13d7c>
   255c8:	add	r0, sp, #8
   255cc:	mov	r1, r6
   255d0:	mov	r2, #2
   255d4:	bl	257c0 <ftello64@plt+0x13ed8>
   255d8:	b	25664 <ftello64@plt+0x13d7c>
   255dc:	add	r0, sp, #8
   255e0:	mov	r1, r6
   255e4:	mov	r2, #4
   255e8:	bl	257c0 <ftello64@plt+0x13ed8>
   255ec:	b	25664 <ftello64@plt+0x13d7c>
   255f0:	add	r0, sp, #8
   255f4:	mov	r1, r6
   255f8:	mov	r2, #7
   255fc:	bl	257c0 <ftello64@plt+0x13ed8>
   25600:	b	25664 <ftello64@plt+0x13d7c>
   25604:	add	r0, sp, #8
   25608:	mov	r1, #1024	; 0x400
   2560c:	b	25660 <ftello64@plt+0x13d78>
   25610:	add	r0, sp, #8
   25614:	mov	r1, r6
   25618:	mov	r2, #6
   2561c:	bl	257c0 <ftello64@plt+0x13ed8>
   25620:	b	25664 <ftello64@plt+0x13d7c>
   25624:	add	r0, sp, #8
   25628:	mov	r1, r6
   2562c:	mov	r2, #5
   25630:	bl	257c0 <ftello64@plt+0x13ed8>
   25634:	b	25664 <ftello64@plt+0x13d7c>
   25638:	add	r0, sp, #8
   2563c:	mov	r1, r6
   25640:	mov	r2, #8
   25644:	bl	257c0 <ftello64@plt+0x13ed8>
   25648:	b	25664 <ftello64@plt+0x13d7c>
   2564c:	add	r0, sp, #8
   25650:	mov	r1, #512	; 0x200
   25654:	b	25660 <ftello64@plt+0x13d78>
   25658:	add	r0, sp, #8
   2565c:	mov	r1, #2
   25660:	bl	256bc <ftello64@plt+0x13dd4>
   25664:	ldr	r1, [r8]
   25668:	ldr	r3, [sp, #4]
   2566c:	add	r2, r1, r3
   25670:	str	r2, [r8]
   25674:	ldrb	r1, [r1, r3]
   25678:	orr	r5, r0, r5
   2567c:	cmp	r1, #0
   25680:	orrne	r5, r5, #2
   25684:	ldr	r0, [sp, #8]
   25688:	ldr	r1, [sp, #12]
   2568c:	strd	r0, [r9]
   25690:	mov	r0, r5
   25694:	sub	sp, fp, #28
   25698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2569c:	movw	r0, #36109	; 0x8d0d
   256a0:	movt	r0, #2
   256a4:	movw	r1, #36147	; 0x8d33
   256a8:	movt	r1, #2
   256ac:	movw	r3, #36163	; 0x8d43
   256b0:	movt	r3, #2
   256b4:	mov	r2, #85	; 0x55
   256b8:	bl	118d0 <__assert_fail@plt>
   256bc:	push	{r4, r5, r6, r7, fp, lr}
   256c0:	add	fp, sp, #16
   256c4:	mov	r5, r1
   256c8:	mov	r4, r0
   256cc:	cmn	r1, #1
   256d0:	ble	256f8 <ftello64@plt+0x13e10>
   256d4:	cmp	r5, #0
   256d8:	beq	2575c <ftello64@plt+0x13e74>
   256dc:	ldrd	r6, [r4]
   256e0:	cmn	r7, #1
   256e4:	ble	25730 <ftello64@plt+0x13e48>
   256e8:	asr	r3, r5, #31
   256ec:	mvn	r0, #0
   256f0:	mvn	r1, #-2147483648	; 0x80000000
   256f4:	b	25718 <ftello64@plt+0x13e30>
   256f8:	ldrd	r6, [r4]
   256fc:	cmn	r7, #1
   25700:	ble	25778 <ftello64@plt+0x13e90>
   25704:	cmn	r5, #1
   25708:	beq	2575c <ftello64@plt+0x13e74>
   2570c:	asr	r3, r5, #31
   25710:	mov	r0, #0
   25714:	mov	r1, #-2147483648	; 0x80000000
   25718:	mov	r2, r5
   2571c:	bl	27728 <ftello64@plt+0x15e40>
   25720:	subs	r0, r0, r6
   25724:	sbcs	r0, r1, r7
   25728:	bge	2575c <ftello64@plt+0x13e74>
   2572c:	b	25798 <ftello64@plt+0x13eb0>
   25730:	and	r0, r6, r7
   25734:	cmn	r0, #1
   25738:	beq	2575c <ftello64@plt+0x13e74>
   2573c:	mov	r0, #0
   25740:	mov	r1, #-2147483648	; 0x80000000
   25744:	mov	r2, r6
   25748:	mov	r3, r7
   2574c:	bl	27728 <ftello64@plt+0x15e40>
   25750:	subs	r0, r0, r5
   25754:	sbcs	r0, r1, r5, asr #31
   25758:	blt	25798 <ftello64@plt+0x13eb0>
   2575c:	ldrd	r0, [r4]
   25760:	umull	r2, r3, r0, r5
   25764:	asr	r7, r5, #31
   25768:	mla	r0, r0, r7, r3
   2576c:	mla	r1, r1, r5, r0
   25770:	mov	r0, #0
   25774:	b	257b4 <ftello64@plt+0x13ecc>
   25778:	asr	r3, r5, #31
   2577c:	mvn	r0, #0
   25780:	mvn	r1, #-2147483648	; 0x80000000
   25784:	mov	r2, r5
   25788:	bl	27728 <ftello64@plt+0x15e40>
   2578c:	subs	r0, r6, r0
   25790:	sbcs	r0, r7, r1
   25794:	bge	2575c <ftello64@plt+0x13e74>
   25798:	ldr	r0, [r4, #4]
   2579c:	mvn	r1, #-2147483648	; 0x80000000
   257a0:	cmp	r0, #0
   257a4:	movmi	r1, #-2147483648	; 0x80000000
   257a8:	mvn	r2, #0
   257ac:	movwmi	r2, #0
   257b0:	mov	r0, #1
   257b4:	str	r2, [r4]
   257b8:	str	r1, [r4, #4]
   257bc:	pop	{r4, r5, r6, r7, fp, pc}
   257c0:	push	{r4, r5, r6, r7, fp, lr}
   257c4:	add	fp, sp, #16
   257c8:	cmp	r2, #0
   257cc:	beq	25800 <ftello64@plt+0x13f18>
   257d0:	mov	r4, r2
   257d4:	mov	r5, r1
   257d8:	mov	r7, r0
   257dc:	mov	r6, #0
   257e0:	mov	r0, r7
   257e4:	mov	r1, r5
   257e8:	bl	256bc <ftello64@plt+0x13dd4>
   257ec:	orr	r6, r0, r6
   257f0:	subs	r4, r4, #1
   257f4:	bne	257e0 <ftello64@plt+0x13ef8>
   257f8:	mov	r0, r6
   257fc:	pop	{r4, r5, r6, r7, fp, pc}
   25800:	mov	r6, #0
   25804:	mov	r0, r6
   25808:	pop	{r4, r5, r6, r7, fp, pc}
   2580c:	clz	r2, r1
   25810:	lsr	r2, r2, #5
   25814:	clz	r3, r0
   25818:	lsr	r3, r3, #5
   2581c:	orrs	r2, r3, r2
   25820:	movwne	r1, #1
   25824:	movwne	r0, #1
   25828:	cmp	r1, #0
   2582c:	beq	2585c <ftello64@plt+0x13f74>
   25830:	mvn	r2, #-2147483648	; 0x80000000
   25834:	udiv	r2, r2, r1
   25838:	cmp	r2, r0
   2583c:	bcs	2585c <ftello64@plt+0x13f74>
   25840:	push	{fp, lr}
   25844:	mov	fp, sp
   25848:	bl	11774 <__errno_location@plt>
   2584c:	mov	r1, #12
   25850:	str	r1, [r0]
   25854:	mov	r0, #0
   25858:	pop	{fp, pc}
   2585c:	b	114f8 <calloc@plt>
   25860:	cmp	r0, #0
   25864:	movweq	r0, #1
   25868:	cmn	r0, #1
   2586c:	ble	25874 <ftello64@plt+0x13f8c>
   25870:	b	116d8 <malloc@plt>
   25874:	push	{fp, lr}
   25878:	mov	fp, sp
   2587c:	bl	11774 <__errno_location@plt>
   25880:	mov	r1, #12
   25884:	str	r1, [r0]
   25888:	mov	r0, #0
   2588c:	pop	{fp, pc}
   25890:	push	{fp, lr}
   25894:	mov	fp, sp
   25898:	cmp	r0, #0
   2589c:	beq	258b8 <ftello64@plt+0x13fd0>
   258a0:	cmp	r1, #0
   258a4:	beq	258c4 <ftello64@plt+0x13fdc>
   258a8:	cmn	r1, #1
   258ac:	ble	258d0 <ftello64@plt+0x13fe8>
   258b0:	pop	{fp, lr}
   258b4:	b	11630 <realloc@plt>
   258b8:	mov	r0, r1
   258bc:	pop	{fp, lr}
   258c0:	b	25860 <ftello64@plt+0x13f78>
   258c4:	bl	15278 <ftello64@plt+0x3990>
   258c8:	mov	r0, #0
   258cc:	pop	{fp, pc}
   258d0:	bl	11774 <__errno_location@plt>
   258d4:	mov	r1, #12
   258d8:	str	r1, [r0]
   258dc:	mov	r0, #0
   258e0:	pop	{fp, pc}
   258e4:	mov	r1, r0
   258e8:	sub	r2, r0, #65	; 0x41
   258ec:	mov	r0, #1
   258f0:	cmp	r2, #26
   258f4:	subcs	r2, r1, #97	; 0x61
   258f8:	cmpcs	r2, #26
   258fc:	bcs	25904 <ftello64@plt+0x1401c>
   25900:	bx	lr
   25904:	sub	r1, r1, #48	; 0x30
   25908:	cmp	r1, #10
   2590c:	movcs	r0, #0
   25910:	bx	lr
   25914:	mov	r1, r0
   25918:	sub	r2, r0, #65	; 0x41
   2591c:	mov	r0, #1
   25920:	cmp	r2, #26
   25924:	subcs	r1, r1, #97	; 0x61
   25928:	cmpcs	r1, #26
   2592c:	movcs	r0, #0
   25930:	bx	lr
   25934:	mov	r1, #0
   25938:	cmp	r0, #128	; 0x80
   2593c:	movwcc	r1, #1
   25940:	mov	r0, r1
   25944:	bx	lr
   25948:	sub	r1, r0, #9
   2594c:	clz	r1, r1
   25950:	lsr	r1, r1, #5
   25954:	sub	r0, r0, #32
   25958:	clz	r0, r0
   2595c:	lsr	r0, r0, #5
   25960:	orr	r0, r0, r1
   25964:	bx	lr
   25968:	mov	r1, r0
   2596c:	mov	r0, #1
   25970:	cmp	r1, #32
   25974:	bxcc	lr
   25978:	cmp	r1, #127	; 0x7f
   2597c:	movne	r0, #0
   25980:	bx	lr
   25984:	sub	r1, r0, #48	; 0x30
   25988:	mov	r0, #0
   2598c:	cmp	r1, #10
   25990:	movwcc	r0, #1
   25994:	bx	lr
   25998:	sub	r1, r0, #33	; 0x21
   2599c:	mov	r0, #0
   259a0:	cmp	r1, #94	; 0x5e
   259a4:	movwcc	r0, #1
   259a8:	bx	lr
   259ac:	sub	r1, r0, #97	; 0x61
   259b0:	mov	r0, #0
   259b4:	cmp	r1, #26
   259b8:	movwcc	r0, #1
   259bc:	bx	lr
   259c0:	sub	r1, r0, #32
   259c4:	mov	r0, #0
   259c8:	cmp	r1, #95	; 0x5f
   259cc:	movwcc	r0, #1
   259d0:	bx	lr
   259d4:	sub	r1, r0, #33	; 0x21
   259d8:	cmp	r1, #93	; 0x5d
   259dc:	bhi	25b68 <ftello64@plt+0x14280>
   259e0:	mov	r0, #1
   259e4:	add	r2, pc, #0
   259e8:	ldr	pc, [r2, r1, lsl #2]
   259ec:	andeq	r5, r2, r4, ror #22
   259f0:	andeq	r5, r2, r4, ror #22
   259f4:	andeq	r5, r2, r4, ror #22
   259f8:	andeq	r5, r2, r4, ror #22
   259fc:	andeq	r5, r2, r4, ror #22
   25a00:	andeq	r5, r2, r4, ror #22
   25a04:	andeq	r5, r2, r4, ror #22
   25a08:	andeq	r5, r2, r4, ror #22
   25a0c:	andeq	r5, r2, r4, ror #22
   25a10:	andeq	r5, r2, r4, ror #22
   25a14:	andeq	r5, r2, r4, ror #22
   25a18:	andeq	r5, r2, r4, ror #22
   25a1c:	andeq	r5, r2, r4, ror #22
   25a20:	andeq	r5, r2, r4, ror #22
   25a24:	andeq	r5, r2, r4, ror #22
   25a28:	andeq	r5, r2, r8, ror #22
   25a2c:	andeq	r5, r2, r8, ror #22
   25a30:	andeq	r5, r2, r8, ror #22
   25a34:	andeq	r5, r2, r8, ror #22
   25a38:	andeq	r5, r2, r8, ror #22
   25a3c:	andeq	r5, r2, r8, ror #22
   25a40:	andeq	r5, r2, r8, ror #22
   25a44:	andeq	r5, r2, r8, ror #22
   25a48:	andeq	r5, r2, r8, ror #22
   25a4c:	andeq	r5, r2, r8, ror #22
   25a50:	andeq	r5, r2, r4, ror #22
   25a54:	andeq	r5, r2, r4, ror #22
   25a58:	andeq	r5, r2, r4, ror #22
   25a5c:	andeq	r5, r2, r4, ror #22
   25a60:	andeq	r5, r2, r4, ror #22
   25a64:	andeq	r5, r2, r4, ror #22
   25a68:	andeq	r5, r2, r4, ror #22
   25a6c:	andeq	r5, r2, r8, ror #22
   25a70:	andeq	r5, r2, r8, ror #22
   25a74:	andeq	r5, r2, r8, ror #22
   25a78:	andeq	r5, r2, r8, ror #22
   25a7c:	andeq	r5, r2, r8, ror #22
   25a80:	andeq	r5, r2, r8, ror #22
   25a84:	andeq	r5, r2, r8, ror #22
   25a88:	andeq	r5, r2, r8, ror #22
   25a8c:	andeq	r5, r2, r8, ror #22
   25a90:	andeq	r5, r2, r8, ror #22
   25a94:	andeq	r5, r2, r8, ror #22
   25a98:	andeq	r5, r2, r8, ror #22
   25a9c:	andeq	r5, r2, r8, ror #22
   25aa0:	andeq	r5, r2, r8, ror #22
   25aa4:	andeq	r5, r2, r8, ror #22
   25aa8:	andeq	r5, r2, r8, ror #22
   25aac:	andeq	r5, r2, r8, ror #22
   25ab0:	andeq	r5, r2, r8, ror #22
   25ab4:	andeq	r5, r2, r8, ror #22
   25ab8:	andeq	r5, r2, r8, ror #22
   25abc:	andeq	r5, r2, r8, ror #22
   25ac0:	andeq	r5, r2, r8, ror #22
   25ac4:	andeq	r5, r2, r8, ror #22
   25ac8:	andeq	r5, r2, r8, ror #22
   25acc:	andeq	r5, r2, r8, ror #22
   25ad0:	andeq	r5, r2, r8, ror #22
   25ad4:	andeq	r5, r2, r4, ror #22
   25ad8:	andeq	r5, r2, r4, ror #22
   25adc:	andeq	r5, r2, r4, ror #22
   25ae0:	andeq	r5, r2, r4, ror #22
   25ae4:	andeq	r5, r2, r4, ror #22
   25ae8:	andeq	r5, r2, r4, ror #22
   25aec:	andeq	r5, r2, r8, ror #22
   25af0:	andeq	r5, r2, r8, ror #22
   25af4:	andeq	r5, r2, r8, ror #22
   25af8:	andeq	r5, r2, r8, ror #22
   25afc:	andeq	r5, r2, r8, ror #22
   25b00:	andeq	r5, r2, r8, ror #22
   25b04:	andeq	r5, r2, r8, ror #22
   25b08:	andeq	r5, r2, r8, ror #22
   25b0c:	andeq	r5, r2, r8, ror #22
   25b10:	andeq	r5, r2, r8, ror #22
   25b14:	andeq	r5, r2, r8, ror #22
   25b18:	andeq	r5, r2, r8, ror #22
   25b1c:	andeq	r5, r2, r8, ror #22
   25b20:	andeq	r5, r2, r8, ror #22
   25b24:	andeq	r5, r2, r8, ror #22
   25b28:	andeq	r5, r2, r8, ror #22
   25b2c:	andeq	r5, r2, r8, ror #22
   25b30:	andeq	r5, r2, r8, ror #22
   25b34:	andeq	r5, r2, r8, ror #22
   25b38:	andeq	r5, r2, r8, ror #22
   25b3c:	andeq	r5, r2, r8, ror #22
   25b40:	andeq	r5, r2, r8, ror #22
   25b44:	andeq	r5, r2, r8, ror #22
   25b48:	andeq	r5, r2, r8, ror #22
   25b4c:	andeq	r5, r2, r8, ror #22
   25b50:	andeq	r5, r2, r8, ror #22
   25b54:	andeq	r5, r2, r4, ror #22
   25b58:	andeq	r5, r2, r4, ror #22
   25b5c:	andeq	r5, r2, r4, ror #22
   25b60:	andeq	r5, r2, r4, ror #22
   25b64:	bx	lr
   25b68:	mov	r0, #0
   25b6c:	bx	lr
   25b70:	sub	r0, r0, #9
   25b74:	cmp	r0, #23
   25b78:	movhi	r0, #0
   25b7c:	bxhi	lr
   25b80:	bic	r0, r0, #-16777216	; 0xff000000
   25b84:	movw	r1, #31
   25b88:	movt	r1, #128	; 0x80
   25b8c:	mov	r2, #1
   25b90:	and	r0, r2, r1, lsr r0
   25b94:	bx	lr
   25b98:	sub	r1, r0, #65	; 0x41
   25b9c:	mov	r0, #0
   25ba0:	cmp	r1, #26
   25ba4:	movwcc	r0, #1
   25ba8:	bx	lr
   25bac:	mov	r1, r0
   25bb0:	sub	r2, r0, #48	; 0x30
   25bb4:	mov	r0, #1
   25bb8:	cmp	r2, #22
   25bbc:	bhi	25bd4 <ftello64@plt+0x142ec>
   25bc0:	mov	ip, #1
   25bc4:	movw	r3, #1023	; 0x3ff
   25bc8:	movt	r3, #126	; 0x7e
   25bcc:	tst	r3, ip, lsl r2
   25bd0:	bxne	lr
   25bd4:	sub	r1, r1, #97	; 0x61
   25bd8:	cmp	r1, #6
   25bdc:	movcs	r0, #0
   25be0:	bxcs	lr
   25be4:	bx	lr
   25be8:	sub	r1, r0, #65	; 0x41
   25bec:	cmp	r1, #26
   25bf0:	addcc	r0, r0, #32
   25bf4:	bx	lr
   25bf8:	sub	r1, r0, #97	; 0x61
   25bfc:	cmp	r1, #26
   25c00:	subcc	r0, r0, #32
   25c04:	bx	lr
   25c08:	push	{r4, r5, r6, sl, fp, lr}
   25c0c:	add	fp, sp, #16
   25c10:	cmp	r0, r1
   25c14:	beq	25c60 <ftello64@plt+0x14378>
   25c18:	mov	r4, r1
   25c1c:	mov	r5, r0
   25c20:	ldrb	r0, [r5]
   25c24:	bl	25be8 <ftello64@plt+0x14300>
   25c28:	mov	r6, r0
   25c2c:	ldrb	r0, [r4]
   25c30:	bl	25be8 <ftello64@plt+0x14300>
   25c34:	uxtb	r1, r6
   25c38:	cmp	r1, #0
   25c3c:	beq	25c54 <ftello64@plt+0x1436c>
   25c40:	add	r4, r4, #1
   25c44:	add	r5, r5, #1
   25c48:	uxtb	r2, r0
   25c4c:	cmp	r1, r2
   25c50:	beq	25c20 <ftello64@plt+0x14338>
   25c54:	uxtb	r0, r0
   25c58:	sub	r0, r1, r0
   25c5c:	pop	{r4, r5, r6, sl, fp, pc}
   25c60:	mov	r0, #0
   25c64:	pop	{r4, r5, r6, sl, fp, pc}
   25c68:	push	{r4, r5, r6, sl, fp, lr}
   25c6c:	add	fp, sp, #16
   25c70:	mov	r4, r0
   25c74:	bl	1169c <__fpending@plt>
   25c78:	mov	r5, r0
   25c7c:	mov	r0, r4
   25c80:	bl	116a8 <ferror_unlocked@plt>
   25c84:	mov	r6, r0
   25c88:	mov	r0, r4
   25c8c:	bl	25db0 <ftello64@plt+0x144c8>
   25c90:	cmp	r6, #0
   25c94:	beq	25cb8 <ftello64@plt+0x143d0>
   25c98:	mvn	r4, #0
   25c9c:	cmp	r0, #0
   25ca0:	bne	25ce4 <ftello64@plt+0x143fc>
   25ca4:	bl	11774 <__errno_location@plt>
   25ca8:	mov	r1, #0
   25cac:	str	r1, [r0]
   25cb0:	mov	r0, r4
   25cb4:	pop	{r4, r5, r6, sl, fp, pc}
   25cb8:	cmp	r0, #0
   25cbc:	mov	r4, r0
   25cc0:	mvnne	r4, #0
   25cc4:	cmp	r5, #0
   25cc8:	bne	25ce4 <ftello64@plt+0x143fc>
   25ccc:	cmp	r0, #0
   25cd0:	beq	25ce4 <ftello64@plt+0x143fc>
   25cd4:	bl	11774 <__errno_location@plt>
   25cd8:	ldr	r0, [r0]
   25cdc:	subs	r4, r0, #9
   25ce0:	mvnne	r4, #0
   25ce4:	mov	r0, r4
   25ce8:	pop	{r4, r5, r6, sl, fp, pc}
   25cec:	push	{r4, r5, r6, r7, fp, lr}
   25cf0:	add	fp, sp, #16
   25cf4:	mov	r5, r1
   25cf8:	mov	r4, r0
   25cfc:	ldr	r0, [r0, #4]
   25d00:	cmp	r0, r1
   25d04:	bcs	25d38 <ftello64@plt+0x14450>
   25d08:	mov	r6, r3
   25d0c:	cmp	r3, #0
   25d10:	beq	25d44 <ftello64@plt+0x1445c>
   25d14:	mvn	r0, #0
   25d18:	udiv	r0, r0, r6
   25d1c:	cmp	r0, r5
   25d20:	bcs	25d44 <ftello64@plt+0x1445c>
   25d24:	bl	11774 <__errno_location@plt>
   25d28:	mov	r1, #12
   25d2c:	str	r1, [r0]
   25d30:	mov	r0, #0
   25d34:	pop	{r4, r5, r6, r7, fp, pc}
   25d38:	str	r5, [r4]
   25d3c:	mov	r0, #1
   25d40:	pop	{r4, r5, r6, r7, fp, pc}
   25d44:	mul	r1, r6, r5
   25d48:	ldr	r0, [r4, #8]
   25d4c:	cmp	r0, r2
   25d50:	beq	25d68 <ftello64@plt+0x14480>
   25d54:	bl	25890 <ftello64@plt+0x13fa8>
   25d58:	mov	r7, r0
   25d5c:	cmp	r0, #0
   25d60:	bne	25d98 <ftello64@plt+0x144b0>
   25d64:	b	25da8 <ftello64@plt+0x144c0>
   25d68:	mov	r0, r1
   25d6c:	bl	25860 <ftello64@plt+0x13f78>
   25d70:	cmp	r0, #0
   25d74:	beq	25da8 <ftello64@plt+0x144c0>
   25d78:	mov	r7, r0
   25d7c:	ldr	r1, [r4, #8]
   25d80:	cmp	r1, #0
   25d84:	beq	25d98 <ftello64@plt+0x144b0>
   25d88:	ldr	r0, [r4]
   25d8c:	mul	r2, r0, r6
   25d90:	mov	r0, r7
   25d94:	bl	115c4 <memcpy@plt>
   25d98:	str	r5, [r4]
   25d9c:	stmib	r4, {r5, r7}
   25da0:	mov	r0, #1
   25da4:	pop	{r4, r5, r6, r7, fp, pc}
   25da8:	mov	r0, #0
   25dac:	pop	{r4, r5, r6, r7, fp, pc}
   25db0:	push	{r4, r5, fp, lr}
   25db4:	add	fp, sp, #8
   25db8:	sub	sp, sp, #8
   25dbc:	mov	r4, r0
   25dc0:	bl	117d4 <fileno@plt>
   25dc4:	cmn	r0, #1
   25dc8:	ble	25e40 <ftello64@plt+0x14558>
   25dcc:	mov	r0, r4
   25dd0:	bl	116fc <__freading@plt>
   25dd4:	cmp	r0, #0
   25dd8:	beq	25e04 <ftello64@plt+0x1451c>
   25ddc:	mov	r0, r4
   25de0:	bl	117d4 <fileno@plt>
   25de4:	mov	r1, #1
   25de8:	str	r1, [sp]
   25dec:	mov	r2, #0
   25df0:	mov	r3, #0
   25df4:	bl	11678 <lseek64@plt>
   25df8:	and	r0, r0, r1
   25dfc:	cmn	r0, #1
   25e00:	beq	25e40 <ftello64@plt+0x14558>
   25e04:	mov	r0, r4
   25e08:	bl	25e50 <ftello64@plt+0x14568>
   25e0c:	cmp	r0, #0
   25e10:	beq	25e40 <ftello64@plt+0x14558>
   25e14:	bl	11774 <__errno_location@plt>
   25e18:	ldr	r5, [r0]
   25e1c:	mov	r0, r4
   25e20:	bl	11804 <fclose@plt>
   25e24:	cmp	r5, #0
   25e28:	beq	25e38 <ftello64@plt+0x14550>
   25e2c:	bl	11774 <__errno_location@plt>
   25e30:	str	r5, [r0]
   25e34:	mvn	r0, #0
   25e38:	sub	sp, fp, #8
   25e3c:	pop	{r4, r5, fp, pc}
   25e40:	mov	r0, r4
   25e44:	sub	sp, fp, #8
   25e48:	pop	{r4, r5, fp, lr}
   25e4c:	b	11804 <fclose@plt>
   25e50:	push	{r4, sl, fp, lr}
   25e54:	add	fp, sp, #8
   25e58:	mov	r4, r0
   25e5c:	cmp	r0, #0
   25e60:	beq	25e78 <ftello64@plt+0x14590>
   25e64:	mov	r0, r4
   25e68:	bl	116fc <__freading@plt>
   25e6c:	cmp	r0, #0
   25e70:	movne	r0, r4
   25e74:	blne	25e84 <ftello64@plt+0x1459c>
   25e78:	mov	r0, r4
   25e7c:	pop	{r4, sl, fp, lr}
   25e80:	b	11570 <fflush@plt>
   25e84:	push	{fp, lr}
   25e88:	mov	fp, sp
   25e8c:	sub	sp, sp, #8
   25e90:	ldrb	r1, [r0, #1]
   25e94:	tst	r1, #1
   25e98:	beq	25eb0 <ftello64@plt+0x145c8>
   25e9c:	mov	r1, #1
   25ea0:	str	r1, [sp]
   25ea4:	mov	r2, #0
   25ea8:	mov	r3, #0
   25eac:	bl	25eb8 <ftello64@plt+0x145d0>
   25eb0:	mov	sp, fp
   25eb4:	pop	{fp, pc}
   25eb8:	push	{r4, r5, r6, r7, fp, lr}
   25ebc:	add	fp, sp, #16
   25ec0:	sub	sp, sp, #8
   25ec4:	mov	r5, r3
   25ec8:	mov	r6, r2
   25ecc:	mov	r4, r0
   25ed0:	ldr	r0, [r0, #4]
   25ed4:	ldr	r1, [r4, #8]
   25ed8:	cmp	r1, r0
   25edc:	bne	25ef8 <ftello64@plt+0x14610>
   25ee0:	ldrd	r0, [r4, #16]
   25ee4:	cmp	r1, r0
   25ee8:	bne	25ef8 <ftello64@plt+0x14610>
   25eec:	ldr	r0, [r4, #36]	; 0x24
   25ef0:	cmp	r0, #0
   25ef4:	beq	25f10 <ftello64@plt+0x14628>
   25ef8:	mov	r0, r4
   25efc:	mov	r2, r6
   25f00:	mov	r3, r5
   25f04:	sub	sp, fp, #16
   25f08:	pop	{r4, r5, r6, r7, fp, lr}
   25f0c:	b	1181c <fseeko64@plt>
   25f10:	ldr	r7, [fp, #8]
   25f14:	mov	r0, r4
   25f18:	bl	117d4 <fileno@plt>
   25f1c:	str	r7, [sp]
   25f20:	mov	r2, r6
   25f24:	mov	r3, r5
   25f28:	bl	11678 <lseek64@plt>
   25f2c:	and	r2, r0, r1
   25f30:	cmn	r2, #1
   25f34:	beq	25f54 <ftello64@plt+0x1466c>
   25f38:	strd	r0, [r4, #80]	; 0x50
   25f3c:	ldr	r0, [r4]
   25f40:	bic	r0, r0, #16
   25f44:	str	r0, [r4]
   25f48:	mov	r0, #0
   25f4c:	sub	sp, fp, #16
   25f50:	pop	{r4, r5, r6, r7, fp, pc}
   25f54:	mvn	r0, #0
   25f58:	sub	sp, fp, #16
   25f5c:	pop	{r4, r5, r6, r7, fp, pc}
   25f60:	push	{fp, lr}
   25f64:	mov	fp, sp
   25f68:	bl	11774 <__errno_location@plt>
   25f6c:	mov	r1, #12
   25f70:	str	r1, [r0]
   25f74:	mov	r0, #0
   25f78:	pop	{fp, pc}
   25f7c:	b	25860 <ftello64@plt+0x13f78>
   25f80:	cmp	r1, #0
   25f84:	orreq	r1, r1, #1
   25f88:	b	25890 <ftello64@plt+0x13fa8>
   25f8c:	b	2580c <ftello64@plt+0x13f24>
   25f90:	clz	r3, r2
   25f94:	lsr	ip, r3, #5
   25f98:	clz	r3, r1
   25f9c:	lsr	r3, r3, #5
   25fa0:	orrs	r3, r3, ip
   25fa4:	movwne	r1, #1
   25fa8:	movwne	r2, #1
   25fac:	b	26e2c <ftello64@plt+0x15544>
   25fb0:	push	{fp, lr}
   25fb4:	mov	fp, sp
   25fb8:	mov	r0, #14
   25fbc:	bl	11858 <nl_langinfo@plt>
   25fc0:	movw	r1, #31656	; 0x7ba8
   25fc4:	movt	r1, #2
   25fc8:	cmp	r0, #0
   25fcc:	movne	r1, r0
   25fd0:	ldrb	r2, [r1]
   25fd4:	movw	r0, #36241	; 0x8d91
   25fd8:	movt	r0, #2
   25fdc:	cmp	r2, #0
   25fe0:	movne	r0, r1
   25fe4:	pop	{fp, pc}
   25fe8:	push	{r4, r5, r6, sl, fp, lr}
   25fec:	add	fp, sp, #16
   25ff0:	mov	r4, r0
   25ff4:	ldrb	r0, [r0, #16]
   25ff8:	cmp	r0, #0
   25ffc:	popne	{r4, r5, r6, sl, fp, pc}
   26000:	ldrb	r0, [r4, #4]
   26004:	cmp	r0, #0
   26008:	bne	26054 <ftello64@plt+0x1476c>
   2600c:	ldr	r0, [r4, #20]
   26010:	ldrb	r0, [r0]
   26014:	bl	275a8 <ftello64@plt+0x15cc0>
   26018:	cmp	r0, #0
   2601c:	beq	2603c <ftello64@plt+0x14754>
   26020:	mov	r0, #1
   26024:	str	r0, [r4, #24]
   26028:	ldr	r1, [r4, #20]
   2602c:	ldrb	r1, [r1]
   26030:	strb	r0, [r4, #28]
   26034:	str	r1, [r4, #32]
   26038:	b	260fc <ftello64@plt+0x14814>
   2603c:	add	r0, r4, #8
   26040:	bl	115f4 <mbsinit@plt>
   26044:	cmp	r0, #0
   26048:	beq	26108 <ftello64@plt+0x14820>
   2604c:	mov	r0, #1
   26050:	strb	r0, [r4, #4]
   26054:	ldr	r0, [r4]
   26058:	ldr	r1, [r4, #20]
   2605c:	add	r6, r4, #32
   26060:	add	r5, r4, #8
   26064:	sub	r2, r0, r1
   26068:	mov	r0, r6
   2606c:	mov	r3, r5
   26070:	bl	261d0 <ftello64@plt+0x148e8>
   26074:	str	r0, [r4, #24]
   26078:	cmn	r0, #2
   2607c:	beq	260e4 <ftello64@plt+0x147fc>
   26080:	cmp	r0, #0
   26084:	beq	260a0 <ftello64@plt+0x147b8>
   26088:	cmn	r0, #1
   2608c:	bne	260c4 <ftello64@plt+0x147dc>
   26090:	mov	r0, #0
   26094:	strb	r0, [r4, #28]
   26098:	mov	r0, #1
   2609c:	b	260f8 <ftello64@plt+0x14810>
   260a0:	mov	r0, #1
   260a4:	str	r0, [r4, #24]
   260a8:	ldr	r0, [r4, #20]
   260ac:	ldrb	r0, [r0]
   260b0:	cmp	r0, #0
   260b4:	bne	26128 <ftello64@plt+0x14840>
   260b8:	ldr	r0, [r6]
   260bc:	cmp	r0, #0
   260c0:	bne	26148 <ftello64@plt+0x14860>
   260c4:	mov	r0, #1
   260c8:	strb	r0, [r4, #28]
   260cc:	mov	r0, r5
   260d0:	bl	115f4 <mbsinit@plt>
   260d4:	cmp	r0, #0
   260d8:	movne	r0, #0
   260dc:	strbne	r0, [r4, #4]
   260e0:	b	260fc <ftello64@plt+0x14814>
   260e4:	mov	r0, #0
   260e8:	strb	r0, [r4, #28]
   260ec:	ldr	r0, [r4]
   260f0:	ldr	r1, [r4, #20]
   260f4:	sub	r0, r0, r1
   260f8:	str	r0, [r4, #24]
   260fc:	mov	r0, #1
   26100:	strb	r0, [r4, #16]
   26104:	pop	{r4, r5, r6, sl, fp, pc}
   26108:	movw	r0, #34344	; 0x8628
   2610c:	movt	r0, #2
   26110:	movw	r1, #35247	; 0x89af
   26114:	movt	r1, #2
   26118:	movw	r3, #35262	; 0x89be
   2611c:	movt	r3, #2
   26120:	mov	r2, #135	; 0x87
   26124:	bl	118d0 <__assert_fail@plt>
   26128:	movw	r0, #34431	; 0x867f
   2612c:	movt	r0, #2
   26130:	movw	r1, #35247	; 0x89af
   26134:	movt	r1, #2
   26138:	movw	r3, #35262	; 0x89be
   2613c:	movt	r3, #2
   26140:	mov	r2, #162	; 0xa2
   26144:	bl	118d0 <__assert_fail@plt>
   26148:	movw	r0, #34454	; 0x8696
   2614c:	movt	r0, #2
   26150:	movw	r1, #35247	; 0x89af
   26154:	movt	r1, #2
   26158:	movw	r3, #35262	; 0x89be
   2615c:	movt	r3, #2
   26160:	mov	r2, #163	; 0xa3
   26164:	bl	118d0 <__assert_fail@plt>
   26168:	ldr	r2, [r0]
   2616c:	ldr	r3, [r0, #20]
   26170:	add	r3, r3, r1
   26174:	str	r3, [r0, #20]
   26178:	add	r1, r2, r1
   2617c:	str	r1, [r0]
   26180:	bx	lr
   26184:	ldr	r2, [r1]
   26188:	str	r2, [r0]
   2618c:	ldrb	r3, [r1, #4]
   26190:	strb	r3, [r0, #4]
   26194:	add	r2, r0, #8
   26198:	cmp	r3, #0
   2619c:	beq	261b0 <ftello64@plt+0x148c8>
   261a0:	ldr	r3, [r1, #8]
   261a4:	ldr	ip, [r1, #12]
   261a8:	stm	r2, {r3, ip}
   261ac:	b	261bc <ftello64@plt+0x148d4>
   261b0:	mov	r3, #0
   261b4:	str	r3, [r2]
   261b8:	str	r3, [r2, #4]
   261bc:	ldrb	r2, [r1, #16]
   261c0:	strb	r2, [r0, #16]
   261c4:	add	r0, r0, #20
   261c8:	add	r1, r1, #20
   261cc:	b	27558 <ftello64@plt+0x15c70>
   261d0:	push	{r4, r5, r6, r7, fp, lr}
   261d4:	add	fp, sp, #16
   261d8:	sub	sp, sp, #8
   261dc:	mov	r7, r2
   261e0:	mov	r4, r1
   261e4:	add	r5, sp, #4
   261e8:	cmp	r0, #0
   261ec:	movne	r5, r0
   261f0:	mov	r0, r5
   261f4:	bl	116b4 <mbrtowc@plt>
   261f8:	mov	r6, r0
   261fc:	cmp	r7, #0
   26200:	beq	26228 <ftello64@plt+0x14940>
   26204:	cmn	r6, #2
   26208:	bcc	26228 <ftello64@plt+0x14940>
   2620c:	mov	r0, #0
   26210:	bl	27424 <ftello64@plt+0x15b3c>
   26214:	cmp	r0, #0
   26218:	bne	26228 <ftello64@plt+0x14940>
   2621c:	ldrb	r0, [r4]
   26220:	str	r0, [r5]
   26224:	mov	r6, #1
   26228:	mov	r0, r6
   2622c:	sub	sp, fp, #16
   26230:	pop	{r4, r5, r6, r7, fp, pc}
   26234:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26238:	add	fp, sp, #28
   2623c:	sub	sp, sp, #300	; 0x12c
   26240:	mov	r5, r1
   26244:	mov	r6, r0
   26248:	bl	11684 <__ctype_get_mb_cur_max@plt>
   2624c:	cmp	r0, #2
   26250:	bcc	265e4 <ftello64@plt+0x14cfc>
   26254:	mov	r4, #0
   26258:	str	r4, [fp, #-80]	; 0xffffffb0
   2625c:	str	r4, [fp, #-84]	; 0xffffffac
   26260:	strb	r4, [fp, #-76]	; 0xffffffb4
   26264:	strb	r4, [fp, #-88]	; 0xffffffa8
   26268:	str	r5, [fp, #-72]	; 0xffffffb8
   2626c:	sub	r0, fp, #88	; 0x58
   26270:	bl	26c50 <ftello64@plt+0x15368>
   26274:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   26278:	cmp	r0, #0
   2627c:	beq	2628c <ftello64@plt+0x149a4>
   26280:	ldr	r0, [fp, #-60]	; 0xffffffc4
   26284:	cmp	r0, #0
   26288:	beq	266e4 <ftello64@plt+0x14dfc>
   2628c:	str	r4, [fp, #-136]	; 0xffffff78
   26290:	str	r4, [fp, #-140]	; 0xffffff74
   26294:	str	r5, [fp, #-128]	; 0xffffff80
   26298:	strb	r4, [fp, #-132]	; 0xffffff7c
   2629c:	strb	r4, [fp, #-144]	; 0xffffff70
   262a0:	str	r4, [sp, #136]	; 0x88
   262a4:	str	r4, [sp, #132]	; 0x84
   262a8:	str	r6, [sp, #144]	; 0x90
   262ac:	strb	r4, [sp, #140]	; 0x8c
   262b0:	strb	r4, [sp, #128]	; 0x80
   262b4:	add	r7, sp, #128	; 0x80
   262b8:	mov	r0, r7
   262bc:	bl	26c50 <ftello64@plt+0x15368>
   262c0:	ldrb	r0, [sp, #152]	; 0x98
   262c4:	cmp	r0, #0
   262c8:	beq	262d8 <ftello64@plt+0x149f0>
   262cc:	ldr	r0, [sp, #156]	; 0x9c
   262d0:	cmp	r0, #0
   262d4:	beq	266f0 <ftello64@plt+0x14e08>
   262d8:	add	r0, sp, #16
   262dc:	add	r0, r0, #4
   262e0:	str	r0, [sp, #4]
   262e4:	mov	r0, #1
   262e8:	str	r0, [sp, #8]
   262ec:	mov	r8, #0
   262f0:	add	r0, r7, #16
   262f4:	str	r0, [sp]
   262f8:	mov	r0, #0
   262fc:	str	r0, [sp, #12]
   26300:	mov	sl, #0
   26304:	mov	r9, #0
   26308:	mov	r4, sl
   2630c:	add	r0, r9, r9, lsl #2
   26310:	cmp	sl, r0
   26314:	bcc	263d8 <ftello64@plt+0x14af0>
   26318:	ldr	r0, [sp, #8]
   2631c:	tst	r0, #1
   26320:	beq	263d8 <ftello64@plt+0x14af0>
   26324:	cmp	r9, #10
   26328:	bcc	263d8 <ftello64@plt+0x14af0>
   2632c:	mov	sl, r7
   26330:	ldr	r1, [sp, #12]
   26334:	subs	r0, r4, r1
   26338:	beq	26380 <ftello64@plt+0x14a98>
   2633c:	sub	r7, r1, r4
   26340:	b	26360 <ftello64@plt+0x14a78>
   26344:	strb	r8, [fp, #-132]	; 0xffffff7c
   26348:	ldr	r0, [fp, #-128]	; 0xffffff80
   2634c:	ldr	r1, [fp, #-124]	; 0xffffff84
   26350:	add	r0, r0, r1
   26354:	str	r0, [fp, #-128]	; 0xffffff80
   26358:	adds	r7, r7, #1
   2635c:	bcs	26380 <ftello64@plt+0x14a98>
   26360:	sub	r0, fp, #144	; 0x90
   26364:	bl	26c50 <ftello64@plt+0x15368>
   26368:	ldrb	r0, [fp, #-120]	; 0xffffff88
   2636c:	cmp	r0, #0
   26370:	beq	26344 <ftello64@plt+0x14a5c>
   26374:	ldr	r0, [fp, #-116]	; 0xffffff8c
   26378:	cmp	r0, #0
   2637c:	bne	26344 <ftello64@plt+0x14a5c>
   26380:	sub	r0, fp, #144	; 0x90
   26384:	bl	26c50 <ftello64@plt+0x15368>
   26388:	ldrb	r0, [fp, #-120]	; 0xffffff88
   2638c:	cmp	r0, #0
   26390:	beq	263d0 <ftello64@plt+0x14ae8>
   26394:	ldr	r0, [fp, #-116]	; 0xffffff8c
   26398:	cmp	r0, #0
   2639c:	str	r4, [sp, #12]
   263a0:	mov	r7, sl
   263a4:	bne	263d8 <ftello64@plt+0x14af0>
   263a8:	mov	r0, r6
   263ac:	mov	r1, r5
   263b0:	add	r2, sp, #72	; 0x48
   263b4:	bl	26718 <ftello64@plt+0x14e30>
   263b8:	mov	r1, #0
   263bc:	str	r1, [sp, #8]
   263c0:	cmp	r0, #0
   263c4:	str	r4, [sp, #12]
   263c8:	beq	263d8 <ftello64@plt+0x14af0>
   263cc:	b	2670c <ftello64@plt+0x14e24>
   263d0:	str	r4, [sp, #12]
   263d4:	mov	r7, sl
   263d8:	add	sl, r4, #1
   263dc:	ldrb	r0, [sp, #152]	; 0x98
   263e0:	cmp	r0, #0
   263e4:	ldrbne	r0, [fp, #-64]	; 0xffffffc0
   263e8:	cmpne	r0, #0
   263ec:	bne	26418 <ftello64@plt+0x14b30>
   263f0:	ldr	r2, [sp, #148]	; 0x94
   263f4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   263f8:	cmp	r2, r0
   263fc:	bne	265a4 <ftello64@plt+0x14cbc>
   26400:	ldr	r1, [fp, #-72]	; 0xffffffb8
   26404:	ldr	r0, [sp, #144]	; 0x90
   26408:	bl	11750 <bcmp@plt>
   2640c:	cmp	r0, #0
   26410:	bne	265a4 <ftello64@plt+0x14cbc>
   26414:	b	26428 <ftello64@plt+0x14b40>
   26418:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2641c:	ldr	r1, [sp, #156]	; 0x9c
   26420:	cmp	r1, r0
   26424:	bne	265a4 <ftello64@plt+0x14cbc>
   26428:	mov	r0, r7
   2642c:	mov	r1, #48	; 0x30
   26430:	vld1.64	{d16-d17}, [r0], r1
   26434:	ldr	r1, [sp]
   26438:	vld1.64	{d18-d19}, [r1]
   2643c:	add	r3, sp, #72	; 0x48
   26440:	add	r1, r3, #16
   26444:	add	r2, r7, #32
   26448:	vld1.64	{d20-d21}, [r2]
   2644c:	vldr	d22, [r0]
   26450:	vst1.64	{d18-d19}, [r1]
   26454:	add	r0, r3, #32
   26458:	vst1.64	{d20-d21}, [r0]
   2645c:	mov	r0, r3
   26460:	mov	r1, #12
   26464:	vst1.64	{d16-d17}, [r0], r1
   26468:	strb	r8, [r0]
   2646c:	str	r5, [sp, #32]
   26470:	strb	r8, [sp, #16]
   26474:	vstr	d22, [sp, #120]	; 0x78
   26478:	ldr	r0, [sp, #88]	; 0x58
   2647c:	ldr	r1, [sp, #92]	; 0x5c
   26480:	add	r0, r0, r1
   26484:	str	r0, [sp, #88]	; 0x58
   26488:	ldr	r0, [sp, #4]
   2648c:	str	r8, [r0]
   26490:	str	r8, [r0, #4]
   26494:	strb	r8, [sp, #28]
   26498:	add	r0, sp, #16
   2649c:	bl	26c50 <ftello64@plt+0x15368>
   264a0:	ldrb	r0, [sp, #40]	; 0x28
   264a4:	cmp	r0, #0
   264a8:	beq	264b8 <ftello64@plt+0x14bd0>
   264ac:	ldr	r0, [sp, #44]	; 0x2c
   264b0:	cmp	r0, #0
   264b4:	beq	26714 <ftello64@plt+0x14e2c>
   264b8:	strb	r8, [sp, #28]
   264bc:	ldr	r0, [sp, #32]
   264c0:	ldr	r1, [sp, #36]	; 0x24
   264c4:	add	r0, r0, r1
   264c8:	str	r0, [sp, #32]
   264cc:	add	r0, sp, #16
   264d0:	bl	26c50 <ftello64@plt+0x15368>
   264d4:	ldrb	r0, [sp, #40]	; 0x28
   264d8:	cmp	r0, #0
   264dc:	beq	264ec <ftello64@plt+0x14c04>
   264e0:	ldr	r0, [sp, #44]	; 0x2c
   264e4:	cmp	r0, #0
   264e8:	beq	266fc <ftello64@plt+0x14e14>
   264ec:	add	sl, r4, #2
   264f0:	add	r0, sp, #72	; 0x48
   264f4:	bl	26c50 <ftello64@plt+0x15368>
   264f8:	ldr	r0, [sp, #100]	; 0x64
   264fc:	ldrb	r1, [sp, #96]	; 0x60
   26500:	cmp	r0, #0
   26504:	bne	26510 <ftello64@plt+0x14c28>
   26508:	cmp	r1, #0
   2650c:	bne	266ec <ftello64@plt+0x14e04>
   26510:	cmp	r1, #0
   26514:	ldrbne	r1, [sp, #40]	; 0x28
   26518:	cmpne	r1, #0
   2651c:	bne	26548 <ftello64@plt+0x14c60>
   26520:	ldr	r2, [sp, #92]	; 0x5c
   26524:	ldr	r0, [sp, #36]	; 0x24
   26528:	cmp	r2, r0
   2652c:	bne	265a4 <ftello64@plt+0x14cbc>
   26530:	ldr	r1, [sp, #32]
   26534:	ldr	r0, [sp, #88]	; 0x58
   26538:	bl	11750 <bcmp@plt>
   2653c:	cmp	r0, #0
   26540:	beq	26554 <ftello64@plt+0x14c6c>
   26544:	b	265a4 <ftello64@plt+0x14cbc>
   26548:	ldr	r1, [sp, #44]	; 0x2c
   2654c:	cmp	r0, r1
   26550:	bne	265a4 <ftello64@plt+0x14cbc>
   26554:	strb	r8, [sp, #84]	; 0x54
   26558:	strb	r8, [sp, #28]
   2655c:	ldr	r0, [sp, #88]	; 0x58
   26560:	ldr	r1, [sp, #92]	; 0x5c
   26564:	add	r0, r0, r1
   26568:	str	r0, [sp, #88]	; 0x58
   2656c:	ldr	r0, [sp, #32]
   26570:	ldr	r1, [sp, #36]	; 0x24
   26574:	add	r0, r0, r1
   26578:	str	r0, [sp, #32]
   2657c:	add	r0, sp, #16
   26580:	bl	26c50 <ftello64@plt+0x15368>
   26584:	add	sl, sl, #1
   26588:	ldrb	r0, [sp, #40]	; 0x28
   2658c:	cmp	r0, #0
   26590:	beq	264f0 <ftello64@plt+0x14c08>
   26594:	ldr	r0, [sp, #44]	; 0x2c
   26598:	cmp	r0, #0
   2659c:	bne	264f0 <ftello64@plt+0x14c08>
   265a0:	b	266fc <ftello64@plt+0x14e14>
   265a4:	add	r9, r9, #1
   265a8:	mov	r4, #0
   265ac:	strb	r4, [sp, #140]	; 0x8c
   265b0:	ldr	r0, [sp, #144]	; 0x90
   265b4:	ldr	r1, [sp, #148]	; 0x94
   265b8:	add	r0, r0, r1
   265bc:	str	r0, [sp, #144]	; 0x90
   265c0:	mov	r0, r7
   265c4:	bl	26c50 <ftello64@plt+0x15368>
   265c8:	ldrb	r0, [sp, #152]	; 0x98
   265cc:	cmp	r0, #0
   265d0:	beq	26308 <ftello64@plt+0x14a20>
   265d4:	ldr	r0, [sp, #156]	; 0x9c
   265d8:	cmp	r0, #0
   265dc:	bne	26308 <ftello64@plt+0x14a20>
   265e0:	b	266f0 <ftello64@plt+0x14e08>
   265e4:	ldrb	r9, [r5]
   265e8:	cmp	r9, #0
   265ec:	beq	266e4 <ftello64@plt+0x14dfc>
   265f0:	ldrb	r0, [r6]
   265f4:	cmp	r0, #0
   265f8:	beq	266ec <ftello64@plt+0x14e04>
   265fc:	mov	r3, #1
   26600:	mov	ip, #0
   26604:	mov	sl, r5
   26608:	mov	r7, #0
   2660c:	mov	r8, #0
   26610:	add	r0, r8, r8, lsl #2
   26614:	cmp	r7, r0
   26618:	bcc	2668c <ftello64@plt+0x14da4>
   2661c:	tst	r3, #1
   26620:	beq	2668c <ftello64@plt+0x14da4>
   26624:	cmp	r8, #10
   26628:	bcc	2668c <ftello64@plt+0x14da4>
   2662c:	cmp	sl, #0
   26630:	beq	26658 <ftello64@plt+0x14d70>
   26634:	sub	r1, r7, ip
   26638:	mov	r0, sl
   2663c:	mov	r4, r3
   26640:	bl	11810 <strnlen@plt>
   26644:	mov	r3, r4
   26648:	ldrb	r0, [sl, r0]!
   2664c:	cmp	r0, #0
   26650:	mov	ip, r7
   26654:	bne	2668c <ftello64@plt+0x14da4>
   26658:	mov	r0, r5
   2665c:	mov	r4, ip
   26660:	bl	1175c <strlen@plt>
   26664:	mov	r2, r0
   26668:	mov	r0, r6
   2666c:	mov	r1, r5
   26670:	sub	r3, fp, #88	; 0x58
   26674:	bl	26af4 <ftello64@plt+0x1520c>
   26678:	mov	ip, r4
   2667c:	mov	r3, #0
   26680:	cmp	r0, #0
   26684:	mov	sl, #0
   26688:	bne	26704 <ftello64@plt+0x14e1c>
   2668c:	ldrb	r0, [r6]
   26690:	cmp	r0, r9
   26694:	bne	266c8 <ftello64@plt+0x14de0>
   26698:	mov	r0, #1
   2669c:	ldrb	r1, [r5, r0]
   266a0:	cmp	r1, #0
   266a4:	beq	266e4 <ftello64@plt+0x14dfc>
   266a8:	ldrb	r2, [r6, r0]
   266ac:	cmp	r2, #0
   266b0:	beq	266ec <ftello64@plt+0x14e04>
   266b4:	add	r0, r0, #1
   266b8:	cmp	r2, r1
   266bc:	beq	2669c <ftello64@plt+0x14db4>
   266c0:	add	r7, r7, r0
   266c4:	b	266cc <ftello64@plt+0x14de4>
   266c8:	add	r7, r7, #1
   266cc:	add	r8, r8, #1
   266d0:	ldrb	r0, [r6, #1]!
   266d4:	mov	r4, #0
   266d8:	cmp	r0, #0
   266dc:	bne	26610 <ftello64@plt+0x14d28>
   266e0:	b	266f0 <ftello64@plt+0x14e08>
   266e4:	mov	r4, r6
   266e8:	b	266f0 <ftello64@plt+0x14e08>
   266ec:	mov	r4, #0
   266f0:	mov	r0, r4
   266f4:	sub	sp, fp, #28
   266f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   266fc:	ldr	r4, [sp, #144]	; 0x90
   26700:	b	266f0 <ftello64@plt+0x14e08>
   26704:	ldr	r4, [fp, #-88]	; 0xffffffa8
   26708:	b	266f0 <ftello64@plt+0x14e08>
   2670c:	ldr	r4, [sp, #72]	; 0x48
   26710:	b	266f0 <ftello64@plt+0x14e08>
   26714:	bl	118ac <abort@plt>
   26718:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2671c:	add	fp, sp, #28
   26720:	sub	sp, sp, #132	; 0x84
   26724:	mov	r5, r2
   26728:	mov	r4, r1
   2672c:	mov	r8, r0
   26730:	mov	r0, r1
   26734:	bl	275d0 <ftello64@plt+0x15ce8>
   26738:	mov	r6, r0
   2673c:	mov	r7, #0
   26740:	movw	r0, #47662	; 0xba2e
   26744:	movt	r0, #744	; 0x2e8
   26748:	cmp	r6, r0
   2674c:	bhi	26ae4 <ftello64@plt+0x151fc>
   26750:	mov	r0, #44	; 0x2c
   26754:	mul	r0, r6, r0
   26758:	cmp	r0, #4016	; 0xfb0
   2675c:	bhi	26784 <ftello64@plt+0x14e9c>
   26760:	add	r0, r0, #22
   26764:	bic	r0, r0, #7
   26768:	sub	r0, sp, r0
   2676c:	add	r1, r0, #15
   26770:	bic	sl, r1, #15
   26774:	mov	sp, r0
   26778:	cmp	sl, #0
   2677c:	bne	26794 <ftello64@plt+0x14eac>
   26780:	b	26ae4 <ftello64@plt+0x151fc>
   26784:	bl	27490 <ftello64@plt+0x15ba8>
   26788:	mov	sl, r0
   2678c:	cmp	sl, #0
   26790:	beq	26ae4 <ftello64@plt+0x151fc>
   26794:	str	r5, [fp, #-156]	; 0xffffff64
   26798:	mov	r9, #0
   2679c:	str	r9, [fp, #-80]	; 0xffffffb0
   267a0:	str	r9, [fp, #-84]	; 0xffffffac
   267a4:	strb	r9, [fp, #-76]	; 0xffffffb4
   267a8:	strb	r9, [fp, #-88]	; 0xffffffa8
   267ac:	str	r4, [fp, #-72]	; 0xffffffb8
   267b0:	sub	r4, fp, #88	; 0x58
   267b4:	mov	r0, r4
   267b8:	bl	26c50 <ftello64@plt+0x15368>
   267bc:	add	r0, r6, r6, lsl #2
   267c0:	add	r0, sl, r0, lsl #3
   267c4:	str	r0, [fp, #-148]	; 0xffffff6c
   267c8:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   267cc:	cmp	r0, #0
   267d0:	beq	267e0 <ftello64@plt+0x14ef8>
   267d4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   267d8:	cmp	r0, #0
   267dc:	beq	26830 <ftello64@plt+0x14f48>
   267e0:	add	r4, r4, #16
   267e4:	sub	r7, fp, #88	; 0x58
   267e8:	mov	r5, sl
   267ec:	mov	r0, r5
   267f0:	mov	r1, r4
   267f4:	bl	27558 <ftello64@plt+0x15c70>
   267f8:	strb	r9, [fp, #-76]	; 0xffffffb4
   267fc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26800:	ldr	r1, [fp, #-68]	; 0xffffffbc
   26804:	add	r0, r0, r1
   26808:	str	r0, [fp, #-72]	; 0xffffffb8
   2680c:	mov	r0, r7
   26810:	bl	26c50 <ftello64@plt+0x15368>
   26814:	add	r5, r5, #40	; 0x28
   26818:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2681c:	ldrb	r1, [fp, #-64]	; 0xffffffc0
   26820:	cmp	r1, #0
   26824:	beq	267ec <ftello64@plt+0x14f04>
   26828:	cmp	r0, #0
   2682c:	bne	267ec <ftello64@plt+0x14f04>
   26830:	str	r8, [fp, #-160]	; 0xffffff60
   26834:	mov	r0, #1
   26838:	ldr	r3, [fp, #-148]	; 0xffffff6c
   2683c:	str	r0, [r3, #4]
   26840:	str	r6, [fp, #-152]	; 0xffffff68
   26844:	cmp	r6, #3
   26848:	bcc	26914 <ftello64@plt+0x1502c>
   2684c:	mov	r4, #2
   26850:	mov	r5, #0
   26854:	b	26874 <ftello64@plt+0x14f8c>
   26858:	mov	r5, #0
   2685c:	mov	r0, r4
   26860:	str	r0, [r3, r4, lsl #2]
   26864:	add	r4, r4, #1
   26868:	ldr	r0, [fp, #-152]	; 0xffffff68
   2686c:	cmp	r4, r0
   26870:	beq	26914 <ftello64@plt+0x1502c>
   26874:	add	r0, r4, r4, lsl #2
   26878:	add	r0, sl, r0, lsl #3
   2687c:	sub	r9, r0, #40	; 0x28
   26880:	sub	r6, r0, #36	; 0x24
   26884:	sub	r7, r0, #28
   26888:	ldrb	r8, [r0, #-32]	; 0xffffffe0
   2688c:	cmp	r8, #0
   26890:	beq	268bc <ftello64@plt+0x14fd4>
   26894:	add	r0, r5, r5, lsl #2
   26898:	add	r0, sl, r0, lsl #3
   2689c:	ldrb	r1, [r0, #8]
   268a0:	cmp	r1, #0
   268a4:	beq	268bc <ftello64@plt+0x14fd4>
   268a8:	ldr	r0, [r0, #12]
   268ac:	ldr	r1, [r7]
   268b0:	cmp	r1, r0
   268b4:	bne	268ec <ftello64@plt+0x15004>
   268b8:	b	26908 <ftello64@plt+0x15020>
   268bc:	add	r0, r5, r5, lsl #2
   268c0:	add	r1, sl, r0, lsl #3
   268c4:	ldr	r1, [r1, #4]
   268c8:	ldr	r2, [r6]
   268cc:	cmp	r2, r1
   268d0:	bne	268ec <ftello64@plt+0x15004>
   268d4:	ldr	r1, [sl, r0, lsl #3]
   268d8:	ldr	r0, [r9]
   268dc:	bl	11750 <bcmp@plt>
   268e0:	ldr	r3, [fp, #-148]	; 0xffffff6c
   268e4:	cmp	r0, #0
   268e8:	beq	26908 <ftello64@plt+0x15020>
   268ec:	cmp	r5, #0
   268f0:	beq	26858 <ftello64@plt+0x14f70>
   268f4:	ldr	r0, [r3, r5, lsl #2]
   268f8:	sub	r5, r5, r0
   268fc:	cmp	r8, #0
   26900:	bne	26894 <ftello64@plt+0x14fac>
   26904:	b	268bc <ftello64@plt+0x14fd4>
   26908:	add	r5, r5, #1
   2690c:	sub	r0, r4, r5
   26910:	b	26860 <ftello64@plt+0x14f78>
   26914:	mov	r5, #0
   26918:	ldr	r8, [fp, #-156]	; 0xffffff64
   2691c:	str	r5, [r8]
   26920:	str	r5, [fp, #-80]	; 0xffffffb0
   26924:	str	r5, [fp, #-84]	; 0xffffffac
   26928:	str	r5, [fp, #-136]	; 0xffffff78
   2692c:	str	r5, [fp, #-140]	; 0xffffff74
   26930:	strb	r5, [fp, #-76]	; 0xffffffb4
   26934:	strb	r5, [fp, #-88]	; 0xffffffa8
   26938:	ldr	r0, [fp, #-160]	; 0xffffff60
   2693c:	str	r0, [fp, #-72]	; 0xffffffb8
   26940:	str	r0, [fp, #-128]	; 0xffffff80
   26944:	strb	r5, [fp, #-132]	; 0xffffff7c
   26948:	strb	r5, [fp, #-144]	; 0xffffff70
   2694c:	sub	r0, fp, #144	; 0x90
   26950:	bl	26c50 <ftello64@plt+0x15368>
   26954:	ldrb	r1, [fp, #-120]	; 0xffffff88
   26958:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2695c:	cmp	r0, #0
   26960:	bne	2696c <ftello64@plt+0x15084>
   26964:	cmp	r1, #0
   26968:	bne	26ad8 <ftello64@plt+0x151f0>
   2696c:	clz	r1, r1
   26970:	lsr	r1, r1, #5
   26974:	sub	r9, fp, #144	; 0x90
   26978:	sub	r4, fp, #88	; 0x58
   2697c:	mov	r7, #0
   26980:	add	r3, r7, r7, lsl #2
   26984:	add	r2, sl, r3, lsl #3
   26988:	tst	r1, #1
   2698c:	bne	269ac <ftello64@plt+0x150c4>
   26990:	ldrb	r1, [r2, #8]
   26994:	cmp	r1, #0
   26998:	beq	269ac <ftello64@plt+0x150c4>
   2699c:	ldr	r1, [r2, #12]
   269a0:	cmp	r1, r0
   269a4:	bne	269d0 <ftello64@plt+0x150e8>
   269a8:	b	26a30 <ftello64@plt+0x15148>
   269ac:	ldr	r2, [r2, #4]
   269b0:	ldr	r0, [fp, #-124]	; 0xffffff84
   269b4:	cmp	r2, r0
   269b8:	bne	269d0 <ftello64@plt+0x150e8>
   269bc:	ldr	r0, [sl, r3, lsl #3]
   269c0:	ldr	r1, [fp, #-128]	; 0xffffff80
   269c4:	bl	11750 <bcmp@plt>
   269c8:	cmp	r0, #0
   269cc:	beq	26a30 <ftello64@plt+0x15148>
   269d0:	cmp	r7, #0
   269d4:	beq	26a58 <ftello64@plt+0x15170>
   269d8:	ldr	r0, [fp, #-148]	; 0xffffff6c
   269dc:	ldr	r6, [r0, r7, lsl #2]
   269e0:	sub	r7, r7, r6
   269e4:	cmp	r6, #0
   269e8:	bne	26a0c <ftello64@plt+0x15124>
   269ec:	b	26aa4 <ftello64@plt+0x151bc>
   269f0:	strb	r5, [fp, #-76]	; 0xffffffb4
   269f4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   269f8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   269fc:	add	r0, r0, r1
   26a00:	str	r0, [fp, #-72]	; 0xffffffb8
   26a04:	subs	r6, r6, #1
   26a08:	beq	26aa4 <ftello64@plt+0x151bc>
   26a0c:	mov	r0, r4
   26a10:	bl	26c50 <ftello64@plt+0x15368>
   26a14:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   26a18:	cmp	r0, #0
   26a1c:	beq	269f0 <ftello64@plt+0x15108>
   26a20:	ldr	r0, [fp, #-60]	; 0xffffffc4
   26a24:	cmp	r0, #0
   26a28:	bne	269f0 <ftello64@plt+0x15108>
   26a2c:	b	26af0 <ftello64@plt+0x15208>
   26a30:	strb	r5, [fp, #-132]	; 0xffffff7c
   26a34:	ldr	r0, [fp, #-128]	; 0xffffff80
   26a38:	ldr	r1, [fp, #-124]	; 0xffffff84
   26a3c:	add	r0, r0, r1
   26a40:	str	r0, [fp, #-128]	; 0xffffff80
   26a44:	add	r7, r7, #1
   26a48:	ldr	r0, [fp, #-152]	; 0xffffff68
   26a4c:	cmp	r7, r0
   26a50:	bne	26aa4 <ftello64@plt+0x151bc>
   26a54:	b	26ad0 <ftello64@plt+0x151e8>
   26a58:	mov	r0, r4
   26a5c:	bl	26c50 <ftello64@plt+0x15368>
   26a60:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   26a64:	cmp	r0, #0
   26a68:	beq	26a78 <ftello64@plt+0x15190>
   26a6c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   26a70:	cmp	r0, #0
   26a74:	beq	26af0 <ftello64@plt+0x15208>
   26a78:	mov	r7, #0
   26a7c:	strb	r7, [fp, #-76]	; 0xffffffb4
   26a80:	strb	r7, [fp, #-132]	; 0xffffff7c
   26a84:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26a88:	ldr	r1, [fp, #-68]	; 0xffffffbc
   26a8c:	add	r0, r0, r1
   26a90:	str	r0, [fp, #-72]	; 0xffffffb8
   26a94:	ldr	r0, [fp, #-128]	; 0xffffff80
   26a98:	ldr	r1, [fp, #-124]	; 0xffffff84
   26a9c:	add	r0, r0, r1
   26aa0:	str	r0, [fp, #-128]	; 0xffffff80
   26aa4:	mov	r0, r9
   26aa8:	bl	26c50 <ftello64@plt+0x15368>
   26aac:	ldrb	r2, [fp, #-120]	; 0xffffff88
   26ab0:	clz	r0, r2
   26ab4:	lsr	r1, r0, #5
   26ab8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   26abc:	cmp	r0, #0
   26ac0:	bne	26980 <ftello64@plt+0x15098>
   26ac4:	cmp	r2, #0
   26ac8:	beq	26980 <ftello64@plt+0x15098>
   26acc:	b	26ad8 <ftello64@plt+0x151f0>
   26ad0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26ad4:	str	r0, [r8]
   26ad8:	mov	r0, sl
   26adc:	bl	27500 <ftello64@plt+0x15c18>
   26ae0:	mov	r7, #1
   26ae4:	mov	r0, r7
   26ae8:	sub	sp, fp, #28
   26aec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26af0:	bl	118ac <abort@plt>
   26af4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   26af8:	add	fp, sp, #24
   26afc:	mov	r4, #0
   26b00:	cmn	r2, #-536870911	; 0xe0000001
   26b04:	bhi	26c44 <ftello64@plt+0x1535c>
   26b08:	mov	r8, r3
   26b0c:	mov	r5, r2
   26b10:	mov	r6, r1
   26b14:	mov	r7, r0
   26b18:	lsl	r0, r2, #2
   26b1c:	cmp	r0, #4016	; 0xfb0
   26b20:	bhi	26b48 <ftello64@plt+0x15260>
   26b24:	add	r0, r0, #22
   26b28:	bic	r0, r0, #7
   26b2c:	sub	r1, sp, r0
   26b30:	add	r0, r1, #15
   26b34:	bic	r0, r0, #15
   26b38:	mov	sp, r1
   26b3c:	cmp	r0, #0
   26b40:	bne	26b54 <ftello64@plt+0x1526c>
   26b44:	b	26c44 <ftello64@plt+0x1535c>
   26b48:	bl	27490 <ftello64@plt+0x15ba8>
   26b4c:	cmp	r0, #0
   26b50:	beq	26c44 <ftello64@plt+0x1535c>
   26b54:	mov	r1, #1
   26b58:	str	r1, [r0, #4]
   26b5c:	cmp	r5, #3
   26b60:	bcc	26bc8 <ftello64@plt+0x152e0>
   26b64:	mov	r1, #2
   26b68:	mov	r2, #0
   26b6c:	b	26b88 <ftello64@plt+0x152a0>
   26b70:	add	r2, r2, #1
   26b74:	sub	r3, r1, r2
   26b78:	str	r3, [r0, r1, lsl #2]
   26b7c:	add	r1, r1, #1
   26b80:	cmp	r1, r5
   26b84:	beq	26bc8 <ftello64@plt+0x152e0>
   26b88:	ldrb	r4, [r6, r2]
   26b8c:	add	r3, r1, r6
   26b90:	ldrb	r3, [r3, #-1]
   26b94:	cmp	r3, r4
   26b98:	beq	26b70 <ftello64@plt+0x15288>
   26b9c:	cmp	r2, #0
   26ba0:	beq	26bbc <ftello64@plt+0x152d4>
   26ba4:	ldr	r4, [r0, r2, lsl #2]
   26ba8:	sub	r2, r2, r4
   26bac:	ldrb	r4, [r6, r2]
   26bb0:	cmp	r3, r4
   26bb4:	bne	26b9c <ftello64@plt+0x152b4>
   26bb8:	b	26b70 <ftello64@plt+0x15288>
   26bbc:	mov	r2, #0
   26bc0:	mov	r3, r1
   26bc4:	b	26b78 <ftello64@plt+0x15290>
   26bc8:	mov	r1, #0
   26bcc:	str	r1, [r8]
   26bd0:	ldrb	r3, [r7]
   26bd4:	cmp	r3, #0
   26bd8:	beq	26c3c <ftello64@plt+0x15354>
   26bdc:	mov	r2, r7
   26be0:	b	26bfc <ftello64@plt+0x15314>
   26be4:	add	r7, r7, #1
   26be8:	add	r2, r2, #1
   26bec:	mov	r1, #0
   26bf0:	ldrb	r3, [r7]
   26bf4:	cmp	r3, #0
   26bf8:	beq	26c3c <ftello64@plt+0x15354>
   26bfc:	ldrb	r4, [r6, r1]
   26c00:	uxtb	r3, r3
   26c04:	cmp	r4, r3
   26c08:	bne	26c20 <ftello64@plt+0x15338>
   26c0c:	add	r1, r1, #1
   26c10:	cmp	r1, r5
   26c14:	beq	26c38 <ftello64@plt+0x15350>
   26c18:	add	r7, r7, #1
   26c1c:	b	26bf0 <ftello64@plt+0x15308>
   26c20:	cmp	r1, #0
   26c24:	beq	26be4 <ftello64@plt+0x152fc>
   26c28:	ldr	r3, [r0, r1, lsl #2]
   26c2c:	sub	r1, r1, r3
   26c30:	add	r2, r2, r3
   26c34:	b	26bf0 <ftello64@plt+0x15308>
   26c38:	str	r2, [r8]
   26c3c:	bl	27500 <ftello64@plt+0x15c18>
   26c40:	mov	r4, #1
   26c44:	mov	r0, r4
   26c48:	sub	sp, fp, #24
   26c4c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26c50:	push	{r4, r5, r6, r7, fp, lr}
   26c54:	add	fp, sp, #16
   26c58:	mov	r4, r0
   26c5c:	ldrb	r0, [r0, #12]
   26c60:	cmp	r0, #0
   26c64:	popne	{r4, r5, r6, r7, fp, pc}
   26c68:	ldrb	r0, [r4]
   26c6c:	cmp	r0, #0
   26c70:	bne	26cbc <ftello64@plt+0x153d4>
   26c74:	ldr	r0, [r4, #16]
   26c78:	ldrb	r0, [r0]
   26c7c:	bl	275a8 <ftello64@plt+0x15cc0>
   26c80:	cmp	r0, #0
   26c84:	beq	26ca4 <ftello64@plt+0x153bc>
   26c88:	mov	r0, #1
   26c8c:	str	r0, [r4, #20]
   26c90:	ldr	r1, [r4, #16]
   26c94:	ldrb	r1, [r1]
   26c98:	strb	r0, [r4, #24]
   26c9c:	str	r1, [r4, #28]
   26ca0:	b	26d70 <ftello64@plt+0x15488>
   26ca4:	add	r0, r4, #4
   26ca8:	bl	115f4 <mbsinit@plt>
   26cac:	cmp	r0, #0
   26cb0:	beq	26d7c <ftello64@plt+0x15494>
   26cb4:	mov	r0, #1
   26cb8:	strb	r0, [r4]
   26cbc:	ldr	r7, [r4, #16]
   26cc0:	bl	11684 <__ctype_get_mb_cur_max@plt>
   26cc4:	mov	r1, r0
   26cc8:	mov	r0, r7
   26ccc:	bl	273f4 <ftello64@plt+0x15b0c>
   26cd0:	mov	r2, r0
   26cd4:	add	r6, r4, #28
   26cd8:	add	r5, r4, #4
   26cdc:	mov	r0, r6
   26ce0:	mov	r1, r7
   26ce4:	mov	r3, r5
   26ce8:	bl	261d0 <ftello64@plt+0x148e8>
   26cec:	str	r0, [r4, #20]
   26cf0:	cmn	r0, #2
   26cf4:	beq	26d5c <ftello64@plt+0x15474>
   26cf8:	cmp	r0, #0
   26cfc:	beq	26d18 <ftello64@plt+0x15430>
   26d00:	cmn	r0, #1
   26d04:	bne	26d3c <ftello64@plt+0x15454>
   26d08:	mov	r0, #0
   26d0c:	strb	r0, [r4, #24]
   26d10:	mov	r0, #1
   26d14:	b	26d6c <ftello64@plt+0x15484>
   26d18:	mov	r0, #1
   26d1c:	str	r0, [r4, #20]
   26d20:	ldr	r0, [r4, #16]
   26d24:	ldrb	r0, [r0]
   26d28:	cmp	r0, #0
   26d2c:	bne	26d9c <ftello64@plt+0x154b4>
   26d30:	ldr	r0, [r6]
   26d34:	cmp	r0, #0
   26d38:	bne	26dbc <ftello64@plt+0x154d4>
   26d3c:	mov	r0, #1
   26d40:	strb	r0, [r4, #24]
   26d44:	mov	r0, r5
   26d48:	bl	115f4 <mbsinit@plt>
   26d4c:	cmp	r0, #0
   26d50:	movne	r0, #0
   26d54:	strbne	r0, [r4]
   26d58:	b	26d70 <ftello64@plt+0x15488>
   26d5c:	ldr	r0, [r4, #16]
   26d60:	bl	1175c <strlen@plt>
   26d64:	mov	r1, #0
   26d68:	strb	r1, [r4, #24]
   26d6c:	str	r0, [r4, #20]
   26d70:	mov	r0, #1
   26d74:	strb	r0, [r4, #12]
   26d78:	pop	{r4, r5, r6, r7, fp, pc}
   26d7c:	movw	r0, #34344	; 0x8628
   26d80:	movt	r0, #2
   26d84:	movw	r1, #34367	; 0x863f
   26d88:	movt	r1, #2
   26d8c:	movw	r3, #34383	; 0x864f
   26d90:	movt	r3, #2
   26d94:	mov	r2, #143	; 0x8f
   26d98:	bl	118d0 <__assert_fail@plt>
   26d9c:	movw	r0, #34431	; 0x867f
   26da0:	movt	r0, #2
   26da4:	movw	r1, #34367	; 0x863f
   26da8:	movt	r1, #2
   26dac:	movw	r3, #34383	; 0x864f
   26db0:	movt	r3, #2
   26db4:	mov	r2, #171	; 0xab
   26db8:	bl	118d0 <__assert_fail@plt>
   26dbc:	movw	r0, #34454	; 0x8696
   26dc0:	movt	r0, #2
   26dc4:	movw	r1, #34367	; 0x863f
   26dc8:	movt	r1, #2
   26dcc:	movw	r3, #34383	; 0x864f
   26dd0:	movt	r3, #2
   26dd4:	mov	r2, #172	; 0xac
   26dd8:	bl	118d0 <__assert_fail@plt>
   26ddc:	ldr	r2, [r0, #16]
   26de0:	add	r1, r2, r1
   26de4:	str	r1, [r0, #16]
   26de8:	bx	lr
   26dec:	ldrb	r3, [r1]
   26df0:	mov	r2, r0
   26df4:	strb	r3, [r2], #4
   26df8:	cmp	r3, #0
   26dfc:	beq	26e0c <ftello64@plt+0x15524>
   26e00:	ldmib	r1, {r3, ip}
   26e04:	stm	r2, {r3, ip}
   26e08:	b	26e18 <ftello64@plt+0x15530>
   26e0c:	mov	r3, #0
   26e10:	str	r3, [r2]
   26e14:	str	r3, [r2, #4]
   26e18:	ldrb	r2, [r1, #12]
   26e1c:	strb	r2, [r0, #12]
   26e20:	add	r0, r0, #16
   26e24:	add	r1, r1, #16
   26e28:	b	27558 <ftello64@plt+0x15c70>
   26e2c:	cmp	r2, #0
   26e30:	beq	26e60 <ftello64@plt+0x15578>
   26e34:	mvn	r3, #0
   26e38:	udiv	r3, r3, r2
   26e3c:	cmp	r3, r1
   26e40:	bcs	26e60 <ftello64@plt+0x15578>
   26e44:	push	{fp, lr}
   26e48:	mov	fp, sp
   26e4c:	bl	11774 <__errno_location@plt>
   26e50:	mov	r1, #12
   26e54:	str	r1, [r0]
   26e58:	mov	r0, #0
   26e5c:	pop	{fp, pc}
   26e60:	mul	r1, r2, r1
   26e64:	b	25890 <ftello64@plt+0x13fa8>
   26e68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26e6c:	add	fp, sp, #28
   26e70:	sub	sp, sp, #44	; 0x2c
   26e74:	sub	sp, sp, #4096	; 0x1000
   26e78:	str	r3, [sp, #16]
   26e7c:	mov	r4, r1
   26e80:	mov	r5, r0
   26e84:	mov	r0, #0
   26e88:	str	r0, [sp]
   26e8c:	str	r2, [sp, #20]
   26e90:	mov	r0, r2
   26e94:	mov	r1, #0
   26e98:	mov	r2, #0
   26e9c:	mov	r3, #0
   26ea0:	bl	1154c <iconv@plt>
   26ea4:	str	r5, [sp, #8]
   26ea8:	str	r5, [sp, #36]	; 0x24
   26eac:	str	r4, [sp, #32]
   26eb0:	str	r4, [sp, #12]
   26eb4:	cmp	r4, #0
   26eb8:	mov	r6, #0
   26ebc:	beq	26f38 <ftello64@plt+0x15650>
   26ec0:	mov	r6, #0
   26ec4:	add	r8, sp, #40	; 0x28
   26ec8:	mov	sl, #4096	; 0x1000
   26ecc:	add	r9, sp, #24
   26ed0:	add	r4, sp, #36	; 0x24
   26ed4:	add	r7, sp, #32
   26ed8:	add	r5, sp, #28
   26edc:	b	26ef8 <ftello64@plt+0x15610>
   26ee0:	sub	r0, r6, r8
   26ee4:	ldr	r1, [sp, #28]
   26ee8:	add	r6, r0, r1
   26eec:	ldr	r0, [sp, #32]
   26ef0:	cmp	r0, #0
   26ef4:	beq	26f38 <ftello64@plt+0x15650>
   26ef8:	str	r8, [sp, #28]
   26efc:	str	sl, [sp, #24]
   26f00:	str	r9, [sp]
   26f04:	ldr	r0, [sp, #20]
   26f08:	mov	r1, r4
   26f0c:	mov	r2, r7
   26f10:	mov	r3, r5
   26f14:	bl	1154c <iconv@plt>
   26f18:	cmn	r0, #1
   26f1c:	bne	26ee0 <ftello64@plt+0x155f8>
   26f20:	bl	11774 <__errno_location@plt>
   26f24:	ldr	r0, [r0]
   26f28:	cmp	r0, #7
   26f2c:	beq	26ee0 <ftello64@plt+0x155f8>
   26f30:	cmp	r0, #22
   26f34:	bne	26f88 <ftello64@plt+0x156a0>
   26f38:	add	r4, sp, #40	; 0x28
   26f3c:	str	r4, [sp, #28]
   26f40:	mov	r0, #4096	; 0x1000
   26f44:	str	r0, [sp, #24]
   26f48:	add	r0, sp, #24
   26f4c:	str	r0, [sp]
   26f50:	add	r3, sp, #28
   26f54:	ldr	r0, [sp, #20]
   26f58:	mov	r1, #0
   26f5c:	mov	r2, #0
   26f60:	bl	1154c <iconv@plt>
   26f64:	cmn	r0, #1
   26f68:	beq	26f80 <ftello64@plt+0x15698>
   26f6c:	sub	r0, r6, r4
   26f70:	ldr	r1, [sp, #28]
   26f74:	add	r6, r0, r1
   26f78:	mov	r0, #1
   26f7c:	b	26f8c <ftello64@plt+0x156a4>
   26f80:	mov	r0, #0
   26f84:	b	26f8c <ftello64@plt+0x156a4>
   26f88:	mov	r0, #0
   26f8c:	mvn	r9, #0
   26f90:	cmp	r0, #0
   26f94:	beq	270d0 <ftello64@plt+0x157e8>
   26f98:	ldr	r1, [fp, #8]
   26f9c:	cmp	r6, #0
   26fa0:	beq	2709c <ftello64@plt+0x157b4>
   26fa4:	ldr	r0, [sp, #16]
   26fa8:	ldr	r4, [r0]
   26fac:	cmp	r4, #0
   26fb0:	beq	26fc0 <ftello64@plt+0x156d8>
   26fb4:	ldr	r0, [r1]
   26fb8:	cmp	r0, r6
   26fbc:	bcs	26fd4 <ftello64@plt+0x156ec>
   26fc0:	mov	r0, r6
   26fc4:	bl	25860 <ftello64@plt+0x13f78>
   26fc8:	mov	r4, r0
   26fcc:	cmp	r0, #0
   26fd0:	beq	270c4 <ftello64@plt+0x157dc>
   26fd4:	mov	r0, #0
   26fd8:	str	r0, [sp]
   26fdc:	ldr	r0, [sp, #20]
   26fe0:	mov	r1, #0
   26fe4:	mov	r2, #0
   26fe8:	mov	r3, #0
   26fec:	bl	1154c <iconv@plt>
   26ff0:	ldr	r0, [sp, #8]
   26ff4:	str	r0, [sp, #40]	; 0x28
   26ff8:	ldr	r0, [sp, #12]
   26ffc:	str	r0, [sp, #36]	; 0x24
   27000:	mov	sl, r4
   27004:	str	r4, [sp, #32]
   27008:	str	r6, [sp, #28]
   2700c:	add	r8, sp, #28
   27010:	add	r5, sp, #40	; 0x28
   27014:	add	r7, sp, #36	; 0x24
   27018:	add	r4, sp, #32
   2701c:	ldr	r0, [sp, #36]	; 0x24
   27020:	cmp	r0, #0
   27024:	beq	27058 <ftello64@plt+0x15770>
   27028:	str	r8, [sp]
   2702c:	ldr	r0, [sp, #20]
   27030:	mov	r1, r5
   27034:	mov	r2, r7
   27038:	mov	r3, r4
   2703c:	bl	1154c <iconv@plt>
   27040:	cmn	r0, #1
   27044:	bne	2701c <ftello64@plt+0x15734>
   27048:	bl	11774 <__errno_location@plt>
   2704c:	ldr	r0, [r0]
   27050:	cmp	r0, #22
   27054:	bne	270a8 <ftello64@plt+0x157c0>
   27058:	str	r8, [sp]
   2705c:	add	r3, sp, #32
   27060:	ldr	r0, [sp, #20]
   27064:	mov	r1, #0
   27068:	mov	r2, #0
   2706c:	bl	1154c <iconv@plt>
   27070:	cmn	r0, #1
   27074:	beq	270a8 <ftello64@plt+0x157c0>
   27078:	ldr	r0, [sp, #28]
   2707c:	cmp	r0, #0
   27080:	bne	270dc <ftello64@plt+0x157f4>
   27084:	ldr	r0, [sp, #16]
   27088:	str	sl, [r0]
   2708c:	ldr	r0, [fp, #8]
   27090:	str	r6, [r0]
   27094:	mov	r9, #0
   27098:	b	270d0 <ftello64@plt+0x157e8>
   2709c:	mov	r9, #0
   270a0:	str	r9, [r1]
   270a4:	b	270d0 <ftello64@plt+0x157e8>
   270a8:	ldr	r0, [sp, #16]
   270ac:	ldr	r1, [r0]
   270b0:	cmp	sl, r1
   270b4:	beq	270d0 <ftello64@plt+0x157e8>
   270b8:	mov	r0, sl
   270bc:	bl	15278 <ftello64@plt+0x3990>
   270c0:	b	270d0 <ftello64@plt+0x157e8>
   270c4:	bl	11774 <__errno_location@plt>
   270c8:	mov	r1, #12
   270cc:	str	r1, [r0]
   270d0:	mov	r0, r9
   270d4:	sub	sp, fp, #28
   270d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   270dc:	bl	118ac <abort@plt>
   270e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   270e4:	add	fp, sp, #28
   270e8:	sub	sp, sp, #20
   270ec:	mov	r5, r1
   270f0:	str	r0, [sp, #16]
   270f4:	bl	1175c <strlen@plt>
   270f8:	mov	r6, r0
   270fc:	str	r0, [sp, #12]
   27100:	cmp	r0, #4096	; 0x1000
   27104:	lslcc	r6, r0, #4
   27108:	add	r4, r6, #1
   2710c:	mov	r0, r4
   27110:	bl	25860 <ftello64@plt+0x13f78>
   27114:	cmp	r0, #0
   27118:	beq	2724c <ftello64@plt+0x15964>
   2711c:	mov	r7, r0
   27120:	mov	r0, #0
   27124:	str	r0, [sp]
   27128:	mov	r0, r5
   2712c:	mov	r1, #0
   27130:	mov	r2, #0
   27134:	mov	r3, #0
   27138:	bl	1154c <iconv@plt>
   2713c:	stmib	sp, {r6, r7}
   27140:	add	r9, sp, #4
   27144:	str	r9, [sp]
   27148:	add	r1, sp, #16
   2714c:	add	r2, sp, #12
   27150:	add	r3, sp, #8
   27154:	mov	r0, r5
   27158:	bl	1154c <iconv@plt>
   2715c:	cmn	r0, #1
   27160:	beq	2722c <ftello64@plt+0x15944>
   27164:	mov	r6, r7
   27168:	str	r9, [sp]
   2716c:	add	r3, sp, #8
   27170:	mov	r0, r5
   27174:	mov	r1, #0
   27178:	mov	r2, #0
   2717c:	bl	1154c <iconv@plt>
   27180:	cmn	r0, #1
   27184:	beq	2725c <ftello64@plt+0x15974>
   27188:	mov	r7, r6
   2718c:	ldr	r0, [sp, #8]
   27190:	add	r1, r0, #1
   27194:	str	r1, [sp, #8]
   27198:	mov	r1, #0
   2719c:	strb	r1, [r0]
   271a0:	ldr	r0, [sp, #8]
   271a4:	sub	r1, r0, r7
   271a8:	cmp	r1, r4
   271ac:	bcs	272d8 <ftello64@plt+0x159f0>
   271b0:	mov	r0, r7
   271b4:	bl	25890 <ftello64@plt+0x13fa8>
   271b8:	cmp	r0, #0
   271bc:	moveq	r0, r7
   271c0:	sub	sp, fp, #28
   271c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   271c8:	cmp	r4, r4, lsl #1
   271cc:	bcs	272e4 <ftello64@plt+0x159fc>
   271d0:	ldr	sl, [sp, #8]
   271d4:	lsl	r4, r4, #1
   271d8:	mov	r0, r7
   271dc:	mov	r1, r4
   271e0:	bl	25890 <ftello64@plt+0x13fa8>
   271e4:	cmp	r0, #0
   271e8:	beq	272e4 <ftello64@plt+0x159fc>
   271ec:	mov	r6, r0
   271f0:	sub	r0, sl, r7
   271f4:	add	r1, r6, r0
   271f8:	str	r1, [sp, #8]
   271fc:	mvn	r0, r0
   27200:	add	r0, r4, r0
   27204:	str	r0, [sp, #4]
   27208:	str	r9, [sp]
   2720c:	mov	r0, r5
   27210:	add	r1, sp, #16
   27214:	add	r2, sp, #12
   27218:	add	r3, sp, #8
   2721c:	bl	1154c <iconv@plt>
   27220:	cmn	r0, #1
   27224:	mov	r7, r6
   27228:	bne	27168 <ftello64@plt+0x15880>
   2722c:	bl	11774 <__errno_location@plt>
   27230:	mov	r8, r0
   27234:	ldr	r0, [r0]
   27238:	cmp	r0, #7
   2723c:	beq	271c8 <ftello64@plt+0x158e0>
   27240:	cmp	r0, #22
   27244:	beq	27164 <ftello64@plt+0x1587c>
   27248:	b	272fc <ftello64@plt+0x15a14>
   2724c:	bl	11774 <__errno_location@plt>
   27250:	mov	r1, #12
   27254:	str	r1, [r0]
   27258:	b	27304 <ftello64@plt+0x15a1c>
   2725c:	bl	11774 <__errno_location@plt>
   27260:	mov	r8, r0
   27264:	ldr	r0, [r8]
   27268:	cmp	r0, #7
   2726c:	bne	272f8 <ftello64@plt+0x15a10>
   27270:	cmp	r4, r4, lsl #1
   27274:	bcs	272f0 <ftello64@plt+0x15a08>
   27278:	ldr	sl, [sp, #8]
   2727c:	lsl	r4, r4, #1
   27280:	mov	r0, r6
   27284:	mov	r1, r4
   27288:	bl	25890 <ftello64@plt+0x13fa8>
   2728c:	cmp	r0, #0
   27290:	beq	272f0 <ftello64@plt+0x15a08>
   27294:	mov	r7, r0
   27298:	sub	r0, sl, r6
   2729c:	add	r1, r7, r0
   272a0:	str	r1, [sp, #8]
   272a4:	mvn	r0, r0
   272a8:	add	r0, r4, r0
   272ac:	str	r0, [sp, #4]
   272b0:	str	r9, [sp]
   272b4:	mov	r0, r5
   272b8:	mov	r1, #0
   272bc:	mov	r2, #0
   272c0:	add	r3, sp, #8
   272c4:	bl	1154c <iconv@plt>
   272c8:	cmn	r0, #1
   272cc:	mov	r6, r7
   272d0:	beq	27264 <ftello64@plt+0x1597c>
   272d4:	b	2718c <ftello64@plt+0x158a4>
   272d8:	mov	r0, r7
   272dc:	sub	sp, fp, #28
   272e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   272e4:	mov	r0, #12
   272e8:	str	r0, [r8]
   272ec:	b	272fc <ftello64@plt+0x15a14>
   272f0:	mov	r0, #12
   272f4:	str	r0, [r8]
   272f8:	mov	r7, r6
   272fc:	mov	r0, r7
   27300:	bl	15278 <ftello64@plt+0x3990>
   27304:	mov	r0, #0
   27308:	sub	sp, fp, #28
   2730c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27310:	push	{r4, r5, r6, r7, fp, lr}
   27314:	add	fp, sp, #16
   27318:	mov	r5, r0
   2731c:	ldrb	r0, [r0]
   27320:	cmp	r0, #0
   27324:	beq	27390 <ftello64@plt+0x15aa8>
   27328:	mov	r6, r2
   2732c:	mov	r4, r1
   27330:	mov	r0, r1
   27334:	mov	r1, r2
   27338:	bl	25c08 <ftello64@plt+0x14320>
   2733c:	cmp	r0, #0
   27340:	beq	27390 <ftello64@plt+0x15aa8>
   27344:	mov	r0, r6
   27348:	mov	r1, r4
   2734c:	bl	116e4 <iconv_open@plt>
   27350:	mov	r4, #0
   27354:	cmn	r0, #1
   27358:	beq	273a4 <ftello64@plt+0x15abc>
   2735c:	mov	r6, r0
   27360:	mov	r0, r5
   27364:	mov	r1, r6
   27368:	bl	270e0 <ftello64@plt+0x157f8>
   2736c:	cmp	r0, #0
   27370:	beq	273c4 <ftello64@plt+0x15adc>
   27374:	mov	r5, r0
   27378:	mov	r0, r6
   2737c:	bl	11534 <iconv_close@plt>
   27380:	cmn	r0, #1
   27384:	ble	273e4 <ftello64@plt+0x15afc>
   27388:	mov	r0, r5
   2738c:	pop	{r4, r5, r6, r7, fp, pc}
   27390:	mov	r0, r5
   27394:	bl	11618 <strdup@plt>
   27398:	mov	r4, r0
   2739c:	cmp	r0, #0
   273a0:	beq	273ac <ftello64@plt+0x15ac4>
   273a4:	mov	r0, r4
   273a8:	pop	{r4, r5, r6, r7, fp, pc}
   273ac:	bl	11774 <__errno_location@plt>
   273b0:	mov	r1, #12
   273b4:	str	r1, [r0]
   273b8:	mov	r4, #0
   273bc:	mov	r0, r4
   273c0:	pop	{r4, r5, r6, r7, fp, pc}
   273c4:	bl	11774 <__errno_location@plt>
   273c8:	mov	r5, r0
   273cc:	ldr	r7, [r0]
   273d0:	mov	r0, r6
   273d4:	bl	11534 <iconv_close@plt>
   273d8:	str	r7, [r5]
   273dc:	mov	r0, r4
   273e0:	pop	{r4, r5, r6, r7, fp, pc}
   273e4:	mov	r0, r5
   273e8:	bl	15278 <ftello64@plt+0x3990>
   273ec:	mov	r0, r4
   273f0:	pop	{r4, r5, r6, r7, fp, pc}
   273f4:	push	{r4, r5, fp, lr}
   273f8:	add	fp, sp, #8
   273fc:	mov	r4, r1
   27400:	mov	r5, r0
   27404:	mov	r1, #0
   27408:	mov	r2, r4
   2740c:	bl	117ec <memchr@plt>
   27410:	sub	r1, r0, r5
   27414:	cmp	r0, #0
   27418:	addne	r4, r1, #1
   2741c:	mov	r0, r4
   27420:	pop	{r4, r5, fp, pc}
   27424:	push	{r4, sl, fp, lr}
   27428:	add	fp, sp, #8
   2742c:	sub	sp, sp, #264	; 0x108
   27430:	add	r1, sp, #7
   27434:	movw	r2, #257	; 0x101
   27438:	bl	27684 <ftello64@plt+0x15d9c>
   2743c:	mov	r4, #0
   27440:	cmp	r0, #0
   27444:	bne	27484 <ftello64@plt+0x15b9c>
   27448:	add	r0, sp, #7
   2744c:	movw	r1, #36247	; 0x8d97
   27450:	movt	r1, #2
   27454:	mov	r2, #2
   27458:	bl	11750 <bcmp@plt>
   2745c:	cmp	r0, #0
   27460:	beq	27484 <ftello64@plt+0x15b9c>
   27464:	add	r0, sp, #7
   27468:	movw	r1, #36249	; 0x8d99
   2746c:	movt	r1, #2
   27470:	mov	r2, #6
   27474:	bl	11750 <bcmp@plt>
   27478:	mov	r4, r0
   2747c:	cmp	r0, #0
   27480:	movwne	r4, #1
   27484:	mov	r0, r4
   27488:	sub	sp, fp, #8
   2748c:	pop	{r4, sl, fp, pc}
   27490:	push	{r4, sl, fp, lr}
   27494:	add	fp, sp, #8
   27498:	mov	r4, #0
   2749c:	adds	r0, r0, #16
   274a0:	adc	r1, r4, #0
   274a4:	rsb	r2, r1, #0
   274a8:	eors	r2, r2, r1
   274ac:	movwne	r2, #1
   274b0:	cmp	r0, #0
   274b4:	bmi	274d4 <ftello64@plt+0x15bec>
   274b8:	cmp	r2, #0
   274bc:	asreq	r2, r0, #31
   274c0:	eoreq	r3, r0, r0
   274c4:	andeq	r2, r2, #1
   274c8:	eoreq	r1, r1, r2
   274cc:	orrseq	r1, r3, r1
   274d0:	beq	274dc <ftello64@plt+0x15bf4>
   274d4:	mov	r0, r4
   274d8:	pop	{r4, sl, fp, pc}
   274dc:	bl	116d8 <malloc@plt>
   274e0:	cmp	r0, #0
   274e4:	addne	r4, r0, #8
   274e8:	movne	r1, #8
   274ec:	bfine	r4, r1, #0, #4
   274f0:	subne	r0, r4, r0
   274f4:	strbne	r0, [r4, #-1]
   274f8:	mov	r0, r4
   274fc:	pop	{r4, sl, fp, pc}
   27500:	push	{fp, lr}
   27504:	mov	fp, sp
   27508:	tst	r0, #7
   2750c:	bne	27528 <ftello64@plt+0x15c40>
   27510:	tst	r0, #8
   27514:	popeq	{fp, pc}
   27518:	ldrb	r1, [r0, #-1]
   2751c:	sub	r0, r0, r1
   27520:	pop	{fp, lr}
   27524:	b	15278 <ftello64@plt+0x3990>
   27528:	bl	118ac <abort@plt>
   2752c:	push	{r4, sl, fp, lr}
   27530:	add	fp, sp, #8
   27534:	mov	r4, r0
   27538:	bl	1157c <wcwidth@plt>
   2753c:	cmn	r0, #1
   27540:	popgt	{r4, sl, fp, pc}
   27544:	mov	r0, r4
   27548:	bl	11648 <iswcntrl@plt>
   2754c:	clz	r0, r0
   27550:	lsr	r0, r0, #5
   27554:	pop	{r4, sl, fp, pc}
   27558:	push	{r4, r5, r6, sl, fp, lr}
   2755c:	add	fp, sp, #16
   27560:	mov	r5, r1
   27564:	mov	r4, r0
   27568:	ldr	r6, [r1], #16
   2756c:	cmp	r6, r1
   27570:	bne	27584 <ftello64@plt+0x15c9c>
   27574:	ldr	r2, [r5, #4]
   27578:	add	r6, r4, #16
   2757c:	mov	r0, r6
   27580:	bl	115c4 <memcpy@plt>
   27584:	str	r6, [r4]
   27588:	ldr	r0, [r5, #4]
   2758c:	str	r0, [r4, #4]
   27590:	ldrb	r0, [r5, #8]
   27594:	strb	r0, [r4, #8]
   27598:	cmp	r0, #0
   2759c:	ldrne	r0, [r5, #12]
   275a0:	strne	r0, [r4, #12]
   275a4:	pop	{r4, r5, r6, sl, fp, pc}
   275a8:	ubfx	r1, r0, #5, #3
   275ac:	movw	r2, #36256	; 0x8da0
   275b0:	movt	r2, #2
   275b4:	ldr	r1, [r2, r1, lsl #2]
   275b8:	and	r0, r0, #31
   275bc:	mov	r2, #1
   275c0:	and	r0, r1, r2, lsl r0
   275c4:	cmp	r0, #0
   275c8:	movwne	r0, #1
   275cc:	bx	lr
   275d0:	push	{r4, r5, r6, sl, fp, lr}
   275d4:	add	fp, sp, #16
   275d8:	sub	sp, sp, #56	; 0x38
   275dc:	mov	r5, r0
   275e0:	bl	11684 <__ctype_get_mb_cur_max@plt>
   275e4:	cmp	r0, #2
   275e8:	bcc	27674 <ftello64@plt+0x15d8c>
   275ec:	mov	r4, #0
   275f0:	str	r4, [sp, #8]
   275f4:	str	r4, [sp, #4]
   275f8:	strb	r4, [sp, #12]
   275fc:	strb	r4, [sp]
   27600:	str	r5, [sp, #16]
   27604:	mov	r0, sp
   27608:	bl	26c50 <ftello64@plt+0x15368>
   2760c:	ldrb	r0, [sp, #24]
   27610:	cmp	r0, #0
   27614:	beq	27624 <ftello64@plt+0x15d3c>
   27618:	ldr	r0, [sp, #28]
   2761c:	cmp	r0, #0
   27620:	beq	27668 <ftello64@plt+0x15d80>
   27624:	mov	r6, #0
   27628:	mov	r5, sp
   2762c:	mov	r4, #0
   27630:	strb	r6, [sp, #12]
   27634:	ldr	r0, [sp, #16]
   27638:	ldr	r1, [sp, #20]
   2763c:	add	r0, r0, r1
   27640:	str	r0, [sp, #16]
   27644:	mov	r0, r5
   27648:	bl	26c50 <ftello64@plt+0x15368>
   2764c:	add	r4, r4, #1
   27650:	ldr	r0, [sp, #28]
   27654:	ldrb	r1, [sp, #24]
   27658:	cmp	r1, #0
   2765c:	beq	27630 <ftello64@plt+0x15d48>
   27660:	cmp	r0, #0
   27664:	bne	27630 <ftello64@plt+0x15d48>
   27668:	mov	r0, r4
   2766c:	sub	sp, fp, #16
   27670:	pop	{r4, r5, r6, sl, fp, pc}
   27674:	mov	r0, r5
   27678:	sub	sp, fp, #16
   2767c:	pop	{r4, r5, r6, sl, fp, lr}
   27680:	b	1175c <strlen@plt>
   27684:	b	27688 <ftello64@plt+0x15da0>
   27688:	push	{r4, r5, r6, r7, fp, lr}
   2768c:	add	fp, sp, #16
   27690:	mov	r6, r2
   27694:	mov	r4, r1
   27698:	bl	27720 <ftello64@plt+0x15e38>
   2769c:	cmp	r0, #0
   276a0:	beq	276d0 <ftello64@plt+0x15de8>
   276a4:	mov	r7, r0
   276a8:	bl	1175c <strlen@plt>
   276ac:	cmp	r0, r6
   276b0:	bcs	276ec <ftello64@plt+0x15e04>
   276b4:	add	r2, r0, #1
   276b8:	mov	r0, r4
   276bc:	mov	r1, r7
   276c0:	bl	115c4 <memcpy@plt>
   276c4:	mov	r5, #0
   276c8:	mov	r0, r5
   276cc:	pop	{r4, r5, r6, r7, fp, pc}
   276d0:	mov	r5, #22
   276d4:	cmp	r6, #0
   276d8:	beq	27714 <ftello64@plt+0x15e2c>
   276dc:	mov	r0, #0
   276e0:	strb	r0, [r4]
   276e4:	mov	r0, r5
   276e8:	pop	{r4, r5, r6, r7, fp, pc}
   276ec:	mov	r5, #34	; 0x22
   276f0:	cmp	r6, #0
   276f4:	beq	27714 <ftello64@plt+0x15e2c>
   276f8:	sub	r6, r6, #1
   276fc:	mov	r0, r4
   27700:	mov	r1, r7
   27704:	mov	r2, r6
   27708:	bl	115c4 <memcpy@plt>
   2770c:	mov	r0, #0
   27710:	strb	r0, [r4, r6]
   27714:	mov	r0, r5
   27718:	pop	{r4, r5, r6, r7, fp, pc}
   2771c:	b	27720 <ftello64@plt+0x15e38>
   27720:	mov	r1, #0
   27724:	b	11828 <setlocale@plt>
   27728:	cmp	r3, #0
   2772c:	cmpeq	r2, #0
   27730:	bne	27754 <ftello64@plt+0x15e6c>
   27734:	cmp	r1, #0
   27738:	movlt	r1, #-2147483648	; 0x80000000
   2773c:	movlt	r0, #0
   27740:	blt	27750 <ftello64@plt+0x15e68>
   27744:	cmpeq	r0, #0
   27748:	mvnne	r1, #-2147483648	; 0x80000000
   2774c:	mvnne	r0, #0
   27750:	b	277fc <ftello64@plt+0x15f14>
   27754:	sub	sp, sp, #8
   27758:	push	{sp, lr}
   2775c:	cmp	r1, #0
   27760:	blt	27780 <ftello64@plt+0x15e98>
   27764:	cmp	r3, #0
   27768:	blt	277b4 <ftello64@plt+0x15ecc>
   2776c:	bl	2780c <ftello64@plt+0x15f24>
   27770:	ldr	lr, [sp, #4]
   27774:	add	sp, sp, #8
   27778:	pop	{r2, r3}
   2777c:	bx	lr
   27780:	rsbs	r0, r0, #0
   27784:	sbc	r1, r1, r1, lsl #1
   27788:	cmp	r3, #0
   2778c:	blt	277d8 <ftello64@plt+0x15ef0>
   27790:	bl	2780c <ftello64@plt+0x15f24>
   27794:	ldr	lr, [sp, #4]
   27798:	add	sp, sp, #8
   2779c:	pop	{r2, r3}
   277a0:	rsbs	r0, r0, #0
   277a4:	sbc	r1, r1, r1, lsl #1
   277a8:	rsbs	r2, r2, #0
   277ac:	sbc	r3, r3, r3, lsl #1
   277b0:	bx	lr
   277b4:	rsbs	r2, r2, #0
   277b8:	sbc	r3, r3, r3, lsl #1
   277bc:	bl	2780c <ftello64@plt+0x15f24>
   277c0:	ldr	lr, [sp, #4]
   277c4:	add	sp, sp, #8
   277c8:	pop	{r2, r3}
   277cc:	rsbs	r0, r0, #0
   277d0:	sbc	r1, r1, r1, lsl #1
   277d4:	bx	lr
   277d8:	rsbs	r2, r2, #0
   277dc:	sbc	r3, r3, r3, lsl #1
   277e0:	bl	2780c <ftello64@plt+0x15f24>
   277e4:	ldr	lr, [sp, #4]
   277e8:	add	sp, sp, #8
   277ec:	pop	{r2, r3}
   277f0:	rsbs	r2, r2, #0
   277f4:	sbc	r3, r3, r3, lsl #1
   277f8:	bx	lr
   277fc:	push	{r1, lr}
   27800:	mov	r0, #8
   27804:	bl	1151c <raise@plt>
   27808:	pop	{r1, pc}
   2780c:	cmp	r1, r3
   27810:	cmpeq	r0, r2
   27814:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27818:	mov	r4, r0
   2781c:	movcc	r0, #0
   27820:	mov	r5, r1
   27824:	ldr	lr, [sp, #36]	; 0x24
   27828:	movcc	r1, r0
   2782c:	bcc	27928 <ftello64@plt+0x16040>
   27830:	cmp	r3, #0
   27834:	clzeq	ip, r2
   27838:	clzne	ip, r3
   2783c:	addeq	ip, ip, #32
   27840:	cmp	r5, #0
   27844:	clzeq	r1, r4
   27848:	addeq	r1, r1, #32
   2784c:	clzne	r1, r5
   27850:	sub	ip, ip, r1
   27854:	sub	sl, ip, #32
   27858:	lsl	r9, r3, ip
   2785c:	rsb	fp, ip, #32
   27860:	orr	r9, r9, r2, lsl sl
   27864:	orr	r9, r9, r2, lsr fp
   27868:	lsl	r8, r2, ip
   2786c:	cmp	r5, r9
   27870:	cmpeq	r4, r8
   27874:	movcc	r0, #0
   27878:	movcc	r1, r0
   2787c:	bcc	27898 <ftello64@plt+0x15fb0>
   27880:	mov	r0, #1
   27884:	subs	r4, r4, r8
   27888:	lsl	r1, r0, sl
   2788c:	orr	r1, r1, r0, lsr fp
   27890:	lsl	r0, r0, ip
   27894:	sbc	r5, r5, r9
   27898:	cmp	ip, #0
   2789c:	beq	27928 <ftello64@plt+0x16040>
   278a0:	lsr	r6, r8, #1
   278a4:	orr	r6, r6, r9, lsl #31
   278a8:	lsr	r7, r9, #1
   278ac:	mov	r2, ip
   278b0:	b	278d4 <ftello64@plt+0x15fec>
   278b4:	subs	r3, r4, r6
   278b8:	sbc	r8, r5, r7
   278bc:	adds	r3, r3, r3
   278c0:	adc	r8, r8, r8
   278c4:	adds	r4, r3, #1
   278c8:	adc	r5, r8, #0
   278cc:	subs	r2, r2, #1
   278d0:	beq	278f0 <ftello64@plt+0x16008>
   278d4:	cmp	r5, r7
   278d8:	cmpeq	r4, r6
   278dc:	bcs	278b4 <ftello64@plt+0x15fcc>
   278e0:	adds	r4, r4, r4
   278e4:	adc	r5, r5, r5
   278e8:	subs	r2, r2, #1
   278ec:	bne	278d4 <ftello64@plt+0x15fec>
   278f0:	lsr	r3, r4, ip
   278f4:	orr	r3, r3, r5, lsl fp
   278f8:	lsr	r2, r5, ip
   278fc:	orr	r3, r3, r5, lsr sl
   27900:	adds	r0, r0, r4
   27904:	mov	r4, r3
   27908:	lsl	r3, r2, ip
   2790c:	orr	r3, r3, r4, lsl sl
   27910:	lsl	ip, r4, ip
   27914:	orr	r3, r3, r4, lsr fp
   27918:	adc	r1, r1, r5
   2791c:	subs	r0, r0, ip
   27920:	mov	r5, r2
   27924:	sbc	r1, r1, r3
   27928:	cmp	lr, #0
   2792c:	strdne	r4, [lr]
   27930:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27934:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27938:	mov	r7, r0
   2793c:	ldr	r6, [pc, #72]	; 2798c <ftello64@plt+0x160a4>
   27940:	ldr	r5, [pc, #72]	; 27990 <ftello64@plt+0x160a8>
   27944:	add	r6, pc, r6
   27948:	add	r5, pc, r5
   2794c:	sub	r6, r6, r5
   27950:	mov	r8, r1
   27954:	mov	r9, r2
   27958:	bl	114cc <pthread_mutex_unlock@plt-0x20>
   2795c:	asrs	r6, r6, #2
   27960:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   27964:	mov	r4, #0
   27968:	add	r4, r4, #1
   2796c:	ldr	r3, [r5], #4
   27970:	mov	r2, r9
   27974:	mov	r1, r8
   27978:	mov	r0, r7
   2797c:	blx	r3
   27980:	cmp	r6, r4
   27984:	bne	27968 <ftello64@plt+0x16080>
   27988:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2798c:	andeq	r1, r1, r0, asr #11
   27990:			; <UNDEFINED> instruction: 0x000115b8
   27994:	bx	lr
   27998:	ldr	r3, [pc, #12]	; 279ac <ftello64@plt+0x160c4>
   2799c:	mov	r1, #0
   279a0:	add	r3, pc, r3
   279a4:	ldr	r2, [r3]
   279a8:	b	11798 <__cxa_atexit@plt>
   279ac:	andeq	r1, r1, r4, asr #15
   279b0:	mov	r2, r1
   279b4:	mov	r1, r0
   279b8:	mov	r0, #3
   279bc:	b	11660 <__fxstat64@plt>

Disassembly of section .fini:

000279c0 <.fini>:
   279c0:	push	{r3, lr}
   279c4:	pop	{r3, pc}
