<stg><name>dft_Pipeline_VITIS_LOOP_30_3</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %imag_sample, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %real_sample, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc50

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc50:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc50:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc50:2 %icmp_ln30 = icmp_eq  i9 %i_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc50:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc50:4 %add_ln30 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc50:5 %br_ln30 = br i1 %icmp_ln30, void %for.inc50.split, void %for.end52.exitStub

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="9">
<![CDATA[
for.inc50.split:0 %i_1_cast = zext i9 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.split:2 %temp_real_addr = getelementptr i32 %temp_real, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="temp_real_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="8">
<![CDATA[
for.inc50.split:3 %temp_real_load = load i8 %temp_real_addr

]]></Node>
<StgValue><ssdm name="temp_real_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.split:7 %temp_imag_addr = getelementptr i32 %temp_imag, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="temp_imag_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
for.inc50.split:8 %temp_imag_load = load i8 %temp_imag_addr

]]></Node>
<StgValue><ssdm name="temp_imag_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.split:12 %store_ln30 = store i9 %add_ln30, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.end52.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc50.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="8">
<![CDATA[
for.inc50.split:3 %temp_real_load = load i8 %temp_real_addr

]]></Node>
<StgValue><ssdm name="temp_real_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc50.split:4 %bitcast_ln31 = bitcast i32 %temp_real_load

]]></Node>
<StgValue><ssdm name="bitcast_ln31"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.split:5 %real_sample_addr = getelementptr i32 %real_sample, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="real_sample_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc50.split:6 %store_ln31 = store i32 %bitcast_ln31, i8 %real_sample_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
for.inc50.split:8 %temp_imag_load = load i8 %temp_imag_addr

]]></Node>
<StgValue><ssdm name="temp_imag_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
for.inc50.split:9 %bitcast_ln32 = bitcast i32 %temp_imag_load

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.split:10 %imag_sample_addr = getelementptr i32 %imag_sample, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="imag_sample_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc50.split:11 %store_ln32 = store i32 %bitcast_ln32, i8 %imag_sample_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc50.split:13 %br_ln30 = br void %for.inc50

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="temp_real" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="real_sample" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="real_sample"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="temp_imag" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="imag_sample" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="imag_sample"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="StgValue_48" to="i" fromId="48" toId="5">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="imag_sample" to="specmemcore_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="60" from="real_sample" to="specmemcore_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="imag_sample" to="specinterface_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="68" from="empty_3" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="89" from="real_sample" to="specinterface_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="90" from="empty_3" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="91" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="94" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="95" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="100" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="105" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="108" from="StgValue_107" to="store_ln0" fromId="107" toId="10">
</dataflow>
<dataflow id="109" from="i" to="store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="110" from="i" to="i_1" fromId="5" toId="12">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="113" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="118" from="p_str" to="specpipeline_ln0" fromId="117" toId="13">
</dataflow>
<dataflow id="119" from="i_1" to="icmp_ln30" fromId="12" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_120" to="icmp_ln30" fromId="120" toId="14">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="122" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_124" to="empty" fromId="124" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_124" to="empty" fromId="124" toId="15">
</dataflow>
<dataflow id="127" from="StgValue_124" to="empty" fromId="124" toId="15">
</dataflow>
<dataflow id="128" from="i_1" to="add_ln30" fromId="12" toId="16">
</dataflow>
<dataflow id="130" from="StgValue_129" to="add_ln30" fromId="129" toId="16">
</dataflow>
<dataflow id="131" from="icmp_ln30" to="br_ln30" fromId="14" toId="17">
</dataflow>
<dataflow id="132" from="i_1" to="i_1_cast" fromId="12" toId="18">
</dataflow>
<dataflow id="133" from="temp_real" to="temp_real_addr" fromId="44" toId="19">
</dataflow>
<dataflow id="135" from="StgValue_134" to="temp_real_addr" fromId="134" toId="19">
</dataflow>
<dataflow id="136" from="i_1_cast" to="temp_real_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="137" from="temp_real_addr" to="temp_real_load" fromId="19" toId="20">
</dataflow>
<dataflow id="138" from="temp_imag" to="temp_imag_addr" fromId="46" toId="21">
</dataflow>
<dataflow id="139" from="StgValue_134" to="temp_imag_addr" fromId="134" toId="21">
</dataflow>
<dataflow id="140" from="i_1_cast" to="temp_imag_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="141" from="temp_imag_addr" to="temp_imag_load" fromId="21" toId="22">
</dataflow>
<dataflow id="142" from="add_ln30" to="store_ln30" fromId="16" toId="23">
</dataflow>
<dataflow id="143" from="i" to="store_ln30" fromId="5" toId="23">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="144" toId="24">
</dataflow>
<dataflow id="147" from="empty_6" to="specloopname_ln30" fromId="146" toId="24">
</dataflow>
<dataflow id="148" from="temp_real_addr" to="temp_real_load" fromId="19" toId="25">
</dataflow>
<dataflow id="149" from="temp_real_load" to="bitcast_ln31" fromId="25" toId="26">
</dataflow>
<dataflow id="150" from="real_sample" to="real_sample_addr" fromId="45" toId="27">
</dataflow>
<dataflow id="151" from="StgValue_134" to="real_sample_addr" fromId="134" toId="27">
</dataflow>
<dataflow id="152" from="i_1_cast" to="real_sample_addr" fromId="18" toId="27">
</dataflow>
<dataflow id="153" from="bitcast_ln31" to="store_ln31" fromId="26" toId="28">
</dataflow>
<dataflow id="154" from="real_sample_addr" to="store_ln31" fromId="27" toId="28">
</dataflow>
<dataflow id="155" from="temp_imag_addr" to="temp_imag_load" fromId="21" toId="29">
</dataflow>
<dataflow id="156" from="temp_imag_load" to="bitcast_ln32" fromId="29" toId="30">
</dataflow>
<dataflow id="157" from="imag_sample" to="imag_sample_addr" fromId="47" toId="31">
</dataflow>
<dataflow id="158" from="StgValue_134" to="imag_sample_addr" fromId="134" toId="31">
</dataflow>
<dataflow id="159" from="i_1_cast" to="imag_sample_addr" fromId="18" toId="31">
</dataflow>
<dataflow id="160" from="bitcast_ln32" to="store_ln32" fromId="30" toId="32">
</dataflow>
<dataflow id="161" from="imag_sample_addr" to="store_ln32" fromId="31" toId="32">
</dataflow>
<dataflow id="162" from="icmp_ln30" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
