m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Antonio/Documents/safetyartist_sandbox/voting_20230502_quartus
Edecision
Z0 w1685494536
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
Z4 dC:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505
Z5 8C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/decision.vhd
Z6 FC:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/decision.vhd
l0
L5 1
V4IcEA[z;?``KN_8nh[MLW3
!s100 3PKke;ZgYCHMGSL3c363e3
Z7 OV;C;2020.1;71
32
Z8 !s110 1685755721
!i10b 1
Z9 !s108 1685755721.000000
Z10 !s90 -reportprogress|300|-work|work|C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/decision.vhd|
Z11 !s107 C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/decision.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 8 decision 0 22 4IcEA[z;?``KN_8nh[MLW3
!i122 1
l22
L17 12
VVP:InZkWd6`K1gEjHSPEQ1
!s100 CM=PJPN[GY[?0L=hh]IFa0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Emean
R0
R1
R2
R3
!i122 0
R4
Z14 8C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/mean.vhd
Z15 FC:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/mean.vhd
l0
L5 1
V1@>1lFL541ifX:50LzhRj2
!s100 oP9aTjMO7;6=:d53G>G>E3
R7
32
R8
!i10b 1
Z16 !s108 1685755720.000000
Z17 !s90 -reportprogress|300|-work|work|C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/mean.vhd|
Z18 !s107 C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/mean.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 4 mean 0 22 1@>1lFL541ifX:50LzhRj2
!i122 0
l33
L19 109
VYDR_k]50]0UP1WkL[3c9H1
!s100 ]KJ7=aaY34ZzZ?K_OZI@T2
R7
32
R8
!i10b 1
R16
R17
R18
!i113 1
R12
R13
Etestbench_voting
R0
Z19 DPx3 std 3 env 0 22 d?`1ck@NdeD@H3RZG7FgZ2
Z20 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R1
R2
R3
!i122 3
R4
Z21 8C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/testbench_voting.vhd
Z22 FC:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/testbench_voting.vhd
l0
L8 1
VV<c>RX<eY01lnU2^]0l_k0
!s100 XfKHZNWkmof1Eo18MCBlM3
R7
32
R8
!i10b 1
R9
Z23 !s90 -reportprogress|300|-work|work|C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/testbench_voting.vhd|
!s107 C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/testbench_voting.vhd|
!i113 1
R12
R13
Abehav
Z24 DEx4 work 6 voting 0 22 RY:Gb[IjQIdi?=FzkeIGX2
R19
R20
R1
R2
R3
DEx4 work 16 testbench_voting 0 22 V<c>RX<eY01lnU2^]0l_k0
!i122 3
l91
L19 397
V[2=XVML3[aJ5F;E=FWIF03
Z25 !s100 KGJ^E2=[@DIMPzO_1=i`>1
R7
32
R8
!i10b 1
R9
R23
Z26 !s107 C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/testbench_voting.vhd|
!i113 1
R12
R13
Evoting
R0
R1
R2
R3
!i122 2
R4
Z27 8C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/voting.vhd
Z28 FC:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/voting.vhd
l0
L5 1
VRY:Gb[IjQIdi?=FzkeIGX2
!s100 FjKMjLYX0`;RNR[g?G^3m2
R7
32
R8
!i10b 1
R9
Z29 !s90 -reportprogress|300|-work|work|C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/voting.vhd|
Z30 !s107 C:/Users/rickl/OneDrive/Documents/IC/safetyartist/EC4-FPGA_Braking/explainable_braking_SW/2023 05 12 Revision 6/Projects/testbench_voting_20230505/voting.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R24
!i122 2
l57
L20 52
VYB<EDFbF33R6i?TET1XBG2
!s100 _fFPfVS=>13bV0UdeoKWF3
R7
32
R8
!i10b 1
R9
R29
R30
!i113 1
R12
R13
