#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jan 23 00:24:30 2021
# Process ID: 93633
# Current directory: /home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl
# Command line: vivado -log system_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: /home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top.vdi
# Journal file: /home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xil/tools/xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top system_top -part xczu6eg-ffvc900-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu6eg-ffvc900-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_1_b64_b66_pll/clk_wiz_1_b64_b66_pll.dcp' for cell 'serdes_clock_b64'
INFO: [Project 1-454] Reading design checkpoint '/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.dcp' for cell 'serdes_clock_b65'
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2592.902 ; gain = 0.000 ; free physical = 8815 ; free virtual = 24453
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'ADC_SCLK'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'ADC_SDATA'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'ADC_SDOUT'; it is not accessible from the fabric routing.
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_gpio_0_0/MercuryXU1_axi_gpio_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_gpio_0_0/MercuryXU1_axi_gpio_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_gpio_0/U0'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_gpio_0_0/MercuryXU1_axi_gpio_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_gpio_0_0/MercuryXU1_axi_gpio_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_gpio_0/U0'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_proc_sys_reset_0_0/MercuryXU1_proc_sys_reset_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_proc_sys_reset_0_0/MercuryXU1_proc_sys_reset_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_proc_sys_reset_0_0/MercuryXU1_proc_sys_reset_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_proc_sys_reset_0_0/MercuryXU1_proc_sys_reset_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_zynq_ultra_ps_e_0_0/MercuryXU1_zynq_ultra_ps_e_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_zynq_ultra_ps_e_0_0/MercuryXU1_zynq_ultra_ps_e_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/U0'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/U0'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/U0'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_dma_0_0/MercuryXU1_axi_dma_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_dma_0_0/MercuryXU1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_dma_0_0/MercuryXU1_axi_dma_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_smc_0/bd_0/ip/ip_1/bd_cc23_psr_aclk_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_smc_0/bd_0/ip/ip_1/bd_cc23_psr_aclk_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_smc_0/bd_0/ip/ip_1/bd_cc23_psr_aclk_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_smc_0/bd_0/ip/ip_1/bd_cc23_psr_aclk_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_1_b64_b66_pll/clk_wiz_1_b64_b66_pll_board.xdc] for cell 'serdes_clock_b64/inst'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_1_b64_b66_pll/clk_wiz_1_b64_b66_pll_board.xdc] for cell 'serdes_clock_b64/inst'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_1_b64_b66_pll/clk_wiz_1_b64_b66_pll.xdc] for cell 'serdes_clock_b64/inst'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_1_b64_b66_pll/clk_wiz_1_b64_b66_pll.xdc] for cell 'serdes_clock_b64/inst'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm_board.xdc] for cell 'serdes_clock_b65/inst'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm_board.xdc] for cell 'serdes_clock_b65/inst'
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc] for cell 'serdes_clock_b65/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3011.691 ; gain = 337.062 ; free physical = 8450 ; free virtual = 24089
WARNING: [Vivado 12-2489] -input_jitter contains time 0.026660 which will be rounded to 0.027 to ensure it is an integer multiple of 1 picosecond [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc:57]
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc] for cell 'serdes_clock_b65/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_divider_pll'. The XDC file /home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_divider_pll/clk_divider_pll_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_divider_pll'. The XDC file /home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_divider_pll/clk_divider_pll.xdc will not be read for any cell of this module.
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_spi_ss'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:551]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:551]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/adc_ss_en'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:558]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:558]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/ps_master_i2c_scl_o'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:560]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:560]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_0'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:561]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:561]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_2'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:562]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:562]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_4'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:563]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:563]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_7'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:564]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:564]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_9'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:565]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:565]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_10'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_13'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:567]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:567]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in1_in'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:568]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:568]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_5'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:569]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:569]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_6'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:570]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:570]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_11'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:571]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:571]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_1'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:572]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:572]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_14'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:573]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:573]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in0_in'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:575]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:575]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in3_in'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:576]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:576]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_3'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_8'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_12'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in2_in'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:584]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:585]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:586]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:587]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:588]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/adc_ss_en'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:589]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:589]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/ps_master_i2c_scl_o'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:590]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:590]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_13'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:592]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:592]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_14'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:593]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:593]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:594]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:594]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in0_in'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:595]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:595]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in1_in'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:596]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:596]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in2_in'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:597]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:597]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in3_in'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:598]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:598]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_sen[0]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_sen[1]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_sen[2]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_sen[3]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_sen[4]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_spi_ss'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:601]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:601]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[0]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[1]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[2]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[3]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[4]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[5]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[6]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[7]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][0]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][1]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][2]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][3]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][4]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][5]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][6]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][7]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][0]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][1]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][2]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][3]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][4]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][5]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][6]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][7]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][0]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][1]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][2]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][3]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][4]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][5]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][6]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][7]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][0]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][1]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][2]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][3]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][4]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][5]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][6]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][7]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][0]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][1]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][2]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][3]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][4]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][5]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][6]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][7]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][0]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][1]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][2]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][3]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][4]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][5]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][6]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][7]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][0]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][1]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][2]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][3]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][4]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][5]'. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:613]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:614]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:616]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:617]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:618]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:619]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:620]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:621]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:622]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:623]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:624]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:625]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:628]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:629]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:630]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:631]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:632]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:633]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:634]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:635]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:636]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:637]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:638]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:639]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:640]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:641]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:642]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:643]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:644]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:645]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:646]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:647]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:648]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:649]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:650]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:651]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:652]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:653]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:654]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:657]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:658]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:659]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:660]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:661]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:662]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:663]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:664]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:665]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:666]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:667]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:668]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:669]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:670]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:671]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:672]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:673]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:674]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:677]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:678]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:679]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:680]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:681]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:682]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:683]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:684]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:685]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:686]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:687]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:688]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:689]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:690]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:691]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:692]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:693]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:694]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:696]
INFO: [Common 17-14] Message 'Vivado 12-1419' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:696]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:723]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:724]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:725]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:726]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:727]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:728]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:729]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:730]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:731]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:732]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:733]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:734]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:735]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:736]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:737]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:738]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:739]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:740]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:741]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:742]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:743]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:744]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:745]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:746]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:747]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:748]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:749]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:750]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:751]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:752]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:753]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:754]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:755]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:756]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:757]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:758]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:759]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:760]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:761]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:762]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:763]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:764]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:765]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:766]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:767]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:768]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:769]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:770]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:771]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:772]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:773]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:774]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:775]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:776]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:777]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:778]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:779]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:780]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:781]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:782]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:783]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:784]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:785]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:786]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:787]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:788]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:789]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:790]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:791]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:792]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:793]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:794]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:911]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:911]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:912]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:912]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:913]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:913]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc]
Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_dma_0_0/MercuryXU1_axi_dma_0_0_clocks.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_dma_0_0/MercuryXU1_axi_dma_0_0_clocks.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/xil/tools/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3711.641 ; gain = 0.000 ; free physical = 8036 ; free virtual = 23676
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 32 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 9 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 164 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

16 Infos, 105 Warnings, 205 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 3711.641 ; gain = 1594.188 ; free physical = 8036 ; free virtual = 23676
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-1686] The version limit for your license is '2021.01' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_FCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_FCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC2_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_FCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_FCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC_PDN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC_RST expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RJ45_LVDS_TRIG_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RJ45_LVDS_TRIG_p expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 71 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3711.641 ; gain = 0.000 ; free physical = 8011 ; free virtual = 23652

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: ee62ce96

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3711.641 ; gain = 0.000 ; free physical = 7998 ; free virtual = 23640

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-93633-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3758.547 ; gain = 0.000 ; free physical = 7689 ; free virtual = 23381
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17cc43d03

Time (s): cpu = 00:03:58 ; elapsed = 00:03:34 . Memory (MB): peak = 3758.547 ; gain = 46.906 ; free physical = 7689 ; free virtual = 23381

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 38 inverter(s) to 1289 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 132806a86

Time (s): cpu = 00:04:01 ; elapsed = 00:03:36 . Memory (MB): peak = 3758.547 ; gain = 46.906 ; free physical = 7717 ; free virtual = 23409
INFO: [Opt 31-389] Phase Retarget created 191 cells and removed 590 cells
INFO: [Opt 31-1021] In phase Retarget, 604 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 12d77eb53

Time (s): cpu = 00:04:01 ; elapsed = 00:03:36 . Memory (MB): peak = 3758.547 ; gain = 46.906 ; free physical = 7717 ; free virtual = 23409
INFO: [Opt 31-389] Phase Constant propagation created 50 cells and removed 840 cells
INFO: [Opt 31-1021] In phase Constant propagation, 925 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: d0ed903a

Time (s): cpu = 00:04:05 ; elapsed = 00:03:40 . Memory (MB): peak = 3758.547 ; gain = 46.906 ; free physical = 7723 ; free virtual = 23414
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1465 cells
INFO: [Opt 31-1021] In phase Sweep, 1790 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b64/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b65/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b64/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b65/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b64/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b65/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b64/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b65/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
INFO: [Opt 31-274] Optimized connectivity to 5 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: d10f0714

Time (s): cpu = 00:04:06 ; elapsed = 00:03:41 . Memory (MB): peak = 3758.547 ; gain = 46.906 ; free physical = 7726 ; free virtual = 23418
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: d10f0714

Time (s): cpu = 00:04:06 ; elapsed = 00:03:41 . Memory (MB): peak = 3758.547 ; gain = 46.906 ; free physical = 7726 ; free virtual = 23418
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 122a4732d

Time (s): cpu = 00:04:06 ; elapsed = 00:03:41 . Memory (MB): peak = 3758.547 ; gain = 46.906 ; free physical = 7726 ; free virtual = 23417
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 921 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             191  |             590  |                                            604  |
|  Constant propagation         |              50  |             840  |                                            925  |
|  Sweep                        |               0  |            1465  |                                           1790  |
|  BUFG optimization            |               0  |               1  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            921  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3758.547 ; gain = 0.000 ; free physical = 7726 ; free virtual = 23418
Ending Logic Optimization Task | Checksum: 1e65124f7

Time (s): cpu = 00:04:07 ; elapsed = 00:03:42 . Memory (MB): peak = 3758.547 ; gain = 46.906 ; free physical = 7726 ; free virtual = 23418

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1a30d89cd

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4087.512 ; gain = 0.000 ; free physical = 7663 ; free virtual = 23359
Ending Power Optimization Task | Checksum: 1a30d89cd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4087.512 ; gain = 328.965 ; free physical = 7702 ; free virtual = 23398

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a30d89cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4087.512 ; gain = 0.000 ; free physical = 7702 ; free virtual = 23398

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4087.512 ; gain = 0.000 ; free physical = 7702 ; free virtual = 23398
Ending Netlist Obfuscation Task | Checksum: e6efdaae

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4087.512 ; gain = 0.000 ; free physical = 7705 ; free virtual = 23401
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 184 Warnings, 265 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:30 ; elapsed = 00:03:53 . Memory (MB): peak = 4087.512 ; gain = 375.871 ; free physical = 7705 ; free virtual = 23401
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4087.512 ; gain = 0.000 ; free physical = 7677 ; free virtual = 23377
INFO: [Common 17-1381] The checkpoint '/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4087.512 ; gain = 0.000 ; free physical = 7663 ; free virtual = 23373
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-1686] The version limit for your license is '2021.01' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1852] BUFGCE_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE Ad9229Core_b64/U_serClk I pin is driven by another clock buffer serdes_clock_b64/inst/clkout1_buf.
WARNING: [DRC REQP-1852] BUFGCE_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE Ad9229Core_b65/U_serClk I pin is driven by another clock buffer serdes_clock_b65/inst/clkout2_buf.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_FCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_FCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC2_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_FCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_FCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC_PDN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC_RST expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 71 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4110.547 ; gain = 0.000 ; free physical = 7634 ; free virtual = 23344
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cc7fdc9f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4110.547 ; gain = 0.000 ; free physical = 7634 ; free virtual = 23344
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4110.547 ; gain = 0.000 ; free physical = 7634 ; free virtual = 23344

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e6dfff34

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4576.145 ; gain = 465.598 ; free physical = 7057 ; free virtual = 22901

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 177eb5604

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 4608.160 ; gain = 497.613 ; free physical = 6947 ; free virtual = 22793

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 177eb5604

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 4608.160 ; gain = 497.613 ; free physical = 6949 ; free virtual = 22794
Phase 1 Placer Initialization | Checksum: 177eb5604

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 4608.160 ; gain = 497.613 ; free physical = 6946 ; free virtual = 22791

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 15d31928d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 4608.160 ; gain = 497.613 ; free physical = 6917 ; free virtual = 22763

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1c7dc8608

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 4608.160 ; gain = 497.613 ; free physical = 6914 ; free virtual = 22761

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1c7dc8608

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 4608.160 ; gain = 497.613 ; free physical = 6896 ; free virtual = 22742

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 260d3ac62

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 4608.160 ; gain = 497.613 ; free physical = 6890 ; free virtual = 22737

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 260d3ac62

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 4608.160 ; gain = 497.613 ; free physical = 6885 ; free virtual = 22732
Phase 2.1.1 Partition Driven Placement | Checksum: 260d3ac62

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 4608.160 ; gain = 497.613 ; free physical = 6889 ; free virtual = 22736
Phase 2.1 Floorplanning | Checksum: 1e17609bd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 4608.160 ; gain = 497.613 ; free physical = 6889 ; free virtual = 22736

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1012 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 400 nets or cells. Created 0 new cell, deleted 400 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4613.180 ; gain = 0.000 ; free physical = 6888 ; free virtual = 22737

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            400  |                   400  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            400  |                   400  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 147555121

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6881 ; free virtual = 22729
Phase 2.2 Global Placement Core | Checksum: efba26c8

Time (s): cpu = 00:01:42 ; elapsed = 00:00:53 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6871 ; free virtual = 22719
Phase 2 Global Placement | Checksum: efba26c8

Time (s): cpu = 00:01:42 ; elapsed = 00:00:54 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6886 ; free virtual = 22735

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11a516da6

Time (s): cpu = 00:01:44 ; elapsed = 00:00:55 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6885 ; free virtual = 22734

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f88f7e88

Time (s): cpu = 00:01:48 ; elapsed = 00:00:56 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6882 ; free virtual = 22731

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c30d0362

Time (s): cpu = 00:01:49 ; elapsed = 00:00:57 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6883 ; free virtual = 22732

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 1ffb2babd

Time (s): cpu = 00:01:52 ; elapsed = 00:00:59 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6860 ; free virtual = 22709

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 18b79df23

Time (s): cpu = 00:01:53 ; elapsed = 00:01:00 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6858 ; free virtual = 22707

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1a7299ce0

Time (s): cpu = 00:01:54 ; elapsed = 00:01:01 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6828 ; free virtual = 22678
Phase 3.4 Small Shape DP | Checksum: 1acb37df8

Time (s): cpu = 00:02:01 ; elapsed = 00:01:04 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6856 ; free virtual = 22705

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 2066a3bab

Time (s): cpu = 00:02:02 ; elapsed = 00:01:05 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6854 ; free virtual = 22704

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 22813f6cd

Time (s): cpu = 00:02:03 ; elapsed = 00:01:06 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6856 ; free virtual = 22705
Phase 3 Detail Placement | Checksum: 22813f6cd

Time (s): cpu = 00:02:03 ; elapsed = 00:01:06 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6856 ; free virtual = 22705

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1855d69d7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.115 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e5996624

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4613.180 ; gain = 0.000 ; free physical = 6847 ; free virtual = 22696
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 187e50b27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4613.180 ; gain = 0.000 ; free physical = 6846 ; free virtual = 22695
Phase 4.1.1.1 BUFG Insertion | Checksum: 1855d69d7

Time (s): cpu = 00:02:24 ; elapsed = 00:01:14 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6847 ; free virtual = 22696
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.115. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c87fc0e6

Time (s): cpu = 00:02:25 ; elapsed = 00:01:14 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6847 ; free virtual = 22696
Phase 4.1 Post Commit Optimization | Checksum: 1c87fc0e6

Time (s): cpu = 00:02:25 ; elapsed = 00:01:14 . Memory (MB): peak = 4613.180 ; gain = 502.633 ; free physical = 6847 ; free virtual = 22696

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c87fc0e6

Time (s): cpu = 00:02:26 ; elapsed = 00:01:15 . Memory (MB): peak = 4628.180 ; gain = 517.633 ; free physical = 6859 ; free virtual = 22708
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4628.180 ; gain = 0.000 ; free physical = 6827 ; free virtual = 22677

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2337e056c

Time (s): cpu = 00:02:31 ; elapsed = 00:01:20 . Memory (MB): peak = 4628.180 ; gain = 517.633 ; free physical = 6828 ; free virtual = 22677

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4628.180 ; gain = 0.000 ; free physical = 6829 ; free virtual = 22678
Phase 4.4 Final Placement Cleanup | Checksum: 1cfdcfb7d

Time (s): cpu = 00:02:31 ; elapsed = 00:01:20 . Memory (MB): peak = 4628.180 ; gain = 517.633 ; free physical = 6829 ; free virtual = 22678
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cfdcfb7d

Time (s): cpu = 00:02:31 ; elapsed = 00:01:20 . Memory (MB): peak = 4628.180 ; gain = 517.633 ; free physical = 6829 ; free virtual = 22678
Ending Placer Task | Checksum: 174d247af

Time (s): cpu = 00:02:31 ; elapsed = 00:01:20 . Memory (MB): peak = 4628.180 ; gain = 517.633 ; free physical = 6829 ; free virtual = 22678
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 255 Warnings, 325 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:37 ; elapsed = 00:01:23 . Memory (MB): peak = 4628.180 ; gain = 517.633 ; free physical = 6933 ; free virtual = 22782
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4628.180 ; gain = 0.000 ; free physical = 6869 ; free virtual = 22765
INFO: [Common 17-1381] The checkpoint '/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4628.180 ; gain = 0.000 ; free physical = 6916 ; free virtual = 22782
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4628.180 ; gain = 0.000 ; free physical = 6897 ; free virtual = 22762
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4628.180 ; gain = 0.000 ; free physical = 6917 ; free virtual = 22783
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-1686] The version limit for your license is '2021.01' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ba3401c2 ConstDB: 0 ShapeSum: 4fa00167 RouteDB: 6afe4486

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4644.188 ; gain = 16.008 ; free physical = 6760 ; free virtual = 22631
Phase 1 Build RT Design | Checksum: f5c60c65

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4644.188 ; gain = 16.008 ; free physical = 6754 ; free virtual = 22624
Post Restoration Checksum: NetGraph: 7b1282d3 NumContArr: 2de8181 Constraints: 77a63e5c Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f59742b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4644.188 ; gain = 16.008 ; free physical = 6726 ; free virtual = 22597

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f59742b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4644.188 ; gain = 16.008 ; free physical = 6662 ; free virtual = 22532

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f59742b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4644.188 ; gain = 16.008 ; free physical = 6662 ; free virtual = 22532

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 2f2a94f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4733.820 ; gain = 105.641 ; free physical = 6638 ; free virtual = 22510

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1be910007

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 4733.820 ; gain = 105.641 ; free physical = 6626 ; free virtual = 22497
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.751  | TNS=0.000  | WHS=-0.940 | THS=-176.843|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 27ad27343

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 4733.820 ; gain = 105.641 ; free physical = 6610 ; free virtual = 22481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.751  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1e20aa15a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 4733.820 ; gain = 105.641 ; free physical = 6606 ; free virtual = 22480
Phase 2 Router Initialization | Checksum: 286ffb1b7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 4733.820 ; gain = 105.641 ; free physical = 6606 ; free virtual = 22480

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0031558 %
  Global Horizontal Routing Utilization  = 0.00186456 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 27781
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23458
  Number of Partially Routed Nets     = 4323
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16d92ea6a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6574 ; free virtual = 22448

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4788
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.745  | TNS=0.000  | WHS=-0.107 | THS=-1.377 |

Phase 4.1 Global Iteration 0 | Checksum: 1ddac4a8f

Time (s): cpu = 00:01:52 ; elapsed = 00:00:37 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6578 ; free virtual = 22452

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.745  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1afefcdb9

Time (s): cpu = 00:01:58 ; elapsed = 00:00:39 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6583 ; free virtual = 22457
Phase 4 Rip-up And Reroute | Checksum: 1afefcdb9

Time (s): cpu = 00:01:58 ; elapsed = 00:00:39 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6583 ; free virtual = 22457

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2037b7900

Time (s): cpu = 00:02:07 ; elapsed = 00:00:43 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6585 ; free virtual = 22460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.745  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1e4e6eb11

Time (s): cpu = 00:02:07 ; elapsed = 00:00:43 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6585 ; free virtual = 22459

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e4e6eb11

Time (s): cpu = 00:02:07 ; elapsed = 00:00:43 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6585 ; free virtual = 22459
Phase 5 Delay and Skew Optimization | Checksum: 1e4e6eb11

Time (s): cpu = 00:02:07 ; elapsed = 00:00:43 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6585 ; free virtual = 22459

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 196f3d7e9

Time (s): cpu = 00:02:14 ; elapsed = 00:00:46 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6584 ; free virtual = 22458
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.745  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18b0dd8a1

Time (s): cpu = 00:02:14 ; elapsed = 00:00:46 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6584 ; free virtual = 22458
Phase 6 Post Hold Fix | Checksum: 18b0dd8a1

Time (s): cpu = 00:02:14 ; elapsed = 00:00:46 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6584 ; free virtual = 22458

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.15484 %
  Global Horizontal Routing Utilization  = 1.42769 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20693d182

Time (s): cpu = 00:02:15 ; elapsed = 00:00:46 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6581 ; free virtual = 22455

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20693d182

Time (s): cpu = 00:02:15 ; elapsed = 00:00:47 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6580 ; free virtual = 22454

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20693d182

Time (s): cpu = 00:02:17 ; elapsed = 00:00:48 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6579 ; free virtual = 22454

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.745  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20693d182

Time (s): cpu = 00:02:17 ; elapsed = 00:00:48 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6583 ; free virtual = 22458
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:17 ; elapsed = 00:00:48 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6674 ; free virtual = 22549

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 255 Warnings, 325 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:00:51 . Memory (MB): peak = 4785.500 ; gain = 157.320 ; free physical = 6674 ; free virtual = 22549
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4793.504 ; gain = 0.000 ; free physical = 6591 ; free virtual = 22523
INFO: [Common 17-1381] The checkpoint '/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4793.504 ; gain = 8.004 ; free physical = 6652 ; free virtual = 22545
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 4906.234 ; gain = 32.691 ; free physical = 6620 ; free virtual = 22513
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
127 Infos, 256 Warnings, 385 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 4954.270 ; gain = 48.035 ; free physical = 6542 ; free virtual = 22449
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 23 00:32:44 2021...
#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jan 25 17:02:51 2021
# Process ID: 386661
# Current directory: /home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl
# Command line: vivado -log system_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: /home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top.vdi
# Journal file: /home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
Command: open_checkpoint system_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2113.398 ; gain = 0.000 ; free physical = 5705 ; free virtual = 22021
INFO: [Device 21-403] Loading part xczu6eg-ffvc900-1-i
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2540.902 ; gain = 0.000 ; free physical = 4854 ; free virtual = 21075
INFO: [Netlist 29-17] Analyzing 1301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'ADC_SCLK'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'ADC_SDATA'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'ADC_SDOUT'; it is not accessible from the fabric routing.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.336 ; gain = 40.484 ; free physical = 4705 ; free virtual = 20843
Restored from archive | CPU: 2.200000 secs | Memory: 31.393387 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.336 ; gain = 40.484 ; free physical = 4705 ; free virtual = 20843
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.336 ; gain = 0.000 ; free physical = 4710 ; free virtual = 20848
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 899 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 712 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 31 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 9 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 129 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2978.336 ; gain = 864.938 ; free physical = 4710 ; free virtual = 20848
INFO: [Memdata 28-208] The XPM instance: <MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <MercuryXU1_i/MercuryXU1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-1686] The version limit for your license is '2021.01' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xil/tools/xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LVDS-1] Bidirection LVDS IOs: The following port(s) use the LVDS I/O standard and have bi-directional differential usage. Please note that LVDS is a fixed impedance structure optimized to 100ohm differential. This is only intended to be used in point-to-point transmissions that do not have turn around timing requirements. If the intended usage is a bus structure, please use BLVDS/BLVDS_25, instead. ADC0_DA0_n, ADC0_DA0_p, ADC0_DA1_n, ADC0_DA1_p, ADC0_DB0_n, ADC0_DB0_p, ADC0_DB1_n, ADC0_DB1_p, ADC0_DC0_n, ADC0_DC0_p, ADC0_DC1_n, ADC0_DC1_p, ADC0_DD0_n, ADC0_DD0_p, ADC0_DD1_n... and (the first 15 of 78 listed).
WARNING: [DRC REQP-1852] BUFGCE_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE Ad9229Core_b64/U_serClk I pin is driven by another clock buffer serdes_clock_b64/inst/clkout1_buf.
WARNING: [DRC REQP-1852] BUFGCE_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE Ad9229Core_b65/U_serClk I pin is driven by another clock buffer serdes_clock_b65/inst/clkout2_buf.
WARNING: [DRC RTSTAT-10] No routable loads: 508 net(s) have no routable loads. The problem bus(es) and/or net(s) are adc0_da_pardata_j4[0][11:0], adc0_da_pardata_j4[1][11:0], adc0_db_pardata_j3[0][11:0], adc0_db_pardata_j3[1][11:0], adc0_dc_pardata_j2[0][11:0], adc0_dc_pardata_j2[1][11:0], adc0_dd_pardata_j1[0][11:0], adc0_dd_pardata_j1[1][11:0], adc1_da_pardata_j8[0][11:0], adc1_da_pardata_j8[1][11:0], adc1_db_pardata_j7[0][11:0], adc1_db_pardata_j7[1][11:0], adc1_dc_pardata_j6[0][11:0], adc1_dc_pardata_j6[1][11:0], adc3_da_pardata_j16[0][11:0]... and (the first 15 of 66 listed).
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/xil/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM_AddingDMA/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jan 25 17:04:15 2021. For additional details about this file, please refer to the WebTalk help file at /home/xil/tools/xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3528.398 ; gain = 550.062 ; free physical = 4542 ; free virtual = 20778
INFO: [Common 17-206] Exiting Vivado at Mon Jan 25 17:04:15 2021...
