// Seed: 3408054774
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    output uwire id_3
);
  logic id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd64,
    parameter id_14 = 32'd43
) (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    input wand id_5,
    input supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri id_10,
    output wor id_11,
    input wor _id_12,
    output uwire id_13,
    input wire _id_14,
    input tri id_15,
    output tri id_16
);
  wire id_18;
  logic [1  -  id_14 : id_12] id_19;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_13
  );
endmodule
