<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p28" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_28{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_28{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_28{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_28{left:189px;bottom:998px;}
#t5_28{left:424px;bottom:998px;letter-spacing:-0.13px;word-spacing:-1px;}
#t6_28{left:424px;bottom:981px;letter-spacing:-0.1px;word-spacing:-0.45px;}
#t7_28{left:424px;bottom:964px;letter-spacing:-0.11px;}
#t8_28{left:424px;bottom:947px;letter-spacing:-0.1px;}
#t9_28{left:189px;bottom:923px;}
#ta_28{left:424px;bottom:923px;letter-spacing:-0.11px;}
#tb_28{left:424px;bottom:906px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tc_28{left:189px;bottom:881px;}
#td_28{left:424px;bottom:881px;letter-spacing:-0.11px;}
#te_28{left:424px;bottom:865px;letter-spacing:-0.14px;}
#tf_28{left:189px;bottom:840px;}
#tg_28{left:424px;bottom:840px;letter-spacing:-0.12px;}
#th_28{left:424px;bottom:823px;letter-spacing:-0.13px;}
#ti_28{left:189px;bottom:794px;letter-spacing:-0.16px;}
#tj_28{left:424px;bottom:794px;letter-spacing:-0.13px;}
#tk_28{left:424px;bottom:778px;letter-spacing:-0.13px;}
#tl_28{left:189px;bottom:753px;letter-spacing:-0.14px;}
#tm_28{left:424px;bottom:753px;letter-spacing:-0.12px;}
#tn_28{left:424px;bottom:736px;letter-spacing:-0.11px;}
#to_28{left:424px;bottom:719px;letter-spacing:-0.13px;}
#tp_28{left:424px;bottom:703px;letter-spacing:-0.13px;}
#tq_28{left:189px;bottom:678px;letter-spacing:-0.14px;}
#tr_28{left:424px;bottom:678px;letter-spacing:-0.11px;}
#ts_28{left:424px;bottom:661px;letter-spacing:-0.12px;}
#tt_28{left:189px;bottom:637px;letter-spacing:-0.14px;}
#tu_28{left:424px;bottom:637px;letter-spacing:-0.12px;}
#tv_28{left:424px;bottom:620px;letter-spacing:-0.11px;word-spacing:-0.2px;}
#tw_28{left:424px;bottom:603px;letter-spacing:-0.11px;}
#tx_28{left:424px;bottom:587px;letter-spacing:-0.11px;}
#ty_28{left:189px;bottom:562px;letter-spacing:-0.12px;}
#tz_28{left:424px;bottom:562px;letter-spacing:-0.12px;}
#t10_28{left:424px;bottom:545px;letter-spacing:-0.11px;}
#t11_28{left:424px;bottom:529px;letter-spacing:-0.11px;}
#t12_28{left:189px;bottom:504px;letter-spacing:-0.12px;}
#t13_28{left:424px;bottom:504px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t14_28{left:424px;bottom:487px;letter-spacing:-0.1px;}
#t15_28{left:424px;bottom:470px;letter-spacing:-0.12px;}
#t16_28{left:189px;bottom:446px;letter-spacing:-0.15px;}
#t17_28{left:424px;bottom:446px;letter-spacing:-0.12px;}
#t18_28{left:189px;bottom:422px;letter-spacing:-0.14px;}
#t19_28{left:424px;bottom:422px;letter-spacing:-0.11px;}
#t1a_28{left:424px;bottom:405px;letter-spacing:-0.11px;}
#t1b_28{left:424px;bottom:388px;letter-spacing:-0.12px;}
#t1c_28{left:424px;bottom:371px;letter-spacing:-0.1px;}
#t1d_28{left:189px;bottom:347px;letter-spacing:-0.16px;}
#t1e_28{left:424px;bottom:347px;letter-spacing:-0.11px;}
#t1f_28{left:424px;bottom:330px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_28{left:424px;bottom:313px;letter-spacing:-0.11px;}
#t1h_28{left:424px;bottom:296px;letter-spacing:-0.12px;}
#t1i_28{left:189px;bottom:272px;letter-spacing:-0.12px;}
#t1j_28{left:424px;bottom:272px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#t1k_28{left:424px;bottom:255px;letter-spacing:-0.12px;}
#t1l_28{left:424px;bottom:238px;letter-spacing:-0.11px;}
#t1m_28{left:424px;bottom:221px;letter-spacing:-0.13px;}
#t1n_28{left:189px;bottom:197px;letter-spacing:-0.14px;}
#t1o_28{left:424px;bottom:197px;letter-spacing:-0.11px;}
#t1p_28{left:424px;bottom:180px;letter-spacing:-0.11px;}
#t1q_28{left:424px;bottom:163px;letter-spacing:-0.12px;}
#t1r_28{left:424px;bottom:147px;letter-spacing:-0.11px;}
#t1s_28{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1t_28{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1u_28{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t1v_28{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t1w_28{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1x_28{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1y_28{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1z_28{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t20_28{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t21_28{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_28{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_28{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_28{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_28{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_28{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts28" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg28Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg28" style="-webkit-user-select: none;"><object width="935" height="1210" data="28/28.svg" type="image/svg+xml" id="pdf28" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_28" class="t s1_28">2-12 </span><span id="t2_28" class="t s1_28">Vol. 4 </span>
<span id="t3_28" class="t s2_28">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_28" class="t s3_28">6 </span><span id="t5_28" class="t s3_28">IF_PSCHANGE_MC_NO: The processor is not </span>
<span id="t6_28" class="t s3_28">susceptible to a machine check error due to </span>
<span id="t7_28" class="t s3_28">modifying the size of a code page without </span>
<span id="t8_28" class="t s3_28">TLB invalidation. </span>
<span id="t9_28" class="t s3_28">7 </span><span id="ta_28" class="t s3_28">TSX_CTRL: If 1, indicates presence of </span>
<span id="tb_28" class="t s3_28">IA32_TSX_CTRL MSR. </span>
<span id="tc_28" class="t s3_28">8 </span><span id="td_28" class="t s3_28">TAA_NO: If 1, processor is not affected by </span>
<span id="te_28" class="t s3_28">TAA. </span>
<span id="tf_28" class="t s3_28">9 </span><span id="tg_28" class="t s3_28">MCU_CONTROL: If 1, the processor </span>
<span id="th_28" class="t s3_28">supports the IA32_MCU_CONTROL MSR. </span>
<span id="ti_28" class="t s3_28">10 </span><span id="tj_28" class="t s3_28">MISC_PACKAGE_CTLS: The processor </span>
<span id="tk_28" class="t s3_28">supports IA32_MISC_PACKAGE_CTLS MSR. </span>
<span id="tl_28" class="t s3_28">11 </span><span id="tm_28" class="t s3_28">ENERGY_FILTERING_CTL: The processor </span>
<span id="tn_28" class="t s3_28">supports setting and reading the </span>
<span id="to_28" class="t s3_28">IA32_MISC_PACKAGE_CTLS[0] </span>
<span id="tp_28" class="t s3_28">(ENERGY_FILTERING_ENABLE) bit. </span>
<span id="tq_28" class="t s3_28">12 </span><span id="tr_28" class="t s3_28">DOITM: If 1, the processor supports Data </span>
<span id="ts_28" class="t s3_28">Operand Independent Timing Mode. </span>
<span id="tt_28" class="t s3_28">13 </span><span id="tu_28" class="t s3_28">SBDR_SSDP_NO: The processor is not </span>
<span id="tv_28" class="t s3_28">affected by either the Shared Buffers Data </span>
<span id="tw_28" class="t s3_28">Read (SBDR) vulnerability or the Sideband </span>
<span id="tx_28" class="t s3_28">Stale Data Propagator (SSDP). </span>
<span id="ty_28" class="t s3_28">14 </span><span id="tz_28" class="t s3_28">FBSDP_NO: The processor is not affected </span>
<span id="t10_28" class="t s3_28">by the Fill Buffer Stale Data Propagator </span>
<span id="t11_28" class="t s3_28">(FBSDP). </span>
<span id="t12_28" class="t s3_28">15 </span><span id="t13_28" class="t s3_28">PSDP_NO: The processor is not affected by </span>
<span id="t14_28" class="t s3_28">vulnerabilities involving the Primary Stale </span>
<span id="t15_28" class="t s3_28">Data Propagator (PSDP). </span>
<span id="t16_28" class="t s3_28">16 </span><span id="t17_28" class="t s3_28">Reserved </span>
<span id="t18_28" class="t s3_28">17 </span><span id="t19_28" class="t s3_28">FB_CLEAR: If 1, the processor supports </span>
<span id="t1a_28" class="t s3_28">overwrite of fill buffer values as part of </span>
<span id="t1b_28" class="t s3_28">MD_CLEAR operations with the VERW </span>
<span id="t1c_28" class="t s3_28">instruction. </span>
<span id="t1d_28" class="t s3_28">18 </span><span id="t1e_28" class="t s3_28">FB_CLEAR_CTRL: If 1, the processor </span>
<span id="t1f_28" class="t s3_28">supports the IA32_MCU_OPT_CTRL MSR </span>
<span id="t1g_28" class="t s3_28">and allows software to set bit 3 of that </span>
<span id="t1h_28" class="t s3_28">MSR (FB_CLEAR_DIS). </span>
<span id="t1i_28" class="t s3_28">19 </span><span id="t1j_28" class="t s3_28">RRSBA: A value of 1 indicates the processor </span>
<span id="t1k_28" class="t s3_28">may have the RRSBA alternate prediction </span>
<span id="t1l_28" class="t s3_28">behavior, if not disabled by RRSBA_DIS_U </span>
<span id="t1m_28" class="t s3_28">or RRSBA_DIS_S. </span>
<span id="t1n_28" class="t s3_28">20 </span><span id="t1o_28" class="t s3_28">BHI_NO: A value of 1 indicates BHI_NO </span>
<span id="t1p_28" class="t s3_28">branch prediction behavior, regardless of </span>
<span id="t1q_28" class="t s3_28">the value of IA32_SPEC_CTRL[BHI_DIS_S] </span>
<span id="t1r_28" class="t s3_28">MSR bit. </span>
<span id="t1s_28" class="t s4_28">Table 2-2. </span><span id="t1t_28" class="t s4_28">IA-32 Architectural MSRs (Contd.) </span>
<span id="t1u_28" class="t s5_28">Register </span>
<span id="t1v_28" class="t s5_28">Address </span>
<span id="t1w_28" class="t s5_28">Architectural MSR Name / Bit Fields </span>
<span id="t1x_28" class="t s5_28">(Former MSR Name) </span><span id="t1y_28" class="t s5_28">MSR/Bit Description </span><span id="t1z_28" class="t s5_28">Comment </span>
<span id="t20_28" class="t s5_28">Hex </span><span id="t21_28" class="t s5_28">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
