
pwm_ic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056bc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  08005860  08005860  00006860  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c78  08005c78  000072dc  2**0
                  CONTENTS
  4 .ARM          00000008  08005c78  08005c78  00006c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c80  08005c80  000072dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c80  08005c80  00006c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c84  08005c84  00006c84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002dc  20000000  08005c88  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200002e0  08005f64  000072e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000534  08005f64  00007534  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000072dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e5a  00000000  00000000  0000730c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022eb  00000000  00000000  00019166  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00009758  00000000  00000000  0001b451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b40  00000000  00000000  00024bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ebf  00000000  00000000  000256f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001702a  00000000  00000000  000265af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012fe1  00000000  00000000  0003d5d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008fd28  00000000  00000000  000505ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e02e2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003018  00000000  00000000  000e0328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  000e3340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002e0 	.word	0x200002e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005844 	.word	0x08005844

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002e4 	.word	0x200002e4
 80001dc:	08005844 	.word	0x08005844

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <_write>:

// Send printf to uart1
int _write(int fd, char *ptr, int len) {
	HAL_StatusTypeDef hstatus;

	if (fd == 1 || fd == 2) {
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	2801      	cmp	r0, #1
int _write(int fd, char *ptr, int len) {
 8000eac:	b510      	push	{r4, lr}
	if (fd == 1 || fd == 2) {
 8000eae:	d809      	bhi.n	8000ec4 <_write+0x1c>
		hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len,
 8000eb0:	4614      	mov	r4, r2
 8000eb2:	4806      	ldr	r0, [pc, #24]	@ (8000ecc <_write+0x24>)
 8000eb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000eb8:	b292      	uxth	r2, r2
 8000eba:	f001 ff87 	bl	8002dcc <HAL_UART_Transmit>
				HAL_MAX_DELAY);
		if (hstatus == HAL_OK)
 8000ebe:	b908      	cbnz	r0, 8000ec4 <_write+0x1c>
			return len;
		else
			return -1;
	}
	return -1;
}
 8000ec0:	4620      	mov	r0, r4
 8000ec2:	bd10      	pop	{r4, pc}
			return -1;
 8000ec4:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000ec8:	e7fa      	b.n	8000ec0 <_write+0x18>
 8000eca:	bf00      	nop
 8000ecc:	20000308 	.word	0x20000308

08000ed0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
	if (htim->Instance == TIM2) {
 8000ed0:	6803      	ldr	r3, [r0, #0]
 8000ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ed6:	d000      	beq.n	8000eda <HAL_TIM_IC_CaptureCallback+0xa>
 8000ed8:	4770      	bx	lr
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000eda:	b510      	push	{r4, lr}
		cnt_full = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) + 2;
 8000edc:	2100      	movs	r1, #0
 8000ede:	4604      	mov	r4, r0
 8000ee0:	f001 fde8 	bl	8002ab4 <HAL_TIM_ReadCapturedValue>
 8000ee4:	4a05      	ldr	r2, [pc, #20]	@ (8000efc <HAL_TIM_IC_CaptureCallback+0x2c>)
 8000ee6:	1c83      	adds	r3, r0, #2
		cnt_high = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2) + 2;
 8000ee8:	2104      	movs	r1, #4
 8000eea:	4620      	mov	r0, r4
		cnt_full = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) + 2;
 8000eec:	6013      	str	r3, [r2, #0]
		cnt_high = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2) + 2;
 8000eee:	f001 fde1 	bl	8002ab4 <HAL_TIM_ReadCapturedValue>
 8000ef2:	4b03      	ldr	r3, [pc, #12]	@ (8000f00 <HAL_TIM_IC_CaptureCallback+0x30>)
 8000ef4:	3002      	adds	r0, #2
 8000ef6:	6018      	str	r0, [r3, #0]

//		freq = (float) TIMER_CLOCK_FREQ / (cnt_full);
//		duty = (float) 100 * cnt_high / cnt_full;
	}
}
 8000ef8:	bd10      	pop	{r4, pc}
 8000efa:	bf00      	nop
 8000efc:	20000300 	.word	0x20000300
 8000f00:	200002fc 	.word	0x200002fc

08000f04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f04:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f06:	2300      	movs	r3, #0
{
 8000f08:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f0a:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 8000f0e:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f12:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000f16:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1a:	4920      	ldr	r1, [pc, #128]	@ (8000f9c <SystemClock_Config+0x98>)
 8000f1c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f1e:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f20:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f22:	4a1f      	ldr	r2, [pc, #124]	@ (8000fa0 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f24:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8000f28:	6408      	str	r0, [r1, #64]	@ 0x40
 8000f2a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000f2c:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 8000f30:	9101      	str	r1, [sp, #4]
 8000f32:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f34:	9302      	str	r3, [sp, #8]
 8000f36:	6813      	ldr	r3, [r2, #0]
 8000f38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f3c:	6013      	str	r3, [r2, #0]
 8000f3e:	6813      	ldr	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f40:	2001      	movs	r0, #1
 8000f42:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f46:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f4a:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f4e:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f50:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f54:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f56:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f5a:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 12;
  RCC_OscInitStruct.PLL.PLLN = 96;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f5c:	2104      	movs	r1, #4
 8000f5e:	2002      	movs	r0, #2
 8000f60:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000f64:	220c      	movs	r2, #12
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000f66:	2360      	movs	r3, #96	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f68:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000f6a:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000f6c:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f6e:	f000 fd03 	bl	8001978 <HAL_RCC_OscConfig>
 8000f72:	b108      	cbz	r0, 8000f78 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f74:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f76:	e7fe      	b.n	8000f76 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f78:	210f      	movs	r1, #15
 8000f7a:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f7c:	e9cd 1403 	strd	r1, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f80:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f84:	a803      	add	r0, sp, #12
 8000f86:	2103      	movs	r1, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f88:	e9cd 3205 	strd	r3, r2, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f8c:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f8e:	f000 ff09 	bl	8001da4 <HAL_RCC_ClockConfig>
 8000f92:	b108      	cbz	r0, 8000f98 <SystemClock_Config+0x94>
 8000f94:	b672      	cpsid	i
	while (1) {
 8000f96:	e7fe      	b.n	8000f96 <SystemClock_Config+0x92>
}
 8000f98:	b014      	add	sp, #80	@ 0x50
 8000f9a:	bd10      	pop	{r4, pc}
 8000f9c:	40023800 	.word	0x40023800
 8000fa0:	40007000 	.word	0x40007000

08000fa4 <main>:
{
 8000fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fa8:	ed2d 8b04 	vpush	{d8-d9}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fac:	2500      	movs	r5, #0
{
 8000fae:	b09d      	sub	sp, #116	@ 0x74
  HAL_Init();
 8000fb0:	f000 fb3c 	bl	800162c <HAL_Init>
  SystemClock_Config();
 8000fb4:	f7ff ffa6 	bl	8000f04 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	e9cd 5514 	strd	r5, r5, [sp, #80]	@ 0x50
 8000fbc:	e9cd 5516 	strd	r5, r5, [sp, #88]	@ 0x58
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc0:	4ba1      	ldr	r3, [pc, #644]	@ (8001248 <main+0x2a4>)
 8000fc2:	9506      	str	r5, [sp, #24]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc4:	9518      	str	r5, [sp, #96]	@ 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000fc8:	48a0      	ldr	r0, [pc, #640]	@ (800124c <main+0x2a8>)
  htim4.Instance = TIM4;
 8000fca:	4ca1      	ldr	r4, [pc, #644]	@ (8001250 <main+0x2ac>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fcc:	f041 0104 	orr.w	r1, r1, #4
 8000fd0:	6319      	str	r1, [r3, #48]	@ 0x30
 8000fd2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000fd4:	f001 0104 	and.w	r1, r1, #4
 8000fd8:	9106      	str	r1, [sp, #24]
 8000fda:	9906      	ldr	r1, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fdc:	9507      	str	r5, [sp, #28]
 8000fde:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000fe0:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8000fe4:	6319      	str	r1, [r3, #48]	@ 0x30
 8000fe6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000fe8:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8000fec:	9107      	str	r1, [sp, #28]
 8000fee:	9907      	ldr	r1, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff0:	9508      	str	r5, [sp, #32]
 8000ff2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000ff4:	2201      	movs	r2, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff6:	4311      	orrs	r1, r2
 8000ff8:	6319      	str	r1, [r3, #48]	@ 0x30
 8000ffa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000ffc:	4011      	ands	r1, r2
 8000ffe:	9108      	str	r1, [sp, #32]
 8001000:	9908      	ldr	r1, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001002:	9509      	str	r5, [sp, #36]	@ 0x24
 8001004:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001006:	f041 0102 	orr.w	r1, r1, #2
 800100a:	6319      	str	r1, [r3, #48]	@ 0x30
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	9309      	str	r3, [sp, #36]	@ 0x24
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001014:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001018:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800101a:	f000 fc9f 	bl	800195c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_Pin;
 800101e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001022:	488a      	ldr	r0, [pc, #552]	@ (800124c <main+0x2a8>)
  GPIO_InitStruct.Pin = LED_Pin;
 8001024:	9314      	str	r3, [sp, #80]	@ 0x50
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001026:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001028:	2311      	movs	r3, #17
 800102a:	9315      	str	r3, [sp, #84]	@ 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102c:	e9cd 5516 	strd	r5, r5, [sp, #88]	@ 0x58
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001030:	f000 fb9e 	bl	8001770 <HAL_GPIO_Init>
  htim4.Instance = TIM4;
 8001034:	4a87      	ldr	r2, [pc, #540]	@ (8001254 <main+0x2b0>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001036:	950c      	str	r5, [sp, #48]	@ 0x30
  htim4.Init.Period = 99;
 8001038:	2363      	movs	r3, #99	@ 0x63
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800103a:	4620      	mov	r0, r4
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800103c:	e9cd 5510 	strd	r5, r5, [sp, #64]	@ 0x40
 8001040:	e9cd 5512 	strd	r5, r5, [sp, #72]	@ 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001044:	e9cd 5514 	strd	r5, r5, [sp, #80]	@ 0x50
 8001048:	e9cd 5516 	strd	r5, r5, [sp, #88]	@ 0x58
 800104c:	e9cd 5518 	strd	r5, r5, [sp, #96]	@ 0x60
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001050:	e9c4 5501 	strd	r5, r5, [r4, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001054:	951a      	str	r5, [sp, #104]	@ 0x68
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001056:	6125      	str	r5, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001058:	61a5      	str	r5, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800105a:	950d      	str	r5, [sp, #52]	@ 0x34
  htim4.Instance = TIM4;
 800105c:	6022      	str	r2, [r4, #0]
  htim4.Init.Period = 99;
 800105e:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001060:	f000 ff5e 	bl	8001f20 <HAL_TIM_Base_Init>
 8001064:	b108      	cbz	r0, 800106a <main+0xc6>
 8001066:	b672      	cpsid	i
	while (1) {
 8001068:	e7fe      	b.n	8001068 <main+0xc4>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800106a:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800106e:	a910      	add	r1, sp, #64	@ 0x40
 8001070:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001072:	9610      	str	r6, [sp, #64]	@ 0x40
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001074:	f001 fbe8 	bl	8002848 <HAL_TIM_ConfigClockSource>
 8001078:	b108      	cbz	r0, 800107e <main+0xda>
 800107a:	b672      	cpsid	i
	while (1) {
 800107c:	e7fe      	b.n	800107c <main+0xd8>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800107e:	4620      	mov	r0, r4
 8001080:	f000 ffca 	bl	8002018 <HAL_TIM_PWM_Init>
 8001084:	b108      	cbz	r0, 800108a <main+0xe6>
 8001086:	b672      	cpsid	i
	while (1) {
 8001088:	e7fe      	b.n	8001088 <main+0xe4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800108a:	2200      	movs	r2, #0
 800108c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800108e:	a90c      	add	r1, sp, #48	@ 0x30
 8001090:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001092:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001096:	f001 fdcb 	bl	8002c30 <HAL_TIMEx_MasterConfigSynchronization>
 800109a:	4602      	mov	r2, r0
 800109c:	b108      	cbz	r0, 80010a2 <main+0xfe>
 800109e:	b672      	cpsid	i
	while (1) {
 80010a0:	e7fe      	b.n	80010a0 <main+0xfc>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010a2:	9016      	str	r0, [sp, #88]	@ 0x58
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010a4:	9018      	str	r0, [sp, #96]	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010a6:	a914      	add	r1, sp, #80	@ 0x50
 80010a8:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010aa:	f04f 0860 	mov.w	r8, #96	@ 0x60
 80010ae:	f44f 7961 	mov.w	r9, #900	@ 0x384
 80010b2:	e9cd 8914 	strd	r8, r9, [sp, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010b6:	f001 fad5 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
 80010ba:	4605      	mov	r5, r0
 80010bc:	b108      	cbz	r0, 80010c2 <main+0x11e>
 80010be:	b672      	cpsid	i
	while (1) {
 80010c0:	e7fe      	b.n	80010c0 <main+0x11c>
  HAL_TIM_MspPostInit(&htim4);
 80010c2:	4620      	mov	r0, r4
 80010c4:	f000 f984 	bl	80013d0 <HAL_TIM_MspPostInit>
  huart1.Instance = USART1;
 80010c8:	4863      	ldr	r0, [pc, #396]	@ (8001258 <main+0x2b4>)
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010ca:	e9c0 5502 	strd	r5, r5, [r0, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010ce:	e9c0 5506 	strd	r5, r5, [r0, #24]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010d2:	6105      	str	r5, [r0, #16]
  huart1.Init.BaudRate = 921600;
 80010d4:	4d61      	ldr	r5, [pc, #388]	@ (800125c <main+0x2b8>)
 80010d6:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
 80010da:	e9c0 5300 	strd	r5, r3, [r0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010de:	230c      	movs	r3, #12
 80010e0:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010e2:	f001 fde1 	bl	8002ca8 <HAL_UART_Init>
 80010e6:	b108      	cbz	r0, 80010ec <main+0x148>
 80010e8:	b672      	cpsid	i
	while (1) {
 80010ea:	e7fe      	b.n	80010ea <main+0x146>
  htim2.Instance = TIM2;
 80010ec:	4d5c      	ldr	r5, [pc, #368]	@ (8001260 <main+0x2bc>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80010ee:	9018      	str	r0, [sp, #96]	@ 0x60
  htim2.Instance = TIM2;
 80010f0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010f4:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
 80010f8:	e9cd 0012 	strd	r0, r0, [sp, #72]	@ 0x48
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80010fc:	e9cd 0014 	strd	r0, r0, [sp, #80]	@ 0x50
 8001100:	e9cd 0016 	strd	r0, r0, [sp, #88]	@ 0x58
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001104:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 8001108:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800110c:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001110:	e9c5 0001 	strd	r0, r0, [r5, #4]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001114:	6128      	str	r0, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001116:	61a8      	str	r0, [r5, #24]
  htim2.Instance = TIM2;
 8001118:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800111a:	4628      	mov	r0, r5
  htim2.Init.Period = 4294967295;
 800111c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001120:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001122:	f000 fefd 	bl	8001f20 <HAL_TIM_Base_Init>
 8001126:	b108      	cbz	r0, 800112c <main+0x188>
 8001128:	b672      	cpsid	i
	while (1) {
 800112a:	e7fe      	b.n	800112a <main+0x186>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800112c:	a910      	add	r1, sp, #64	@ 0x40
 800112e:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001130:	9610      	str	r6, [sp, #64]	@ 0x40
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001132:	f001 fb89 	bl	8002848 <HAL_TIM_ConfigClockSource>
 8001136:	b108      	cbz	r0, 800113c <main+0x198>
 8001138:	b672      	cpsid	i
	while (1) {
 800113a:	e7fe      	b.n	800113a <main+0x196>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800113c:	4628      	mov	r0, r5
 800113e:	f001 f843 	bl	80021c8 <HAL_TIM_IC_Init>
 8001142:	4603      	mov	r3, r0
 8001144:	b108      	cbz	r0, 800114a <main+0x1a6>
 8001146:	b672      	cpsid	i
	while (1) {
 8001148:	e7fe      	b.n	8001148 <main+0x1a4>
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800114a:	e9cd 3316 	strd	r3, r3, [sp, #88]	@ 0x58
  sSlaveConfig.TriggerFilter = 0;
 800114e:	9318      	str	r3, [sp, #96]	@ 0x60
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001150:	2204      	movs	r2, #4
 8001152:	2350      	movs	r3, #80	@ 0x50
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001154:	a914      	add	r1, sp, #80	@ 0x50
 8001156:	4628      	mov	r0, r5
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001158:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800115c:	f001 fc1e 	bl	800299c <HAL_TIM_SlaveConfigSynchro>
 8001160:	b108      	cbz	r0, 8001166 <main+0x1c2>
 8001162:	b672      	cpsid	i
	while (1) {
 8001164:	e7fe      	b.n	8001164 <main+0x1c0>
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001166:	2200      	movs	r2, #0
 8001168:	2301      	movs	r3, #1
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800116a:	483d      	ldr	r0, [pc, #244]	@ (8001260 <main+0x2bc>)
 800116c:	a90c      	add	r1, sp, #48	@ 0x30
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800116e:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
  sConfigIC.ICFilter = 0;
 8001172:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001176:	f001 f9a9 	bl	80024cc <HAL_TIM_IC_ConfigChannel>
 800117a:	b108      	cbz	r0, 8001180 <main+0x1dc>
 800117c:	b672      	cpsid	i
	while (1) {
 800117e:	e7fe      	b.n	800117e <main+0x1da>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001180:	2202      	movs	r2, #2
 8001182:	2302      	movs	r3, #2
 8001184:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001188:	4835      	ldr	r0, [pc, #212]	@ (8001260 <main+0x2bc>)
 800118a:	a90c      	add	r1, sp, #48	@ 0x30
 800118c:	2204      	movs	r2, #4
 800118e:	f001 f99d 	bl	80024cc <HAL_TIM_IC_ConfigChannel>
 8001192:	b108      	cbz	r0, 8001198 <main+0x1f4>
 8001194:	b672      	cpsid	i
	while (1) {
 8001196:	e7fe      	b.n	8001196 <main+0x1f2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001198:	2200      	movs	r2, #0
 800119a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800119c:	4830      	ldr	r0, [pc, #192]	@ (8001260 <main+0x2bc>)
 800119e:	a90a      	add	r1, sp, #40	@ 0x28
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011a0:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011a4:	f001 fd44 	bl	8002c30 <HAL_TIMEx_MasterConfigSynchronization>
 80011a8:	4605      	mov	r5, r0
 80011aa:	b108      	cbz	r0, 80011b0 <main+0x20c>
 80011ac:	b672      	cpsid	i
	while (1) {
 80011ae:	e7fe      	b.n	80011ae <main+0x20a>
	DBG("Firing up PWM");
 80011b0:	482c      	ldr	r0, [pc, #176]	@ (8001264 <main+0x2c0>)
 80011b2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800127c <main+0x2d8>
 80011b6:	f8df 80c8 	ldr.w	r8, [pc, #200]	@ 8001280 <main+0x2dc>
	        float duty = (float) 100 * cnt_high / cnt_full;
 80011ba:	ed9f 9a2b 	vldr	s18, [pc, #172]	@ 8001268 <main+0x2c4>
		    float freq = (float) TIMER_CLOCK_FREQ / (cnt_full);
 80011be:	eddf 8a2b 	vldr	s17, [pc, #172]	@ 800126c <main+0x2c8>
 80011c2:	4f2b      	ldr	r7, [pc, #172]	@ (8001270 <main+0x2cc>)
	DBG("Firing up PWM");
 80011c4:	f002 fb8a 	bl	80038dc <iprintf>
 80011c8:	200a      	movs	r0, #10
 80011ca:	f002 fb99 	bl	8003900 <putchar>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);   // Output PWM Generation
 80011ce:	4629      	mov	r1, r5
 80011d0:	481f      	ldr	r0, [pc, #124]	@ (8001250 <main+0x2ac>)
 80011d2:	f000 ff9b 	bl	800210c <HAL_TIM_PWM_Start>
	DBG("Firing up PWM Input Capture");
 80011d6:	4827      	ldr	r0, [pc, #156]	@ (8001274 <main+0x2d0>)
 80011d8:	f002 fb80 	bl	80038dc <iprintf>
 80011dc:	200a      	movs	r0, #10
 80011de:	f002 fb8f 	bl	8003900 <putchar>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1); // Primary channel - rising edge - rinse and repeat
 80011e2:	4629      	mov	r1, r5
 80011e4:	481e      	ldr	r0, [pc, #120]	@ (8001260 <main+0x2bc>)
 80011e6:	f001 f8e9 	bl	80023bc <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);    // Secondary channel - falling edge - stop second counter
 80011ea:	481d      	ldr	r0, [pc, #116]	@ (8001260 <main+0x2bc>)
 80011ec:	2104      	movs	r1, #4
 80011ee:	f001 f865 	bl	80022bc <HAL_TIM_IC_Start>
	uint32_t now = 0, next_blink = 500, next_print = 1000, next_change = 0;
 80011f2:	f44f 7b7a 	mov.w	fp, #1000	@ 0x3e8
 80011f6:	f44f 79fa 	mov.w	r9, #500	@ 0x1f4
		now = HAL_GetTick();
 80011fa:	f000 fa3d 	bl	8001678 <HAL_GetTick>
		if (now >= next_blink) {
 80011fe:	4581      	cmp	r9, r0
		now = HAL_GetTick();
 8001200:	4606      	mov	r6, r0
		if (now >= next_blink) {
 8001202:	d96b      	bls.n	80012dc <main+0x338>
		if (now >= next_print) {
 8001204:	45b3      	cmp	fp, r6
 8001206:	d93d      	bls.n	8001284 <main+0x2e0>
		if (now >= next_change) {
 8001208:	42b5      	cmp	r5, r6
 800120a:	d8f6      	bhi.n	80011fa <main+0x256>
		    printf("Setting prescaler = %lu compare = %lu\n", pwm_vals[pwm_vals_idx][0], pwm_vals[pwm_vals_idx][1]);
 800120c:	f8d8 3000 	ldr.w	r3, [r8]
 8001210:	4819      	ldr	r0, [pc, #100]	@ (8001278 <main+0x2d4>)
 8001212:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
 8001216:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
			next_change = now + 2000;
 800121a:	f506 65fa 	add.w	r5, r6, #2000	@ 0x7d0
		    printf("Setting prescaler = %lu compare = %lu\n", pwm_vals[pwm_vals_idx][0], pwm_vals[pwm_vals_idx][1]);
 800121e:	6852      	ldr	r2, [r2, #4]
 8001220:	f002 fb5c 	bl	80038dc <iprintf>
			__HAL_TIM_SET_PRESCALER(&htim4, pwm_vals[pwm_vals_idx][0]);
 8001224:	f8d8 3000 	ldr.w	r3, [r8]
 8001228:	6821      	ldr	r1, [r4, #0]
 800122a:	f857 2033 	ldr.w	r2, [r7, r3, lsl #3]
 800122e:	628a      	str	r2, [r1, #40]	@ 0x28
			++pwm_vals_idx;
 8001230:	1c5a      	adds	r2, r3, #1
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pwm_vals[pwm_vals_idx][1]);
 8001232:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
 8001236:	2a21      	cmp	r2, #33	@ 0x21
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	634b      	str	r3, [r1, #52]	@ 0x34
			if (pwm_vals_idx >= sizeof(pwm_vals) / sizeof(pwm_vals[0])) {
 800123c:	bf28      	it	cs
 800123e:	2200      	movcs	r2, #0
			++pwm_vals_idx;
 8001240:	f8c8 2000 	str.w	r2, [r8]
			next_change = now + 2000;
 8001244:	e7d9      	b.n	80011fa <main+0x256>
 8001246:	bf00      	nop
 8001248:	40023800 	.word	0x40023800
 800124c:	40020800 	.word	0x40020800
 8001250:	20000350 	.word	0x20000350
 8001254:	40000800 	.word	0x40000800
 8001258:	20000308 	.word	0x20000308
 800125c:	40011000 	.word	0x40011000
 8001260:	20000398 	.word	0x20000398
 8001264:	08005860 	.word	0x08005860
 8001268:	42c80000 	.word	0x42c80000
 800126c:	4cbebc20 	.word	0x4cbebc20
 8001270:	20000000 	.word	0x20000000
 8001274:	08005870 	.word	0x08005870
 8001278:	080058c4 	.word	0x080058c4
 800127c:	200002fc 	.word	0x200002fc
 8001280:	20000304 	.word	0x20000304
		    float freq = (float) TIMER_CLOCK_FREQ / (cnt_full);
 8001284:	4b19      	ldr	r3, [pc, #100]	@ (80012ec <main+0x348>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	9205      	str	r2, [sp, #20]
 800128a:	ee07 2a90 	vmov	s15, r2
 800128e:	eeb8 8a67 	vcvt.f32.u32	s16, s15
	        float duty = (float) 100 * cnt_high / cnt_full;
 8001292:	edda 7a00 	vldr	s15, [sl]
 8001296:	eef8 7a67 	vcvt.f32.u32	s15, s15
			DBG("Tick %5lu count = %8lu freq = %10.2f Hz duty = %7.2f %%", now / 1000, cnt_full, freq, duty);
 800129a:	f44f 7b7a 	mov.w	fp, #1000	@ 0x3e8
	        float duty = (float) 100 * cnt_high / cnt_full;
 800129e:	ee67 7a89 	vmul.f32	s15, s15, s18
			DBG("Tick %5lu count = %8lu freq = %10.2f Hz duty = %7.2f %%", now / 1000, cnt_full, freq, duty);
 80012a2:	fbb6 fbfb 	udiv	fp, r6, fp
 80012a6:	eec7 7a88 	vdiv.f32	s15, s15, s16
 80012aa:	ee17 0a90 	vmov	r0, s15
 80012ae:	f7ff f953 	bl	8000558 <__aeabi_f2d>
 80012b2:	eec8 7a88 	vdiv.f32	s15, s17, s16
 80012b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80012ba:	ee17 0a90 	vmov	r0, s15
 80012be:	f7ff f94b 	bl	8000558 <__aeabi_f2d>
 80012c2:	9a05      	ldr	r2, [sp, #20]
 80012c4:	e9cd 0100 	strd	r0, r1, [sp]
 80012c8:	4659      	mov	r1, fp
 80012ca:	4809      	ldr	r0, [pc, #36]	@ (80012f0 <main+0x34c>)
 80012cc:	f002 fb06 	bl	80038dc <iprintf>
 80012d0:	200a      	movs	r0, #10
 80012d2:	f002 fb15 	bl	8003900 <putchar>
			next_print = now + 1000;
 80012d6:	f506 7b7a 	add.w	fp, r6, #1000	@ 0x3e8
 80012da:	e795      	b.n	8001208 <main+0x264>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80012dc:	4805      	ldr	r0, [pc, #20]	@ (80012f4 <main+0x350>)
 80012de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012e2:	f000 fb3f 	bl	8001964 <HAL_GPIO_TogglePin>
			next_blink = now + 500;
 80012e6:	f506 79fa 	add.w	r9, r6, #500	@ 0x1f4
 80012ea:	e78b      	b.n	8001204 <main+0x260>
 80012ec:	20000300 	.word	0x20000300
 80012f0:	0800588c 	.word	0x0800588c
 80012f4:	40020800 	.word	0x40020800

080012f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f8:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012fa:	4b0c      	ldr	r3, [pc, #48]	@ (800132c <HAL_MspInit+0x34>)
 80012fc:	2100      	movs	r1, #0
 80012fe:	9100      	str	r1, [sp, #0]
 8001300:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001302:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001306:	645a      	str	r2, [r3, #68]	@ 0x44
 8001308:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800130a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800130e:	9200      	str	r2, [sp, #0]
 8001310:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001312:	9101      	str	r1, [sp, #4]
 8001314:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001316:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800131a:	641a      	str	r2, [r3, #64]	@ 0x40
 800131c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001322:	9301      	str	r3, [sp, #4]
 8001324:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001326:	b002      	add	sp, #8
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40023800 	.word	0x40023800

08001330 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001330:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM2)
 8001332:	6803      	ldr	r3, [r0, #0]
{
 8001334:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001336:	2400      	movs	r4, #0
  if(htim_base->Instance==TIM2)
 8001338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001340:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001344:	9408      	str	r4, [sp, #32]
  if(htim_base->Instance==TIM2)
 8001346:	d011      	beq.n	800136c <HAL_TIM_Base_MspInit+0x3c>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8001348:	4a1e      	ldr	r2, [pc, #120]	@ (80013c4 <HAL_TIM_Base_MspInit+0x94>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d001      	beq.n	8001352 <HAL_TIM_Base_MspInit+0x22>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800134e:	b00b      	add	sp, #44	@ 0x2c
 8001350:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001352:	4b1d      	ldr	r3, [pc, #116]	@ (80013c8 <HAL_TIM_Base_MspInit+0x98>)
 8001354:	9403      	str	r4, [sp, #12]
 8001356:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001358:	f042 0204 	orr.w	r2, r2, #4
 800135c:	641a      	str	r2, [r3, #64]	@ 0x40
 800135e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001360:	f003 0304 	and.w	r3, r3, #4
 8001364:	9303      	str	r3, [sp, #12]
 8001366:	9b03      	ldr	r3, [sp, #12]
}
 8001368:	b00b      	add	sp, #44	@ 0x2c
 800136a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 800136c:	f503 330e 	add.w	r3, r3, #145408	@ 0x23800
 8001370:	9401      	str	r4, [sp, #4]
 8001372:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(PWM_IN_GPIO_Port, &GPIO_InitStruct);
 8001374:	4815      	ldr	r0, [pc, #84]	@ (80013cc <HAL_TIM_Base_MspInit+0x9c>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001376:	f042 0201 	orr.w	r2, r2, #1
 800137a:	641a      	str	r2, [r3, #64]	@ 0x40
 800137c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800137e:	f002 0201 	and.w	r2, r2, #1
 8001382:	9201      	str	r2, [sp, #4]
 8001384:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001386:	9402      	str	r4, [sp, #8]
 8001388:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800138a:	f042 0201 	orr.w	r2, r2, #1
 800138e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = PWM_IN_Pin;
 8001398:	2220      	movs	r2, #32
 800139a:	2302      	movs	r3, #2
 800139c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(PWM_IN_GPIO_Port, &GPIO_InitStruct);
 80013a0:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a2:	2303      	movs	r3, #3
 80013a4:	2501      	movs	r5, #1
 80013a6:	e9cd 3507 	strd	r3, r5, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013aa:	9a02      	ldr	r2, [sp, #8]
    HAL_GPIO_Init(PWM_IN_GPIO_Port, &GPIO_InitStruct);
 80013ac:	f000 f9e0 	bl	8001770 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80013b0:	4622      	mov	r2, r4
 80013b2:	4629      	mov	r1, r5
 80013b4:	201c      	movs	r0, #28
 80013b6:	f000 f977 	bl	80016a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013ba:	201c      	movs	r0, #28
 80013bc:	f000 f9b0 	bl	8001720 <HAL_NVIC_EnableIRQ>
}
 80013c0:	b00b      	add	sp, #44	@ 0x2c
 80013c2:	bd30      	pop	{r4, r5, pc}
 80013c4:	40000800 	.word	0x40000800
 80013c8:	40023800 	.word	0x40023800
 80013cc:	40020000 	.word	0x40020000

080013d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013d0:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM4)
 80013d2:	4a17      	ldr	r2, [pc, #92]	@ (8001430 <HAL_TIM_MspPostInit+0x60>)
 80013d4:	6801      	ldr	r1, [r0, #0]
{
 80013d6:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d8:	2300      	movs	r3, #0
  if(htim->Instance==TIM4)
 80013da:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013dc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80013e0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80013e4:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM4)
 80013e6:	d002      	beq.n	80013ee <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80013e8:	b009      	add	sp, #36	@ 0x24
 80013ea:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ee:	f502 320c 	add.w	r2, r2, #143360	@ 0x23000
 80013f2:	9301      	str	r3, [sp, #4]
 80013f4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80013f6:	f043 0302 	orr.w	r3, r3, #2
 80013fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fc:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = PWM_OUT_Pin;
 80013fe:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 8001428 <HAL_TIM_MspPostInit+0x58>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	9301      	str	r3, [sp, #4]
 8001408:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(PWM_OUT_GPIO_Port, &GPIO_InitStruct);
 800140a:	480a      	ldr	r0, [pc, #40]	@ (8001434 <HAL_TIM_MspPostInit+0x64>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140c:	2203      	movs	r2, #3
 800140e:	2302      	movs	r3, #2
    HAL_GPIO_Init(PWM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001410:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = PWM_OUT_Pin;
 8001412:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001416:	9205      	str	r2, [sp, #20]
 8001418:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(PWM_OUT_GPIO_Port, &GPIO_InitStruct);
 800141a:	f000 f9a9 	bl	8001770 <HAL_GPIO_Init>
}
 800141e:	b009      	add	sp, #36	@ 0x24
 8001420:	f85d fb04 	ldr.w	pc, [sp], #4
 8001424:	f3af 8000 	nop.w
 8001428:	00000040 	.word	0x00000040
 800142c:	00000002 	.word	0x00000002
 8001430:	40000800 	.word	0x40000800
 8001434:	40020400 	.word	0x40020400

08001438 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001438:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 800143a:	4a1b      	ldr	r2, [pc, #108]	@ (80014a8 <HAL_UART_MspInit+0x70>)
 800143c:	6801      	ldr	r1, [r0, #0]
{
 800143e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	2300      	movs	r3, #0
  if(huart->Instance==USART1)
 8001442:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001444:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001448:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800144c:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART1)
 800144e:	d001      	beq.n	8001454 <HAL_UART_MspInit+0x1c>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001450:	b008      	add	sp, #32
 8001452:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001454:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 800145c:	f040 0010 	orr.w	r0, r0, #16
 8001460:	6450      	str	r0, [r2, #68]	@ 0x44
 8001462:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 8001464:	f000 0010 	and.w	r0, r0, #16
 8001468:	9000      	str	r0, [sp, #0]
 800146a:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146c:	9301      	str	r3, [sp, #4]
 800146e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001470:	480e      	ldr	r0, [pc, #56]	@ (80014ac <HAL_UART_MspInit+0x74>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001472:	f043 0301 	orr.w	r3, r3, #1
 8001476:	6313      	str	r3, [r2, #48]	@ 0x30
 8001478:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800147a:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 80014a0 <HAL_UART_MspInit+0x68>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001484:	2203      	movs	r2, #3
 8001486:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001488:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800148a:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800148e:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001492:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001494:	f000 f96c 	bl	8001770 <HAL_GPIO_Init>
}
 8001498:	b008      	add	sp, #32
 800149a:	bd10      	pop	{r4, pc}
 800149c:	f3af 8000 	nop.w
 80014a0:	00000600 	.word	0x00000600
 80014a4:	00000002 	.word	0x00000002
 80014a8:	40011000 	.word	0x40011000
 80014ac:	40020000 	.word	0x40020000

080014b0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014b0:	e7fe      	b.n	80014b0 <NMI_Handler>
 80014b2:	bf00      	nop

080014b4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014b4:	e7fe      	b.n	80014b4 <HardFault_Handler>
 80014b6:	bf00      	nop

080014b8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014b8:	e7fe      	b.n	80014b8 <MemManage_Handler>
 80014ba:	bf00      	nop

080014bc <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014bc:	e7fe      	b.n	80014bc <BusFault_Handler>
 80014be:	bf00      	nop

080014c0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014c0:	e7fe      	b.n	80014c0 <UsageFault_Handler>
 80014c2:	bf00      	nop

080014c4 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop

080014c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop

080014cc <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop

080014d0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014d0:	f000 b8c6 	b.w	8001660 <HAL_IncTick>

080014d4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014d4:	4801      	ldr	r0, [pc, #4]	@ (80014dc <TIM2_IRQHandler+0x8>)
 80014d6:	f001 bb0f 	b.w	8002af8 <HAL_TIM_IRQHandler>
 80014da:	bf00      	nop
 80014dc:	20000398 	.word	0x20000398

080014e0 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80014e0:	2001      	movs	r0, #1
 80014e2:	4770      	bx	lr

080014e4 <_kill>:

int _kill(int pid, int sig)
{
 80014e4:	b508      	push	{r3, lr}
	errno = EINVAL;
 80014e6:	f002 faa9 	bl	8003a3c <__errno>
 80014ea:	2316      	movs	r3, #22
 80014ec:	6003      	str	r3, [r0, #0]
	return -1;
}
 80014ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014f2:	bd08      	pop	{r3, pc}

080014f4 <_exit>:

void _exit (int status)
{
 80014f4:	b508      	push	{r3, lr}
	errno = EINVAL;
 80014f6:	f002 faa1 	bl	8003a3c <__errno>
 80014fa:	2316      	movs	r3, #22
 80014fc:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80014fe:	e7fe      	b.n	80014fe <_exit+0xa>

08001500 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001500:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001502:	1e16      	subs	r6, r2, #0
 8001504:	dd07      	ble.n	8001516 <_read+0x16>
 8001506:	460c      	mov	r4, r1
 8001508:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800150a:	f3af 8000 	nop.w
 800150e:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001512:	42a5      	cmp	r5, r4
 8001514:	d1f9      	bne.n	800150a <_read+0xa>
	}

return len;
}
 8001516:	4630      	mov	r0, r6
 8001518:	bd70      	pop	{r4, r5, r6, pc}
 800151a:	bf00      	nop

0800151c <_close>:
}

int _close(int file)
{
	return -1;
}
 800151c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop

08001524 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001524:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001528:	604b      	str	r3, [r1, #4]
	return 0;
}
 800152a:	2000      	movs	r0, #0
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop

08001530 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001530:	2001      	movs	r0, #1
 8001532:	4770      	bx	lr

08001534 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001534:	2000      	movs	r0, #0
 8001536:	4770      	bx	lr

08001538 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001538:	490c      	ldr	r1, [pc, #48]	@ (800156c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800153a:	4a0d      	ldr	r2, [pc, #52]	@ (8001570 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 800153c:	680b      	ldr	r3, [r1, #0]
{
 800153e:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001540:	4c0c      	ldr	r4, [pc, #48]	@ (8001574 <_sbrk+0x3c>)
 8001542:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001544:	b12b      	cbz	r3, 8001552 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001546:	4418      	add	r0, r3
 8001548:	4290      	cmp	r0, r2
 800154a:	d807      	bhi.n	800155c <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800154c:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800154e:	4618      	mov	r0, r3
 8001550:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001552:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <_sbrk+0x40>)
 8001554:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8001556:	4418      	add	r0, r3
 8001558:	4290      	cmp	r0, r2
 800155a:	d9f7      	bls.n	800154c <_sbrk+0x14>
    errno = ENOMEM;
 800155c:	f002 fa6e 	bl	8003a3c <__errno>
 8001560:	230c      	movs	r3, #12
 8001562:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001564:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001568:	4618      	mov	r0, r3
 800156a:	bd10      	pop	{r4, pc}
 800156c:	200003e0 	.word	0x200003e0
 8001570:	20020000 	.word	0x20020000
 8001574:	00000400 	.word	0x00000400
 8001578:	20000538 	.word	0x20000538

0800157c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800157c:	4a03      	ldr	r2, [pc, #12]	@ (800158c <SystemInit+0x10>)
 800157e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001582:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001586:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800158a:	4770      	bx	lr
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001590:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001594:	480d      	ldr	r0, [pc, #52]	@ (80015cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001596:	490e      	ldr	r1, [pc, #56]	@ (80015d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001598:	4a0e      	ldr	r2, [pc, #56]	@ (80015d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800159a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800159c:	e002      	b.n	80015a4 <LoopCopyDataInit>

0800159e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800159e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015a2:	3304      	adds	r3, #4

080015a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015a8:	d3f9      	bcc.n	800159e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015aa:	4a0b      	ldr	r2, [pc, #44]	@ (80015d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015ac:	4c0b      	ldr	r4, [pc, #44]	@ (80015dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80015ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015b0:	e001      	b.n	80015b6 <LoopFillZerobss>

080015b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015b4:	3204      	adds	r2, #4

080015b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015b8:	d3fb      	bcc.n	80015b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80015ba:	f7ff ffdf 	bl	800157c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015be:	f002 fa43 	bl	8003a48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015c2:	f7ff fcef 	bl	8000fa4 <main>
  bx  lr    
 80015c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80015c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015d0:	200002dc 	.word	0x200002dc
  ldr r2, =_sidata
 80015d4:	08005c88 	.word	0x08005c88
  ldr r2, =_sbss
 80015d8:	200002e0 	.word	0x200002e0
  ldr r4, =_ebss
 80015dc:	20000534 	.word	0x20000534

080015e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015e0:	e7fe      	b.n	80015e0 <ADC_IRQHandler>
	...

080015e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015e4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001620 <HAL_InitTick+0x3c>)
 80015e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001624 <HAL_InitTick+0x40>)
 80015ea:	7812      	ldrb	r2, [r2, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
{
 80015ee:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015f4:	fbb0 f0f2 	udiv	r0, r0, r2
 80015f8:	fbb3 f0f0 	udiv	r0, r3, r0
 80015fc:	f000 f89e 	bl	800173c <HAL_SYSTICK_Config>
 8001600:	b908      	cbnz	r0, 8001606 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001602:	2d0f      	cmp	r5, #15
 8001604:	d901      	bls.n	800160a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001606:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001608:	bd38      	pop	{r3, r4, r5, pc}
 800160a:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800160c:	4602      	mov	r2, r0
 800160e:	4629      	mov	r1, r5
 8001610:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001614:	f000 f848 	bl	80016a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001618:	4b03      	ldr	r3, [pc, #12]	@ (8001628 <HAL_InitTick+0x44>)
 800161a:	4620      	mov	r0, r4
 800161c:	601d      	str	r5, [r3, #0]
}
 800161e:	bd38      	pop	{r3, r4, r5, pc}
 8001620:	2000010c 	.word	0x2000010c
 8001624:	20000108 	.word	0x20000108
 8001628:	20000110 	.word	0x20000110

0800162c <HAL_Init>:
{
 800162c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800162e:	4b0b      	ldr	r3, [pc, #44]	@ (800165c <HAL_Init+0x30>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001636:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800163e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001646:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001648:	2003      	movs	r0, #3
 800164a:	f000 f81b 	bl	8001684 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800164e:	200f      	movs	r0, #15
 8001650:	f7ff ffc8 	bl	80015e4 <HAL_InitTick>
  HAL_MspInit();
 8001654:	f7ff fe50 	bl	80012f8 <HAL_MspInit>
}
 8001658:	2000      	movs	r0, #0
 800165a:	bd08      	pop	{r3, pc}
 800165c:	40023c00 	.word	0x40023c00

08001660 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001660:	4a03      	ldr	r2, [pc, #12]	@ (8001670 <HAL_IncTick+0x10>)
 8001662:	4b04      	ldr	r3, [pc, #16]	@ (8001674 <HAL_IncTick+0x14>)
 8001664:	6811      	ldr	r1, [r2, #0]
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	440b      	add	r3, r1
 800166a:	6013      	str	r3, [r2, #0]
}
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	200003e4 	.word	0x200003e4
 8001674:	2000010c 	.word	0x2000010c

08001678 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001678:	4b01      	ldr	r3, [pc, #4]	@ (8001680 <HAL_GetTick+0x8>)
 800167a:	6818      	ldr	r0, [r3, #0]
}
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	200003e4 	.word	0x200003e4

08001684 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001684:	4907      	ldr	r1, [pc, #28]	@ (80016a4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001686:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001688:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800168a:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800168e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001692:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001694:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001696:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800169a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800169e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	e000ed00 	.word	0xe000ed00

080016a8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001718 <HAL_NVIC_SetPriority+0x70>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016b0:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b2:	f1c3 0e07 	rsb	lr, r3, #7
 80016b6:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ba:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016be:	bf28      	it	cs
 80016c0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016c4:	f1bc 0f06 	cmp.w	ip, #6
 80016c8:	d91c      	bls.n	8001704 <HAL_NVIC_SetPriority+0x5c>
 80016ca:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016d2:	fa03 f30c 	lsl.w	r3, r3, ip
 80016d6:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016de:	fa03 f30e 	lsl.w	r3, r3, lr
 80016e2:	ea21 0303 	bic.w	r3, r1, r3
 80016e6:	fa03 f30c 	lsl.w	r3, r3, ip
 80016ea:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ec:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80016ee:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f0:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80016f2:	db0a      	blt.n	800170a <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80016f8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80016fc:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001700:	f85d fb04 	ldr.w	pc, [sp], #4
 8001704:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001706:	4694      	mov	ip, r2
 8001708:	e7e7      	b.n	80016da <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800170a:	4a04      	ldr	r2, [pc, #16]	@ (800171c <HAL_NVIC_SetPriority+0x74>)
 800170c:	f000 000f 	and.w	r0, r0, #15
 8001710:	4402      	add	r2, r0
 8001712:	7613      	strb	r3, [r2, #24]
 8001714:	f85d fb04 	ldr.w	pc, [sp], #4
 8001718:	e000ed00 	.word	0xe000ed00
 800171c:	e000ecfc 	.word	0xe000ecfc

08001720 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001720:	2800      	cmp	r0, #0
 8001722:	db07      	blt.n	8001734 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001724:	4a04      	ldr	r2, [pc, #16]	@ (8001738 <HAL_NVIC_EnableIRQ+0x18>)
 8001726:	0941      	lsrs	r1, r0, #5
 8001728:	2301      	movs	r3, #1
 800172a:	f000 001f 	and.w	r0, r0, #31
 800172e:	4083      	lsls	r3, r0
 8001730:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	e000e100 	.word	0xe000e100

0800173c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800173c:	3801      	subs	r0, #1
 800173e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001742:	d301      	bcc.n	8001748 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001744:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001746:	4770      	bx	lr
{
 8001748:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800174a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800174e:	4c07      	ldr	r4, [pc, #28]	@ (800176c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001750:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001752:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8001756:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800175a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800175c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800175e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001760:	619a      	str	r2, [r3, #24]
}
 8001762:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001766:	6119      	str	r1, [r3, #16]
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001774:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001776:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001778:	f8df a1d4 	ldr.w	sl, [pc, #468]	@ 8001950 <HAL_GPIO_Init+0x1e0>
{
 800177c:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 800177e:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001782:	4689      	mov	r9, r1
 8001784:	e003      	b.n	800178e <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001786:	3301      	adds	r3, #1
 8001788:	2b10      	cmp	r3, #16
 800178a:	f000 8082 	beq.w	8001892 <HAL_GPIO_Init+0x122>
    ioposition = 0x01U << position;
 800178e:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001792:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 8001796:	43a2      	bics	r2, r4
 8001798:	d1f5      	bne.n	8001786 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800179a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800179e:	f001 0203 	and.w	r2, r1, #3
 80017a2:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017a6:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017a8:	1e57      	subs	r7, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017aa:	fa05 f50c 	lsl.w	r5, r5, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017ae:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017b0:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017b4:	d970      	bls.n	8001898 <HAL_GPIO_Init+0x128>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017b6:	2a03      	cmp	r2, #3
 80017b8:	f040 80a7 	bne.w	800190a <HAL_GPIO_Init+0x19a>
      temp = GPIOx->MODER;
 80017bc:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017be:	fa02 f20c 	lsl.w	r2, r2, ip
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017c2:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017c4:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017c6:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80017ca:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017cc:	d0db      	beq.n	8001786 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ce:	2200      	movs	r2, #0
 80017d0:	9203      	str	r2, [sp, #12]
 80017d2:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80017d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80017da:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 80017de:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80017e2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80017e6:	9203      	str	r2, [sp, #12]
 80017e8:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80017ea:	f023 0203 	bic.w	r2, r3, #3
 80017ee:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017f2:	f003 0703 	and.w	r7, r3, #3
 80017f6:	260f      	movs	r6, #15
 80017f8:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 80017fc:	00bf      	lsls	r7, r7, #2
 80017fe:	fa06 fc07 	lsl.w	ip, r6, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001802:	4e50      	ldr	r6, [pc, #320]	@ (8001944 <HAL_GPIO_Init+0x1d4>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8001804:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001806:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001808:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800180c:	d018      	beq.n	8001840 <HAL_GPIO_Init+0xd0>
 800180e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001812:	42b0      	cmp	r0, r6
 8001814:	f000 8084 	beq.w	8001920 <HAL_GPIO_Init+0x1b0>
 8001818:	4e4b      	ldr	r6, [pc, #300]	@ (8001948 <HAL_GPIO_Init+0x1d8>)
 800181a:	42b0      	cmp	r0, r6
 800181c:	f000 8086 	beq.w	800192c <HAL_GPIO_Init+0x1bc>
 8001820:	f8df c130 	ldr.w	ip, [pc, #304]	@ 8001954 <HAL_GPIO_Init+0x1e4>
 8001824:	4560      	cmp	r0, ip
 8001826:	f000 8087 	beq.w	8001938 <HAL_GPIO_Init+0x1c8>
 800182a:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 8001958 <HAL_GPIO_Init+0x1e8>
 800182e:	4560      	cmp	r0, ip
 8001830:	bf0c      	ite	eq
 8001832:	f04f 0c04 	moveq.w	ip, #4
 8001836:	f04f 0c07 	movne.w	ip, #7
 800183a:	fa0c f707 	lsl.w	r7, ip, r7
 800183e:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001840:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001842:	4a42      	ldr	r2, [pc, #264]	@ (800194c <HAL_GPIO_Init+0x1dc>)
 8001844:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001846:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 8001848:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 800184c:	4e3f      	ldr	r6, [pc, #252]	@ (800194c <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 800184e:	bf54      	ite	pl
 8001850:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001852:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 8001856:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 8001858:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 800185a:	4e3c      	ldr	r6, [pc, #240]	@ (800194c <HAL_GPIO_Init+0x1dc>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800185c:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 800185e:	bf54      	ite	pl
 8001860:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001862:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 8001866:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 8001868:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800186a:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 800186c:	4e37      	ldr	r6, [pc, #220]	@ (800194c <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 800186e:	bf54      	ite	pl
 8001870:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001872:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 8001876:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001878:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800187a:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 800187c:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8001880:	4932      	ldr	r1, [pc, #200]	@ (800194c <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 8001882:	bf54      	ite	pl
 8001884:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001886:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 800188a:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 800188c:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800188e:	f47f af7e 	bne.w	800178e <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8001892:	b005      	add	sp, #20
 8001894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8001898:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800189a:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800189e:	f8d9 700c 	ldr.w	r7, [r9, #12]
 80018a2:	fa07 f70c 	lsl.w	r7, r7, ip
 80018a6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 80018aa:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80018ac:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018ae:	ea27 0e08 	bic.w	lr, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018b2:	f3c1 1700 	ubfx	r7, r1, #4, #1
 80018b6:	409f      	lsls	r7, r3
 80018b8:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80018bc:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80018be:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018c0:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018c4:	f8d9 7008 	ldr.w	r7, [r9, #8]
 80018c8:	fa07 f70c 	lsl.w	r7, r7, ip
 80018cc:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018d0:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80018d2:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018d4:	f47f af72 	bne.w	80017bc <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 80018d8:	08df      	lsrs	r7, r3, #3
 80018da:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80018de:	9701      	str	r7, [sp, #4]
 80018e0:	6a3e      	ldr	r6, [r7, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018e2:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 80018e6:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018e8:	f003 0e07 	and.w	lr, r3, #7
 80018ec:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80018f0:	260f      	movs	r6, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018f2:	fa07 f70e 	lsl.w	r7, r7, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018f6:	fa06 fe0e 	lsl.w	lr, r6, lr
 80018fa:	9e00      	ldr	r6, [sp, #0]
 80018fc:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001900:	9e01      	ldr	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001902:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001906:	6237      	str	r7, [r6, #32]
 8001908:	e758      	b.n	80017bc <HAL_GPIO_Init+0x4c>
        temp = GPIOx->PUPDR;
 800190a:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800190c:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001910:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8001914:	fa07 f70c 	lsl.w	r7, r7, ip
 8001918:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 800191c:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800191e:	e74d      	b.n	80017bc <HAL_GPIO_Init+0x4c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001920:	f04f 0c01 	mov.w	ip, #1
 8001924:	fa0c f707 	lsl.w	r7, ip, r7
 8001928:	433d      	orrs	r5, r7
 800192a:	e789      	b.n	8001840 <HAL_GPIO_Init+0xd0>
 800192c:	f04f 0c02 	mov.w	ip, #2
 8001930:	fa0c f707 	lsl.w	r7, ip, r7
 8001934:	433d      	orrs	r5, r7
 8001936:	e783      	b.n	8001840 <HAL_GPIO_Init+0xd0>
 8001938:	f04f 0c03 	mov.w	ip, #3
 800193c:	fa0c f707 	lsl.w	r7, ip, r7
 8001940:	433d      	orrs	r5, r7
 8001942:	e77d      	b.n	8001840 <HAL_GPIO_Init+0xd0>
 8001944:	40020000 	.word	0x40020000
 8001948:	40020800 	.word	0x40020800
 800194c:	40013c00 	.word	0x40013c00
 8001950:	40023800 	.word	0x40023800
 8001954:	40020c00 	.word	0x40020c00
 8001958:	40021000 	.word	0x40021000

0800195c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800195c:	b902      	cbnz	r2, 8001960 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800195e:	0409      	lsls	r1, r1, #16
 8001960:	6181      	str	r1, [r0, #24]
  }
}
 8001962:	4770      	bx	lr

08001964 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001964:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001966:	ea01 0203 	and.w	r2, r1, r3
 800196a:	ea21 0103 	bic.w	r1, r1, r3
 800196e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001972:	6181      	str	r1, [r0, #24]
}
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop

08001978 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001978:	2800      	cmp	r0, #0
 800197a:	f000 81d8 	beq.w	8001d2e <HAL_RCC_OscConfig+0x3b6>
{
 800197e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001982:	6803      	ldr	r3, [r0, #0]
 8001984:	07dd      	lsls	r5, r3, #31
{
 8001986:	b082      	sub	sp, #8
 8001988:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800198a:	d52f      	bpl.n	80019ec <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800198c:	499d      	ldr	r1, [pc, #628]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
 800198e:	688a      	ldr	r2, [r1, #8]
 8001990:	f002 020c 	and.w	r2, r2, #12
 8001994:	2a04      	cmp	r2, #4
 8001996:	f000 80ec 	beq.w	8001b72 <HAL_RCC_OscConfig+0x1fa>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800199a:	688a      	ldr	r2, [r1, #8]
 800199c:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80019a0:	2a08      	cmp	r2, #8
 80019a2:	f000 80e2 	beq.w	8001b6a <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019a6:	6863      	ldr	r3, [r4, #4]
 80019a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019ac:	f000 80eb 	beq.w	8001b86 <HAL_RCC_OscConfig+0x20e>
 80019b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019b4:	f000 8173 	beq.w	8001c9e <HAL_RCC_OscConfig+0x326>
 80019b8:	4d92      	ldr	r5, [pc, #584]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
 80019ba:	682a      	ldr	r2, [r5, #0]
 80019bc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80019c0:	602a      	str	r2, [r5, #0]
 80019c2:	682a      	ldr	r2, [r5, #0]
 80019c4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80019c8:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	f040 80e0 	bne.w	8001b90 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7ff fe52 	bl	8001678 <HAL_GetTick>
 80019d4:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019d6:	e005      	b.n	80019e4 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019d8:	f7ff fe4e 	bl	8001678 <HAL_GetTick>
 80019dc:	1b80      	subs	r0, r0, r6
 80019de:	2864      	cmp	r0, #100	@ 0x64
 80019e0:	f200 8100 	bhi.w	8001be4 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019e4:	682b      	ldr	r3, [r5, #0]
 80019e6:	039f      	lsls	r7, r3, #14
 80019e8:	d4f6      	bmi.n	80019d8 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019ea:	6823      	ldr	r3, [r4, #0]
 80019ec:	079d      	lsls	r5, r3, #30
 80019ee:	d528      	bpl.n	8001a42 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80019f0:	4a84      	ldr	r2, [pc, #528]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
 80019f2:	6891      	ldr	r1, [r2, #8]
 80019f4:	f011 0f0c 	tst.w	r1, #12
 80019f8:	f000 809b 	beq.w	8001b32 <HAL_RCC_OscConfig+0x1ba>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019fc:	6891      	ldr	r1, [r2, #8]
 80019fe:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a02:	2908      	cmp	r1, #8
 8001a04:	f000 8091 	beq.w	8001b2a <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a08:	68e3      	ldr	r3, [r4, #12]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f000 810c 	beq.w	8001c28 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a10:	4b7d      	ldr	r3, [pc, #500]	@ (8001c08 <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a12:	4e7c      	ldr	r6, [pc, #496]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8001a14:	2201      	movs	r2, #1
 8001a16:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001a18:	f7ff fe2e 	bl	8001678 <HAL_GetTick>
 8001a1c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a1e:	e005      	b.n	8001a2c <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a20:	f7ff fe2a 	bl	8001678 <HAL_GetTick>
 8001a24:	1b40      	subs	r0, r0, r5
 8001a26:	2802      	cmp	r0, #2
 8001a28:	f200 80dc 	bhi.w	8001be4 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a2c:	6833      	ldr	r3, [r6, #0]
 8001a2e:	079f      	lsls	r7, r3, #30
 8001a30:	d5f6      	bpl.n	8001a20 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a32:	6833      	ldr	r3, [r6, #0]
 8001a34:	6922      	ldr	r2, [r4, #16]
 8001a36:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001a3a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001a3e:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a40:	6823      	ldr	r3, [r4, #0]
 8001a42:	071a      	lsls	r2, r3, #28
 8001a44:	d45c      	bmi.n	8001b00 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a46:	075d      	lsls	r5, r3, #29
 8001a48:	d53a      	bpl.n	8001ac0 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a4a:	4a6e      	ldr	r2, [pc, #440]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
 8001a4c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001a4e:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 8001a52:	f040 8088 	bne.w	8001b66 <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a56:	9301      	str	r3, [sp, #4]
 8001a58:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001a5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a60:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a66:	9301      	str	r3, [sp, #4]
 8001a68:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001a6a:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6c:	4e67      	ldr	r6, [pc, #412]	@ (8001c0c <HAL_RCC_OscConfig+0x294>)
 8001a6e:	6833      	ldr	r3, [r6, #0]
 8001a70:	05d8      	lsls	r0, r3, #23
 8001a72:	f140 80a7 	bpl.w	8001bc4 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a76:	68a3      	ldr	r3, [r4, #8]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	f000 80b7 	beq.w	8001bec <HAL_RCC_OscConfig+0x274>
 8001a7e:	2b05      	cmp	r3, #5
 8001a80:	f000 811d 	beq.w	8001cbe <HAL_RCC_OscConfig+0x346>
 8001a84:	4e5f      	ldr	r6, [pc, #380]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
 8001a86:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8001a88:	f022 0201 	bic.w	r2, r2, #1
 8001a8c:	6732      	str	r2, [r6, #112]	@ 0x70
 8001a8e:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8001a90:	f022 0204 	bic.w	r2, r2, #4
 8001a94:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	f040 80ad 	bne.w	8001bf6 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a9c:	f7ff fdec 	bl	8001678 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aa0:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001aa4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aa6:	e005      	b.n	8001ab4 <HAL_RCC_OscConfig+0x13c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aa8:	f7ff fde6 	bl	8001678 <HAL_GetTick>
 8001aac:	1bc0      	subs	r0, r0, r7
 8001aae:	4540      	cmp	r0, r8
 8001ab0:	f200 8098 	bhi.w	8001be4 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ab4:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8001ab6:	079b      	lsls	r3, r3, #30
 8001ab8:	d4f6      	bmi.n	8001aa8 <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001aba:	2d00      	cmp	r5, #0
 8001abc:	f040 80f9 	bne.w	8001cb2 <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ac0:	69a3      	ldr	r3, [r4, #24]
 8001ac2:	b1cb      	cbz	r3, 8001af8 <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ac4:	4d4f      	ldr	r5, [pc, #316]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
 8001ac6:	68aa      	ldr	r2, [r5, #8]
 8001ac8:	f002 020c 	and.w	r2, r2, #12
 8001acc:	2a08      	cmp	r2, #8
 8001ace:	f000 80bc 	beq.w	8001c4a <HAL_RCC_OscConfig+0x2d2>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ad2:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ad4:	4b4c      	ldr	r3, [pc, #304]	@ (8001c08 <HAL_RCC_OscConfig+0x290>)
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	661a      	str	r2, [r3, #96]	@ 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001adc:	f000 80f9 	beq.w	8001cd2 <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae0:	f7ff fdca 	bl	8001678 <HAL_GetTick>
 8001ae4:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ae6:	e004      	b.n	8001af2 <HAL_RCC_OscConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ae8:	f7ff fdc6 	bl	8001678 <HAL_GetTick>
 8001aec:	1b00      	subs	r0, r0, r4
 8001aee:	2802      	cmp	r0, #2
 8001af0:	d878      	bhi.n	8001be4 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001af2:	682b      	ldr	r3, [r5, #0]
 8001af4:	019b      	lsls	r3, r3, #6
 8001af6:	d4f7      	bmi.n	8001ae8 <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001af8:	2000      	movs	r0, #0
}
 8001afa:	b002      	add	sp, #8
 8001afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b00:	6963      	ldr	r3, [r4, #20]
 8001b02:	b1fb      	cbz	r3, 8001b44 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8001b04:	4b40      	ldr	r3, [pc, #256]	@ (8001c08 <HAL_RCC_OscConfig+0x290>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b06:	4e3f      	ldr	r6, [pc, #252]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8001b0e:	f7ff fdb3 	bl	8001678 <HAL_GetTick>
 8001b12:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b14:	e004      	b.n	8001b20 <HAL_RCC_OscConfig+0x1a8>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b16:	f7ff fdaf 	bl	8001678 <HAL_GetTick>
 8001b1a:	1b40      	subs	r0, r0, r5
 8001b1c:	2802      	cmp	r0, #2
 8001b1e:	d861      	bhi.n	8001be4 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b20:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8001b22:	079b      	lsls	r3, r3, #30
 8001b24:	d5f7      	bpl.n	8001b16 <HAL_RCC_OscConfig+0x19e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b26:	6823      	ldr	r3, [r4, #0]
 8001b28:	e78d      	b.n	8001a46 <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b2a:	6852      	ldr	r2, [r2, #4]
 8001b2c:	0251      	lsls	r1, r2, #9
 8001b2e:	f53f af6b 	bmi.w	8001a08 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b32:	4a34      	ldr	r2, [pc, #208]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
 8001b34:	6812      	ldr	r2, [r2, #0]
 8001b36:	0792      	lsls	r2, r2, #30
 8001b38:	d538      	bpl.n	8001bac <HAL_RCC_OscConfig+0x234>
 8001b3a:	68e2      	ldr	r2, [r4, #12]
 8001b3c:	2a01      	cmp	r2, #1
 8001b3e:	d035      	beq.n	8001bac <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8001b40:	2001      	movs	r0, #1
 8001b42:	e7da      	b.n	8001afa <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 8001b44:	4a30      	ldr	r2, [pc, #192]	@ (8001c08 <HAL_RCC_OscConfig+0x290>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b46:	4e2f      	ldr	r6, [pc, #188]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8001b48:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8001b4c:	f7ff fd94 	bl	8001678 <HAL_GetTick>
 8001b50:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b52:	e004      	b.n	8001b5e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b54:	f7ff fd90 	bl	8001678 <HAL_GetTick>
 8001b58:	1b40      	subs	r0, r0, r5
 8001b5a:	2802      	cmp	r0, #2
 8001b5c:	d842      	bhi.n	8001be4 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b5e:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8001b60:	079f      	lsls	r7, r3, #30
 8001b62:	d4f7      	bmi.n	8001b54 <HAL_RCC_OscConfig+0x1dc>
 8001b64:	e7df      	b.n	8001b26 <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 8001b66:	2500      	movs	r5, #0
 8001b68:	e780      	b.n	8001a6c <HAL_RCC_OscConfig+0xf4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b6a:	684a      	ldr	r2, [r1, #4]
 8001b6c:	0251      	lsls	r1, r2, #9
 8001b6e:	f57f af1a 	bpl.w	80019a6 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b72:	4a24      	ldr	r2, [pc, #144]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
 8001b74:	6812      	ldr	r2, [r2, #0]
 8001b76:	0392      	lsls	r2, r2, #14
 8001b78:	f57f af38 	bpl.w	80019ec <HAL_RCC_OscConfig+0x74>
 8001b7c:	6862      	ldr	r2, [r4, #4]
 8001b7e:	2a00      	cmp	r2, #0
 8001b80:	f47f af34 	bne.w	80019ec <HAL_RCC_OscConfig+0x74>
 8001b84:	e7dc      	b.n	8001b40 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b86:	4a1f      	ldr	r2, [pc, #124]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
 8001b88:	6813      	ldr	r3, [r2, #0]
 8001b8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b8e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001b90:	f7ff fd72 	bl	8001678 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b94:	4e1b      	ldr	r6, [pc, #108]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001b96:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b98:	e004      	b.n	8001ba4 <HAL_RCC_OscConfig+0x22c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b9a:	f7ff fd6d 	bl	8001678 <HAL_GetTick>
 8001b9e:	1b40      	subs	r0, r0, r5
 8001ba0:	2864      	cmp	r0, #100	@ 0x64
 8001ba2:	d81f      	bhi.n	8001be4 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ba4:	6833      	ldr	r3, [r6, #0]
 8001ba6:	039b      	lsls	r3, r3, #14
 8001ba8:	d5f7      	bpl.n	8001b9a <HAL_RCC_OscConfig+0x222>
 8001baa:	e71e      	b.n	80019ea <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bac:	4915      	ldr	r1, [pc, #84]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
 8001bae:	6920      	ldr	r0, [r4, #16]
 8001bb0:	680a      	ldr	r2, [r1, #0]
 8001bb2:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8001bb6:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001bba:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bbc:	071a      	lsls	r2, r3, #28
 8001bbe:	f57f af42 	bpl.w	8001a46 <HAL_RCC_OscConfig+0xce>
 8001bc2:	e79d      	b.n	8001b00 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bc4:	6833      	ldr	r3, [r6, #0]
 8001bc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bca:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001bcc:	f7ff fd54 	bl	8001678 <HAL_GetTick>
 8001bd0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd2:	6833      	ldr	r3, [r6, #0]
 8001bd4:	05d9      	lsls	r1, r3, #23
 8001bd6:	f53f af4e 	bmi.w	8001a76 <HAL_RCC_OscConfig+0xfe>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bda:	f7ff fd4d 	bl	8001678 <HAL_GetTick>
 8001bde:	1bc0      	subs	r0, r0, r7
 8001be0:	2802      	cmp	r0, #2
 8001be2:	d9f6      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8001be4:	2003      	movs	r0, #3
}
 8001be6:	b002      	add	sp, #8
 8001be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bec:	4a05      	ldr	r2, [pc, #20]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
 8001bee:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001bf0:	f043 0301 	orr.w	r3, r3, #1
 8001bf4:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8001bf6:	f7ff fd3f 	bl	8001678 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bfa:	4f02      	ldr	r7, [pc, #8]	@ (8001c04 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001bfc:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bfe:	f241 3888 	movw	r8, #5000	@ 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c02:	e00a      	b.n	8001c1a <HAL_RCC_OscConfig+0x2a2>
 8001c04:	40023800 	.word	0x40023800
 8001c08:	42470000 	.word	0x42470000
 8001c0c:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c10:	f7ff fd32 	bl	8001678 <HAL_GetTick>
 8001c14:	1b80      	subs	r0, r0, r6
 8001c16:	4540      	cmp	r0, r8
 8001c18:	d8e4      	bhi.n	8001be4 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001c1c:	079a      	lsls	r2, r3, #30
 8001c1e:	d5f7      	bpl.n	8001c10 <HAL_RCC_OscConfig+0x298>
    if(pwrclkchanged == SET)
 8001c20:	2d00      	cmp	r5, #0
 8001c22:	f43f af4d 	beq.w	8001ac0 <HAL_RCC_OscConfig+0x148>
 8001c26:	e044      	b.n	8001cb2 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8001c28:	4a42      	ldr	r2, [pc, #264]	@ (8001d34 <HAL_RCC_OscConfig+0x3bc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c2a:	4e43      	ldr	r6, [pc, #268]	@ (8001d38 <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8001c2c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c2e:	f7ff fd23 	bl	8001678 <HAL_GetTick>
 8001c32:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c34:	e004      	b.n	8001c40 <HAL_RCC_OscConfig+0x2c8>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c36:	f7ff fd1f 	bl	8001678 <HAL_GetTick>
 8001c3a:	1b40      	subs	r0, r0, r5
 8001c3c:	2802      	cmp	r0, #2
 8001c3e:	d8d1      	bhi.n	8001be4 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c40:	6833      	ldr	r3, [r6, #0]
 8001c42:	0799      	lsls	r1, r3, #30
 8001c44:	d4f7      	bmi.n	8001c36 <HAL_RCC_OscConfig+0x2be>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c46:	6823      	ldr	r3, [r4, #0]
 8001c48:	e6fb      	b.n	8001a42 <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	f43f af78 	beq.w	8001b40 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8001c50:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c52:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c54:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c58:	4291      	cmp	r1, r2
 8001c5a:	f47f af71 	bne.w	8001b40 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c5e:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c60:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c64:	4291      	cmp	r1, r2
 8001c66:	f47f af6b 	bne.w	8001b40 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c6a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001c6c:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8001c70:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c72:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001c76:	f47f af63 	bne.w	8001b40 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c7a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001c7c:	0852      	lsrs	r2, r2, #1
 8001c7e:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001c82:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c84:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001c88:	f47f af5a 	bne.w	8001b40 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c8c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001c8e:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c92:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001c96:	bf14      	ite	ne
 8001c98:	2001      	movne	r0, #1
 8001c9a:	2000      	moveq	r0, #0
 8001c9c:	e72d      	b.n	8001afa <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c9e:	4b26      	ldr	r3, [pc, #152]	@ (8001d38 <HAL_RCC_OscConfig+0x3c0>)
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001cae:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cb0:	e76e      	b.n	8001b90 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cb2:	4a21      	ldr	r2, [pc, #132]	@ (8001d38 <HAL_RCC_OscConfig+0x3c0>)
 8001cb4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001cb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cba:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cbc:	e700      	b.n	8001ac0 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001d38 <HAL_RCC_OscConfig+0x3c0>)
 8001cc0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001cc2:	f042 0204 	orr.w	r2, r2, #4
 8001cc6:	671a      	str	r2, [r3, #112]	@ 0x70
 8001cc8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001cca:	f042 0201 	orr.w	r2, r2, #1
 8001cce:	671a      	str	r2, [r3, #112]	@ 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cd0:	e791      	b.n	8001bf6 <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8001cd2:	f7ff fcd1 	bl	8001678 <HAL_GetTick>
 8001cd6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cd8:	e005      	b.n	8001ce6 <HAL_RCC_OscConfig+0x36e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cda:	f7ff fccd 	bl	8001678 <HAL_GetTick>
 8001cde:	1b80      	subs	r0, r0, r6
 8001ce0:	2802      	cmp	r0, #2
 8001ce2:	f63f af7f 	bhi.w	8001be4 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ce6:	682b      	ldr	r3, [r5, #0]
 8001ce8:	0199      	lsls	r1, r3, #6
 8001cea:	d4f6      	bmi.n	8001cda <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001cec:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8001cf0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001cf2:	430b      	orrs	r3, r1
 8001cf4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001cf8:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	@ 0x28
 8001cfc:	0852      	lsrs	r2, r2, #1
 8001cfe:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001d02:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8001d04:	490b      	ldr	r1, [pc, #44]	@ (8001d34 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8001d0a:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d0c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001d0e:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001d10:	f7ff fcb2 	bl	8001678 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d14:	4d08      	ldr	r5, [pc, #32]	@ (8001d38 <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 8001d16:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d18:	e005      	b.n	8001d26 <HAL_RCC_OscConfig+0x3ae>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d1a:	f7ff fcad 	bl	8001678 <HAL_GetTick>
 8001d1e:	1b00      	subs	r0, r0, r4
 8001d20:	2802      	cmp	r0, #2
 8001d22:	f63f af5f 	bhi.w	8001be4 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d26:	682b      	ldr	r3, [r5, #0]
 8001d28:	019a      	lsls	r2, r3, #6
 8001d2a:	d5f6      	bpl.n	8001d1a <HAL_RCC_OscConfig+0x3a2>
 8001d2c:	e6e4      	b.n	8001af8 <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 8001d2e:	2001      	movs	r0, #1
}
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	42470000 	.word	0x42470000
 8001d38:	40023800 	.word	0x40023800

08001d3c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d3c:	4916      	ldr	r1, [pc, #88]	@ (8001d98 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8001d3e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d40:	688b      	ldr	r3, [r1, #8]
 8001d42:	f003 030c 	and.w	r3, r3, #12
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d01b      	beq.n	8001d82 <HAL_RCC_GetSysClockFreq+0x46>
 8001d4a:	2b08      	cmp	r3, #8
 8001d4c:	d117      	bne.n	8001d7e <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d4e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d50:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d52:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d54:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d58:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d5c:	d113      	bne.n	8001d86 <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d5e:	480f      	ldr	r0, [pc, #60]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x60>)
 8001d60:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001d64:	fba1 0100 	umull	r0, r1, r1, r0
 8001d68:	f7fe ff26 	bl	8000bb8 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d98 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001d74:	3301      	adds	r3, #1
 8001d76:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001d78:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001d7c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8001d7e:	4807      	ldr	r0, [pc, #28]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x60>)
}
 8001d80:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d82:	4807      	ldr	r0, [pc, #28]	@ (8001da0 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8001d84:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d86:	4806      	ldr	r0, [pc, #24]	@ (8001da0 <HAL_RCC_GetSysClockFreq+0x64>)
 8001d88:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	fba1 0100 	umull	r0, r1, r1, r0
 8001d92:	f7fe ff11 	bl	8000bb8 <__aeabi_uldivmod>
 8001d96:	e7e9      	b.n	8001d6c <HAL_RCC_GetSysClockFreq+0x30>
 8001d98:	40023800 	.word	0x40023800
 8001d9c:	00f42400 	.word	0x00f42400
 8001da0:	017d7840 	.word	0x017d7840

08001da4 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001da4:	2800      	cmp	r0, #0
 8001da6:	f000 8087 	beq.w	8001eb8 <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001daa:	4a48      	ldr	r2, [pc, #288]	@ (8001ecc <HAL_RCC_ClockConfig+0x128>)
 8001dac:	6813      	ldr	r3, [r2, #0]
 8001dae:	f003 0307 	and.w	r3, r3, #7
 8001db2:	428b      	cmp	r3, r1
{
 8001db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001db8:	460d      	mov	r5, r1
 8001dba:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dbc:	d209      	bcs.n	8001dd2 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dbe:	b2cb      	uxtb	r3, r1
 8001dc0:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dc2:	6813      	ldr	r3, [r2, #0]
 8001dc4:	f003 0307 	and.w	r3, r3, #7
 8001dc8:	428b      	cmp	r3, r1
 8001dca:	d002      	beq.n	8001dd2 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8001dcc:	2001      	movs	r0, #1
}
 8001dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dd2:	6823      	ldr	r3, [r4, #0]
 8001dd4:	0798      	lsls	r0, r3, #30
 8001dd6:	d514      	bpl.n	8001e02 <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd8:	0759      	lsls	r1, r3, #29
 8001dda:	d504      	bpl.n	8001de6 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ddc:	493c      	ldr	r1, [pc, #240]	@ (8001ed0 <HAL_RCC_ClockConfig+0x12c>)
 8001dde:	688a      	ldr	r2, [r1, #8]
 8001de0:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8001de4:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001de6:	071a      	lsls	r2, r3, #28
 8001de8:	d504      	bpl.n	8001df4 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dea:	4939      	ldr	r1, [pc, #228]	@ (8001ed0 <HAL_RCC_ClockConfig+0x12c>)
 8001dec:	688a      	ldr	r2, [r1, #8]
 8001dee:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8001df2:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001df4:	4936      	ldr	r1, [pc, #216]	@ (8001ed0 <HAL_RCC_ClockConfig+0x12c>)
 8001df6:	68a0      	ldr	r0, [r4, #8]
 8001df8:	688a      	ldr	r2, [r1, #8]
 8001dfa:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001dfe:	4302      	orrs	r2, r0
 8001e00:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e02:	07df      	lsls	r7, r3, #31
 8001e04:	d521      	bpl.n	8001e4a <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e06:	6862      	ldr	r2, [r4, #4]
 8001e08:	2a01      	cmp	r2, #1
 8001e0a:	d057      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e0c:	1e93      	subs	r3, r2, #2
 8001e0e:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e10:	4b2f      	ldr	r3, [pc, #188]	@ (8001ed0 <HAL_RCC_ClockConfig+0x12c>)
 8001e12:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e14:	d94d      	bls.n	8001eb2 <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e16:	0799      	lsls	r1, r3, #30
 8001e18:	d5d8      	bpl.n	8001dcc <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e1a:	4e2d      	ldr	r6, [pc, #180]	@ (8001ed0 <HAL_RCC_ClockConfig+0x12c>)
 8001e1c:	68b3      	ldr	r3, [r6, #8]
 8001e1e:	f023 0303 	bic.w	r3, r3, #3
 8001e22:	4313      	orrs	r3, r2
 8001e24:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001e26:	f7ff fc27 	bl	8001678 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e2a:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8001e2e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e30:	e004      	b.n	8001e3c <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e32:	f7ff fc21 	bl	8001678 <HAL_GetTick>
 8001e36:	1bc0      	subs	r0, r0, r7
 8001e38:	4540      	cmp	r0, r8
 8001e3a:	d844      	bhi.n	8001ec6 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e3c:	68b3      	ldr	r3, [r6, #8]
 8001e3e:	6862      	ldr	r2, [r4, #4]
 8001e40:	f003 030c 	and.w	r3, r3, #12
 8001e44:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001e48:	d1f3      	bne.n	8001e32 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e4a:	4a20      	ldr	r2, [pc, #128]	@ (8001ecc <HAL_RCC_ClockConfig+0x128>)
 8001e4c:	6813      	ldr	r3, [r2, #0]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	42ab      	cmp	r3, r5
 8001e54:	d906      	bls.n	8001e64 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e56:	b2eb      	uxtb	r3, r5
 8001e58:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e5a:	6813      	ldr	r3, [r2, #0]
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	42ab      	cmp	r3, r5
 8001e62:	d1b3      	bne.n	8001dcc <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e64:	6823      	ldr	r3, [r4, #0]
 8001e66:	075a      	lsls	r2, r3, #29
 8001e68:	d506      	bpl.n	8001e78 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e6a:	4919      	ldr	r1, [pc, #100]	@ (8001ed0 <HAL_RCC_ClockConfig+0x12c>)
 8001e6c:	68e0      	ldr	r0, [r4, #12]
 8001e6e:	688a      	ldr	r2, [r1, #8]
 8001e70:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8001e74:	4302      	orrs	r2, r0
 8001e76:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e78:	071b      	lsls	r3, r3, #28
 8001e7a:	d507      	bpl.n	8001e8c <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e7c:	4a14      	ldr	r2, [pc, #80]	@ (8001ed0 <HAL_RCC_ClockConfig+0x12c>)
 8001e7e:	6921      	ldr	r1, [r4, #16]
 8001e80:	6893      	ldr	r3, [r2, #8]
 8001e82:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001e86:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001e8a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e8c:	f7ff ff56 	bl	8001d3c <HAL_RCC_GetSysClockFreq>
 8001e90:	4a0f      	ldr	r2, [pc, #60]	@ (8001ed0 <HAL_RCC_ClockConfig+0x12c>)
 8001e92:	4c10      	ldr	r4, [pc, #64]	@ (8001ed4 <HAL_RCC_ClockConfig+0x130>)
 8001e94:	6892      	ldr	r2, [r2, #8]
 8001e96:	4910      	ldr	r1, [pc, #64]	@ (8001ed8 <HAL_RCC_ClockConfig+0x134>)
 8001e98:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8001ea0:	480e      	ldr	r0, [pc, #56]	@ (8001edc <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ea2:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8001ea4:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ea6:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8001ea8:	f7ff fb9c 	bl	80015e4 <HAL_InitTick>
  return HAL_OK;
 8001eac:	2000      	movs	r0, #0
}
 8001eae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eb2:	0198      	lsls	r0, r3, #6
 8001eb4:	d4b1      	bmi.n	8001e1a <HAL_RCC_ClockConfig+0x76>
 8001eb6:	e789      	b.n	8001dcc <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8001eb8:	2001      	movs	r0, #1
}
 8001eba:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ebc:	4b04      	ldr	r3, [pc, #16]	@ (8001ed0 <HAL_RCC_ClockConfig+0x12c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	039e      	lsls	r6, r3, #14
 8001ec2:	d4aa      	bmi.n	8001e1a <HAL_RCC_ClockConfig+0x76>
 8001ec4:	e782      	b.n	8001dcc <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8001ec6:	2003      	movs	r0, #3
 8001ec8:	e781      	b.n	8001dce <HAL_RCC_ClockConfig+0x2a>
 8001eca:	bf00      	nop
 8001ecc:	40023c00 	.word	0x40023c00
 8001ed0:	40023800 	.word	0x40023800
 8001ed4:	080058f4 	.word	0x080058f4
 8001ed8:	20000108 	.word	0x20000108
 8001edc:	20000110 	.word	0x20000110

08001ee0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ee0:	4b04      	ldr	r3, [pc, #16]	@ (8001ef4 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8001ee2:	4905      	ldr	r1, [pc, #20]	@ (8001ef8 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	4a05      	ldr	r2, [pc, #20]	@ (8001efc <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001ee8:	6808      	ldr	r0, [r1, #0]
 8001eea:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001eee:	5cd3      	ldrb	r3, [r2, r3]
}
 8001ef0:	40d8      	lsrs	r0, r3
 8001ef2:	4770      	bx	lr
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	20000108 	.word	0x20000108
 8001efc:	080058ec 	.word	0x080058ec

08001f00 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f00:	4b04      	ldr	r3, [pc, #16]	@ (8001f14 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8001f02:	4905      	ldr	r1, [pc, #20]	@ (8001f18 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	4a05      	ldr	r2, [pc, #20]	@ (8001f1c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001f08:	6808      	ldr	r0, [r1, #0]
 8001f0a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001f0e:	5cd3      	ldrb	r3, [r2, r3]
}
 8001f10:	40d8      	lsrs	r0, r3
 8001f12:	4770      	bx	lr
 8001f14:	40023800 	.word	0x40023800
 8001f18:	20000108 	.word	0x20000108
 8001f1c:	080058ec 	.word	0x080058ec

08001f20 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f20:	2800      	cmp	r0, #0
 8001f22:	d071      	beq.n	8002008 <HAL_TIM_Base_Init+0xe8>
{
 8001f24:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f26:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001f2a:	4604      	mov	r4, r0
 8001f2c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d053      	beq.n	8001fdc <HAL_TIM_Base_Init+0xbc>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f34:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f36:	4e35      	ldr	r6, [pc, #212]	@ (800200c <HAL_TIM_Base_Init+0xec>)

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f38:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f3a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f3c:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f44:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8001f46:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f48:	d04d      	beq.n	8001fe6 <HAL_TIM_Base_Init+0xc6>
 8001f4a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8001f4e:	d017      	beq.n	8001f80 <HAL_TIM_Base_Init+0x60>
 8001f50:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 8001f54:	42b2      	cmp	r2, r6
 8001f56:	d013      	beq.n	8001f80 <HAL_TIM_Base_Init+0x60>
 8001f58:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001f5c:	42b2      	cmp	r2, r6
 8001f5e:	d00f      	beq.n	8001f80 <HAL_TIM_Base_Init+0x60>
 8001f60:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001f64:	42b2      	cmp	r2, r6
 8001f66:	d00b      	beq.n	8001f80 <HAL_TIM_Base_Init+0x60>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f68:	4e29      	ldr	r6, [pc, #164]	@ (8002010 <HAL_TIM_Base_Init+0xf0>)
 8001f6a:	42b2      	cmp	r2, r6
 8001f6c:	d00c      	beq.n	8001f88 <HAL_TIM_Base_Init+0x68>
 8001f6e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001f72:	42b2      	cmp	r2, r6
 8001f74:	d008      	beq.n	8001f88 <HAL_TIM_Base_Init+0x68>
 8001f76:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001f7a:	42b2      	cmp	r2, r6
 8001f7c:	d108      	bne.n	8001f90 <HAL_TIM_Base_Init+0x70>
 8001f7e:	e003      	b.n	8001f88 <HAL_TIM_Base_Init+0x68>
    tmpcr1 |= Structure->CounterMode;
 8001f80:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001f86:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f88:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f8e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f94:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8001f96:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f98:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001f9a:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	6153      	str	r3, [r2, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001fa0:	6913      	ldr	r3, [r2, #16]
 8001fa2:	07db      	lsls	r3, r3, #31
 8001fa4:	d503      	bpl.n	8001fae <HAL_TIM_Base_Init+0x8e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001fa6:	6913      	ldr	r3, [r2, #16]
 8001fa8:	f023 0301 	bic.w	r3, r3, #1
 8001fac:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fb4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8001fb8:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001fbc:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001fc0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001fc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001fcc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001fd0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001fd4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8001fd8:	2000      	movs	r0, #0
}
 8001fda:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8001fdc:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001fe0:	f7ff f9a6 	bl	8001330 <HAL_TIM_Base_MspInit>
 8001fe4:	e7a6      	b.n	8001f34 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8001fe6:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fe8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001fec:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fee:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ff0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ff4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ffa:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8001ffc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ffe:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002000:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8002002:	6963      	ldr	r3, [r4, #20]
 8002004:	6313      	str	r3, [r2, #48]	@ 0x30
 8002006:	e7c9      	b.n	8001f9c <HAL_TIM_Base_Init+0x7c>
    return HAL_ERROR;
 8002008:	2001      	movs	r0, #1
}
 800200a:	4770      	bx	lr
 800200c:	40010000 	.word	0x40010000
 8002010:	40014000 	.word	0x40014000

08002014 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop

08002018 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8002018:	2800      	cmp	r0, #0
 800201a:	d071      	beq.n	8002100 <HAL_TIM_PWM_Init+0xe8>
{
 800201c:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800201e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002022:	4604      	mov	r4, r0
 8002024:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002028:	2b00      	cmp	r3, #0
 800202a:	d053      	beq.n	80020d4 <HAL_TIM_PWM_Init+0xbc>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800202c:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800202e:	4e35      	ldr	r6, [pc, #212]	@ (8002104 <HAL_TIM_PWM_Init+0xec>)
  TIMx->PSC = Structure->Prescaler;
 8002030:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002032:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002034:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8002036:	2302      	movs	r3, #2
 8002038:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800203c:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 800203e:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002040:	d04d      	beq.n	80020de <HAL_TIM_PWM_Init+0xc6>
 8002042:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002046:	d017      	beq.n	8002078 <HAL_TIM_PWM_Init+0x60>
 8002048:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 800204c:	42b2      	cmp	r2, r6
 800204e:	d013      	beq.n	8002078 <HAL_TIM_PWM_Init+0x60>
 8002050:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002054:	42b2      	cmp	r2, r6
 8002056:	d00f      	beq.n	8002078 <HAL_TIM_PWM_Init+0x60>
 8002058:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800205c:	42b2      	cmp	r2, r6
 800205e:	d00b      	beq.n	8002078 <HAL_TIM_PWM_Init+0x60>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002060:	4e29      	ldr	r6, [pc, #164]	@ (8002108 <HAL_TIM_PWM_Init+0xf0>)
 8002062:	42b2      	cmp	r2, r6
 8002064:	d00c      	beq.n	8002080 <HAL_TIM_PWM_Init+0x68>
 8002066:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800206a:	42b2      	cmp	r2, r6
 800206c:	d008      	beq.n	8002080 <HAL_TIM_PWM_Init+0x68>
 800206e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002072:	42b2      	cmp	r2, r6
 8002074:	d108      	bne.n	8002088 <HAL_TIM_PWM_Init+0x70>
 8002076:	e003      	b.n	8002080 <HAL_TIM_PWM_Init+0x68>
    tmpcr1 |= Structure->CounterMode;
 8002078:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800207a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800207e:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002080:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002082:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002086:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002088:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800208c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800208e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002090:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002092:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8002094:	2301      	movs	r3, #1
 8002096:	6153      	str	r3, [r2, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002098:	6913      	ldr	r3, [r2, #16]
 800209a:	07db      	lsls	r3, r3, #31
 800209c:	d503      	bpl.n	80020a6 <HAL_TIM_PWM_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800209e:	6913      	ldr	r3, [r2, #16]
 80020a0:	f023 0301 	bic.w	r3, r3, #1
 80020a4:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020a6:	2301      	movs	r3, #1
 80020a8:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020ac:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80020b0:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80020b4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80020b8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80020c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80020c4:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80020c8:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80020cc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80020d0:	2000      	movs	r0, #0
}
 80020d2:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80020d4:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80020d8:	f7ff ff9c 	bl	8002014 <HAL_TIM_PWM_MspInit>
 80020dc:	e7a6      	b.n	800202c <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80020de:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80020e4:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020e6:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80020e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020ec:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80020f2:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80020f4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020f6:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80020f8:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80020fa:	6963      	ldr	r3, [r4, #20]
 80020fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020fe:	e7c9      	b.n	8002094 <HAL_TIM_PWM_Init+0x7c>
    return HAL_ERROR;
 8002100:	2001      	movs	r0, #1
}
 8002102:	4770      	bx	lr
 8002104:	40010000 	.word	0x40010000
 8002108:	40014000 	.word	0x40014000

0800210c <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 800210c:	bb91      	cbnz	r1, 8002174 <HAL_TIM_PWM_Start+0x68>
 800210e:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8002112:	2b01      	cmp	r3, #1
 8002114:	d13a      	bne.n	800218c <HAL_TIM_PWM_Start+0x80>
 8002116:	2302      	movs	r3, #2
 8002118:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
 800211c:	6803      	ldr	r3, [r0, #0]
 800211e:	f001 011f 	and.w	r1, r1, #31
 8002122:	6a18      	ldr	r0, [r3, #32]
 8002124:	2201      	movs	r2, #1
 8002126:	408a      	lsls	r2, r1
 8002128:	ea20 0002 	bic.w	r0, r0, r2
 800212c:	6218      	str	r0, [r3, #32]
 800212e:	6a18      	ldr	r0, [r3, #32]
 8002130:	4922      	ldr	r1, [pc, #136]	@ (80021bc <HAL_TIM_PWM_Start+0xb0>)
 8002132:	4302      	orrs	r2, r0
 8002134:	428b      	cmp	r3, r1
 8002136:	621a      	str	r2, [r3, #32]
 8002138:	d032      	beq.n	80021a0 <HAL_TIM_PWM_Start+0x94>
 800213a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800213e:	d00e      	beq.n	800215e <HAL_TIM_PWM_Start+0x52>
 8002140:	4a1f      	ldr	r2, [pc, #124]	@ (80021c0 <HAL_TIM_PWM_Start+0xb4>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d00b      	beq.n	800215e <HAL_TIM_PWM_Start+0x52>
 8002146:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800214a:	4293      	cmp	r3, r2
 800214c:	d007      	beq.n	800215e <HAL_TIM_PWM_Start+0x52>
 800214e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002152:	4293      	cmp	r3, r2
 8002154:	d003      	beq.n	800215e <HAL_TIM_PWM_Start+0x52>
 8002156:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 800215a:	4293      	cmp	r3, r2
 800215c:	d104      	bne.n	8002168 <HAL_TIM_PWM_Start+0x5c>
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	f002 0207 	and.w	r2, r2, #7
 8002164:	2a06      	cmp	r2, #6
 8002166:	d003      	beq.n	8002170 <HAL_TIM_PWM_Start+0x64>
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	f042 0201 	orr.w	r2, r2, #1
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	2000      	movs	r0, #0
 8002172:	4770      	bx	lr
 8002174:	2904      	cmp	r1, #4
 8002176:	d00b      	beq.n	8002190 <HAL_TIM_PWM_Start+0x84>
 8002178:	2908      	cmp	r1, #8
 800217a:	d016      	beq.n	80021aa <HAL_TIM_PWM_Start+0x9e>
 800217c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002180:	2b01      	cmp	r3, #1
 8002182:	d103      	bne.n	800218c <HAL_TIM_PWM_Start+0x80>
 8002184:	2302      	movs	r3, #2
 8002186:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 800218a:	e7c7      	b.n	800211c <HAL_TIM_PWM_Start+0x10>
 800218c:	2001      	movs	r0, #1
 800218e:	4770      	bx	lr
 8002190:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8002194:	2b01      	cmp	r3, #1
 8002196:	d1f9      	bne.n	800218c <HAL_TIM_PWM_Start+0x80>
 8002198:	2302      	movs	r3, #2
 800219a:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 800219e:	e7bd      	b.n	800211c <HAL_TIM_PWM_Start+0x10>
 80021a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80021a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021a6:	645a      	str	r2, [r3, #68]	@ 0x44
 80021a8:	e7d9      	b.n	800215e <HAL_TIM_PWM_Start+0x52>
 80021aa:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d1ec      	bne.n	800218c <HAL_TIM_PWM_Start+0x80>
 80021b2:	2302      	movs	r3, #2
 80021b4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 80021b8:	e7b0      	b.n	800211c <HAL_TIM_PWM_Start+0x10>
 80021ba:	bf00      	nop
 80021bc:	40010000 	.word	0x40010000
 80021c0:	40000400 	.word	0x40000400

080021c4 <HAL_TIM_IC_MspInit>:
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop

080021c8 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 80021c8:	2800      	cmp	r0, #0
 80021ca:	d071      	beq.n	80022b0 <HAL_TIM_IC_Init+0xe8>
{
 80021cc:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80021ce:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80021d2:	4604      	mov	r4, r0
 80021d4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d053      	beq.n	8002284 <HAL_TIM_IC_Init+0xbc>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021dc:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021de:	4e35      	ldr	r6, [pc, #212]	@ (80022b4 <HAL_TIM_IC_Init+0xec>)
  TIMx->PSC = Structure->Prescaler;
 80021e0:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021e2:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021e4:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 80021e6:	2302      	movs	r3, #2
 80021e8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021ec:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 80021ee:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021f0:	d04d      	beq.n	800228e <HAL_TIM_IC_Init+0xc6>
 80021f2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80021f6:	d017      	beq.n	8002228 <HAL_TIM_IC_Init+0x60>
 80021f8:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 80021fc:	42b2      	cmp	r2, r6
 80021fe:	d013      	beq.n	8002228 <HAL_TIM_IC_Init+0x60>
 8002200:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002204:	42b2      	cmp	r2, r6
 8002206:	d00f      	beq.n	8002228 <HAL_TIM_IC_Init+0x60>
 8002208:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800220c:	42b2      	cmp	r2, r6
 800220e:	d00b      	beq.n	8002228 <HAL_TIM_IC_Init+0x60>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002210:	4e29      	ldr	r6, [pc, #164]	@ (80022b8 <HAL_TIM_IC_Init+0xf0>)
 8002212:	42b2      	cmp	r2, r6
 8002214:	d00c      	beq.n	8002230 <HAL_TIM_IC_Init+0x68>
 8002216:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800221a:	42b2      	cmp	r2, r6
 800221c:	d008      	beq.n	8002230 <HAL_TIM_IC_Init+0x68>
 800221e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002222:	42b2      	cmp	r2, r6
 8002224:	d108      	bne.n	8002238 <HAL_TIM_IC_Init+0x70>
 8002226:	e003      	b.n	8002230 <HAL_TIM_IC_Init+0x68>
    tmpcr1 |= Structure->CounterMode;
 8002228:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800222a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800222e:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002230:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002232:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002236:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002238:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800223c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800223e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002240:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002242:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8002244:	2301      	movs	r3, #1
 8002246:	6153      	str	r3, [r2, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002248:	6913      	ldr	r3, [r2, #16]
 800224a:	07db      	lsls	r3, r3, #31
 800224c:	d503      	bpl.n	8002256 <HAL_TIM_IC_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800224e:	6913      	ldr	r3, [r2, #16]
 8002250:	f023 0301 	bic.w	r3, r3, #1
 8002254:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002256:	2301      	movs	r3, #1
 8002258:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800225c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002260:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002264:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002268:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800226c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002270:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002274:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002278:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800227c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002280:	2000      	movs	r0, #0
}
 8002282:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8002284:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 8002288:	f7ff ff9c 	bl	80021c4 <HAL_TIM_IC_MspInit>
 800228c:	e7a6      	b.n	80021dc <HAL_TIM_IC_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 800228e:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002290:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002294:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002296:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800229c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800229e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80022a2:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80022a4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022a6:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80022a8:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80022aa:	6963      	ldr	r3, [r4, #20]
 80022ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ae:	e7c9      	b.n	8002244 <HAL_TIM_IC_Init+0x7c>
    return HAL_ERROR;
 80022b0:	2001      	movs	r0, #1
}
 80022b2:	4770      	bx	lr
 80022b4:	40010000 	.word	0x40010000
 80022b8:	40014000 	.word	0x40014000

080022bc <HAL_TIM_IC_Start>:
{
 80022bc:	4603      	mov	r3, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80022be:	b959      	cbnz	r1, 80022d8 <HAL_TIM_IC_Start+0x1c>
 80022c0:	f890 c03e 	ldrb.w	ip, [r0, #62]	@ 0x3e
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80022c4:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80022c8:	f1bc 0f01 	cmp.w	ip, #1
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80022cc:	fa5f f08c 	uxtb.w	r0, ip
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80022d0:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80022d2:	d017      	beq.n	8002304 <HAL_TIM_IC_Start+0x48>
    return HAL_ERROR;
 80022d4:	2001      	movs	r0, #1
}
 80022d6:	4770      	bx	lr
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80022d8:	2904      	cmp	r1, #4
 80022da:	d046      	beq.n	800236a <HAL_TIM_IC_Start+0xae>
 80022dc:	2908      	cmp	r1, #8
 80022de:	d056      	beq.n	800238e <HAL_TIM_IC_Start+0xd2>
 80022e0:	f890 c041 	ldrb.w	ip, [r0, #65]	@ 0x41
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80022e4:	f890 2045 	ldrb.w	r2, [r0, #69]	@ 0x45
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80022e8:	f1bc 0f01 	cmp.w	ip, #1
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80022ec:	fa5f f08c 	uxtb.w	r0, ip
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80022f0:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80022f2:	d1ef      	bne.n	80022d4 <HAL_TIM_IC_Start+0x18>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80022f4:	2a01      	cmp	r2, #1
 80022f6:	d1ee      	bne.n	80022d6 <HAL_TIM_IC_Start+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80022f8:	2202      	movs	r2, #2
 80022fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80022fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002302:	e006      	b.n	8002312 <HAL_TIM_IC_Start+0x56>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002304:	2a01      	cmp	r2, #1
 8002306:	d1e6      	bne.n	80022d6 <HAL_TIM_IC_Start+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002308:	2202      	movs	r2, #2
 800230a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800230e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002312:	681b      	ldr	r3, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002314:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002318:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800231a:	2201      	movs	r2, #1
 800231c:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 800231e:	ea20 0002 	bic.w	r0, r0, r2
 8002322:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002324:	6a18      	ldr	r0, [r3, #32]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002326:	4923      	ldr	r1, [pc, #140]	@ (80023b4 <HAL_TIM_IC_Start+0xf8>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002328:	4302      	orrs	r2, r0
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800232a:	428b      	cmp	r3, r1
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800232c:	621a      	str	r2, [r3, #32]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800232e:	d011      	beq.n	8002354 <HAL_TIM_IC_Start+0x98>
 8002330:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002334:	d00e      	beq.n	8002354 <HAL_TIM_IC_Start+0x98>
 8002336:	4a20      	ldr	r2, [pc, #128]	@ (80023b8 <HAL_TIM_IC_Start+0xfc>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d00b      	beq.n	8002354 <HAL_TIM_IC_Start+0x98>
 800233c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002340:	4293      	cmp	r3, r2
 8002342:	d007      	beq.n	8002354 <HAL_TIM_IC_Start+0x98>
 8002344:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002348:	4293      	cmp	r3, r2
 800234a:	d003      	beq.n	8002354 <HAL_TIM_IC_Start+0x98>
 800234c:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8002350:	4293      	cmp	r3, r2
 8002352:	d104      	bne.n	800235e <HAL_TIM_IC_Start+0xa2>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002354:	689a      	ldr	r2, [r3, #8]
 8002356:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800235a:	2a06      	cmp	r2, #6
 800235c:	d003      	beq.n	8002366 <HAL_TIM_IC_Start+0xaa>
      __HAL_TIM_ENABLE(htim);
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	f042 0201 	orr.w	r2, r2, #1
 8002364:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002366:	2000      	movs	r0, #0
 8002368:	4770      	bx	lr
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800236a:	f890 c03f 	ldrb.w	ip, [r0, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800236e:	f890 2043 	ldrb.w	r2, [r0, #67]	@ 0x43
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002372:	f1bc 0f01 	cmp.w	ip, #1
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002376:	fa5f f08c 	uxtb.w	r0, ip
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800237a:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800237c:	d1aa      	bne.n	80022d4 <HAL_TIM_IC_Start+0x18>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800237e:	2a01      	cmp	r2, #1
 8002380:	d1a9      	bne.n	80022d6 <HAL_TIM_IC_Start+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002382:	2202      	movs	r2, #2
 8002384:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002388:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800238c:	e7c1      	b.n	8002312 <HAL_TIM_IC_Start+0x56>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800238e:	f890 c040 	ldrb.w	ip, [r0, #64]	@ 0x40
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002392:	f890 2044 	ldrb.w	r2, [r0, #68]	@ 0x44
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002396:	f1bc 0f01 	cmp.w	ip, #1
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800239a:	fa5f f08c 	uxtb.w	r0, ip
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800239e:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80023a0:	d198      	bne.n	80022d4 <HAL_TIM_IC_Start+0x18>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80023a2:	2a01      	cmp	r2, #1
 80023a4:	d197      	bne.n	80022d6 <HAL_TIM_IC_Start+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023a6:	2202      	movs	r2, #2
 80023a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80023b0:	e7af      	b.n	8002312 <HAL_TIM_IC_Start+0x56>
 80023b2:	bf00      	nop
 80023b4:	40010000 	.word	0x40010000
 80023b8:	40000400 	.word	0x40000400

080023bc <HAL_TIM_IC_Start_IT>:
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80023bc:	2900      	cmp	r1, #0
 80023be:	d13d      	bne.n	800243c <HAL_TIM_IC_Start_IT+0x80>
 80023c0:	f890 203e 	ldrb.w	r2, [r0, #62]	@ 0x3e
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80023c4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80023c8:	2a01      	cmp	r2, #1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80023ca:	b2db      	uxtb	r3, r3
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80023cc:	d143      	bne.n	8002456 <HAL_TIM_IC_Start_IT+0x9a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d141      	bne.n	8002456 <HAL_TIM_IC_Start_IT+0x9a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023d2:	2202      	movs	r2, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80023d4:	6803      	ldr	r3, [r0, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023d6:	f880 203e 	strb.w	r2, [r0, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023da:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80023de:	68da      	ldr	r2, [r3, #12]
 80023e0:	f042 0202 	orr.w	r2, r2, #2
 80023e4:	60da      	str	r2, [r3, #12]
  TIMx->CCER &= ~tmp;
 80023e6:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80023e8:	f001 011f 	and.w	r1, r1, #31
 80023ec:	2201      	movs	r2, #1
 80023ee:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 80023f0:	ea20 0002 	bic.w	r0, r0, r2
 80023f4:	6218      	str	r0, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80023f6:	6a18      	ldr	r0, [r3, #32]
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023f8:	4932      	ldr	r1, [pc, #200]	@ (80024c4 <HAL_TIM_IC_Start_IT+0x108>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80023fa:	4302      	orrs	r2, r0
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023fc:	428b      	cmp	r3, r1
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80023fe:	621a      	str	r2, [r3, #32]
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002400:	d011      	beq.n	8002426 <HAL_TIM_IC_Start_IT+0x6a>
 8002402:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002406:	d00e      	beq.n	8002426 <HAL_TIM_IC_Start_IT+0x6a>
 8002408:	4a2f      	ldr	r2, [pc, #188]	@ (80024c8 <HAL_TIM_IC_Start_IT+0x10c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d00b      	beq.n	8002426 <HAL_TIM_IC_Start_IT+0x6a>
 800240e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002412:	4293      	cmp	r3, r2
 8002414:	d007      	beq.n	8002426 <HAL_TIM_IC_Start_IT+0x6a>
 8002416:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800241a:	4293      	cmp	r3, r2
 800241c:	d003      	beq.n	8002426 <HAL_TIM_IC_Start_IT+0x6a>
 800241e:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8002422:	4293      	cmp	r3, r2
 8002424:	d104      	bne.n	8002430 <HAL_TIM_IC_Start_IT+0x74>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800242c:	2a06      	cmp	r2, #6
 800242e:	d003      	beq.n	8002438 <HAL_TIM_IC_Start_IT+0x7c>
      __HAL_TIM_ENABLE(htim);
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	f042 0201 	orr.w	r2, r2, #1
 8002436:	601a      	str	r2, [r3, #0]
{
 8002438:	2000      	movs	r0, #0
 800243a:	4770      	bx	lr
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800243c:	2904      	cmp	r1, #4
 800243e:	d00c      	beq.n	800245a <HAL_TIM_IC_Start_IT+0x9e>
 8002440:	2908      	cmp	r1, #8
 8002442:	d01e      	beq.n	8002482 <HAL_TIM_IC_Start_IT+0xc6>
 8002444:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002448:	f890 3045 	ldrb.w	r3, [r0, #69]	@ 0x45
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800244c:	2a01      	cmp	r2, #1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800244e:	b2db      	uxtb	r3, r3
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002450:	d101      	bne.n	8002456 <HAL_TIM_IC_Start_IT+0x9a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002452:	2b01      	cmp	r3, #1
 8002454:	d029      	beq.n	80024aa <HAL_TIM_IC_Start_IT+0xee>
{
 8002456:	2001      	movs	r0, #1
}
 8002458:	4770      	bx	lr
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800245a:	f890 203f 	ldrb.w	r2, [r0, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800245e:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002462:	2a01      	cmp	r2, #1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002464:	b2db      	uxtb	r3, r3
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002466:	d1f6      	bne.n	8002456 <HAL_TIM_IC_Start_IT+0x9a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002468:	2b01      	cmp	r3, #1
 800246a:	d1f4      	bne.n	8002456 <HAL_TIM_IC_Start_IT+0x9a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800246c:	2202      	movs	r2, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800246e:	6803      	ldr	r3, [r0, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002470:	f880 203f 	strb.w	r2, [r0, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002474:	f880 2043 	strb.w	r2, [r0, #67]	@ 0x43
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	f042 0204 	orr.w	r2, r2, #4
 800247e:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 8002480:	e7b1      	b.n	80023e6 <HAL_TIM_IC_Start_IT+0x2a>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002482:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002486:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800248a:	2a01      	cmp	r2, #1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800248c:	b2db      	uxtb	r3, r3
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800248e:	d1e2      	bne.n	8002456 <HAL_TIM_IC_Start_IT+0x9a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002490:	2b01      	cmp	r3, #1
 8002492:	d1e0      	bne.n	8002456 <HAL_TIM_IC_Start_IT+0x9a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002494:	2202      	movs	r2, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002496:	6803      	ldr	r3, [r0, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002498:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800249c:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80024a0:	68da      	ldr	r2, [r3, #12]
 80024a2:	f042 0208 	orr.w	r2, r2, #8
 80024a6:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 80024a8:	e79d      	b.n	80023e6 <HAL_TIM_IC_Start_IT+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024aa:	2302      	movs	r3, #2
  switch (Channel)
 80024ac:	290c      	cmp	r1, #12
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024ae:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024b2:	f880 3045 	strb.w	r3, [r0, #69]	@ 0x45
  switch (Channel)
 80024b6:	d1ce      	bne.n	8002456 <HAL_TIM_IC_Start_IT+0x9a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80024b8:	6803      	ldr	r3, [r0, #0]
 80024ba:	68da      	ldr	r2, [r3, #12]
 80024bc:	f042 0210 	orr.w	r2, r2, #16
 80024c0:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 80024c2:	e790      	b.n	80023e6 <HAL_TIM_IC_Start_IT+0x2a>
 80024c4:	40010000 	.word	0x40010000
 80024c8:	40000400 	.word	0x40000400

080024cc <HAL_TIM_IC_ConfigChannel>:
{
 80024cc:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80024ce:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 80024d2:	2801      	cmp	r0, #1
 80024d4:	f000 80c1 	beq.w	800265a <HAL_TIM_IC_ConfigChannel+0x18e>
 80024d8:	2001      	movs	r0, #1
{
 80024da:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 80024dc:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if (Channel == TIM_CHANNEL_1)
 80024e0:	b15a      	cbz	r2, 80024fa <HAL_TIM_IC_ConfigChannel+0x2e>
  else if (Channel == TIM_CHANNEL_2)
 80024e2:	2a04      	cmp	r2, #4
 80024e4:	d04c      	beq.n	8002580 <HAL_TIM_IC_ConfigChannel+0xb4>
  else if (Channel == TIM_CHANNEL_3)
 80024e6:	2a08      	cmp	r2, #8
 80024e8:	f000 8094 	beq.w	8002614 <HAL_TIM_IC_ConfigChannel+0x148>
  else if (Channel == TIM_CHANNEL_4)
 80024ec:	2a0c      	cmp	r2, #12
 80024ee:	d06c      	beq.n	80025ca <HAL_TIM_IC_ConfigChannel+0xfe>
  __HAL_UNLOCK(htim);
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80024f6:	bcf0      	pop	{r4, r5, r6, r7}
 80024f8:	4770      	bx	lr
    TIM_TI1_SetConfig(htim->Instance,
 80024fa:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80024fc:	f8df c160 	ldr.w	ip, [pc, #352]	@ 8002660 <HAL_TIM_IC_ConfigChannel+0x194>
  tmpccer = TIMx->CCER;
 8002500:	6a16      	ldr	r6, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002502:	6a17      	ldr	r7, [r2, #32]
                      sConfig->ICFilter);
 8002504:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002506:	f027 0701 	bic.w	r7, r7, #1
                      sConfig->ICSelection,
 800250a:	e9d1 4500 	ldrd	r4, r5, [r1]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800250e:	4562      	cmp	r2, ip
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002510:	6217      	str	r7, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002512:	6997      	ldr	r7, [r2, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002514:	d015      	beq.n	8002542 <HAL_TIM_IC_ConfigChannel+0x76>
 8002516:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800251a:	d012      	beq.n	8002542 <HAL_TIM_IC_ConfigChannel+0x76>
 800251c:	f5ac 4c7c 	sub.w	ip, ip, #64512	@ 0xfc00
 8002520:	4562      	cmp	r2, ip
 8002522:	d00e      	beq.n	8002542 <HAL_TIM_IC_ConfigChannel+0x76>
 8002524:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8002528:	4562      	cmp	r2, ip
 800252a:	d00a      	beq.n	8002542 <HAL_TIM_IC_ConfigChannel+0x76>
 800252c:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8002530:	4562      	cmp	r2, ip
 8002532:	d006      	beq.n	8002542 <HAL_TIM_IC_ConfigChannel+0x76>
 8002534:	f50c 3c9a 	add.w	ip, ip, #78848	@ 0x13400
 8002538:	4562      	cmp	r2, ip
 800253a:	d002      	beq.n	8002542 <HAL_TIM_IC_ConfigChannel+0x76>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800253c:	f047 0c01 	orr.w	ip, r7, #1
 8002540:	e003      	b.n	800254a <HAL_TIM_IC_ConfigChannel+0x7e>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002542:	f027 0703 	bic.w	r7, r7, #3
    tmpccmr1 |= TIM_ICSelection;
 8002546:	ea45 0c07 	orr.w	ip, r5, r7
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800254a:	0100      	lsls	r0, r0, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800254c:	f02c 0cf0 	bic.w	ip, ip, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002550:	b2c0      	uxtb	r0, r0
 8002552:	ea40 000c 	orr.w	r0, r0, ip
  TIMx->CCMR1 = tmpccmr1;
 8002556:	6190      	str	r0, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002558:	f026 050a 	bic.w	r5, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800255c:	f004 000a 	and.w	r0, r4, #10
 8002560:	4328      	orrs	r0, r5
  TIMx->CCER = tmpccer;
 8002562:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002564:	6990      	ldr	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002566:	688c      	ldr	r4, [r1, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002568:	f020 000c 	bic.w	r0, r0, #12
 800256c:	6190      	str	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800256e:	6991      	ldr	r1, [r2, #24]
 8002570:	4321      	orrs	r1, r4
 8002572:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 8002574:	2200      	movs	r2, #0
 8002576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800257a:	2000      	movs	r0, #0
}
 800257c:	bcf0      	pop	{r4, r5, r6, r7}
 800257e:	4770      	bx	lr
                      sConfig->ICSelection,
 8002580:	e9d1 0600 	ldrd	r0, r6, [r1]
    TIM_TI2_SetConfig(htim->Instance,
 8002584:	681a      	ldr	r2, [r3, #0]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002586:	0104      	lsls	r4, r0, #4
  tmpccer = TIMx->CCER;
 8002588:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800258a:	6a15      	ldr	r5, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800258c:	f020 00a0 	bic.w	r0, r0, #160	@ 0xa0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002590:	f025 0510 	bic.w	r5, r5, #16
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002594:	f004 04a0 	and.w	r4, r4, #160	@ 0xa0
 8002598:	4304      	orrs	r4, r0
                      sConfig->ICFilter);
 800259a:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800259c:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800259e:	688d      	ldr	r5, [r1, #8]
  tmpccmr1 = TIMx->CCMR1;
 80025a0:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80025a2:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80025a6:	0300      	lsls	r0, r0, #12
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80025a8:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80025ac:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025ae:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80025b2:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 80025b4:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 80025b6:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80025b8:	6991      	ldr	r1, [r2, #24]
 80025ba:	f421 6140 	bic.w	r1, r1, #3072	@ 0xc00
 80025be:	6191      	str	r1, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80025c0:	6991      	ldr	r1, [r2, #24]
 80025c2:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 80025c6:	6191      	str	r1, [r2, #24]
 80025c8:	e7d4      	b.n	8002574 <HAL_TIM_IC_ConfigChannel+0xa8>
                      sConfig->ICSelection,
 80025ca:	e9d1 0600 	ldrd	r0, r6, [r1]
    TIM_TI4_SetConfig(htim->Instance,
 80025ce:	681a      	ldr	r2, [r3, #0]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80025d0:	0304      	lsls	r4, r0, #12
  tmpccer = TIMx->CCER;
 80025d2:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025d4:	6a15      	ldr	r5, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80025d6:	f420 4020 	bic.w	r0, r0, #40960	@ 0xa000
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025da:	f425 5580 	bic.w	r5, r5, #4096	@ 0x1000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80025de:	f404 4420 	and.w	r4, r4, #40960	@ 0xa000
 80025e2:	4304      	orrs	r4, r0
                      sConfig->ICFilter);
 80025e4:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025e6:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80025e8:	688d      	ldr	r5, [r1, #8]
  tmpccmr2 = TIMx->CCMR2;
 80025ea:	69d1      	ldr	r1, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80025ec:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80025f0:	0300      	lsls	r0, r0, #12
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80025f2:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80025f6:	b280      	uxth	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80025f8:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80025fc:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 80025fe:	61d1      	str	r1, [r2, #28]
  TIMx->CCER = tmpccer ;
 8002600:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002602:	69d1      	ldr	r1, [r2, #28]
 8002604:	f421 6140 	bic.w	r1, r1, #3072	@ 0xc00
 8002608:	61d1      	str	r1, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800260a:	69d1      	ldr	r1, [r2, #28]
 800260c:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8002610:	61d1      	str	r1, [r2, #28]
 8002612:	e7af      	b.n	8002574 <HAL_TIM_IC_ConfigChannel+0xa8>
                      sConfig->ICSelection,
 8002614:	e9d1 0500 	ldrd	r0, r5, [r1]
    TIM_TI3_SetConfig(htim->Instance,
 8002618:	681a      	ldr	r2, [r3, #0]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800261a:	0204      	lsls	r4, r0, #8
  tmpccer = TIMx->CCER;
 800261c:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800261e:	6a16      	ldr	r6, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002620:	f420 6020 	bic.w	r0, r0, #2560	@ 0xa00
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002624:	f426 7680 	bic.w	r6, r6, #256	@ 0x100
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002628:	f404 6420 	and.w	r4, r4, #2560	@ 0xa00
 800262c:	4304      	orrs	r4, r0
                      sConfig->ICFilter);
 800262e:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002630:	6216      	str	r6, [r2, #32]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002632:	688e      	ldr	r6, [r1, #8]
  tmpccmr2 = TIMx->CCMR2;
 8002634:	69d1      	ldr	r1, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002636:	f021 0103 	bic.w	r1, r1, #3
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800263a:	0100      	lsls	r0, r0, #4
  tmpccmr2 |= TIM_ICSelection;
 800263c:	4329      	orrs	r1, r5
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800263e:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002640:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002644:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 8002646:	61d1      	str	r1, [r2, #28]
  TIMx->CCER = tmpccer;
 8002648:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800264a:	69d1      	ldr	r1, [r2, #28]
 800264c:	f021 010c 	bic.w	r1, r1, #12
 8002650:	61d1      	str	r1, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002652:	69d1      	ldr	r1, [r2, #28]
 8002654:	4331      	orrs	r1, r6
 8002656:	61d1      	str	r1, [r2, #28]
 8002658:	e78c      	b.n	8002574 <HAL_TIM_IC_ConfigChannel+0xa8>
  __HAL_LOCK(htim);
 800265a:	2002      	movs	r0, #2
}
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	40010000 	.word	0x40010000

08002664 <HAL_TIM_PWM_ConfigChannel>:
{
 8002664:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002666:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800266a:	2801      	cmp	r0, #1
 800266c:	f000 80b6 	beq.w	80027dc <HAL_TIM_PWM_ConfigChannel+0x178>
 8002670:	2001      	movs	r0, #1
{
 8002672:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 8002674:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  switch (Channel)
 8002678:	2a0c      	cmp	r2, #12
 800267a:	d808      	bhi.n	800268e <HAL_TIM_PWM_ConfigChannel+0x2a>
 800267c:	e8df f002 	tbb	[pc, r2]
 8002680:	0707073b 	.word	0x0707073b
 8002684:	07070760 	.word	0x07070760
 8002688:	07070788 	.word	0x07070788
 800268c:	0d          	.byte	0x0d
 800268d:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 800268e:	2200      	movs	r2, #0
 8002690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  switch (Channel)
 8002694:	2001      	movs	r0, #1
}
 8002696:	bcf0      	pop	{r4, r5, r6, r7}
 8002698:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800269a:	681a      	ldr	r2, [r3, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800269c:	680e      	ldr	r6, [r1, #0]
  tmpccer = TIMx->CCER;
 800269e:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80026a0:	6a14      	ldr	r4, [r2, #32]
 80026a2:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
 80026a6:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80026a8:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 80026aa:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80026ac:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026b0:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80026b4:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80026b6:	f420 5000 	bic.w	r0, r0, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80026ba:	ea40 3006 	orr.w	r0, r0, r6, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026be:	4e61      	ldr	r6, [pc, #388]	@ (8002844 <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 80026c0:	42b2      	cmp	r2, r6
 80026c2:	f000 80a9 	beq.w	8002818 <HAL_TIM_PWM_ConfigChannel+0x1b4>
  TIMx->CR2 = tmpcr2;
 80026c6:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 80026c8:	61d4      	str	r4, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80026ca:	684c      	ldr	r4, [r1, #4]
 80026cc:	6414      	str	r4, [r2, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 80026ce:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80026d0:	69d0      	ldr	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80026d2:	690c      	ldr	r4, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80026d4:	f440 6000 	orr.w	r0, r0, #2048	@ 0x800
 80026d8:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80026da:	69d1      	ldr	r1, [r2, #28]
 80026dc:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 80026e0:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80026e2:	69d1      	ldr	r1, [r2, #28]
 80026e4:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 80026e8:	61d1      	str	r1, [r2, #28]
  __HAL_UNLOCK(htim);
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80026f0:	2000      	movs	r0, #0
}
 80026f2:	bcf0      	pop	{r4, r5, r6, r7}
 80026f4:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026f6:	681a      	ldr	r2, [r3, #0]
  tmpccmrx |= OC_Config->OCMode;
 80026f8:	680e      	ldr	r6, [r1, #0]
  tmpccer = TIMx->CCER;
 80026fa:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026fc:	6a14      	ldr	r4, [r2, #32]
 80026fe:	f024 0401 	bic.w	r4, r4, #1
 8002702:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8002704:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8002706:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002708:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800270c:	4334      	orrs	r4, r6
  tmpccer |= OC_Config->OCPolarity;
 800270e:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002710:	f020 0002 	bic.w	r0, r0, #2
  tmpccer |= OC_Config->OCPolarity;
 8002714:	4330      	orrs	r0, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002716:	4e4b      	ldr	r6, [pc, #300]	@ (8002844 <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 8002718:	42b2      	cmp	r2, r6
 800271a:	d061      	beq.n	80027e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
  TIMx->CR2 = tmpcr2;
 800271c:	6055      	str	r5, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 800271e:	6194      	str	r4, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002720:	684c      	ldr	r4, [r1, #4]
 8002722:	6354      	str	r4, [r2, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8002724:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002726:	6990      	ldr	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002728:	690c      	ldr	r4, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800272a:	f040 0008 	orr.w	r0, r0, #8
 800272e:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002730:	6991      	ldr	r1, [r2, #24]
 8002732:	f021 0104 	bic.w	r1, r1, #4
 8002736:	6191      	str	r1, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002738:	6991      	ldr	r1, [r2, #24]
 800273a:	4321      	orrs	r1, r4
 800273c:	6191      	str	r1, [r2, #24]
      break;
 800273e:	e7d4      	b.n	80026ea <HAL_TIM_PWM_ConfigChannel+0x86>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002740:	681a      	ldr	r2, [r3, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002742:	680e      	ldr	r6, [r1, #0]
  tmpccer = TIMx->CCER;
 8002744:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002746:	6a14      	ldr	r4, [r2, #32]
 8002748:	f024 0410 	bic.w	r4, r4, #16
 800274c:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800274e:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8002750:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002752:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002756:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800275a:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800275c:	f020 0020 	bic.w	r0, r0, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002760:	ea40 1006 	orr.w	r0, r0, r6, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002764:	4e37      	ldr	r6, [pc, #220]	@ (8002844 <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 8002766:	42b2      	cmp	r2, r6
 8002768:	d047      	beq.n	80027fa <HAL_TIM_PWM_ConfigChannel+0x196>
  TIMx->CR2 = tmpcr2;
 800276a:	6055      	str	r5, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 800276c:	6194      	str	r4, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800276e:	684c      	ldr	r4, [r1, #4]
 8002770:	6394      	str	r4, [r2, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8002772:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002774:	6990      	ldr	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002776:	690c      	ldr	r4, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002778:	f440 6000 	orr.w	r0, r0, #2048	@ 0x800
 800277c:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800277e:	6991      	ldr	r1, [r2, #24]
 8002780:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8002784:	6191      	str	r1, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002786:	6991      	ldr	r1, [r2, #24]
 8002788:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 800278c:	6191      	str	r1, [r2, #24]
      break;
 800278e:	e7ac      	b.n	80026ea <HAL_TIM_PWM_ConfigChannel+0x86>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002790:	681a      	ldr	r2, [r3, #0]
  tmpccmrx |= OC_Config->OCMode;
 8002792:	680e      	ldr	r6, [r1, #0]
  tmpccer = TIMx->CCER;
 8002794:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002796:	6a14      	ldr	r4, [r2, #32]
 8002798:	f424 7480 	bic.w	r4, r4, #256	@ 0x100
 800279c:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800279e:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 80027a0:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80027a2:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80027a6:	4334      	orrs	r4, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027a8:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80027aa:	f420 7000 	bic.w	r0, r0, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027ae:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80027b2:	4e24      	ldr	r6, [pc, #144]	@ (8002844 <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 80027b4:	42b2      	cmp	r2, r6
 80027b6:	d035      	beq.n	8002824 <HAL_TIM_PWM_ConfigChannel+0x1c0>
  TIMx->CR2 = tmpcr2;
 80027b8:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 80027ba:	61d4      	str	r4, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80027bc:	684c      	ldr	r4, [r1, #4]
 80027be:	63d4      	str	r4, [r2, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 80027c0:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80027c2:	69d0      	ldr	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80027c4:	690c      	ldr	r4, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80027c6:	f040 0008 	orr.w	r0, r0, #8
 80027ca:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80027cc:	69d1      	ldr	r1, [r2, #28]
 80027ce:	f021 0104 	bic.w	r1, r1, #4
 80027d2:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80027d4:	69d1      	ldr	r1, [r2, #28]
 80027d6:	4321      	orrs	r1, r4
 80027d8:	61d1      	str	r1, [r2, #28]
      break;
 80027da:	e786      	b.n	80026ea <HAL_TIM_PWM_ConfigChannel+0x86>
  __HAL_LOCK(htim);
 80027dc:	2002      	movs	r0, #2
}
 80027de:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 80027e0:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80027e2:	f020 0008 	bic.w	r0, r0, #8
    tmpccer |= OC_Config->OCNPolarity;
 80027e6:	4330      	orrs	r0, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 80027e8:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80027ec:	f425 7540 	bic.w	r5, r5, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80027f0:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 80027f2:	f020 0004 	bic.w	r0, r0, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80027f6:	4335      	orrs	r5, r6
 80027f8:	e790      	b.n	800271c <HAL_TIM_PWM_ConfigChannel+0xb8>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80027fa:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80027fc:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002800:	ea40 1006 	orr.w	r0, r0, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002804:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002808:	f425 6540 	bic.w	r5, r5, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800280c:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 800280e:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002812:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
 8002816:	e7a8      	b.n	800276a <HAL_TIM_PWM_ConfigChannel+0x106>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002818:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800281a:	f425 4580 	bic.w	r5, r5, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800281e:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8002822:	e750      	b.n	80026c6 <HAL_TIM_PWM_ConfigChannel+0x62>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002824:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002826:	f420 6000 	bic.w	r0, r0, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800282a:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800282e:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002832:	f425 5540 	bic.w	r5, r5, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002836:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 8002838:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800283c:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
 8002840:	e7ba      	b.n	80027b8 <HAL_TIM_PWM_ConfigChannel+0x154>
 8002842:	bf00      	nop
 8002844:	40010000 	.word	0x40010000

08002848 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002848:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800284c:	2b01      	cmp	r3, #1
 800284e:	d071      	beq.n	8002934 <HAL_TIM_ConfigClockSource+0xec>
 8002850:	4602      	mov	r2, r0
{
 8002852:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8002854:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8002856:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002858:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 800285c:	2001      	movs	r0, #1
 800285e:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002862:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002864:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002868:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 800286c:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800286e:	680b      	ldr	r3, [r1, #0]
 8002870:	2b60      	cmp	r3, #96	@ 0x60
 8002872:	d061      	beq.n	8002938 <HAL_TIM_ConfigClockSource+0xf0>
 8002874:	d824      	bhi.n	80028c0 <HAL_TIM_ConfigClockSource+0x78>
 8002876:	2b40      	cmp	r3, #64	@ 0x40
 8002878:	d077      	beq.n	800296a <HAL_TIM_ConfigClockSource+0x122>
 800287a:	d94a      	bls.n	8002912 <HAL_TIM_ConfigClockSource+0xca>
 800287c:	2b50      	cmp	r3, #80	@ 0x50
 800287e:	d117      	bne.n	80028b0 <HAL_TIM_ConfigClockSource+0x68>
                               sClockSourceConfig->ClockPolarity,
 8002880:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8002882:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8002884:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002886:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800288a:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800288c:	6a23      	ldr	r3, [r4, #32]
 800288e:	f023 0301 	bic.w	r3, r3, #1
 8002892:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002894:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002896:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800289a:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800289e:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80028a0:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80028a2:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80028a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028a8:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 80028ac:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80028ae:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80028b0:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 80028b2:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80028b4:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80028b8:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 80028bc:	bc30      	pop	{r4, r5}
 80028be:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80028c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028c4:	d0f3      	beq.n	80028ae <HAL_TIM_ConfigClockSource+0x66>
 80028c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028ca:	d110      	bne.n	80028ee <HAL_TIM_ConfigClockSource+0xa6>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028cc:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80028d0:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028d2:	432b      	orrs	r3, r5
 80028d4:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028d6:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028da:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80028de:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80028e0:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028e2:	68a3      	ldr	r3, [r4, #8]
 80028e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028e8:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80028ea:	2000      	movs	r0, #0
 80028ec:	e7e0      	b.n	80028b0 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80028ee:	2b70      	cmp	r3, #112	@ 0x70
 80028f0:	d1de      	bne.n	80028b0 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028f2:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80028f6:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028f8:	432b      	orrs	r3, r5
 80028fa:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028fc:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002900:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8002904:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8002906:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002908:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800290a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800290e:	60a3      	str	r3, [r4, #8]
      break;
 8002910:	e7cd      	b.n	80028ae <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8002912:	2b20      	cmp	r3, #32
 8002914:	d002      	beq.n	800291c <HAL_TIM_ConfigClockSource+0xd4>
 8002916:	d909      	bls.n	800292c <HAL_TIM_ConfigClockSource+0xe4>
 8002918:	2b30      	cmp	r3, #48	@ 0x30
 800291a:	d1c9      	bne.n	80028b0 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 800291c:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800291e:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002922:	430b      	orrs	r3, r1
 8002924:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8002928:	60a3      	str	r3, [r4, #8]
}
 800292a:	e7c0      	b.n	80028ae <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 800292c:	f033 0110 	bics.w	r1, r3, #16
 8002930:	d1be      	bne.n	80028b0 <HAL_TIM_ConfigClockSource+0x68>
 8002932:	e7f3      	b.n	800291c <HAL_TIM_ConfigClockSource+0xd4>
  __HAL_LOCK(htim);
 8002934:	2002      	movs	r0, #2
}
 8002936:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 8002938:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 800293a:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800293c:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800293e:	6a21      	ldr	r1, [r4, #32]
 8002940:	f021 0110 	bic.w	r1, r1, #16
 8002944:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002946:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002948:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800294c:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8002950:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002954:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002958:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800295a:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800295c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800295e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002962:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8002966:	60a3      	str	r3, [r4, #8]
}
 8002968:	e7a1      	b.n	80028ae <HAL_TIM_ConfigClockSource+0x66>
                               sClockSourceConfig->ClockPolarity,
 800296a:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800296c:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 800296e:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002970:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8002974:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002976:	6a23      	ldr	r3, [r4, #32]
 8002978:	f023 0301 	bic.w	r3, r3, #1
 800297c:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800297e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002980:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002984:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002988:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800298a:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800298c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800298e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002992:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8002996:	60a3      	str	r3, [r4, #8]
}
 8002998:	e789      	b.n	80028ae <HAL_TIM_ConfigClockSource+0x66>
 800299a:	bf00      	nop

0800299c <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 800299c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80029a0:	2a01      	cmp	r2, #1
 80029a2:	d050      	beq.n	8002a46 <HAL_TIM_SlaveConfigSynchro+0xaa>
 80029a4:	4603      	mov	r3, r0
{
 80029a6:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80029a8:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 80029aa:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80029ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_LOCK(htim);
 80029b0:	2001      	movs	r0, #1
 80029b2:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80029b6:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80029b8:	6848      	ldr	r0, [r1, #4]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80029ba:	680d      	ldr	r5, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 80029bc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80029c0:	4302      	orrs	r2, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 80029c2:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80029c6:	432a      	orrs	r2, r5
  switch (sSlaveConfig->InputTrigger)
 80029c8:	2850      	cmp	r0, #80	@ 0x50
  htim->Instance->SMCR = tmpsmcr;
 80029ca:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 80029cc:	d060      	beq.n	8002a90 <HAL_TIM_SlaveConfigSynchro+0xf4>
 80029ce:	d90f      	bls.n	80029f0 <HAL_TIM_SlaveConfigSynchro+0x54>
 80029d0:	2860      	cmp	r0, #96	@ 0x60
 80029d2:	d03a      	beq.n	8002a4a <HAL_TIM_SlaveConfigSynchro+0xae>
 80029d4:	2870      	cmp	r0, #112	@ 0x70
 80029d6:	d10e      	bne.n	80029f6 <HAL_TIM_SlaveConfigSynchro+0x5a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029d8:	e9d1 5202 	ldrd	r5, r2, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 80029dc:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029de:	432a      	orrs	r2, r5
 80029e0:	690d      	ldr	r5, [r1, #16]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029e2:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029e6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 80029ea:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80029ec:	60a2      	str	r2, [r4, #8]
 80029ee:	e00f      	b.n	8002a10 <HAL_TIM_SlaveConfigSynchro+0x74>
  switch (sSlaveConfig->InputTrigger)
 80029f0:	2840      	cmp	r0, #64	@ 0x40
 80029f2:	d03d      	beq.n	8002a70 <HAL_TIM_SlaveConfigSynchro+0xd4>
 80029f4:	d907      	bls.n	8002a06 <HAL_TIM_SlaveConfigSynchro+0x6a>
    htim->State = HAL_TIM_STATE_READY;
 80029f6:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 80029f8:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 80029fa:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80029fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8002a02:	bc30      	pop	{r4, r5}
 8002a04:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8002a06:	2820      	cmp	r0, #32
 8002a08:	d002      	beq.n	8002a10 <HAL_TIM_SlaveConfigSynchro+0x74>
 8002a0a:	d912      	bls.n	8002a32 <HAL_TIM_SlaveConfigSynchro+0x96>
 8002a0c:	2830      	cmp	r0, #48	@ 0x30
 8002a0e:	d1f2      	bne.n	80029f6 <HAL_TIM_SlaveConfigSynchro+0x5a>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8002a10:	68e2      	ldr	r2, [r4, #12]
 8002a12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a16:	60e2      	str	r2, [r4, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8002a18:	68e2      	ldr	r2, [r4, #12]
  __HAL_UNLOCK(htim);
 8002a1a:	2100      	movs	r1, #0
  htim->State = HAL_TIM_STATE_READY;
 8002a1c:	2501      	movs	r5, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8002a1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002a22:	60e2      	str	r2, [r4, #12]
  htim->State = HAL_TIM_STATE_READY;
 8002a24:	f883 503d 	strb.w	r5, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002a28:	f883 103c 	strb.w	r1, [r3, #60]	@ 0x3c
  return HAL_OK;
 8002a2c:	4608      	mov	r0, r1
}
 8002a2e:	bc30      	pop	{r4, r5}
 8002a30:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8002a32:	f030 0210 	bics.w	r2, r0, #16
 8002a36:	d0eb      	beq.n	8002a10 <HAL_TIM_SlaveConfigSynchro+0x74>
    htim->State = HAL_TIM_STATE_READY;
 8002a38:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8002a3a:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 8002a3c:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8002a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8002a44:	e7dd      	b.n	8002a02 <HAL_TIM_SlaveConfigSynchro+0x66>
  __HAL_LOCK(htim);
 8002a46:	2002      	movs	r0, #2
}
 8002a48:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 8002a4a:	6a22      	ldr	r2, [r4, #32]
                               sSlaveConfig->TriggerPolarity,
 8002a4c:	688d      	ldr	r5, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 8002a4e:	6908      	ldr	r0, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a50:	6a21      	ldr	r1, [r4, #32]
 8002a52:	f021 0110 	bic.w	r1, r1, #16
 8002a56:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a58:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a5a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a5e:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a62:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a66:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002a6a:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8002a6c:	6222      	str	r2, [r4, #32]
 8002a6e:	e7cf      	b.n	8002a10 <HAL_TIM_SlaveConfigSynchro+0x74>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8002a70:	2d05      	cmp	r5, #5
 8002a72:	d0c0      	beq.n	80029f6 <HAL_TIM_SlaveConfigSynchro+0x5a>
      tmpccer = htim->Instance->CCER;
 8002a74:	6a20      	ldr	r0, [r4, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8002a76:	6a22      	ldr	r2, [r4, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8002a78:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8002a7a:	f022 0201 	bic.w	r2, r2, #1
 8002a7e:	6222      	str	r2, [r4, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8002a80:	69a2      	ldr	r2, [r4, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a82:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8002a86:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8002a8a:	61a2      	str	r2, [r4, #24]
      htim->Instance->CCER = tmpccer;
 8002a8c:	6220      	str	r0, [r4, #32]
      break;
 8002a8e:	e7bf      	b.n	8002a10 <HAL_TIM_SlaveConfigSynchro+0x74>
                               sSlaveConfig->TriggerPolarity,
 8002a90:	688a      	ldr	r2, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 8002a92:	6908      	ldr	r0, [r1, #16]
  tmpccer = TIMx->CCER;
 8002a94:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a96:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8002a9a:	4311      	orrs	r1, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a9c:	6a22      	ldr	r2, [r4, #32]
 8002a9e:	f022 0201 	bic.w	r2, r2, #1
 8002aa2:	6222      	str	r2, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002aa4:	69a2      	ldr	r2, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002aa6:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002aaa:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002aae:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8002ab0:	6221      	str	r1, [r4, #32]
 8002ab2:	e7ad      	b.n	8002a10 <HAL_TIM_SlaveConfigSynchro+0x74>

08002ab4 <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 8002ab4:	290c      	cmp	r1, #12
 8002ab6:	d808      	bhi.n	8002aca <HAL_TIM_ReadCapturedValue+0x16>
 8002ab8:	e8df f001 	tbb	[pc, r1]
 8002abc:	07070712 	.word	0x07070712
 8002ac0:	0707070f 	.word	0x0707070f
 8002ac4:	0707070c 	.word	0x0707070c
 8002ac8:	09          	.byte	0x09
 8002ac9:	00          	.byte	0x00
 8002aca:	2000      	movs	r0, #0
}
 8002acc:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR4;
 8002ace:	6803      	ldr	r3, [r0, #0]
 8002ad0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
      break;
 8002ad2:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR3;
 8002ad4:	6803      	ldr	r3, [r0, #0]
 8002ad6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
      break;
 8002ad8:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 8002ada:	6803      	ldr	r3, [r0, #0]
 8002adc:	6b98      	ldr	r0, [r3, #56]	@ 0x38
      break;
 8002ade:	4770      	bx	lr
      tmpreg =  htim->Instance->CCR1;
 8002ae0:	6803      	ldr	r3, [r0, #0]
 8002ae2:	6b58      	ldr	r0, [r3, #52]	@ 0x34
      break;
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop

08002ae8 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop

08002aec <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop

08002af0 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop

08002af4 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop

08002af8 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8002af8:	6803      	ldr	r3, [r0, #0]
{
 8002afa:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8002afc:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002afe:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b00:	07a9      	lsls	r1, r5, #30
{
 8002b02:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b04:	d501      	bpl.n	8002b0a <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b06:	07b2      	lsls	r2, r6, #30
 8002b08:	d451      	bmi.n	8002bae <HAL_TIM_IRQHandler+0xb6>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b0a:	0769      	lsls	r1, r5, #29
 8002b0c:	d501      	bpl.n	8002b12 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b0e:	0772      	lsls	r2, r6, #29
 8002b10:	d43a      	bmi.n	8002b88 <HAL_TIM_IRQHandler+0x90>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b12:	072b      	lsls	r3, r5, #28
 8002b14:	d501      	bpl.n	8002b1a <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002b16:	0730      	lsls	r0, r6, #28
 8002b18:	d424      	bmi.n	8002b64 <HAL_TIM_IRQHandler+0x6c>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b1a:	06ea      	lsls	r2, r5, #27
 8002b1c:	d501      	bpl.n	8002b22 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b1e:	06f3      	lsls	r3, r6, #27
 8002b20:	d410      	bmi.n	8002b44 <HAL_TIM_IRQHandler+0x4c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b22:	07e8      	lsls	r0, r5, #31
 8002b24:	d501      	bpl.n	8002b2a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b26:	07f1      	lsls	r1, r6, #31
 8002b28:	d457      	bmi.n	8002bda <HAL_TIM_IRQHandler+0xe2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b2a:	062a      	lsls	r2, r5, #24
 8002b2c:	d501      	bpl.n	8002b32 <HAL_TIM_IRQHandler+0x3a>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b2e:	0633      	lsls	r3, r6, #24
 8002b30:	d45b      	bmi.n	8002bea <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b32:	0668      	lsls	r0, r5, #25
 8002b34:	d501      	bpl.n	8002b3a <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b36:	0671      	lsls	r1, r6, #25
 8002b38:	d45f      	bmi.n	8002bfa <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b3a:	06aa      	lsls	r2, r5, #26
 8002b3c:	d501      	bpl.n	8002b42 <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b3e:	06b3      	lsls	r3, r6, #26
 8002b40:	d442      	bmi.n	8002bc8 <HAL_TIM_IRQHandler+0xd0>
}
 8002b42:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b44:	6823      	ldr	r3, [r4, #0]
 8002b46:	f06f 0210 	mvn.w	r2, #16
 8002b4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b4c:	2208      	movs	r2, #8
 8002b4e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b50:	69db      	ldr	r3, [r3, #28]
 8002b52:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002b56:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b58:	d063      	beq.n	8002c22 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002b5a:	f7fe f9b9 	bl	8000ed0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	7723      	strb	r3, [r4, #28]
 8002b62:	e7de      	b.n	8002b22 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b64:	6823      	ldr	r3, [r4, #0]
 8002b66:	f06f 0208 	mvn.w	r2, #8
 8002b6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b6c:	2204      	movs	r2, #4
 8002b6e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8002b74:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b76:	d151      	bne.n	8002c1c <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b78:	f7ff ffb8 	bl	8002aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b7c:	4620      	mov	r0, r4
 8002b7e:	f7ff ffb7 	bl	8002af0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b82:	2300      	movs	r3, #0
 8002b84:	7723      	strb	r3, [r4, #28]
 8002b86:	e7c8      	b.n	8002b1a <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b88:	6823      	ldr	r3, [r4, #0]
 8002b8a:	f06f 0204 	mvn.w	r2, #4
 8002b8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b90:	2202      	movs	r2, #2
 8002b92:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b94:	699b      	ldr	r3, [r3, #24]
 8002b96:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002b9a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b9c:	d13b      	bne.n	8002c16 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b9e:	f7ff ffa5 	bl	8002aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ba2:	4620      	mov	r0, r4
 8002ba4:	f7ff ffa4 	bl	8002af0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	7723      	strb	r3, [r4, #28]
 8002bac:	e7b1      	b.n	8002b12 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002bae:	f06f 0202 	mvn.w	r2, #2
 8002bb2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	079b      	lsls	r3, r3, #30
 8002bbc:	d025      	beq.n	8002c0a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8002bbe:	f7fe f987 	bl	8000ed0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	7723      	strb	r3, [r4, #28]
 8002bc6:	e7a0      	b.n	8002b0a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002bc8:	6823      	ldr	r3, [r4, #0]
 8002bca:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8002bce:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002bd0:	611a      	str	r2, [r3, #16]
}
 8002bd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 8002bd6:	f000 b863 	b.w	8002ca0 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002bda:	6823      	ldr	r3, [r4, #0]
 8002bdc:	f06f 0201 	mvn.w	r2, #1
 8002be0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002be2:	4620      	mov	r0, r4
 8002be4:	f7ff ff80 	bl	8002ae8 <HAL_TIM_PeriodElapsedCallback>
 8002be8:	e79f      	b.n	8002b2a <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002bea:	6823      	ldr	r3, [r4, #0]
 8002bec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002bf0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002bf2:	4620      	mov	r0, r4
 8002bf4:	f000 f856 	bl	8002ca4 <HAL_TIMEx_BreakCallback>
 8002bf8:	e79b      	b.n	8002b32 <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002bfa:	6823      	ldr	r3, [r4, #0]
 8002bfc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c00:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002c02:	4620      	mov	r0, r4
 8002c04:	f7ff ff76 	bl	8002af4 <HAL_TIM_TriggerCallback>
 8002c08:	e797      	b.n	8002b3a <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c0a:	f7ff ff6f 	bl	8002aec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c0e:	4620      	mov	r0, r4
 8002c10:	f7ff ff6e 	bl	8002af0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002c14:	e7d5      	b.n	8002bc2 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c16:	f7fe f95b 	bl	8000ed0 <HAL_TIM_IC_CaptureCallback>
 8002c1a:	e7c5      	b.n	8002ba8 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c1c:	f7fe f958 	bl	8000ed0 <HAL_TIM_IC_CaptureCallback>
 8002c20:	e7af      	b.n	8002b82 <HAL_TIM_IRQHandler+0x8a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c22:	f7ff ff63 	bl	8002aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c26:	4620      	mov	r0, r4
 8002c28:	f7ff ff62 	bl	8002af0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002c2c:	e797      	b.n	8002b5e <HAL_TIM_IRQHandler+0x66>
 8002c2e:	bf00      	nop

08002c30 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c30:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002c34:	2a01      	cmp	r2, #1
 8002c36:	d02f      	beq.n	8002c98 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002c38:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c3a:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002c3c:	2002      	movs	r0, #2
{
 8002c3e:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8002c40:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002c44:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c46:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8002c48:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c4a:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c4e:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c50:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c52:	4812      	ldr	r0, [pc, #72]	@ (8002c9c <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8002c54:	4282      	cmp	r2, r0
 8002c56:	d012      	beq.n	8002c7e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002c58:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002c5c:	d00f      	beq.n	8002c7e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002c5e:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8002c62:	4282      	cmp	r2, r0
 8002c64:	d00b      	beq.n	8002c7e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002c66:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002c6a:	4282      	cmp	r2, r0
 8002c6c:	d007      	beq.n	8002c7e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002c6e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002c72:	4282      	cmp	r2, r0
 8002c74:	d003      	beq.n	8002c7e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002c76:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 8002c7a:	4282      	cmp	r2, r0
 8002c7c:	d104      	bne.n	8002c88 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c7e:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c80:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c84:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c86:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8002c88:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002c90:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8002c94:	bc30      	pop	{r4, r5}
 8002c96:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002c98:	2002      	movs	r0, #2
}
 8002c9a:	4770      	bx	lr
 8002c9c:	40010000 	.word	0x40010000

08002ca0 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop

08002ca4 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop

08002ca8 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ca8:	2800      	cmp	r0, #0
 8002caa:	f000 8087 	beq.w	8002dbc <HAL_UART_Init+0x114>
{
 8002cae:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cb0:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002cb4:	4604      	mov	r4, r0
 8002cb6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d079      	beq.n	8002db2 <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002cbe:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cc0:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8002cc2:	2224      	movs	r2, #36	@ 0x24
 8002cc4:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8002cc8:	68da      	ldr	r2, [r3, #12]
 8002cca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002cce:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cd0:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cd2:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cd4:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8002cd8:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cda:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cdc:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cde:	4302      	orrs	r2, r0
 8002ce0:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8002ce2:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ce4:	4302      	orrs	r2, r0
 8002ce6:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8002ce8:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 8002cec:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cf0:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cf6:	695a      	ldr	r2, [r3, #20]
 8002cf8:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002cfa:	4931      	ldr	r1, [pc, #196]	@ (8002dc0 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cfc:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d00:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d02:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d04:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d06:	d036      	beq.n	8002d76 <HAL_UART_Init+0xce>
 8002d08:	4a2e      	ldr	r2, [pc, #184]	@ (8002dc4 <HAL_UART_Init+0x11c>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d033      	beq.n	8002d76 <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d0e:	f7ff f8e7 	bl	8001ee0 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d12:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d14:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d16:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d1a:	e9d4 5300 	ldrd	r5, r3, [r4]
 8002d1e:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d22:	d02b      	beq.n	8002d7c <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d24:	009a      	lsls	r2, r3, #2
 8002d26:	0f9b      	lsrs	r3, r3, #30
 8002d28:	f7fd ff46 	bl	8000bb8 <__aeabi_uldivmod>
 8002d2c:	4a26      	ldr	r2, [pc, #152]	@ (8002dc8 <HAL_UART_Init+0x120>)
 8002d2e:	fba2 1300 	umull	r1, r3, r2, r0
 8002d32:	095b      	lsrs	r3, r3, #5
 8002d34:	2164      	movs	r1, #100	@ 0x64
 8002d36:	fb01 0013 	mls	r0, r1, r3, r0
 8002d3a:	0100      	lsls	r0, r0, #4
 8002d3c:	3032      	adds	r0, #50	@ 0x32
 8002d3e:	fba2 2000 	umull	r2, r0, r2, r0
 8002d42:	011b      	lsls	r3, r3, #4
 8002d44:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8002d48:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d4a:	692a      	ldr	r2, [r5, #16]
 8002d4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d50:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d52:	696a      	ldr	r2, [r5, #20]
 8002d54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d58:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 8002d5a:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d5c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8002d5e:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8002d60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d64:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d66:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d68:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d6c:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 8002d70:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d72:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8002d74:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d76:	f7ff f8c3 	bl	8001f00 <HAL_RCC_GetPCLK2Freq>
 8002d7a:	e7ca      	b.n	8002d12 <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d7c:	18da      	adds	r2, r3, r3
 8002d7e:	f04f 0300 	mov.w	r3, #0
 8002d82:	415b      	adcs	r3, r3
 8002d84:	f7fd ff18 	bl	8000bb8 <__aeabi_uldivmod>
 8002d88:	4a0f      	ldr	r2, [pc, #60]	@ (8002dc8 <HAL_UART_Init+0x120>)
 8002d8a:	fba2 3100 	umull	r3, r1, r2, r0
 8002d8e:	0949      	lsrs	r1, r1, #5
 8002d90:	2364      	movs	r3, #100	@ 0x64
 8002d92:	fb03 0311 	mls	r3, r3, r1, r0
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	3332      	adds	r3, #50	@ 0x32
 8002d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d9e:	f3c3 1242 	ubfx	r2, r3, #5, #3
 8002da2:	091b      	lsrs	r3, r3, #4
 8002da4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002da8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002dac:	4413      	add	r3, r2
 8002dae:	60ab      	str	r3, [r5, #8]
 8002db0:	e7cb      	b.n	8002d4a <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 8002db2:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8002db6:	f7fe fb3f 	bl	8001438 <HAL_UART_MspInit>
 8002dba:	e780      	b.n	8002cbe <HAL_UART_Init+0x16>
    return HAL_ERROR;
 8002dbc:	2001      	movs	r0, #1
}
 8002dbe:	4770      	bx	lr
 8002dc0:	40011000 	.word	0x40011000
 8002dc4:	40011400 	.word	0x40011400
 8002dc8:	51eb851f 	.word	0x51eb851f

08002dcc <HAL_UART_Transmit>:
{
 8002dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dd0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8002dd2:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8002dd6:	2820      	cmp	r0, #32
 8002dd8:	d14b      	bne.n	8002e72 <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 8002dda:	4688      	mov	r8, r1
 8002ddc:	b109      	cbz	r1, 8002de2 <HAL_UART_Transmit+0x16>
 8002dde:	4617      	mov	r7, r2
 8002de0:	b912      	cbnz	r2, 8002de8 <HAL_UART_Transmit+0x1c>
      return  HAL_ERROR;
 8002de2:	2001      	movs	r0, #1
}
 8002de4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002de8:	461d      	mov	r5, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dea:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dee:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002df0:	f8c4 9044 	str.w	r9, [r4, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002df4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8002df8:	f7fe fc3e 	bl	8001678 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dfc:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize = Size;
 8002dfe:	84a7      	strh	r7, [r4, #36]	@ 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8002e04:	84e7      	strh	r7, [r4, #38]	@ 0x26
    tickstart = HAL_GetTick();
 8002e06:	4606      	mov	r6, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e08:	d042      	beq.n	8002e90 <HAL_UART_Transmit+0xc4>
    while (huart->TxXferCount > 0U)
 8002e0a:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e0c:	6823      	ldr	r3, [r4, #0]
    while (huart->TxXferCount > 0U)
 8002e0e:	b292      	uxth	r2, r2
 8002e10:	b192      	cbz	r2, 8002e38 <HAL_UART_Transmit+0x6c>
 8002e12:	1c68      	adds	r0, r5, #1
 8002e14:	d122      	bne.n	8002e5c <HAL_UART_Transmit+0x90>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	0612      	lsls	r2, r2, #24
 8002e1a:	d5fc      	bpl.n	8002e16 <HAL_UART_Transmit+0x4a>
      if (pdata8bits == NULL)
 8002e1c:	f1b8 0f00 	cmp.w	r8, #0
 8002e20:	d022      	beq.n	8002e68 <HAL_UART_Transmit+0x9c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e22:	f818 2b01 	ldrb.w	r2, [r8], #1
 8002e26:	605a      	str	r2, [r3, #4]
      huart->TxXferCount--;
 8002e28:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8002e2a:	3a01      	subs	r2, #1
 8002e2c:	b292      	uxth	r2, r2
 8002e2e:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002e30:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8002e32:	b292      	uxth	r2, r2
 8002e34:	2a00      	cmp	r2, #0
 8002e36:	d1ec      	bne.n	8002e12 <HAL_UART_Transmit+0x46>
 8002e38:	1c69      	adds	r1, r5, #1
 8002e3a:	d125      	bne.n	8002e88 <HAL_UART_Transmit+0xbc>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	0652      	lsls	r2, r2, #25
 8002e40:	d5fc      	bpl.n	8002e3c <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8002e42:	2320      	movs	r3, #32
 8002e44:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8002e48:	2000      	movs	r0, #0
 8002e4a:	e7cb      	b.n	8002de4 <HAL_UART_Transmit+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e4c:	f7fe fc14 	bl	8001678 <HAL_GetTick>
 8002e50:	1b80      	subs	r0, r0, r6
 8002e52:	4285      	cmp	r5, r0
 8002e54:	d322      	bcc.n	8002e9c <HAL_UART_Transmit+0xd0>
 8002e56:	b30d      	cbz	r5, 8002e9c <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e58:	6823      	ldr	r3, [r4, #0]
 8002e5a:	68da      	ldr	r2, [r3, #12]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	0617      	lsls	r7, r2, #24
 8002e60:	d5f4      	bpl.n	8002e4c <HAL_UART_Transmit+0x80>
      if (pdata8bits == NULL)
 8002e62:	f1b8 0f00 	cmp.w	r8, #0
 8002e66:	d1dc      	bne.n	8002e22 <HAL_UART_Transmit+0x56>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e68:	f839 2b02 	ldrh.w	r2, [r9], #2
 8002e6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e70:	e7d9      	b.n	8002e26 <HAL_UART_Transmit+0x5a>
    return HAL_BUSY;
 8002e72:	2002      	movs	r0, #2
}
 8002e74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e78:	f7fe fbfe 	bl	8001678 <HAL_GetTick>
 8002e7c:	1b83      	subs	r3, r0, r6
 8002e7e:	429d      	cmp	r5, r3
 8002e80:	d30c      	bcc.n	8002e9c <HAL_UART_Transmit+0xd0>
 8002e82:	b15d      	cbz	r5, 8002e9c <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e84:	6823      	ldr	r3, [r4, #0]
 8002e86:	68da      	ldr	r2, [r3, #12]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	065b      	lsls	r3, r3, #25
 8002e8c:	d5f4      	bpl.n	8002e78 <HAL_UART_Transmit+0xac>
 8002e8e:	e7d8      	b.n	8002e42 <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e90:	6923      	ldr	r3, [r4, #16]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1b9      	bne.n	8002e0a <HAL_UART_Transmit+0x3e>
 8002e96:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 8002e98:	4698      	mov	r8, r3
 8002e9a:	e7b6      	b.n	8002e0a <HAL_UART_Transmit+0x3e>
        huart->gState = HAL_UART_STATE_READY;
 8002e9c:	2320      	movs	r3, #32
 8002e9e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 8002ea2:	2003      	movs	r0, #3
}
 8002ea4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002ea8 <__cvt>:
 8002ea8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002eac:	ec57 6b10 	vmov	r6, r7, d0
 8002eb0:	2f00      	cmp	r7, #0
 8002eb2:	460c      	mov	r4, r1
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	463b      	mov	r3, r7
 8002eb8:	bfbb      	ittet	lt
 8002eba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8002ebe:	461f      	movlt	r7, r3
 8002ec0:	2300      	movge	r3, #0
 8002ec2:	232d      	movlt	r3, #45	@ 0x2d
 8002ec4:	700b      	strb	r3, [r1, #0]
 8002ec6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002ec8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8002ecc:	4691      	mov	r9, r2
 8002ece:	f023 0820 	bic.w	r8, r3, #32
 8002ed2:	bfbc      	itt	lt
 8002ed4:	4632      	movlt	r2, r6
 8002ed6:	4616      	movlt	r6, r2
 8002ed8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002edc:	d005      	beq.n	8002eea <__cvt+0x42>
 8002ede:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002ee2:	d100      	bne.n	8002ee6 <__cvt+0x3e>
 8002ee4:	3401      	adds	r4, #1
 8002ee6:	2102      	movs	r1, #2
 8002ee8:	e000      	b.n	8002eec <__cvt+0x44>
 8002eea:	2103      	movs	r1, #3
 8002eec:	ab03      	add	r3, sp, #12
 8002eee:	9301      	str	r3, [sp, #4]
 8002ef0:	ab02      	add	r3, sp, #8
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	ec47 6b10 	vmov	d0, r6, r7
 8002ef8:	4653      	mov	r3, sl
 8002efa:	4622      	mov	r2, r4
 8002efc:	f000 fe54 	bl	8003ba8 <_dtoa_r>
 8002f00:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002f04:	4605      	mov	r5, r0
 8002f06:	d119      	bne.n	8002f3c <__cvt+0x94>
 8002f08:	f019 0f01 	tst.w	r9, #1
 8002f0c:	d00e      	beq.n	8002f2c <__cvt+0x84>
 8002f0e:	eb00 0904 	add.w	r9, r0, r4
 8002f12:	2200      	movs	r2, #0
 8002f14:	2300      	movs	r3, #0
 8002f16:	4630      	mov	r0, r6
 8002f18:	4639      	mov	r1, r7
 8002f1a:	f7fd fddd 	bl	8000ad8 <__aeabi_dcmpeq>
 8002f1e:	b108      	cbz	r0, 8002f24 <__cvt+0x7c>
 8002f20:	f8cd 900c 	str.w	r9, [sp, #12]
 8002f24:	2230      	movs	r2, #48	@ 0x30
 8002f26:	9b03      	ldr	r3, [sp, #12]
 8002f28:	454b      	cmp	r3, r9
 8002f2a:	d31e      	bcc.n	8002f6a <__cvt+0xc2>
 8002f2c:	9b03      	ldr	r3, [sp, #12]
 8002f2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002f30:	1b5b      	subs	r3, r3, r5
 8002f32:	4628      	mov	r0, r5
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	b004      	add	sp, #16
 8002f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002f40:	eb00 0904 	add.w	r9, r0, r4
 8002f44:	d1e5      	bne.n	8002f12 <__cvt+0x6a>
 8002f46:	7803      	ldrb	r3, [r0, #0]
 8002f48:	2b30      	cmp	r3, #48	@ 0x30
 8002f4a:	d10a      	bne.n	8002f62 <__cvt+0xba>
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	2300      	movs	r3, #0
 8002f50:	4630      	mov	r0, r6
 8002f52:	4639      	mov	r1, r7
 8002f54:	f7fd fdc0 	bl	8000ad8 <__aeabi_dcmpeq>
 8002f58:	b918      	cbnz	r0, 8002f62 <__cvt+0xba>
 8002f5a:	f1c4 0401 	rsb	r4, r4, #1
 8002f5e:	f8ca 4000 	str.w	r4, [sl]
 8002f62:	f8da 3000 	ldr.w	r3, [sl]
 8002f66:	4499      	add	r9, r3
 8002f68:	e7d3      	b.n	8002f12 <__cvt+0x6a>
 8002f6a:	1c59      	adds	r1, r3, #1
 8002f6c:	9103      	str	r1, [sp, #12]
 8002f6e:	701a      	strb	r2, [r3, #0]
 8002f70:	e7d9      	b.n	8002f26 <__cvt+0x7e>

08002f72 <__exponent>:
 8002f72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f74:	2900      	cmp	r1, #0
 8002f76:	bfba      	itte	lt
 8002f78:	4249      	neglt	r1, r1
 8002f7a:	232d      	movlt	r3, #45	@ 0x2d
 8002f7c:	232b      	movge	r3, #43	@ 0x2b
 8002f7e:	2909      	cmp	r1, #9
 8002f80:	7002      	strb	r2, [r0, #0]
 8002f82:	7043      	strb	r3, [r0, #1]
 8002f84:	dd29      	ble.n	8002fda <__exponent+0x68>
 8002f86:	f10d 0307 	add.w	r3, sp, #7
 8002f8a:	461d      	mov	r5, r3
 8002f8c:	270a      	movs	r7, #10
 8002f8e:	461a      	mov	r2, r3
 8002f90:	fbb1 f6f7 	udiv	r6, r1, r7
 8002f94:	fb07 1416 	mls	r4, r7, r6, r1
 8002f98:	3430      	adds	r4, #48	@ 0x30
 8002f9a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002f9e:	460c      	mov	r4, r1
 8002fa0:	2c63      	cmp	r4, #99	@ 0x63
 8002fa2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8002fa6:	4631      	mov	r1, r6
 8002fa8:	dcf1      	bgt.n	8002f8e <__exponent+0x1c>
 8002faa:	3130      	adds	r1, #48	@ 0x30
 8002fac:	1e94      	subs	r4, r2, #2
 8002fae:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002fb2:	1c41      	adds	r1, r0, #1
 8002fb4:	4623      	mov	r3, r4
 8002fb6:	42ab      	cmp	r3, r5
 8002fb8:	d30a      	bcc.n	8002fd0 <__exponent+0x5e>
 8002fba:	f10d 0309 	add.w	r3, sp, #9
 8002fbe:	1a9b      	subs	r3, r3, r2
 8002fc0:	42ac      	cmp	r4, r5
 8002fc2:	bf88      	it	hi
 8002fc4:	2300      	movhi	r3, #0
 8002fc6:	3302      	adds	r3, #2
 8002fc8:	4403      	add	r3, r0
 8002fca:	1a18      	subs	r0, r3, r0
 8002fcc:	b003      	add	sp, #12
 8002fce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fd0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002fd4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002fd8:	e7ed      	b.n	8002fb6 <__exponent+0x44>
 8002fda:	2330      	movs	r3, #48	@ 0x30
 8002fdc:	3130      	adds	r1, #48	@ 0x30
 8002fde:	7083      	strb	r3, [r0, #2]
 8002fe0:	70c1      	strb	r1, [r0, #3]
 8002fe2:	1d03      	adds	r3, r0, #4
 8002fe4:	e7f1      	b.n	8002fca <__exponent+0x58>
	...

08002fe8 <_printf_float>:
 8002fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fec:	b08d      	sub	sp, #52	@ 0x34
 8002fee:	460c      	mov	r4, r1
 8002ff0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8002ff4:	4616      	mov	r6, r2
 8002ff6:	461f      	mov	r7, r3
 8002ff8:	4605      	mov	r5, r0
 8002ffa:	f000 fcd5 	bl	80039a8 <_localeconv_r>
 8002ffe:	6803      	ldr	r3, [r0, #0]
 8003000:	9304      	str	r3, [sp, #16]
 8003002:	4618      	mov	r0, r3
 8003004:	f7fd f93c 	bl	8000280 <strlen>
 8003008:	2300      	movs	r3, #0
 800300a:	930a      	str	r3, [sp, #40]	@ 0x28
 800300c:	f8d8 3000 	ldr.w	r3, [r8]
 8003010:	9005      	str	r0, [sp, #20]
 8003012:	3307      	adds	r3, #7
 8003014:	f023 0307 	bic.w	r3, r3, #7
 8003018:	f103 0208 	add.w	r2, r3, #8
 800301c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003020:	f8d4 b000 	ldr.w	fp, [r4]
 8003024:	f8c8 2000 	str.w	r2, [r8]
 8003028:	e9d3 8900 	ldrd	r8, r9, [r3]
 800302c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003030:	9307      	str	r3, [sp, #28]
 8003032:	f8cd 8018 	str.w	r8, [sp, #24]
 8003036:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800303a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800303e:	4b9c      	ldr	r3, [pc, #624]	@ (80032b0 <_printf_float+0x2c8>)
 8003040:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003044:	f7fd fd7a 	bl	8000b3c <__aeabi_dcmpun>
 8003048:	bb70      	cbnz	r0, 80030a8 <_printf_float+0xc0>
 800304a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800304e:	4b98      	ldr	r3, [pc, #608]	@ (80032b0 <_printf_float+0x2c8>)
 8003050:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003054:	f7fd fd54 	bl	8000b00 <__aeabi_dcmple>
 8003058:	bb30      	cbnz	r0, 80030a8 <_printf_float+0xc0>
 800305a:	2200      	movs	r2, #0
 800305c:	2300      	movs	r3, #0
 800305e:	4640      	mov	r0, r8
 8003060:	4649      	mov	r1, r9
 8003062:	f7fd fd43 	bl	8000aec <__aeabi_dcmplt>
 8003066:	b110      	cbz	r0, 800306e <_printf_float+0x86>
 8003068:	232d      	movs	r3, #45	@ 0x2d
 800306a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800306e:	4a91      	ldr	r2, [pc, #580]	@ (80032b4 <_printf_float+0x2cc>)
 8003070:	4b91      	ldr	r3, [pc, #580]	@ (80032b8 <_printf_float+0x2d0>)
 8003072:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003076:	bf94      	ite	ls
 8003078:	4690      	movls	r8, r2
 800307a:	4698      	movhi	r8, r3
 800307c:	2303      	movs	r3, #3
 800307e:	6123      	str	r3, [r4, #16]
 8003080:	f02b 0304 	bic.w	r3, fp, #4
 8003084:	6023      	str	r3, [r4, #0]
 8003086:	f04f 0900 	mov.w	r9, #0
 800308a:	9700      	str	r7, [sp, #0]
 800308c:	4633      	mov	r3, r6
 800308e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003090:	4621      	mov	r1, r4
 8003092:	4628      	mov	r0, r5
 8003094:	f000 f9d2 	bl	800343c <_printf_common>
 8003098:	3001      	adds	r0, #1
 800309a:	f040 808d 	bne.w	80031b8 <_printf_float+0x1d0>
 800309e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030a2:	b00d      	add	sp, #52	@ 0x34
 80030a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030a8:	4642      	mov	r2, r8
 80030aa:	464b      	mov	r3, r9
 80030ac:	4640      	mov	r0, r8
 80030ae:	4649      	mov	r1, r9
 80030b0:	f7fd fd44 	bl	8000b3c <__aeabi_dcmpun>
 80030b4:	b140      	cbz	r0, 80030c8 <_printf_float+0xe0>
 80030b6:	464b      	mov	r3, r9
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	bfbc      	itt	lt
 80030bc:	232d      	movlt	r3, #45	@ 0x2d
 80030be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80030c2:	4a7e      	ldr	r2, [pc, #504]	@ (80032bc <_printf_float+0x2d4>)
 80030c4:	4b7e      	ldr	r3, [pc, #504]	@ (80032c0 <_printf_float+0x2d8>)
 80030c6:	e7d4      	b.n	8003072 <_printf_float+0x8a>
 80030c8:	6863      	ldr	r3, [r4, #4]
 80030ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80030ce:	9206      	str	r2, [sp, #24]
 80030d0:	1c5a      	adds	r2, r3, #1
 80030d2:	d13b      	bne.n	800314c <_printf_float+0x164>
 80030d4:	2306      	movs	r3, #6
 80030d6:	6063      	str	r3, [r4, #4]
 80030d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80030dc:	2300      	movs	r3, #0
 80030de:	6022      	str	r2, [r4, #0]
 80030e0:	9303      	str	r3, [sp, #12]
 80030e2:	ab0a      	add	r3, sp, #40	@ 0x28
 80030e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80030e8:	ab09      	add	r3, sp, #36	@ 0x24
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	6861      	ldr	r1, [r4, #4]
 80030ee:	ec49 8b10 	vmov	d0, r8, r9
 80030f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80030f6:	4628      	mov	r0, r5
 80030f8:	f7ff fed6 	bl	8002ea8 <__cvt>
 80030fc:	9b06      	ldr	r3, [sp, #24]
 80030fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003100:	2b47      	cmp	r3, #71	@ 0x47
 8003102:	4680      	mov	r8, r0
 8003104:	d129      	bne.n	800315a <_printf_float+0x172>
 8003106:	1cc8      	adds	r0, r1, #3
 8003108:	db02      	blt.n	8003110 <_printf_float+0x128>
 800310a:	6863      	ldr	r3, [r4, #4]
 800310c:	4299      	cmp	r1, r3
 800310e:	dd41      	ble.n	8003194 <_printf_float+0x1ac>
 8003110:	f1aa 0a02 	sub.w	sl, sl, #2
 8003114:	fa5f fa8a 	uxtb.w	sl, sl
 8003118:	3901      	subs	r1, #1
 800311a:	4652      	mov	r2, sl
 800311c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003120:	9109      	str	r1, [sp, #36]	@ 0x24
 8003122:	f7ff ff26 	bl	8002f72 <__exponent>
 8003126:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003128:	1813      	adds	r3, r2, r0
 800312a:	2a01      	cmp	r2, #1
 800312c:	4681      	mov	r9, r0
 800312e:	6123      	str	r3, [r4, #16]
 8003130:	dc02      	bgt.n	8003138 <_printf_float+0x150>
 8003132:	6822      	ldr	r2, [r4, #0]
 8003134:	07d2      	lsls	r2, r2, #31
 8003136:	d501      	bpl.n	800313c <_printf_float+0x154>
 8003138:	3301      	adds	r3, #1
 800313a:	6123      	str	r3, [r4, #16]
 800313c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003140:	2b00      	cmp	r3, #0
 8003142:	d0a2      	beq.n	800308a <_printf_float+0xa2>
 8003144:	232d      	movs	r3, #45	@ 0x2d
 8003146:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800314a:	e79e      	b.n	800308a <_printf_float+0xa2>
 800314c:	9a06      	ldr	r2, [sp, #24]
 800314e:	2a47      	cmp	r2, #71	@ 0x47
 8003150:	d1c2      	bne.n	80030d8 <_printf_float+0xf0>
 8003152:	2b00      	cmp	r3, #0
 8003154:	d1c0      	bne.n	80030d8 <_printf_float+0xf0>
 8003156:	2301      	movs	r3, #1
 8003158:	e7bd      	b.n	80030d6 <_printf_float+0xee>
 800315a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800315e:	d9db      	bls.n	8003118 <_printf_float+0x130>
 8003160:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003164:	d118      	bne.n	8003198 <_printf_float+0x1b0>
 8003166:	2900      	cmp	r1, #0
 8003168:	6863      	ldr	r3, [r4, #4]
 800316a:	dd0b      	ble.n	8003184 <_printf_float+0x19c>
 800316c:	6121      	str	r1, [r4, #16]
 800316e:	b913      	cbnz	r3, 8003176 <_printf_float+0x18e>
 8003170:	6822      	ldr	r2, [r4, #0]
 8003172:	07d0      	lsls	r0, r2, #31
 8003174:	d502      	bpl.n	800317c <_printf_float+0x194>
 8003176:	3301      	adds	r3, #1
 8003178:	440b      	add	r3, r1
 800317a:	6123      	str	r3, [r4, #16]
 800317c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800317e:	f04f 0900 	mov.w	r9, #0
 8003182:	e7db      	b.n	800313c <_printf_float+0x154>
 8003184:	b913      	cbnz	r3, 800318c <_printf_float+0x1a4>
 8003186:	6822      	ldr	r2, [r4, #0]
 8003188:	07d2      	lsls	r2, r2, #31
 800318a:	d501      	bpl.n	8003190 <_printf_float+0x1a8>
 800318c:	3302      	adds	r3, #2
 800318e:	e7f4      	b.n	800317a <_printf_float+0x192>
 8003190:	2301      	movs	r3, #1
 8003192:	e7f2      	b.n	800317a <_printf_float+0x192>
 8003194:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003198:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800319a:	4299      	cmp	r1, r3
 800319c:	db05      	blt.n	80031aa <_printf_float+0x1c2>
 800319e:	6823      	ldr	r3, [r4, #0]
 80031a0:	6121      	str	r1, [r4, #16]
 80031a2:	07d8      	lsls	r0, r3, #31
 80031a4:	d5ea      	bpl.n	800317c <_printf_float+0x194>
 80031a6:	1c4b      	adds	r3, r1, #1
 80031a8:	e7e7      	b.n	800317a <_printf_float+0x192>
 80031aa:	2900      	cmp	r1, #0
 80031ac:	bfd4      	ite	le
 80031ae:	f1c1 0202 	rsble	r2, r1, #2
 80031b2:	2201      	movgt	r2, #1
 80031b4:	4413      	add	r3, r2
 80031b6:	e7e0      	b.n	800317a <_printf_float+0x192>
 80031b8:	6823      	ldr	r3, [r4, #0]
 80031ba:	055a      	lsls	r2, r3, #21
 80031bc:	d407      	bmi.n	80031ce <_printf_float+0x1e6>
 80031be:	6923      	ldr	r3, [r4, #16]
 80031c0:	4642      	mov	r2, r8
 80031c2:	4631      	mov	r1, r6
 80031c4:	4628      	mov	r0, r5
 80031c6:	47b8      	blx	r7
 80031c8:	3001      	adds	r0, #1
 80031ca:	d12b      	bne.n	8003224 <_printf_float+0x23c>
 80031cc:	e767      	b.n	800309e <_printf_float+0xb6>
 80031ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80031d2:	f240 80dd 	bls.w	8003390 <_printf_float+0x3a8>
 80031d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80031da:	2200      	movs	r2, #0
 80031dc:	2300      	movs	r3, #0
 80031de:	f7fd fc7b 	bl	8000ad8 <__aeabi_dcmpeq>
 80031e2:	2800      	cmp	r0, #0
 80031e4:	d033      	beq.n	800324e <_printf_float+0x266>
 80031e6:	4a37      	ldr	r2, [pc, #220]	@ (80032c4 <_printf_float+0x2dc>)
 80031e8:	2301      	movs	r3, #1
 80031ea:	4631      	mov	r1, r6
 80031ec:	4628      	mov	r0, r5
 80031ee:	47b8      	blx	r7
 80031f0:	3001      	adds	r0, #1
 80031f2:	f43f af54 	beq.w	800309e <_printf_float+0xb6>
 80031f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80031fa:	4543      	cmp	r3, r8
 80031fc:	db02      	blt.n	8003204 <_printf_float+0x21c>
 80031fe:	6823      	ldr	r3, [r4, #0]
 8003200:	07d8      	lsls	r0, r3, #31
 8003202:	d50f      	bpl.n	8003224 <_printf_float+0x23c>
 8003204:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003208:	4631      	mov	r1, r6
 800320a:	4628      	mov	r0, r5
 800320c:	47b8      	blx	r7
 800320e:	3001      	adds	r0, #1
 8003210:	f43f af45 	beq.w	800309e <_printf_float+0xb6>
 8003214:	f04f 0900 	mov.w	r9, #0
 8003218:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800321c:	f104 0a1a 	add.w	sl, r4, #26
 8003220:	45c8      	cmp	r8, r9
 8003222:	dc09      	bgt.n	8003238 <_printf_float+0x250>
 8003224:	6823      	ldr	r3, [r4, #0]
 8003226:	079b      	lsls	r3, r3, #30
 8003228:	f100 8103 	bmi.w	8003432 <_printf_float+0x44a>
 800322c:	68e0      	ldr	r0, [r4, #12]
 800322e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003230:	4298      	cmp	r0, r3
 8003232:	bfb8      	it	lt
 8003234:	4618      	movlt	r0, r3
 8003236:	e734      	b.n	80030a2 <_printf_float+0xba>
 8003238:	2301      	movs	r3, #1
 800323a:	4652      	mov	r2, sl
 800323c:	4631      	mov	r1, r6
 800323e:	4628      	mov	r0, r5
 8003240:	47b8      	blx	r7
 8003242:	3001      	adds	r0, #1
 8003244:	f43f af2b 	beq.w	800309e <_printf_float+0xb6>
 8003248:	f109 0901 	add.w	r9, r9, #1
 800324c:	e7e8      	b.n	8003220 <_printf_float+0x238>
 800324e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003250:	2b00      	cmp	r3, #0
 8003252:	dc39      	bgt.n	80032c8 <_printf_float+0x2e0>
 8003254:	4a1b      	ldr	r2, [pc, #108]	@ (80032c4 <_printf_float+0x2dc>)
 8003256:	2301      	movs	r3, #1
 8003258:	4631      	mov	r1, r6
 800325a:	4628      	mov	r0, r5
 800325c:	47b8      	blx	r7
 800325e:	3001      	adds	r0, #1
 8003260:	f43f af1d 	beq.w	800309e <_printf_float+0xb6>
 8003264:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003268:	ea59 0303 	orrs.w	r3, r9, r3
 800326c:	d102      	bne.n	8003274 <_printf_float+0x28c>
 800326e:	6823      	ldr	r3, [r4, #0]
 8003270:	07d9      	lsls	r1, r3, #31
 8003272:	d5d7      	bpl.n	8003224 <_printf_float+0x23c>
 8003274:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003278:	4631      	mov	r1, r6
 800327a:	4628      	mov	r0, r5
 800327c:	47b8      	blx	r7
 800327e:	3001      	adds	r0, #1
 8003280:	f43f af0d 	beq.w	800309e <_printf_float+0xb6>
 8003284:	f04f 0a00 	mov.w	sl, #0
 8003288:	f104 0b1a 	add.w	fp, r4, #26
 800328c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800328e:	425b      	negs	r3, r3
 8003290:	4553      	cmp	r3, sl
 8003292:	dc01      	bgt.n	8003298 <_printf_float+0x2b0>
 8003294:	464b      	mov	r3, r9
 8003296:	e793      	b.n	80031c0 <_printf_float+0x1d8>
 8003298:	2301      	movs	r3, #1
 800329a:	465a      	mov	r2, fp
 800329c:	4631      	mov	r1, r6
 800329e:	4628      	mov	r0, r5
 80032a0:	47b8      	blx	r7
 80032a2:	3001      	adds	r0, #1
 80032a4:	f43f aefb 	beq.w	800309e <_printf_float+0xb6>
 80032a8:	f10a 0a01 	add.w	sl, sl, #1
 80032ac:	e7ee      	b.n	800328c <_printf_float+0x2a4>
 80032ae:	bf00      	nop
 80032b0:	7fefffff 	.word	0x7fefffff
 80032b4:	08005904 	.word	0x08005904
 80032b8:	08005908 	.word	0x08005908
 80032bc:	0800590c 	.word	0x0800590c
 80032c0:	08005910 	.word	0x08005910
 80032c4:	08005914 	.word	0x08005914
 80032c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80032ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80032ce:	4553      	cmp	r3, sl
 80032d0:	bfa8      	it	ge
 80032d2:	4653      	movge	r3, sl
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	4699      	mov	r9, r3
 80032d8:	dc36      	bgt.n	8003348 <_printf_float+0x360>
 80032da:	f04f 0b00 	mov.w	fp, #0
 80032de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80032e2:	f104 021a 	add.w	r2, r4, #26
 80032e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80032e8:	9306      	str	r3, [sp, #24]
 80032ea:	eba3 0309 	sub.w	r3, r3, r9
 80032ee:	455b      	cmp	r3, fp
 80032f0:	dc31      	bgt.n	8003356 <_printf_float+0x36e>
 80032f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80032f4:	459a      	cmp	sl, r3
 80032f6:	dc3a      	bgt.n	800336e <_printf_float+0x386>
 80032f8:	6823      	ldr	r3, [r4, #0]
 80032fa:	07da      	lsls	r2, r3, #31
 80032fc:	d437      	bmi.n	800336e <_printf_float+0x386>
 80032fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003300:	ebaa 0903 	sub.w	r9, sl, r3
 8003304:	9b06      	ldr	r3, [sp, #24]
 8003306:	ebaa 0303 	sub.w	r3, sl, r3
 800330a:	4599      	cmp	r9, r3
 800330c:	bfa8      	it	ge
 800330e:	4699      	movge	r9, r3
 8003310:	f1b9 0f00 	cmp.w	r9, #0
 8003314:	dc33      	bgt.n	800337e <_printf_float+0x396>
 8003316:	f04f 0800 	mov.w	r8, #0
 800331a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800331e:	f104 0b1a 	add.w	fp, r4, #26
 8003322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003324:	ebaa 0303 	sub.w	r3, sl, r3
 8003328:	eba3 0309 	sub.w	r3, r3, r9
 800332c:	4543      	cmp	r3, r8
 800332e:	f77f af79 	ble.w	8003224 <_printf_float+0x23c>
 8003332:	2301      	movs	r3, #1
 8003334:	465a      	mov	r2, fp
 8003336:	4631      	mov	r1, r6
 8003338:	4628      	mov	r0, r5
 800333a:	47b8      	blx	r7
 800333c:	3001      	adds	r0, #1
 800333e:	f43f aeae 	beq.w	800309e <_printf_float+0xb6>
 8003342:	f108 0801 	add.w	r8, r8, #1
 8003346:	e7ec      	b.n	8003322 <_printf_float+0x33a>
 8003348:	4642      	mov	r2, r8
 800334a:	4631      	mov	r1, r6
 800334c:	4628      	mov	r0, r5
 800334e:	47b8      	blx	r7
 8003350:	3001      	adds	r0, #1
 8003352:	d1c2      	bne.n	80032da <_printf_float+0x2f2>
 8003354:	e6a3      	b.n	800309e <_printf_float+0xb6>
 8003356:	2301      	movs	r3, #1
 8003358:	4631      	mov	r1, r6
 800335a:	4628      	mov	r0, r5
 800335c:	9206      	str	r2, [sp, #24]
 800335e:	47b8      	blx	r7
 8003360:	3001      	adds	r0, #1
 8003362:	f43f ae9c 	beq.w	800309e <_printf_float+0xb6>
 8003366:	9a06      	ldr	r2, [sp, #24]
 8003368:	f10b 0b01 	add.w	fp, fp, #1
 800336c:	e7bb      	b.n	80032e6 <_printf_float+0x2fe>
 800336e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003372:	4631      	mov	r1, r6
 8003374:	4628      	mov	r0, r5
 8003376:	47b8      	blx	r7
 8003378:	3001      	adds	r0, #1
 800337a:	d1c0      	bne.n	80032fe <_printf_float+0x316>
 800337c:	e68f      	b.n	800309e <_printf_float+0xb6>
 800337e:	9a06      	ldr	r2, [sp, #24]
 8003380:	464b      	mov	r3, r9
 8003382:	4442      	add	r2, r8
 8003384:	4631      	mov	r1, r6
 8003386:	4628      	mov	r0, r5
 8003388:	47b8      	blx	r7
 800338a:	3001      	adds	r0, #1
 800338c:	d1c3      	bne.n	8003316 <_printf_float+0x32e>
 800338e:	e686      	b.n	800309e <_printf_float+0xb6>
 8003390:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003394:	f1ba 0f01 	cmp.w	sl, #1
 8003398:	dc01      	bgt.n	800339e <_printf_float+0x3b6>
 800339a:	07db      	lsls	r3, r3, #31
 800339c:	d536      	bpl.n	800340c <_printf_float+0x424>
 800339e:	2301      	movs	r3, #1
 80033a0:	4642      	mov	r2, r8
 80033a2:	4631      	mov	r1, r6
 80033a4:	4628      	mov	r0, r5
 80033a6:	47b8      	blx	r7
 80033a8:	3001      	adds	r0, #1
 80033aa:	f43f ae78 	beq.w	800309e <_printf_float+0xb6>
 80033ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80033b2:	4631      	mov	r1, r6
 80033b4:	4628      	mov	r0, r5
 80033b6:	47b8      	blx	r7
 80033b8:	3001      	adds	r0, #1
 80033ba:	f43f ae70 	beq.w	800309e <_printf_float+0xb6>
 80033be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80033c2:	2200      	movs	r2, #0
 80033c4:	2300      	movs	r3, #0
 80033c6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80033ca:	f7fd fb85 	bl	8000ad8 <__aeabi_dcmpeq>
 80033ce:	b9c0      	cbnz	r0, 8003402 <_printf_float+0x41a>
 80033d0:	4653      	mov	r3, sl
 80033d2:	f108 0201 	add.w	r2, r8, #1
 80033d6:	4631      	mov	r1, r6
 80033d8:	4628      	mov	r0, r5
 80033da:	47b8      	blx	r7
 80033dc:	3001      	adds	r0, #1
 80033de:	d10c      	bne.n	80033fa <_printf_float+0x412>
 80033e0:	e65d      	b.n	800309e <_printf_float+0xb6>
 80033e2:	2301      	movs	r3, #1
 80033e4:	465a      	mov	r2, fp
 80033e6:	4631      	mov	r1, r6
 80033e8:	4628      	mov	r0, r5
 80033ea:	47b8      	blx	r7
 80033ec:	3001      	adds	r0, #1
 80033ee:	f43f ae56 	beq.w	800309e <_printf_float+0xb6>
 80033f2:	f108 0801 	add.w	r8, r8, #1
 80033f6:	45d0      	cmp	r8, sl
 80033f8:	dbf3      	blt.n	80033e2 <_printf_float+0x3fa>
 80033fa:	464b      	mov	r3, r9
 80033fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003400:	e6df      	b.n	80031c2 <_printf_float+0x1da>
 8003402:	f04f 0800 	mov.w	r8, #0
 8003406:	f104 0b1a 	add.w	fp, r4, #26
 800340a:	e7f4      	b.n	80033f6 <_printf_float+0x40e>
 800340c:	2301      	movs	r3, #1
 800340e:	4642      	mov	r2, r8
 8003410:	e7e1      	b.n	80033d6 <_printf_float+0x3ee>
 8003412:	2301      	movs	r3, #1
 8003414:	464a      	mov	r2, r9
 8003416:	4631      	mov	r1, r6
 8003418:	4628      	mov	r0, r5
 800341a:	47b8      	blx	r7
 800341c:	3001      	adds	r0, #1
 800341e:	f43f ae3e 	beq.w	800309e <_printf_float+0xb6>
 8003422:	f108 0801 	add.w	r8, r8, #1
 8003426:	68e3      	ldr	r3, [r4, #12]
 8003428:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800342a:	1a5b      	subs	r3, r3, r1
 800342c:	4543      	cmp	r3, r8
 800342e:	dcf0      	bgt.n	8003412 <_printf_float+0x42a>
 8003430:	e6fc      	b.n	800322c <_printf_float+0x244>
 8003432:	f04f 0800 	mov.w	r8, #0
 8003436:	f104 0919 	add.w	r9, r4, #25
 800343a:	e7f4      	b.n	8003426 <_printf_float+0x43e>

0800343c <_printf_common>:
 800343c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003440:	4616      	mov	r6, r2
 8003442:	4698      	mov	r8, r3
 8003444:	688a      	ldr	r2, [r1, #8]
 8003446:	690b      	ldr	r3, [r1, #16]
 8003448:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800344c:	4293      	cmp	r3, r2
 800344e:	bfb8      	it	lt
 8003450:	4613      	movlt	r3, r2
 8003452:	6033      	str	r3, [r6, #0]
 8003454:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003458:	4607      	mov	r7, r0
 800345a:	460c      	mov	r4, r1
 800345c:	b10a      	cbz	r2, 8003462 <_printf_common+0x26>
 800345e:	3301      	adds	r3, #1
 8003460:	6033      	str	r3, [r6, #0]
 8003462:	6823      	ldr	r3, [r4, #0]
 8003464:	0699      	lsls	r1, r3, #26
 8003466:	bf42      	ittt	mi
 8003468:	6833      	ldrmi	r3, [r6, #0]
 800346a:	3302      	addmi	r3, #2
 800346c:	6033      	strmi	r3, [r6, #0]
 800346e:	6825      	ldr	r5, [r4, #0]
 8003470:	f015 0506 	ands.w	r5, r5, #6
 8003474:	d106      	bne.n	8003484 <_printf_common+0x48>
 8003476:	f104 0a19 	add.w	sl, r4, #25
 800347a:	68e3      	ldr	r3, [r4, #12]
 800347c:	6832      	ldr	r2, [r6, #0]
 800347e:	1a9b      	subs	r3, r3, r2
 8003480:	42ab      	cmp	r3, r5
 8003482:	dc26      	bgt.n	80034d2 <_printf_common+0x96>
 8003484:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003488:	6822      	ldr	r2, [r4, #0]
 800348a:	3b00      	subs	r3, #0
 800348c:	bf18      	it	ne
 800348e:	2301      	movne	r3, #1
 8003490:	0692      	lsls	r2, r2, #26
 8003492:	d42b      	bmi.n	80034ec <_printf_common+0xb0>
 8003494:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003498:	4641      	mov	r1, r8
 800349a:	4638      	mov	r0, r7
 800349c:	47c8      	blx	r9
 800349e:	3001      	adds	r0, #1
 80034a0:	d01e      	beq.n	80034e0 <_printf_common+0xa4>
 80034a2:	6823      	ldr	r3, [r4, #0]
 80034a4:	6922      	ldr	r2, [r4, #16]
 80034a6:	f003 0306 	and.w	r3, r3, #6
 80034aa:	2b04      	cmp	r3, #4
 80034ac:	bf02      	ittt	eq
 80034ae:	68e5      	ldreq	r5, [r4, #12]
 80034b0:	6833      	ldreq	r3, [r6, #0]
 80034b2:	1aed      	subeq	r5, r5, r3
 80034b4:	68a3      	ldr	r3, [r4, #8]
 80034b6:	bf0c      	ite	eq
 80034b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80034bc:	2500      	movne	r5, #0
 80034be:	4293      	cmp	r3, r2
 80034c0:	bfc4      	itt	gt
 80034c2:	1a9b      	subgt	r3, r3, r2
 80034c4:	18ed      	addgt	r5, r5, r3
 80034c6:	2600      	movs	r6, #0
 80034c8:	341a      	adds	r4, #26
 80034ca:	42b5      	cmp	r5, r6
 80034cc:	d11a      	bne.n	8003504 <_printf_common+0xc8>
 80034ce:	2000      	movs	r0, #0
 80034d0:	e008      	b.n	80034e4 <_printf_common+0xa8>
 80034d2:	2301      	movs	r3, #1
 80034d4:	4652      	mov	r2, sl
 80034d6:	4641      	mov	r1, r8
 80034d8:	4638      	mov	r0, r7
 80034da:	47c8      	blx	r9
 80034dc:	3001      	adds	r0, #1
 80034de:	d103      	bne.n	80034e8 <_printf_common+0xac>
 80034e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80034e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034e8:	3501      	adds	r5, #1
 80034ea:	e7c6      	b.n	800347a <_printf_common+0x3e>
 80034ec:	18e1      	adds	r1, r4, r3
 80034ee:	1c5a      	adds	r2, r3, #1
 80034f0:	2030      	movs	r0, #48	@ 0x30
 80034f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80034f6:	4422      	add	r2, r4
 80034f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80034fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003500:	3302      	adds	r3, #2
 8003502:	e7c7      	b.n	8003494 <_printf_common+0x58>
 8003504:	2301      	movs	r3, #1
 8003506:	4622      	mov	r2, r4
 8003508:	4641      	mov	r1, r8
 800350a:	4638      	mov	r0, r7
 800350c:	47c8      	blx	r9
 800350e:	3001      	adds	r0, #1
 8003510:	d0e6      	beq.n	80034e0 <_printf_common+0xa4>
 8003512:	3601      	adds	r6, #1
 8003514:	e7d9      	b.n	80034ca <_printf_common+0x8e>
	...

08003518 <_printf_i>:
 8003518:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800351c:	7e0f      	ldrb	r7, [r1, #24]
 800351e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003520:	2f78      	cmp	r7, #120	@ 0x78
 8003522:	4691      	mov	r9, r2
 8003524:	4680      	mov	r8, r0
 8003526:	460c      	mov	r4, r1
 8003528:	469a      	mov	sl, r3
 800352a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800352e:	d807      	bhi.n	8003540 <_printf_i+0x28>
 8003530:	2f62      	cmp	r7, #98	@ 0x62
 8003532:	d80a      	bhi.n	800354a <_printf_i+0x32>
 8003534:	2f00      	cmp	r7, #0
 8003536:	f000 80d2 	beq.w	80036de <_printf_i+0x1c6>
 800353a:	2f58      	cmp	r7, #88	@ 0x58
 800353c:	f000 80b9 	beq.w	80036b2 <_printf_i+0x19a>
 8003540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003544:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003548:	e03a      	b.n	80035c0 <_printf_i+0xa8>
 800354a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800354e:	2b15      	cmp	r3, #21
 8003550:	d8f6      	bhi.n	8003540 <_printf_i+0x28>
 8003552:	a101      	add	r1, pc, #4	@ (adr r1, 8003558 <_printf_i+0x40>)
 8003554:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003558:	080035b1 	.word	0x080035b1
 800355c:	080035c5 	.word	0x080035c5
 8003560:	08003541 	.word	0x08003541
 8003564:	08003541 	.word	0x08003541
 8003568:	08003541 	.word	0x08003541
 800356c:	08003541 	.word	0x08003541
 8003570:	080035c5 	.word	0x080035c5
 8003574:	08003541 	.word	0x08003541
 8003578:	08003541 	.word	0x08003541
 800357c:	08003541 	.word	0x08003541
 8003580:	08003541 	.word	0x08003541
 8003584:	080036c5 	.word	0x080036c5
 8003588:	080035ef 	.word	0x080035ef
 800358c:	0800367f 	.word	0x0800367f
 8003590:	08003541 	.word	0x08003541
 8003594:	08003541 	.word	0x08003541
 8003598:	080036e7 	.word	0x080036e7
 800359c:	08003541 	.word	0x08003541
 80035a0:	080035ef 	.word	0x080035ef
 80035a4:	08003541 	.word	0x08003541
 80035a8:	08003541 	.word	0x08003541
 80035ac:	08003687 	.word	0x08003687
 80035b0:	6833      	ldr	r3, [r6, #0]
 80035b2:	1d1a      	adds	r2, r3, #4
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	6032      	str	r2, [r6, #0]
 80035b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80035bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80035c0:	2301      	movs	r3, #1
 80035c2:	e09d      	b.n	8003700 <_printf_i+0x1e8>
 80035c4:	6833      	ldr	r3, [r6, #0]
 80035c6:	6820      	ldr	r0, [r4, #0]
 80035c8:	1d19      	adds	r1, r3, #4
 80035ca:	6031      	str	r1, [r6, #0]
 80035cc:	0606      	lsls	r6, r0, #24
 80035ce:	d501      	bpl.n	80035d4 <_printf_i+0xbc>
 80035d0:	681d      	ldr	r5, [r3, #0]
 80035d2:	e003      	b.n	80035dc <_printf_i+0xc4>
 80035d4:	0645      	lsls	r5, r0, #25
 80035d6:	d5fb      	bpl.n	80035d0 <_printf_i+0xb8>
 80035d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80035dc:	2d00      	cmp	r5, #0
 80035de:	da03      	bge.n	80035e8 <_printf_i+0xd0>
 80035e0:	232d      	movs	r3, #45	@ 0x2d
 80035e2:	426d      	negs	r5, r5
 80035e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80035e8:	4859      	ldr	r0, [pc, #356]	@ (8003750 <_printf_i+0x238>)
 80035ea:	230a      	movs	r3, #10
 80035ec:	e011      	b.n	8003612 <_printf_i+0xfa>
 80035ee:	6821      	ldr	r1, [r4, #0]
 80035f0:	6833      	ldr	r3, [r6, #0]
 80035f2:	0608      	lsls	r0, r1, #24
 80035f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80035f8:	d402      	bmi.n	8003600 <_printf_i+0xe8>
 80035fa:	0649      	lsls	r1, r1, #25
 80035fc:	bf48      	it	mi
 80035fe:	b2ad      	uxthmi	r5, r5
 8003600:	2f6f      	cmp	r7, #111	@ 0x6f
 8003602:	4853      	ldr	r0, [pc, #332]	@ (8003750 <_printf_i+0x238>)
 8003604:	6033      	str	r3, [r6, #0]
 8003606:	bf14      	ite	ne
 8003608:	230a      	movne	r3, #10
 800360a:	2308      	moveq	r3, #8
 800360c:	2100      	movs	r1, #0
 800360e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003612:	6866      	ldr	r6, [r4, #4]
 8003614:	60a6      	str	r6, [r4, #8]
 8003616:	2e00      	cmp	r6, #0
 8003618:	bfa2      	ittt	ge
 800361a:	6821      	ldrge	r1, [r4, #0]
 800361c:	f021 0104 	bicge.w	r1, r1, #4
 8003620:	6021      	strge	r1, [r4, #0]
 8003622:	b90d      	cbnz	r5, 8003628 <_printf_i+0x110>
 8003624:	2e00      	cmp	r6, #0
 8003626:	d04b      	beq.n	80036c0 <_printf_i+0x1a8>
 8003628:	4616      	mov	r6, r2
 800362a:	fbb5 f1f3 	udiv	r1, r5, r3
 800362e:	fb03 5711 	mls	r7, r3, r1, r5
 8003632:	5dc7      	ldrb	r7, [r0, r7]
 8003634:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003638:	462f      	mov	r7, r5
 800363a:	42bb      	cmp	r3, r7
 800363c:	460d      	mov	r5, r1
 800363e:	d9f4      	bls.n	800362a <_printf_i+0x112>
 8003640:	2b08      	cmp	r3, #8
 8003642:	d10b      	bne.n	800365c <_printf_i+0x144>
 8003644:	6823      	ldr	r3, [r4, #0]
 8003646:	07df      	lsls	r7, r3, #31
 8003648:	d508      	bpl.n	800365c <_printf_i+0x144>
 800364a:	6923      	ldr	r3, [r4, #16]
 800364c:	6861      	ldr	r1, [r4, #4]
 800364e:	4299      	cmp	r1, r3
 8003650:	bfde      	ittt	le
 8003652:	2330      	movle	r3, #48	@ 0x30
 8003654:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003658:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800365c:	1b92      	subs	r2, r2, r6
 800365e:	6122      	str	r2, [r4, #16]
 8003660:	f8cd a000 	str.w	sl, [sp]
 8003664:	464b      	mov	r3, r9
 8003666:	aa03      	add	r2, sp, #12
 8003668:	4621      	mov	r1, r4
 800366a:	4640      	mov	r0, r8
 800366c:	f7ff fee6 	bl	800343c <_printf_common>
 8003670:	3001      	adds	r0, #1
 8003672:	d14a      	bne.n	800370a <_printf_i+0x1f2>
 8003674:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003678:	b004      	add	sp, #16
 800367a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	f043 0320 	orr.w	r3, r3, #32
 8003684:	6023      	str	r3, [r4, #0]
 8003686:	4833      	ldr	r0, [pc, #204]	@ (8003754 <_printf_i+0x23c>)
 8003688:	2778      	movs	r7, #120	@ 0x78
 800368a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800368e:	6823      	ldr	r3, [r4, #0]
 8003690:	6831      	ldr	r1, [r6, #0]
 8003692:	061f      	lsls	r7, r3, #24
 8003694:	f851 5b04 	ldr.w	r5, [r1], #4
 8003698:	d402      	bmi.n	80036a0 <_printf_i+0x188>
 800369a:	065f      	lsls	r7, r3, #25
 800369c:	bf48      	it	mi
 800369e:	b2ad      	uxthmi	r5, r5
 80036a0:	6031      	str	r1, [r6, #0]
 80036a2:	07d9      	lsls	r1, r3, #31
 80036a4:	bf44      	itt	mi
 80036a6:	f043 0320 	orrmi.w	r3, r3, #32
 80036aa:	6023      	strmi	r3, [r4, #0]
 80036ac:	b11d      	cbz	r5, 80036b6 <_printf_i+0x19e>
 80036ae:	2310      	movs	r3, #16
 80036b0:	e7ac      	b.n	800360c <_printf_i+0xf4>
 80036b2:	4827      	ldr	r0, [pc, #156]	@ (8003750 <_printf_i+0x238>)
 80036b4:	e7e9      	b.n	800368a <_printf_i+0x172>
 80036b6:	6823      	ldr	r3, [r4, #0]
 80036b8:	f023 0320 	bic.w	r3, r3, #32
 80036bc:	6023      	str	r3, [r4, #0]
 80036be:	e7f6      	b.n	80036ae <_printf_i+0x196>
 80036c0:	4616      	mov	r6, r2
 80036c2:	e7bd      	b.n	8003640 <_printf_i+0x128>
 80036c4:	6833      	ldr	r3, [r6, #0]
 80036c6:	6825      	ldr	r5, [r4, #0]
 80036c8:	6961      	ldr	r1, [r4, #20]
 80036ca:	1d18      	adds	r0, r3, #4
 80036cc:	6030      	str	r0, [r6, #0]
 80036ce:	062e      	lsls	r6, r5, #24
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	d501      	bpl.n	80036d8 <_printf_i+0x1c0>
 80036d4:	6019      	str	r1, [r3, #0]
 80036d6:	e002      	b.n	80036de <_printf_i+0x1c6>
 80036d8:	0668      	lsls	r0, r5, #25
 80036da:	d5fb      	bpl.n	80036d4 <_printf_i+0x1bc>
 80036dc:	8019      	strh	r1, [r3, #0]
 80036de:	2300      	movs	r3, #0
 80036e0:	6123      	str	r3, [r4, #16]
 80036e2:	4616      	mov	r6, r2
 80036e4:	e7bc      	b.n	8003660 <_printf_i+0x148>
 80036e6:	6833      	ldr	r3, [r6, #0]
 80036e8:	1d1a      	adds	r2, r3, #4
 80036ea:	6032      	str	r2, [r6, #0]
 80036ec:	681e      	ldr	r6, [r3, #0]
 80036ee:	6862      	ldr	r2, [r4, #4]
 80036f0:	2100      	movs	r1, #0
 80036f2:	4630      	mov	r0, r6
 80036f4:	f7fc fd74 	bl	80001e0 <memchr>
 80036f8:	b108      	cbz	r0, 80036fe <_printf_i+0x1e6>
 80036fa:	1b80      	subs	r0, r0, r6
 80036fc:	6060      	str	r0, [r4, #4]
 80036fe:	6863      	ldr	r3, [r4, #4]
 8003700:	6123      	str	r3, [r4, #16]
 8003702:	2300      	movs	r3, #0
 8003704:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003708:	e7aa      	b.n	8003660 <_printf_i+0x148>
 800370a:	6923      	ldr	r3, [r4, #16]
 800370c:	4632      	mov	r2, r6
 800370e:	4649      	mov	r1, r9
 8003710:	4640      	mov	r0, r8
 8003712:	47d0      	blx	sl
 8003714:	3001      	adds	r0, #1
 8003716:	d0ad      	beq.n	8003674 <_printf_i+0x15c>
 8003718:	6823      	ldr	r3, [r4, #0]
 800371a:	079b      	lsls	r3, r3, #30
 800371c:	d413      	bmi.n	8003746 <_printf_i+0x22e>
 800371e:	68e0      	ldr	r0, [r4, #12]
 8003720:	9b03      	ldr	r3, [sp, #12]
 8003722:	4298      	cmp	r0, r3
 8003724:	bfb8      	it	lt
 8003726:	4618      	movlt	r0, r3
 8003728:	e7a6      	b.n	8003678 <_printf_i+0x160>
 800372a:	2301      	movs	r3, #1
 800372c:	4632      	mov	r2, r6
 800372e:	4649      	mov	r1, r9
 8003730:	4640      	mov	r0, r8
 8003732:	47d0      	blx	sl
 8003734:	3001      	adds	r0, #1
 8003736:	d09d      	beq.n	8003674 <_printf_i+0x15c>
 8003738:	3501      	adds	r5, #1
 800373a:	68e3      	ldr	r3, [r4, #12]
 800373c:	9903      	ldr	r1, [sp, #12]
 800373e:	1a5b      	subs	r3, r3, r1
 8003740:	42ab      	cmp	r3, r5
 8003742:	dcf2      	bgt.n	800372a <_printf_i+0x212>
 8003744:	e7eb      	b.n	800371e <_printf_i+0x206>
 8003746:	2500      	movs	r5, #0
 8003748:	f104 0619 	add.w	r6, r4, #25
 800374c:	e7f5      	b.n	800373a <_printf_i+0x222>
 800374e:	bf00      	nop
 8003750:	08005916 	.word	0x08005916
 8003754:	08005927 	.word	0x08005927

08003758 <std>:
 8003758:	2300      	movs	r3, #0
 800375a:	b510      	push	{r4, lr}
 800375c:	4604      	mov	r4, r0
 800375e:	e9c0 3300 	strd	r3, r3, [r0]
 8003762:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003766:	6083      	str	r3, [r0, #8]
 8003768:	8181      	strh	r1, [r0, #12]
 800376a:	6643      	str	r3, [r0, #100]	@ 0x64
 800376c:	81c2      	strh	r2, [r0, #14]
 800376e:	6183      	str	r3, [r0, #24]
 8003770:	4619      	mov	r1, r3
 8003772:	2208      	movs	r2, #8
 8003774:	305c      	adds	r0, #92	@ 0x5c
 8003776:	f000 f90e 	bl	8003996 <memset>
 800377a:	4b0d      	ldr	r3, [pc, #52]	@ (80037b0 <std+0x58>)
 800377c:	6263      	str	r3, [r4, #36]	@ 0x24
 800377e:	4b0d      	ldr	r3, [pc, #52]	@ (80037b4 <std+0x5c>)
 8003780:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003782:	4b0d      	ldr	r3, [pc, #52]	@ (80037b8 <std+0x60>)
 8003784:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003786:	4b0d      	ldr	r3, [pc, #52]	@ (80037bc <std+0x64>)
 8003788:	6323      	str	r3, [r4, #48]	@ 0x30
 800378a:	4b0d      	ldr	r3, [pc, #52]	@ (80037c0 <std+0x68>)
 800378c:	6224      	str	r4, [r4, #32]
 800378e:	429c      	cmp	r4, r3
 8003790:	d006      	beq.n	80037a0 <std+0x48>
 8003792:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003796:	4294      	cmp	r4, r2
 8003798:	d002      	beq.n	80037a0 <std+0x48>
 800379a:	33d0      	adds	r3, #208	@ 0xd0
 800379c:	429c      	cmp	r4, r3
 800379e:	d105      	bne.n	80037ac <std+0x54>
 80037a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80037a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037a8:	f000 b972 	b.w	8003a90 <__retarget_lock_init_recursive>
 80037ac:	bd10      	pop	{r4, pc}
 80037ae:	bf00      	nop
 80037b0:	08003911 	.word	0x08003911
 80037b4:	08003933 	.word	0x08003933
 80037b8:	0800396b 	.word	0x0800396b
 80037bc:	0800398f 	.word	0x0800398f
 80037c0:	200003e8 	.word	0x200003e8

080037c4 <stdio_exit_handler>:
 80037c4:	4a02      	ldr	r2, [pc, #8]	@ (80037d0 <stdio_exit_handler+0xc>)
 80037c6:	4903      	ldr	r1, [pc, #12]	@ (80037d4 <stdio_exit_handler+0x10>)
 80037c8:	4803      	ldr	r0, [pc, #12]	@ (80037d8 <stdio_exit_handler+0x14>)
 80037ca:	f000 b869 	b.w	80038a0 <_fwalk_sglue>
 80037ce:	bf00      	nop
 80037d0:	20000114 	.word	0x20000114
 80037d4:	080053c1 	.word	0x080053c1
 80037d8:	20000124 	.word	0x20000124

080037dc <cleanup_stdio>:
 80037dc:	6841      	ldr	r1, [r0, #4]
 80037de:	4b0c      	ldr	r3, [pc, #48]	@ (8003810 <cleanup_stdio+0x34>)
 80037e0:	4299      	cmp	r1, r3
 80037e2:	b510      	push	{r4, lr}
 80037e4:	4604      	mov	r4, r0
 80037e6:	d001      	beq.n	80037ec <cleanup_stdio+0x10>
 80037e8:	f001 fdea 	bl	80053c0 <_fflush_r>
 80037ec:	68a1      	ldr	r1, [r4, #8]
 80037ee:	4b09      	ldr	r3, [pc, #36]	@ (8003814 <cleanup_stdio+0x38>)
 80037f0:	4299      	cmp	r1, r3
 80037f2:	d002      	beq.n	80037fa <cleanup_stdio+0x1e>
 80037f4:	4620      	mov	r0, r4
 80037f6:	f001 fde3 	bl	80053c0 <_fflush_r>
 80037fa:	68e1      	ldr	r1, [r4, #12]
 80037fc:	4b06      	ldr	r3, [pc, #24]	@ (8003818 <cleanup_stdio+0x3c>)
 80037fe:	4299      	cmp	r1, r3
 8003800:	d004      	beq.n	800380c <cleanup_stdio+0x30>
 8003802:	4620      	mov	r0, r4
 8003804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003808:	f001 bdda 	b.w	80053c0 <_fflush_r>
 800380c:	bd10      	pop	{r4, pc}
 800380e:	bf00      	nop
 8003810:	200003e8 	.word	0x200003e8
 8003814:	20000450 	.word	0x20000450
 8003818:	200004b8 	.word	0x200004b8

0800381c <global_stdio_init.part.0>:
 800381c:	b510      	push	{r4, lr}
 800381e:	4b0b      	ldr	r3, [pc, #44]	@ (800384c <global_stdio_init.part.0+0x30>)
 8003820:	4c0b      	ldr	r4, [pc, #44]	@ (8003850 <global_stdio_init.part.0+0x34>)
 8003822:	4a0c      	ldr	r2, [pc, #48]	@ (8003854 <global_stdio_init.part.0+0x38>)
 8003824:	601a      	str	r2, [r3, #0]
 8003826:	4620      	mov	r0, r4
 8003828:	2200      	movs	r2, #0
 800382a:	2104      	movs	r1, #4
 800382c:	f7ff ff94 	bl	8003758 <std>
 8003830:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003834:	2201      	movs	r2, #1
 8003836:	2109      	movs	r1, #9
 8003838:	f7ff ff8e 	bl	8003758 <std>
 800383c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003840:	2202      	movs	r2, #2
 8003842:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003846:	2112      	movs	r1, #18
 8003848:	f7ff bf86 	b.w	8003758 <std>
 800384c:	20000520 	.word	0x20000520
 8003850:	200003e8 	.word	0x200003e8
 8003854:	080037c5 	.word	0x080037c5

08003858 <__sfp_lock_acquire>:
 8003858:	4801      	ldr	r0, [pc, #4]	@ (8003860 <__sfp_lock_acquire+0x8>)
 800385a:	f000 b91a 	b.w	8003a92 <__retarget_lock_acquire_recursive>
 800385e:	bf00      	nop
 8003860:	20000529 	.word	0x20000529

08003864 <__sfp_lock_release>:
 8003864:	4801      	ldr	r0, [pc, #4]	@ (800386c <__sfp_lock_release+0x8>)
 8003866:	f000 b915 	b.w	8003a94 <__retarget_lock_release_recursive>
 800386a:	bf00      	nop
 800386c:	20000529 	.word	0x20000529

08003870 <__sinit>:
 8003870:	b510      	push	{r4, lr}
 8003872:	4604      	mov	r4, r0
 8003874:	f7ff fff0 	bl	8003858 <__sfp_lock_acquire>
 8003878:	6a23      	ldr	r3, [r4, #32]
 800387a:	b11b      	cbz	r3, 8003884 <__sinit+0x14>
 800387c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003880:	f7ff bff0 	b.w	8003864 <__sfp_lock_release>
 8003884:	4b04      	ldr	r3, [pc, #16]	@ (8003898 <__sinit+0x28>)
 8003886:	6223      	str	r3, [r4, #32]
 8003888:	4b04      	ldr	r3, [pc, #16]	@ (800389c <__sinit+0x2c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1f5      	bne.n	800387c <__sinit+0xc>
 8003890:	f7ff ffc4 	bl	800381c <global_stdio_init.part.0>
 8003894:	e7f2      	b.n	800387c <__sinit+0xc>
 8003896:	bf00      	nop
 8003898:	080037dd 	.word	0x080037dd
 800389c:	20000520 	.word	0x20000520

080038a0 <_fwalk_sglue>:
 80038a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038a4:	4607      	mov	r7, r0
 80038a6:	4688      	mov	r8, r1
 80038a8:	4614      	mov	r4, r2
 80038aa:	2600      	movs	r6, #0
 80038ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80038b0:	f1b9 0901 	subs.w	r9, r9, #1
 80038b4:	d505      	bpl.n	80038c2 <_fwalk_sglue+0x22>
 80038b6:	6824      	ldr	r4, [r4, #0]
 80038b8:	2c00      	cmp	r4, #0
 80038ba:	d1f7      	bne.n	80038ac <_fwalk_sglue+0xc>
 80038bc:	4630      	mov	r0, r6
 80038be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038c2:	89ab      	ldrh	r3, [r5, #12]
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d907      	bls.n	80038d8 <_fwalk_sglue+0x38>
 80038c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80038cc:	3301      	adds	r3, #1
 80038ce:	d003      	beq.n	80038d8 <_fwalk_sglue+0x38>
 80038d0:	4629      	mov	r1, r5
 80038d2:	4638      	mov	r0, r7
 80038d4:	47c0      	blx	r8
 80038d6:	4306      	orrs	r6, r0
 80038d8:	3568      	adds	r5, #104	@ 0x68
 80038da:	e7e9      	b.n	80038b0 <_fwalk_sglue+0x10>

080038dc <iprintf>:
 80038dc:	b40f      	push	{r0, r1, r2, r3}
 80038de:	b507      	push	{r0, r1, r2, lr}
 80038e0:	4906      	ldr	r1, [pc, #24]	@ (80038fc <iprintf+0x20>)
 80038e2:	ab04      	add	r3, sp, #16
 80038e4:	6808      	ldr	r0, [r1, #0]
 80038e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80038ea:	6881      	ldr	r1, [r0, #8]
 80038ec:	9301      	str	r3, [sp, #4]
 80038ee:	f001 fbcb 	bl	8005088 <_vfiprintf_r>
 80038f2:	b003      	add	sp, #12
 80038f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80038f8:	b004      	add	sp, #16
 80038fa:	4770      	bx	lr
 80038fc:	20000120 	.word	0x20000120

08003900 <putchar>:
 8003900:	4b02      	ldr	r3, [pc, #8]	@ (800390c <putchar+0xc>)
 8003902:	4601      	mov	r1, r0
 8003904:	6818      	ldr	r0, [r3, #0]
 8003906:	6882      	ldr	r2, [r0, #8]
 8003908:	f001 bd82 	b.w	8005410 <_putc_r>
 800390c:	20000120 	.word	0x20000120

08003910 <__sread>:
 8003910:	b510      	push	{r4, lr}
 8003912:	460c      	mov	r4, r1
 8003914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003918:	f000 f86c 	bl	80039f4 <_read_r>
 800391c:	2800      	cmp	r0, #0
 800391e:	bfab      	itete	ge
 8003920:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003922:	89a3      	ldrhlt	r3, [r4, #12]
 8003924:	181b      	addge	r3, r3, r0
 8003926:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800392a:	bfac      	ite	ge
 800392c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800392e:	81a3      	strhlt	r3, [r4, #12]
 8003930:	bd10      	pop	{r4, pc}

08003932 <__swrite>:
 8003932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003936:	461f      	mov	r7, r3
 8003938:	898b      	ldrh	r3, [r1, #12]
 800393a:	05db      	lsls	r3, r3, #23
 800393c:	4605      	mov	r5, r0
 800393e:	460c      	mov	r4, r1
 8003940:	4616      	mov	r6, r2
 8003942:	d505      	bpl.n	8003950 <__swrite+0x1e>
 8003944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003948:	2302      	movs	r3, #2
 800394a:	2200      	movs	r2, #0
 800394c:	f000 f840 	bl	80039d0 <_lseek_r>
 8003950:	89a3      	ldrh	r3, [r4, #12]
 8003952:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003956:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800395a:	81a3      	strh	r3, [r4, #12]
 800395c:	4632      	mov	r2, r6
 800395e:	463b      	mov	r3, r7
 8003960:	4628      	mov	r0, r5
 8003962:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003966:	f000 b857 	b.w	8003a18 <_write_r>

0800396a <__sseek>:
 800396a:	b510      	push	{r4, lr}
 800396c:	460c      	mov	r4, r1
 800396e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003972:	f000 f82d 	bl	80039d0 <_lseek_r>
 8003976:	1c43      	adds	r3, r0, #1
 8003978:	89a3      	ldrh	r3, [r4, #12]
 800397a:	bf15      	itete	ne
 800397c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800397e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003982:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003986:	81a3      	strheq	r3, [r4, #12]
 8003988:	bf18      	it	ne
 800398a:	81a3      	strhne	r3, [r4, #12]
 800398c:	bd10      	pop	{r4, pc}

0800398e <__sclose>:
 800398e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003992:	f000 b80d 	b.w	80039b0 <_close_r>

08003996 <memset>:
 8003996:	4402      	add	r2, r0
 8003998:	4603      	mov	r3, r0
 800399a:	4293      	cmp	r3, r2
 800399c:	d100      	bne.n	80039a0 <memset+0xa>
 800399e:	4770      	bx	lr
 80039a0:	f803 1b01 	strb.w	r1, [r3], #1
 80039a4:	e7f9      	b.n	800399a <memset+0x4>
	...

080039a8 <_localeconv_r>:
 80039a8:	4800      	ldr	r0, [pc, #0]	@ (80039ac <_localeconv_r+0x4>)
 80039aa:	4770      	bx	lr
 80039ac:	20000260 	.word	0x20000260

080039b0 <_close_r>:
 80039b0:	b538      	push	{r3, r4, r5, lr}
 80039b2:	4d06      	ldr	r5, [pc, #24]	@ (80039cc <_close_r+0x1c>)
 80039b4:	2300      	movs	r3, #0
 80039b6:	4604      	mov	r4, r0
 80039b8:	4608      	mov	r0, r1
 80039ba:	602b      	str	r3, [r5, #0]
 80039bc:	f7fd fdae 	bl	800151c <_close>
 80039c0:	1c43      	adds	r3, r0, #1
 80039c2:	d102      	bne.n	80039ca <_close_r+0x1a>
 80039c4:	682b      	ldr	r3, [r5, #0]
 80039c6:	b103      	cbz	r3, 80039ca <_close_r+0x1a>
 80039c8:	6023      	str	r3, [r4, #0]
 80039ca:	bd38      	pop	{r3, r4, r5, pc}
 80039cc:	20000524 	.word	0x20000524

080039d0 <_lseek_r>:
 80039d0:	b538      	push	{r3, r4, r5, lr}
 80039d2:	4d07      	ldr	r5, [pc, #28]	@ (80039f0 <_lseek_r+0x20>)
 80039d4:	4604      	mov	r4, r0
 80039d6:	4608      	mov	r0, r1
 80039d8:	4611      	mov	r1, r2
 80039da:	2200      	movs	r2, #0
 80039dc:	602a      	str	r2, [r5, #0]
 80039de:	461a      	mov	r2, r3
 80039e0:	f7fd fda8 	bl	8001534 <_lseek>
 80039e4:	1c43      	adds	r3, r0, #1
 80039e6:	d102      	bne.n	80039ee <_lseek_r+0x1e>
 80039e8:	682b      	ldr	r3, [r5, #0]
 80039ea:	b103      	cbz	r3, 80039ee <_lseek_r+0x1e>
 80039ec:	6023      	str	r3, [r4, #0]
 80039ee:	bd38      	pop	{r3, r4, r5, pc}
 80039f0:	20000524 	.word	0x20000524

080039f4 <_read_r>:
 80039f4:	b538      	push	{r3, r4, r5, lr}
 80039f6:	4d07      	ldr	r5, [pc, #28]	@ (8003a14 <_read_r+0x20>)
 80039f8:	4604      	mov	r4, r0
 80039fa:	4608      	mov	r0, r1
 80039fc:	4611      	mov	r1, r2
 80039fe:	2200      	movs	r2, #0
 8003a00:	602a      	str	r2, [r5, #0]
 8003a02:	461a      	mov	r2, r3
 8003a04:	f7fd fd7c 	bl	8001500 <_read>
 8003a08:	1c43      	adds	r3, r0, #1
 8003a0a:	d102      	bne.n	8003a12 <_read_r+0x1e>
 8003a0c:	682b      	ldr	r3, [r5, #0]
 8003a0e:	b103      	cbz	r3, 8003a12 <_read_r+0x1e>
 8003a10:	6023      	str	r3, [r4, #0]
 8003a12:	bd38      	pop	{r3, r4, r5, pc}
 8003a14:	20000524 	.word	0x20000524

08003a18 <_write_r>:
 8003a18:	b538      	push	{r3, r4, r5, lr}
 8003a1a:	4d07      	ldr	r5, [pc, #28]	@ (8003a38 <_write_r+0x20>)
 8003a1c:	4604      	mov	r4, r0
 8003a1e:	4608      	mov	r0, r1
 8003a20:	4611      	mov	r1, r2
 8003a22:	2200      	movs	r2, #0
 8003a24:	602a      	str	r2, [r5, #0]
 8003a26:	461a      	mov	r2, r3
 8003a28:	f7fd fa3e 	bl	8000ea8 <_write>
 8003a2c:	1c43      	adds	r3, r0, #1
 8003a2e:	d102      	bne.n	8003a36 <_write_r+0x1e>
 8003a30:	682b      	ldr	r3, [r5, #0]
 8003a32:	b103      	cbz	r3, 8003a36 <_write_r+0x1e>
 8003a34:	6023      	str	r3, [r4, #0]
 8003a36:	bd38      	pop	{r3, r4, r5, pc}
 8003a38:	20000524 	.word	0x20000524

08003a3c <__errno>:
 8003a3c:	4b01      	ldr	r3, [pc, #4]	@ (8003a44 <__errno+0x8>)
 8003a3e:	6818      	ldr	r0, [r3, #0]
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	20000120 	.word	0x20000120

08003a48 <__libc_init_array>:
 8003a48:	b570      	push	{r4, r5, r6, lr}
 8003a4a:	4d0d      	ldr	r5, [pc, #52]	@ (8003a80 <__libc_init_array+0x38>)
 8003a4c:	4c0d      	ldr	r4, [pc, #52]	@ (8003a84 <__libc_init_array+0x3c>)
 8003a4e:	1b64      	subs	r4, r4, r5
 8003a50:	10a4      	asrs	r4, r4, #2
 8003a52:	2600      	movs	r6, #0
 8003a54:	42a6      	cmp	r6, r4
 8003a56:	d109      	bne.n	8003a6c <__libc_init_array+0x24>
 8003a58:	4d0b      	ldr	r5, [pc, #44]	@ (8003a88 <__libc_init_array+0x40>)
 8003a5a:	4c0c      	ldr	r4, [pc, #48]	@ (8003a8c <__libc_init_array+0x44>)
 8003a5c:	f001 fef2 	bl	8005844 <_init>
 8003a60:	1b64      	subs	r4, r4, r5
 8003a62:	10a4      	asrs	r4, r4, #2
 8003a64:	2600      	movs	r6, #0
 8003a66:	42a6      	cmp	r6, r4
 8003a68:	d105      	bne.n	8003a76 <__libc_init_array+0x2e>
 8003a6a:	bd70      	pop	{r4, r5, r6, pc}
 8003a6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a70:	4798      	blx	r3
 8003a72:	3601      	adds	r6, #1
 8003a74:	e7ee      	b.n	8003a54 <__libc_init_array+0xc>
 8003a76:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a7a:	4798      	blx	r3
 8003a7c:	3601      	adds	r6, #1
 8003a7e:	e7f2      	b.n	8003a66 <__libc_init_array+0x1e>
 8003a80:	08005c80 	.word	0x08005c80
 8003a84:	08005c80 	.word	0x08005c80
 8003a88:	08005c80 	.word	0x08005c80
 8003a8c:	08005c84 	.word	0x08005c84

08003a90 <__retarget_lock_init_recursive>:
 8003a90:	4770      	bx	lr

08003a92 <__retarget_lock_acquire_recursive>:
 8003a92:	4770      	bx	lr

08003a94 <__retarget_lock_release_recursive>:
 8003a94:	4770      	bx	lr

08003a96 <quorem>:
 8003a96:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a9a:	6903      	ldr	r3, [r0, #16]
 8003a9c:	690c      	ldr	r4, [r1, #16]
 8003a9e:	42a3      	cmp	r3, r4
 8003aa0:	4607      	mov	r7, r0
 8003aa2:	db7e      	blt.n	8003ba2 <quorem+0x10c>
 8003aa4:	3c01      	subs	r4, #1
 8003aa6:	f101 0814 	add.w	r8, r1, #20
 8003aaa:	00a3      	lsls	r3, r4, #2
 8003aac:	f100 0514 	add.w	r5, r0, #20
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003ab6:	9301      	str	r3, [sp, #4]
 8003ab8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003abc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003ac8:	fbb2 f6f3 	udiv	r6, r2, r3
 8003acc:	d32e      	bcc.n	8003b2c <quorem+0x96>
 8003ace:	f04f 0a00 	mov.w	sl, #0
 8003ad2:	46c4      	mov	ip, r8
 8003ad4:	46ae      	mov	lr, r5
 8003ad6:	46d3      	mov	fp, sl
 8003ad8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003adc:	b298      	uxth	r0, r3
 8003ade:	fb06 a000 	mla	r0, r6, r0, sl
 8003ae2:	0c02      	lsrs	r2, r0, #16
 8003ae4:	0c1b      	lsrs	r3, r3, #16
 8003ae6:	fb06 2303 	mla	r3, r6, r3, r2
 8003aea:	f8de 2000 	ldr.w	r2, [lr]
 8003aee:	b280      	uxth	r0, r0
 8003af0:	b292      	uxth	r2, r2
 8003af2:	1a12      	subs	r2, r2, r0
 8003af4:	445a      	add	r2, fp
 8003af6:	f8de 0000 	ldr.w	r0, [lr]
 8003afa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003b04:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003b08:	b292      	uxth	r2, r2
 8003b0a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003b0e:	45e1      	cmp	r9, ip
 8003b10:	f84e 2b04 	str.w	r2, [lr], #4
 8003b14:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003b18:	d2de      	bcs.n	8003ad8 <quorem+0x42>
 8003b1a:	9b00      	ldr	r3, [sp, #0]
 8003b1c:	58eb      	ldr	r3, [r5, r3]
 8003b1e:	b92b      	cbnz	r3, 8003b2c <quorem+0x96>
 8003b20:	9b01      	ldr	r3, [sp, #4]
 8003b22:	3b04      	subs	r3, #4
 8003b24:	429d      	cmp	r5, r3
 8003b26:	461a      	mov	r2, r3
 8003b28:	d32f      	bcc.n	8003b8a <quorem+0xf4>
 8003b2a:	613c      	str	r4, [r7, #16]
 8003b2c:	4638      	mov	r0, r7
 8003b2e:	f001 f979 	bl	8004e24 <__mcmp>
 8003b32:	2800      	cmp	r0, #0
 8003b34:	db25      	blt.n	8003b82 <quorem+0xec>
 8003b36:	4629      	mov	r1, r5
 8003b38:	2000      	movs	r0, #0
 8003b3a:	f858 2b04 	ldr.w	r2, [r8], #4
 8003b3e:	f8d1 c000 	ldr.w	ip, [r1]
 8003b42:	fa1f fe82 	uxth.w	lr, r2
 8003b46:	fa1f f38c 	uxth.w	r3, ip
 8003b4a:	eba3 030e 	sub.w	r3, r3, lr
 8003b4e:	4403      	add	r3, r0
 8003b50:	0c12      	lsrs	r2, r2, #16
 8003b52:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003b56:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003b60:	45c1      	cmp	r9, r8
 8003b62:	f841 3b04 	str.w	r3, [r1], #4
 8003b66:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003b6a:	d2e6      	bcs.n	8003b3a <quorem+0xa4>
 8003b6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003b70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003b74:	b922      	cbnz	r2, 8003b80 <quorem+0xea>
 8003b76:	3b04      	subs	r3, #4
 8003b78:	429d      	cmp	r5, r3
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	d30b      	bcc.n	8003b96 <quorem+0x100>
 8003b7e:	613c      	str	r4, [r7, #16]
 8003b80:	3601      	adds	r6, #1
 8003b82:	4630      	mov	r0, r6
 8003b84:	b003      	add	sp, #12
 8003b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b8a:	6812      	ldr	r2, [r2, #0]
 8003b8c:	3b04      	subs	r3, #4
 8003b8e:	2a00      	cmp	r2, #0
 8003b90:	d1cb      	bne.n	8003b2a <quorem+0x94>
 8003b92:	3c01      	subs	r4, #1
 8003b94:	e7c6      	b.n	8003b24 <quorem+0x8e>
 8003b96:	6812      	ldr	r2, [r2, #0]
 8003b98:	3b04      	subs	r3, #4
 8003b9a:	2a00      	cmp	r2, #0
 8003b9c:	d1ef      	bne.n	8003b7e <quorem+0xe8>
 8003b9e:	3c01      	subs	r4, #1
 8003ba0:	e7ea      	b.n	8003b78 <quorem+0xe2>
 8003ba2:	2000      	movs	r0, #0
 8003ba4:	e7ee      	b.n	8003b84 <quorem+0xee>
	...

08003ba8 <_dtoa_r>:
 8003ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bac:	69c7      	ldr	r7, [r0, #28]
 8003bae:	b099      	sub	sp, #100	@ 0x64
 8003bb0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003bb4:	ec55 4b10 	vmov	r4, r5, d0
 8003bb8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8003bba:	9109      	str	r1, [sp, #36]	@ 0x24
 8003bbc:	4683      	mov	fp, r0
 8003bbe:	920e      	str	r2, [sp, #56]	@ 0x38
 8003bc0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003bc2:	b97f      	cbnz	r7, 8003be4 <_dtoa_r+0x3c>
 8003bc4:	2010      	movs	r0, #16
 8003bc6:	f000 fdfd 	bl	80047c4 <malloc>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	f8cb 001c 	str.w	r0, [fp, #28]
 8003bd0:	b920      	cbnz	r0, 8003bdc <_dtoa_r+0x34>
 8003bd2:	4ba7      	ldr	r3, [pc, #668]	@ (8003e70 <_dtoa_r+0x2c8>)
 8003bd4:	21ef      	movs	r1, #239	@ 0xef
 8003bd6:	48a7      	ldr	r0, [pc, #668]	@ (8003e74 <_dtoa_r+0x2cc>)
 8003bd8:	f001 fd00 	bl	80055dc <__assert_func>
 8003bdc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003be0:	6007      	str	r7, [r0, #0]
 8003be2:	60c7      	str	r7, [r0, #12]
 8003be4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003be8:	6819      	ldr	r1, [r3, #0]
 8003bea:	b159      	cbz	r1, 8003c04 <_dtoa_r+0x5c>
 8003bec:	685a      	ldr	r2, [r3, #4]
 8003bee:	604a      	str	r2, [r1, #4]
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	4093      	lsls	r3, r2
 8003bf4:	608b      	str	r3, [r1, #8]
 8003bf6:	4658      	mov	r0, fp
 8003bf8:	f000 feda 	bl	80049b0 <_Bfree>
 8003bfc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003c00:	2200      	movs	r2, #0
 8003c02:	601a      	str	r2, [r3, #0]
 8003c04:	1e2b      	subs	r3, r5, #0
 8003c06:	bfb9      	ittee	lt
 8003c08:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003c0c:	9303      	strlt	r3, [sp, #12]
 8003c0e:	2300      	movge	r3, #0
 8003c10:	6033      	strge	r3, [r6, #0]
 8003c12:	9f03      	ldr	r7, [sp, #12]
 8003c14:	4b98      	ldr	r3, [pc, #608]	@ (8003e78 <_dtoa_r+0x2d0>)
 8003c16:	bfbc      	itt	lt
 8003c18:	2201      	movlt	r2, #1
 8003c1a:	6032      	strlt	r2, [r6, #0]
 8003c1c:	43bb      	bics	r3, r7
 8003c1e:	d112      	bne.n	8003c46 <_dtoa_r+0x9e>
 8003c20:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8003c22:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003c26:	6013      	str	r3, [r2, #0]
 8003c28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003c2c:	4323      	orrs	r3, r4
 8003c2e:	f000 854d 	beq.w	80046cc <_dtoa_r+0xb24>
 8003c32:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003c34:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8003e8c <_dtoa_r+0x2e4>
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	f000 854f 	beq.w	80046dc <_dtoa_r+0xb34>
 8003c3e:	f10a 0303 	add.w	r3, sl, #3
 8003c42:	f000 bd49 	b.w	80046d8 <_dtoa_r+0xb30>
 8003c46:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	ec51 0b17 	vmov	r0, r1, d7
 8003c50:	2300      	movs	r3, #0
 8003c52:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8003c56:	f7fc ff3f 	bl	8000ad8 <__aeabi_dcmpeq>
 8003c5a:	4680      	mov	r8, r0
 8003c5c:	b158      	cbz	r0, 8003c76 <_dtoa_r+0xce>
 8003c5e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8003c60:	2301      	movs	r3, #1
 8003c62:	6013      	str	r3, [r2, #0]
 8003c64:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003c66:	b113      	cbz	r3, 8003c6e <_dtoa_r+0xc6>
 8003c68:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8003c6a:	4b84      	ldr	r3, [pc, #528]	@ (8003e7c <_dtoa_r+0x2d4>)
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8003e90 <_dtoa_r+0x2e8>
 8003c72:	f000 bd33 	b.w	80046dc <_dtoa_r+0xb34>
 8003c76:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8003c7a:	aa16      	add	r2, sp, #88	@ 0x58
 8003c7c:	a917      	add	r1, sp, #92	@ 0x5c
 8003c7e:	4658      	mov	r0, fp
 8003c80:	f001 f980 	bl	8004f84 <__d2b>
 8003c84:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8003c88:	4681      	mov	r9, r0
 8003c8a:	2e00      	cmp	r6, #0
 8003c8c:	d077      	beq.n	8003d7e <_dtoa_r+0x1d6>
 8003c8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c90:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8003c94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003c9c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003ca0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003ca4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003ca8:	4619      	mov	r1, r3
 8003caa:	2200      	movs	r2, #0
 8003cac:	4b74      	ldr	r3, [pc, #464]	@ (8003e80 <_dtoa_r+0x2d8>)
 8003cae:	f7fc faf3 	bl	8000298 <__aeabi_dsub>
 8003cb2:	a369      	add	r3, pc, #420	@ (adr r3, 8003e58 <_dtoa_r+0x2b0>)
 8003cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb8:	f7fc fca6 	bl	8000608 <__aeabi_dmul>
 8003cbc:	a368      	add	r3, pc, #416	@ (adr r3, 8003e60 <_dtoa_r+0x2b8>)
 8003cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc2:	f7fc faeb 	bl	800029c <__adddf3>
 8003cc6:	4604      	mov	r4, r0
 8003cc8:	4630      	mov	r0, r6
 8003cca:	460d      	mov	r5, r1
 8003ccc:	f7fc fc32 	bl	8000534 <__aeabi_i2d>
 8003cd0:	a365      	add	r3, pc, #404	@ (adr r3, 8003e68 <_dtoa_r+0x2c0>)
 8003cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd6:	f7fc fc97 	bl	8000608 <__aeabi_dmul>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	460b      	mov	r3, r1
 8003cde:	4620      	mov	r0, r4
 8003ce0:	4629      	mov	r1, r5
 8003ce2:	f7fc fadb 	bl	800029c <__adddf3>
 8003ce6:	4604      	mov	r4, r0
 8003ce8:	460d      	mov	r5, r1
 8003cea:	f7fc ff3d 	bl	8000b68 <__aeabi_d2iz>
 8003cee:	2200      	movs	r2, #0
 8003cf0:	4607      	mov	r7, r0
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	4620      	mov	r0, r4
 8003cf6:	4629      	mov	r1, r5
 8003cf8:	f7fc fef8 	bl	8000aec <__aeabi_dcmplt>
 8003cfc:	b140      	cbz	r0, 8003d10 <_dtoa_r+0x168>
 8003cfe:	4638      	mov	r0, r7
 8003d00:	f7fc fc18 	bl	8000534 <__aeabi_i2d>
 8003d04:	4622      	mov	r2, r4
 8003d06:	462b      	mov	r3, r5
 8003d08:	f7fc fee6 	bl	8000ad8 <__aeabi_dcmpeq>
 8003d0c:	b900      	cbnz	r0, 8003d10 <_dtoa_r+0x168>
 8003d0e:	3f01      	subs	r7, #1
 8003d10:	2f16      	cmp	r7, #22
 8003d12:	d851      	bhi.n	8003db8 <_dtoa_r+0x210>
 8003d14:	4b5b      	ldr	r3, [pc, #364]	@ (8003e84 <_dtoa_r+0x2dc>)
 8003d16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003d22:	f7fc fee3 	bl	8000aec <__aeabi_dcmplt>
 8003d26:	2800      	cmp	r0, #0
 8003d28:	d048      	beq.n	8003dbc <_dtoa_r+0x214>
 8003d2a:	3f01      	subs	r7, #1
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	9312      	str	r3, [sp, #72]	@ 0x48
 8003d30:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8003d32:	1b9b      	subs	r3, r3, r6
 8003d34:	1e5a      	subs	r2, r3, #1
 8003d36:	bf44      	itt	mi
 8003d38:	f1c3 0801 	rsbmi	r8, r3, #1
 8003d3c:	2300      	movmi	r3, #0
 8003d3e:	9208      	str	r2, [sp, #32]
 8003d40:	bf54      	ite	pl
 8003d42:	f04f 0800 	movpl.w	r8, #0
 8003d46:	9308      	strmi	r3, [sp, #32]
 8003d48:	2f00      	cmp	r7, #0
 8003d4a:	db39      	blt.n	8003dc0 <_dtoa_r+0x218>
 8003d4c:	9b08      	ldr	r3, [sp, #32]
 8003d4e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8003d50:	443b      	add	r3, r7
 8003d52:	9308      	str	r3, [sp, #32]
 8003d54:	2300      	movs	r3, #0
 8003d56:	930a      	str	r3, [sp, #40]	@ 0x28
 8003d58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d5a:	2b09      	cmp	r3, #9
 8003d5c:	d864      	bhi.n	8003e28 <_dtoa_r+0x280>
 8003d5e:	2b05      	cmp	r3, #5
 8003d60:	bfc4      	itt	gt
 8003d62:	3b04      	subgt	r3, #4
 8003d64:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8003d66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d68:	f1a3 0302 	sub.w	r3, r3, #2
 8003d6c:	bfcc      	ite	gt
 8003d6e:	2400      	movgt	r4, #0
 8003d70:	2401      	movle	r4, #1
 8003d72:	2b03      	cmp	r3, #3
 8003d74:	d863      	bhi.n	8003e3e <_dtoa_r+0x296>
 8003d76:	e8df f003 	tbb	[pc, r3]
 8003d7a:	372a      	.short	0x372a
 8003d7c:	5535      	.short	0x5535
 8003d7e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8003d82:	441e      	add	r6, r3
 8003d84:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003d88:	2b20      	cmp	r3, #32
 8003d8a:	bfc1      	itttt	gt
 8003d8c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003d90:	409f      	lslgt	r7, r3
 8003d92:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003d96:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003d9a:	bfd6      	itet	le
 8003d9c:	f1c3 0320 	rsble	r3, r3, #32
 8003da0:	ea47 0003 	orrgt.w	r0, r7, r3
 8003da4:	fa04 f003 	lslle.w	r0, r4, r3
 8003da8:	f7fc fbb4 	bl	8000514 <__aeabi_ui2d>
 8003dac:	2201      	movs	r2, #1
 8003dae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8003db2:	3e01      	subs	r6, #1
 8003db4:	9214      	str	r2, [sp, #80]	@ 0x50
 8003db6:	e777      	b.n	8003ca8 <_dtoa_r+0x100>
 8003db8:	2301      	movs	r3, #1
 8003dba:	e7b8      	b.n	8003d2e <_dtoa_r+0x186>
 8003dbc:	9012      	str	r0, [sp, #72]	@ 0x48
 8003dbe:	e7b7      	b.n	8003d30 <_dtoa_r+0x188>
 8003dc0:	427b      	negs	r3, r7
 8003dc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	eba8 0807 	sub.w	r8, r8, r7
 8003dca:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003dcc:	e7c4      	b.n	8003d58 <_dtoa_r+0x1b0>
 8003dce:	2300      	movs	r3, #0
 8003dd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003dd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	dc35      	bgt.n	8003e44 <_dtoa_r+0x29c>
 8003dd8:	2301      	movs	r3, #1
 8003dda:	9300      	str	r3, [sp, #0]
 8003ddc:	9307      	str	r3, [sp, #28]
 8003dde:	461a      	mov	r2, r3
 8003de0:	920e      	str	r2, [sp, #56]	@ 0x38
 8003de2:	e00b      	b.n	8003dfc <_dtoa_r+0x254>
 8003de4:	2301      	movs	r3, #1
 8003de6:	e7f3      	b.n	8003dd0 <_dtoa_r+0x228>
 8003de8:	2300      	movs	r3, #0
 8003dea:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003dec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003dee:	18fb      	adds	r3, r7, r3
 8003df0:	9300      	str	r3, [sp, #0]
 8003df2:	3301      	adds	r3, #1
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	9307      	str	r3, [sp, #28]
 8003df8:	bfb8      	it	lt
 8003dfa:	2301      	movlt	r3, #1
 8003dfc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8003e00:	2100      	movs	r1, #0
 8003e02:	2204      	movs	r2, #4
 8003e04:	f102 0514 	add.w	r5, r2, #20
 8003e08:	429d      	cmp	r5, r3
 8003e0a:	d91f      	bls.n	8003e4c <_dtoa_r+0x2a4>
 8003e0c:	6041      	str	r1, [r0, #4]
 8003e0e:	4658      	mov	r0, fp
 8003e10:	f000 fd8e 	bl	8004930 <_Balloc>
 8003e14:	4682      	mov	sl, r0
 8003e16:	2800      	cmp	r0, #0
 8003e18:	d13c      	bne.n	8003e94 <_dtoa_r+0x2ec>
 8003e1a:	4b1b      	ldr	r3, [pc, #108]	@ (8003e88 <_dtoa_r+0x2e0>)
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	f240 11af 	movw	r1, #431	@ 0x1af
 8003e22:	e6d8      	b.n	8003bd6 <_dtoa_r+0x2e>
 8003e24:	2301      	movs	r3, #1
 8003e26:	e7e0      	b.n	8003dea <_dtoa_r+0x242>
 8003e28:	2401      	movs	r4, #1
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e2e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003e30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003e34:	9300      	str	r3, [sp, #0]
 8003e36:	9307      	str	r3, [sp, #28]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	2312      	movs	r3, #18
 8003e3c:	e7d0      	b.n	8003de0 <_dtoa_r+0x238>
 8003e3e:	2301      	movs	r3, #1
 8003e40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e42:	e7f5      	b.n	8003e30 <_dtoa_r+0x288>
 8003e44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003e46:	9300      	str	r3, [sp, #0]
 8003e48:	9307      	str	r3, [sp, #28]
 8003e4a:	e7d7      	b.n	8003dfc <_dtoa_r+0x254>
 8003e4c:	3101      	adds	r1, #1
 8003e4e:	0052      	lsls	r2, r2, #1
 8003e50:	e7d8      	b.n	8003e04 <_dtoa_r+0x25c>
 8003e52:	bf00      	nop
 8003e54:	f3af 8000 	nop.w
 8003e58:	636f4361 	.word	0x636f4361
 8003e5c:	3fd287a7 	.word	0x3fd287a7
 8003e60:	8b60c8b3 	.word	0x8b60c8b3
 8003e64:	3fc68a28 	.word	0x3fc68a28
 8003e68:	509f79fb 	.word	0x509f79fb
 8003e6c:	3fd34413 	.word	0x3fd34413
 8003e70:	08005945 	.word	0x08005945
 8003e74:	0800595c 	.word	0x0800595c
 8003e78:	7ff00000 	.word	0x7ff00000
 8003e7c:	08005915 	.word	0x08005915
 8003e80:	3ff80000 	.word	0x3ff80000
 8003e84:	08005a58 	.word	0x08005a58
 8003e88:	080059b4 	.word	0x080059b4
 8003e8c:	08005941 	.word	0x08005941
 8003e90:	08005914 	.word	0x08005914
 8003e94:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003e98:	6018      	str	r0, [r3, #0]
 8003e9a:	9b07      	ldr	r3, [sp, #28]
 8003e9c:	2b0e      	cmp	r3, #14
 8003e9e:	f200 80a4 	bhi.w	8003fea <_dtoa_r+0x442>
 8003ea2:	2c00      	cmp	r4, #0
 8003ea4:	f000 80a1 	beq.w	8003fea <_dtoa_r+0x442>
 8003ea8:	2f00      	cmp	r7, #0
 8003eaa:	dd33      	ble.n	8003f14 <_dtoa_r+0x36c>
 8003eac:	4bad      	ldr	r3, [pc, #692]	@ (8004164 <_dtoa_r+0x5bc>)
 8003eae:	f007 020f 	and.w	r2, r7, #15
 8003eb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003eb6:	ed93 7b00 	vldr	d7, [r3]
 8003eba:	05f8      	lsls	r0, r7, #23
 8003ebc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003ec0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003ec4:	d516      	bpl.n	8003ef4 <_dtoa_r+0x34c>
 8003ec6:	4ba8      	ldr	r3, [pc, #672]	@ (8004168 <_dtoa_r+0x5c0>)
 8003ec8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003ecc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003ed0:	f7fc fcc4 	bl	800085c <__aeabi_ddiv>
 8003ed4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ed8:	f004 040f 	and.w	r4, r4, #15
 8003edc:	2603      	movs	r6, #3
 8003ede:	4da2      	ldr	r5, [pc, #648]	@ (8004168 <_dtoa_r+0x5c0>)
 8003ee0:	b954      	cbnz	r4, 8003ef8 <_dtoa_r+0x350>
 8003ee2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ee6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003eea:	f7fc fcb7 	bl	800085c <__aeabi_ddiv>
 8003eee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ef2:	e028      	b.n	8003f46 <_dtoa_r+0x39e>
 8003ef4:	2602      	movs	r6, #2
 8003ef6:	e7f2      	b.n	8003ede <_dtoa_r+0x336>
 8003ef8:	07e1      	lsls	r1, r4, #31
 8003efa:	d508      	bpl.n	8003f0e <_dtoa_r+0x366>
 8003efc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003f04:	f7fc fb80 	bl	8000608 <__aeabi_dmul>
 8003f08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003f0c:	3601      	adds	r6, #1
 8003f0e:	1064      	asrs	r4, r4, #1
 8003f10:	3508      	adds	r5, #8
 8003f12:	e7e5      	b.n	8003ee0 <_dtoa_r+0x338>
 8003f14:	f000 80d2 	beq.w	80040bc <_dtoa_r+0x514>
 8003f18:	427c      	negs	r4, r7
 8003f1a:	4b92      	ldr	r3, [pc, #584]	@ (8004164 <_dtoa_r+0x5bc>)
 8003f1c:	4d92      	ldr	r5, [pc, #584]	@ (8004168 <_dtoa_r+0x5c0>)
 8003f1e:	f004 020f 	and.w	r2, r4, #15
 8003f22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003f2e:	f7fc fb6b 	bl	8000608 <__aeabi_dmul>
 8003f32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f36:	1124      	asrs	r4, r4, #4
 8003f38:	2300      	movs	r3, #0
 8003f3a:	2602      	movs	r6, #2
 8003f3c:	2c00      	cmp	r4, #0
 8003f3e:	f040 80b2 	bne.w	80040a6 <_dtoa_r+0x4fe>
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1d3      	bne.n	8003eee <_dtoa_r+0x346>
 8003f46:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8003f48:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 80b7 	beq.w	80040c0 <_dtoa_r+0x518>
 8003f52:	4b86      	ldr	r3, [pc, #536]	@ (800416c <_dtoa_r+0x5c4>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	4620      	mov	r0, r4
 8003f58:	4629      	mov	r1, r5
 8003f5a:	f7fc fdc7 	bl	8000aec <__aeabi_dcmplt>
 8003f5e:	2800      	cmp	r0, #0
 8003f60:	f000 80ae 	beq.w	80040c0 <_dtoa_r+0x518>
 8003f64:	9b07      	ldr	r3, [sp, #28]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	f000 80aa 	beq.w	80040c0 <_dtoa_r+0x518>
 8003f6c:	9b00      	ldr	r3, [sp, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	dd37      	ble.n	8003fe2 <_dtoa_r+0x43a>
 8003f72:	1e7b      	subs	r3, r7, #1
 8003f74:	9304      	str	r3, [sp, #16]
 8003f76:	4620      	mov	r0, r4
 8003f78:	4b7d      	ldr	r3, [pc, #500]	@ (8004170 <_dtoa_r+0x5c8>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	4629      	mov	r1, r5
 8003f7e:	f7fc fb43 	bl	8000608 <__aeabi_dmul>
 8003f82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f86:	9c00      	ldr	r4, [sp, #0]
 8003f88:	3601      	adds	r6, #1
 8003f8a:	4630      	mov	r0, r6
 8003f8c:	f7fc fad2 	bl	8000534 <__aeabi_i2d>
 8003f90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003f94:	f7fc fb38 	bl	8000608 <__aeabi_dmul>
 8003f98:	4b76      	ldr	r3, [pc, #472]	@ (8004174 <_dtoa_r+0x5cc>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f7fc f97e 	bl	800029c <__adddf3>
 8003fa0:	4605      	mov	r5, r0
 8003fa2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003fa6:	2c00      	cmp	r4, #0
 8003fa8:	f040 808d 	bne.w	80040c6 <_dtoa_r+0x51e>
 8003fac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fb0:	4b71      	ldr	r3, [pc, #452]	@ (8004178 <_dtoa_r+0x5d0>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f7fc f970 	bl	8000298 <__aeabi_dsub>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	460b      	mov	r3, r1
 8003fbc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fc0:	462a      	mov	r2, r5
 8003fc2:	4633      	mov	r3, r6
 8003fc4:	f7fc fdb0 	bl	8000b28 <__aeabi_dcmpgt>
 8003fc8:	2800      	cmp	r0, #0
 8003fca:	f040 828b 	bne.w	80044e4 <_dtoa_r+0x93c>
 8003fce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fd2:	462a      	mov	r2, r5
 8003fd4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003fd8:	f7fc fd88 	bl	8000aec <__aeabi_dcmplt>
 8003fdc:	2800      	cmp	r0, #0
 8003fde:	f040 8128 	bne.w	8004232 <_dtoa_r+0x68a>
 8003fe2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003fe6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003fea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f2c0 815a 	blt.w	80042a6 <_dtoa_r+0x6fe>
 8003ff2:	2f0e      	cmp	r7, #14
 8003ff4:	f300 8157 	bgt.w	80042a6 <_dtoa_r+0x6fe>
 8003ff8:	4b5a      	ldr	r3, [pc, #360]	@ (8004164 <_dtoa_r+0x5bc>)
 8003ffa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003ffe:	ed93 7b00 	vldr	d7, [r3]
 8004002:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004004:	2b00      	cmp	r3, #0
 8004006:	ed8d 7b00 	vstr	d7, [sp]
 800400a:	da03      	bge.n	8004014 <_dtoa_r+0x46c>
 800400c:	9b07      	ldr	r3, [sp, #28]
 800400e:	2b00      	cmp	r3, #0
 8004010:	f340 8101 	ble.w	8004216 <_dtoa_r+0x66e>
 8004014:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004018:	4656      	mov	r6, sl
 800401a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800401e:	4620      	mov	r0, r4
 8004020:	4629      	mov	r1, r5
 8004022:	f7fc fc1b 	bl	800085c <__aeabi_ddiv>
 8004026:	f7fc fd9f 	bl	8000b68 <__aeabi_d2iz>
 800402a:	4680      	mov	r8, r0
 800402c:	f7fc fa82 	bl	8000534 <__aeabi_i2d>
 8004030:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004034:	f7fc fae8 	bl	8000608 <__aeabi_dmul>
 8004038:	4602      	mov	r2, r0
 800403a:	460b      	mov	r3, r1
 800403c:	4620      	mov	r0, r4
 800403e:	4629      	mov	r1, r5
 8004040:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004044:	f7fc f928 	bl	8000298 <__aeabi_dsub>
 8004048:	f806 4b01 	strb.w	r4, [r6], #1
 800404c:	9d07      	ldr	r5, [sp, #28]
 800404e:	eba6 040a 	sub.w	r4, r6, sl
 8004052:	42a5      	cmp	r5, r4
 8004054:	4602      	mov	r2, r0
 8004056:	460b      	mov	r3, r1
 8004058:	f040 8117 	bne.w	800428a <_dtoa_r+0x6e2>
 800405c:	f7fc f91e 	bl	800029c <__adddf3>
 8004060:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004064:	4604      	mov	r4, r0
 8004066:	460d      	mov	r5, r1
 8004068:	f7fc fd5e 	bl	8000b28 <__aeabi_dcmpgt>
 800406c:	2800      	cmp	r0, #0
 800406e:	f040 80f9 	bne.w	8004264 <_dtoa_r+0x6bc>
 8004072:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004076:	4620      	mov	r0, r4
 8004078:	4629      	mov	r1, r5
 800407a:	f7fc fd2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800407e:	b118      	cbz	r0, 8004088 <_dtoa_r+0x4e0>
 8004080:	f018 0f01 	tst.w	r8, #1
 8004084:	f040 80ee 	bne.w	8004264 <_dtoa_r+0x6bc>
 8004088:	4649      	mov	r1, r9
 800408a:	4658      	mov	r0, fp
 800408c:	f000 fc90 	bl	80049b0 <_Bfree>
 8004090:	2300      	movs	r3, #0
 8004092:	7033      	strb	r3, [r6, #0]
 8004094:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004096:	3701      	adds	r7, #1
 8004098:	601f      	str	r7, [r3, #0]
 800409a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 831d 	beq.w	80046dc <_dtoa_r+0xb34>
 80040a2:	601e      	str	r6, [r3, #0]
 80040a4:	e31a      	b.n	80046dc <_dtoa_r+0xb34>
 80040a6:	07e2      	lsls	r2, r4, #31
 80040a8:	d505      	bpl.n	80040b6 <_dtoa_r+0x50e>
 80040aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80040ae:	f7fc faab 	bl	8000608 <__aeabi_dmul>
 80040b2:	3601      	adds	r6, #1
 80040b4:	2301      	movs	r3, #1
 80040b6:	1064      	asrs	r4, r4, #1
 80040b8:	3508      	adds	r5, #8
 80040ba:	e73f      	b.n	8003f3c <_dtoa_r+0x394>
 80040bc:	2602      	movs	r6, #2
 80040be:	e742      	b.n	8003f46 <_dtoa_r+0x39e>
 80040c0:	9c07      	ldr	r4, [sp, #28]
 80040c2:	9704      	str	r7, [sp, #16]
 80040c4:	e761      	b.n	8003f8a <_dtoa_r+0x3e2>
 80040c6:	4b27      	ldr	r3, [pc, #156]	@ (8004164 <_dtoa_r+0x5bc>)
 80040c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80040ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80040ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80040d2:	4454      	add	r4, sl
 80040d4:	2900      	cmp	r1, #0
 80040d6:	d053      	beq.n	8004180 <_dtoa_r+0x5d8>
 80040d8:	4928      	ldr	r1, [pc, #160]	@ (800417c <_dtoa_r+0x5d4>)
 80040da:	2000      	movs	r0, #0
 80040dc:	f7fc fbbe 	bl	800085c <__aeabi_ddiv>
 80040e0:	4633      	mov	r3, r6
 80040e2:	462a      	mov	r2, r5
 80040e4:	f7fc f8d8 	bl	8000298 <__aeabi_dsub>
 80040e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80040ec:	4656      	mov	r6, sl
 80040ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80040f2:	f7fc fd39 	bl	8000b68 <__aeabi_d2iz>
 80040f6:	4605      	mov	r5, r0
 80040f8:	f7fc fa1c 	bl	8000534 <__aeabi_i2d>
 80040fc:	4602      	mov	r2, r0
 80040fe:	460b      	mov	r3, r1
 8004100:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004104:	f7fc f8c8 	bl	8000298 <__aeabi_dsub>
 8004108:	3530      	adds	r5, #48	@ 0x30
 800410a:	4602      	mov	r2, r0
 800410c:	460b      	mov	r3, r1
 800410e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004112:	f806 5b01 	strb.w	r5, [r6], #1
 8004116:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800411a:	f7fc fce7 	bl	8000aec <__aeabi_dcmplt>
 800411e:	2800      	cmp	r0, #0
 8004120:	d171      	bne.n	8004206 <_dtoa_r+0x65e>
 8004122:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004126:	4911      	ldr	r1, [pc, #68]	@ (800416c <_dtoa_r+0x5c4>)
 8004128:	2000      	movs	r0, #0
 800412a:	f7fc f8b5 	bl	8000298 <__aeabi_dsub>
 800412e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004132:	f7fc fcdb 	bl	8000aec <__aeabi_dcmplt>
 8004136:	2800      	cmp	r0, #0
 8004138:	f040 8095 	bne.w	8004266 <_dtoa_r+0x6be>
 800413c:	42a6      	cmp	r6, r4
 800413e:	f43f af50 	beq.w	8003fe2 <_dtoa_r+0x43a>
 8004142:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004146:	4b0a      	ldr	r3, [pc, #40]	@ (8004170 <_dtoa_r+0x5c8>)
 8004148:	2200      	movs	r2, #0
 800414a:	f7fc fa5d 	bl	8000608 <__aeabi_dmul>
 800414e:	4b08      	ldr	r3, [pc, #32]	@ (8004170 <_dtoa_r+0x5c8>)
 8004150:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004154:	2200      	movs	r2, #0
 8004156:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800415a:	f7fc fa55 	bl	8000608 <__aeabi_dmul>
 800415e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004162:	e7c4      	b.n	80040ee <_dtoa_r+0x546>
 8004164:	08005a58 	.word	0x08005a58
 8004168:	08005a30 	.word	0x08005a30
 800416c:	3ff00000 	.word	0x3ff00000
 8004170:	40240000 	.word	0x40240000
 8004174:	401c0000 	.word	0x401c0000
 8004178:	40140000 	.word	0x40140000
 800417c:	3fe00000 	.word	0x3fe00000
 8004180:	4631      	mov	r1, r6
 8004182:	4628      	mov	r0, r5
 8004184:	f7fc fa40 	bl	8000608 <__aeabi_dmul>
 8004188:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800418c:	9415      	str	r4, [sp, #84]	@ 0x54
 800418e:	4656      	mov	r6, sl
 8004190:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004194:	f7fc fce8 	bl	8000b68 <__aeabi_d2iz>
 8004198:	4605      	mov	r5, r0
 800419a:	f7fc f9cb 	bl	8000534 <__aeabi_i2d>
 800419e:	4602      	mov	r2, r0
 80041a0:	460b      	mov	r3, r1
 80041a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041a6:	f7fc f877 	bl	8000298 <__aeabi_dsub>
 80041aa:	3530      	adds	r5, #48	@ 0x30
 80041ac:	f806 5b01 	strb.w	r5, [r6], #1
 80041b0:	4602      	mov	r2, r0
 80041b2:	460b      	mov	r3, r1
 80041b4:	42a6      	cmp	r6, r4
 80041b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80041ba:	f04f 0200 	mov.w	r2, #0
 80041be:	d124      	bne.n	800420a <_dtoa_r+0x662>
 80041c0:	4bac      	ldr	r3, [pc, #688]	@ (8004474 <_dtoa_r+0x8cc>)
 80041c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80041c6:	f7fc f869 	bl	800029c <__adddf3>
 80041ca:	4602      	mov	r2, r0
 80041cc:	460b      	mov	r3, r1
 80041ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041d2:	f7fc fca9 	bl	8000b28 <__aeabi_dcmpgt>
 80041d6:	2800      	cmp	r0, #0
 80041d8:	d145      	bne.n	8004266 <_dtoa_r+0x6be>
 80041da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80041de:	49a5      	ldr	r1, [pc, #660]	@ (8004474 <_dtoa_r+0x8cc>)
 80041e0:	2000      	movs	r0, #0
 80041e2:	f7fc f859 	bl	8000298 <__aeabi_dsub>
 80041e6:	4602      	mov	r2, r0
 80041e8:	460b      	mov	r3, r1
 80041ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041ee:	f7fc fc7d 	bl	8000aec <__aeabi_dcmplt>
 80041f2:	2800      	cmp	r0, #0
 80041f4:	f43f aef5 	beq.w	8003fe2 <_dtoa_r+0x43a>
 80041f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80041fa:	1e73      	subs	r3, r6, #1
 80041fc:	9315      	str	r3, [sp, #84]	@ 0x54
 80041fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004202:	2b30      	cmp	r3, #48	@ 0x30
 8004204:	d0f8      	beq.n	80041f8 <_dtoa_r+0x650>
 8004206:	9f04      	ldr	r7, [sp, #16]
 8004208:	e73e      	b.n	8004088 <_dtoa_r+0x4e0>
 800420a:	4b9b      	ldr	r3, [pc, #620]	@ (8004478 <_dtoa_r+0x8d0>)
 800420c:	f7fc f9fc 	bl	8000608 <__aeabi_dmul>
 8004210:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004214:	e7bc      	b.n	8004190 <_dtoa_r+0x5e8>
 8004216:	d10c      	bne.n	8004232 <_dtoa_r+0x68a>
 8004218:	4b98      	ldr	r3, [pc, #608]	@ (800447c <_dtoa_r+0x8d4>)
 800421a:	2200      	movs	r2, #0
 800421c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004220:	f7fc f9f2 	bl	8000608 <__aeabi_dmul>
 8004224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004228:	f7fc fc74 	bl	8000b14 <__aeabi_dcmpge>
 800422c:	2800      	cmp	r0, #0
 800422e:	f000 8157 	beq.w	80044e0 <_dtoa_r+0x938>
 8004232:	2400      	movs	r4, #0
 8004234:	4625      	mov	r5, r4
 8004236:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004238:	43db      	mvns	r3, r3
 800423a:	9304      	str	r3, [sp, #16]
 800423c:	4656      	mov	r6, sl
 800423e:	2700      	movs	r7, #0
 8004240:	4621      	mov	r1, r4
 8004242:	4658      	mov	r0, fp
 8004244:	f000 fbb4 	bl	80049b0 <_Bfree>
 8004248:	2d00      	cmp	r5, #0
 800424a:	d0dc      	beq.n	8004206 <_dtoa_r+0x65e>
 800424c:	b12f      	cbz	r7, 800425a <_dtoa_r+0x6b2>
 800424e:	42af      	cmp	r7, r5
 8004250:	d003      	beq.n	800425a <_dtoa_r+0x6b2>
 8004252:	4639      	mov	r1, r7
 8004254:	4658      	mov	r0, fp
 8004256:	f000 fbab 	bl	80049b0 <_Bfree>
 800425a:	4629      	mov	r1, r5
 800425c:	4658      	mov	r0, fp
 800425e:	f000 fba7 	bl	80049b0 <_Bfree>
 8004262:	e7d0      	b.n	8004206 <_dtoa_r+0x65e>
 8004264:	9704      	str	r7, [sp, #16]
 8004266:	4633      	mov	r3, r6
 8004268:	461e      	mov	r6, r3
 800426a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800426e:	2a39      	cmp	r2, #57	@ 0x39
 8004270:	d107      	bne.n	8004282 <_dtoa_r+0x6da>
 8004272:	459a      	cmp	sl, r3
 8004274:	d1f8      	bne.n	8004268 <_dtoa_r+0x6c0>
 8004276:	9a04      	ldr	r2, [sp, #16]
 8004278:	3201      	adds	r2, #1
 800427a:	9204      	str	r2, [sp, #16]
 800427c:	2230      	movs	r2, #48	@ 0x30
 800427e:	f88a 2000 	strb.w	r2, [sl]
 8004282:	781a      	ldrb	r2, [r3, #0]
 8004284:	3201      	adds	r2, #1
 8004286:	701a      	strb	r2, [r3, #0]
 8004288:	e7bd      	b.n	8004206 <_dtoa_r+0x65e>
 800428a:	4b7b      	ldr	r3, [pc, #492]	@ (8004478 <_dtoa_r+0x8d0>)
 800428c:	2200      	movs	r2, #0
 800428e:	f7fc f9bb 	bl	8000608 <__aeabi_dmul>
 8004292:	2200      	movs	r2, #0
 8004294:	2300      	movs	r3, #0
 8004296:	4604      	mov	r4, r0
 8004298:	460d      	mov	r5, r1
 800429a:	f7fc fc1d 	bl	8000ad8 <__aeabi_dcmpeq>
 800429e:	2800      	cmp	r0, #0
 80042a0:	f43f aebb 	beq.w	800401a <_dtoa_r+0x472>
 80042a4:	e6f0      	b.n	8004088 <_dtoa_r+0x4e0>
 80042a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80042a8:	2a00      	cmp	r2, #0
 80042aa:	f000 80db 	beq.w	8004464 <_dtoa_r+0x8bc>
 80042ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042b0:	2a01      	cmp	r2, #1
 80042b2:	f300 80bf 	bgt.w	8004434 <_dtoa_r+0x88c>
 80042b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80042b8:	2a00      	cmp	r2, #0
 80042ba:	f000 80b7 	beq.w	800442c <_dtoa_r+0x884>
 80042be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80042c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80042c4:	4646      	mov	r6, r8
 80042c6:	9a08      	ldr	r2, [sp, #32]
 80042c8:	2101      	movs	r1, #1
 80042ca:	441a      	add	r2, r3
 80042cc:	4658      	mov	r0, fp
 80042ce:	4498      	add	r8, r3
 80042d0:	9208      	str	r2, [sp, #32]
 80042d2:	f000 fc21 	bl	8004b18 <__i2b>
 80042d6:	4605      	mov	r5, r0
 80042d8:	b15e      	cbz	r6, 80042f2 <_dtoa_r+0x74a>
 80042da:	9b08      	ldr	r3, [sp, #32]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	dd08      	ble.n	80042f2 <_dtoa_r+0x74a>
 80042e0:	42b3      	cmp	r3, r6
 80042e2:	9a08      	ldr	r2, [sp, #32]
 80042e4:	bfa8      	it	ge
 80042e6:	4633      	movge	r3, r6
 80042e8:	eba8 0803 	sub.w	r8, r8, r3
 80042ec:	1af6      	subs	r6, r6, r3
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	9308      	str	r3, [sp, #32]
 80042f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80042f4:	b1f3      	cbz	r3, 8004334 <_dtoa_r+0x78c>
 80042f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 80b7 	beq.w	800446c <_dtoa_r+0x8c4>
 80042fe:	b18c      	cbz	r4, 8004324 <_dtoa_r+0x77c>
 8004300:	4629      	mov	r1, r5
 8004302:	4622      	mov	r2, r4
 8004304:	4658      	mov	r0, fp
 8004306:	f000 fcc7 	bl	8004c98 <__pow5mult>
 800430a:	464a      	mov	r2, r9
 800430c:	4601      	mov	r1, r0
 800430e:	4605      	mov	r5, r0
 8004310:	4658      	mov	r0, fp
 8004312:	f000 fc17 	bl	8004b44 <__multiply>
 8004316:	4649      	mov	r1, r9
 8004318:	9004      	str	r0, [sp, #16]
 800431a:	4658      	mov	r0, fp
 800431c:	f000 fb48 	bl	80049b0 <_Bfree>
 8004320:	9b04      	ldr	r3, [sp, #16]
 8004322:	4699      	mov	r9, r3
 8004324:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004326:	1b1a      	subs	r2, r3, r4
 8004328:	d004      	beq.n	8004334 <_dtoa_r+0x78c>
 800432a:	4649      	mov	r1, r9
 800432c:	4658      	mov	r0, fp
 800432e:	f000 fcb3 	bl	8004c98 <__pow5mult>
 8004332:	4681      	mov	r9, r0
 8004334:	2101      	movs	r1, #1
 8004336:	4658      	mov	r0, fp
 8004338:	f000 fbee 	bl	8004b18 <__i2b>
 800433c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800433e:	4604      	mov	r4, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 81cf 	beq.w	80046e4 <_dtoa_r+0xb3c>
 8004346:	461a      	mov	r2, r3
 8004348:	4601      	mov	r1, r0
 800434a:	4658      	mov	r0, fp
 800434c:	f000 fca4 	bl	8004c98 <__pow5mult>
 8004350:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004352:	2b01      	cmp	r3, #1
 8004354:	4604      	mov	r4, r0
 8004356:	f300 8095 	bgt.w	8004484 <_dtoa_r+0x8dc>
 800435a:	9b02      	ldr	r3, [sp, #8]
 800435c:	2b00      	cmp	r3, #0
 800435e:	f040 8087 	bne.w	8004470 <_dtoa_r+0x8c8>
 8004362:	9b03      	ldr	r3, [sp, #12]
 8004364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004368:	2b00      	cmp	r3, #0
 800436a:	f040 8089 	bne.w	8004480 <_dtoa_r+0x8d8>
 800436e:	9b03      	ldr	r3, [sp, #12]
 8004370:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004374:	0d1b      	lsrs	r3, r3, #20
 8004376:	051b      	lsls	r3, r3, #20
 8004378:	b12b      	cbz	r3, 8004386 <_dtoa_r+0x7de>
 800437a:	9b08      	ldr	r3, [sp, #32]
 800437c:	3301      	adds	r3, #1
 800437e:	9308      	str	r3, [sp, #32]
 8004380:	f108 0801 	add.w	r8, r8, #1
 8004384:	2301      	movs	r3, #1
 8004386:	930a      	str	r3, [sp, #40]	@ 0x28
 8004388:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800438a:	2b00      	cmp	r3, #0
 800438c:	f000 81b0 	beq.w	80046f0 <_dtoa_r+0xb48>
 8004390:	6923      	ldr	r3, [r4, #16]
 8004392:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004396:	6918      	ldr	r0, [r3, #16]
 8004398:	f000 fb72 	bl	8004a80 <__hi0bits>
 800439c:	f1c0 0020 	rsb	r0, r0, #32
 80043a0:	9b08      	ldr	r3, [sp, #32]
 80043a2:	4418      	add	r0, r3
 80043a4:	f010 001f 	ands.w	r0, r0, #31
 80043a8:	d077      	beq.n	800449a <_dtoa_r+0x8f2>
 80043aa:	f1c0 0320 	rsb	r3, r0, #32
 80043ae:	2b04      	cmp	r3, #4
 80043b0:	dd6b      	ble.n	800448a <_dtoa_r+0x8e2>
 80043b2:	9b08      	ldr	r3, [sp, #32]
 80043b4:	f1c0 001c 	rsb	r0, r0, #28
 80043b8:	4403      	add	r3, r0
 80043ba:	4480      	add	r8, r0
 80043bc:	4406      	add	r6, r0
 80043be:	9308      	str	r3, [sp, #32]
 80043c0:	f1b8 0f00 	cmp.w	r8, #0
 80043c4:	dd05      	ble.n	80043d2 <_dtoa_r+0x82a>
 80043c6:	4649      	mov	r1, r9
 80043c8:	4642      	mov	r2, r8
 80043ca:	4658      	mov	r0, fp
 80043cc:	f000 fcbe 	bl	8004d4c <__lshift>
 80043d0:	4681      	mov	r9, r0
 80043d2:	9b08      	ldr	r3, [sp, #32]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	dd05      	ble.n	80043e4 <_dtoa_r+0x83c>
 80043d8:	4621      	mov	r1, r4
 80043da:	461a      	mov	r2, r3
 80043dc:	4658      	mov	r0, fp
 80043de:	f000 fcb5 	bl	8004d4c <__lshift>
 80043e2:	4604      	mov	r4, r0
 80043e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d059      	beq.n	800449e <_dtoa_r+0x8f6>
 80043ea:	4621      	mov	r1, r4
 80043ec:	4648      	mov	r0, r9
 80043ee:	f000 fd19 	bl	8004e24 <__mcmp>
 80043f2:	2800      	cmp	r0, #0
 80043f4:	da53      	bge.n	800449e <_dtoa_r+0x8f6>
 80043f6:	1e7b      	subs	r3, r7, #1
 80043f8:	9304      	str	r3, [sp, #16]
 80043fa:	4649      	mov	r1, r9
 80043fc:	2300      	movs	r3, #0
 80043fe:	220a      	movs	r2, #10
 8004400:	4658      	mov	r0, fp
 8004402:	f000 faf7 	bl	80049f4 <__multadd>
 8004406:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004408:	4681      	mov	r9, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	f000 8172 	beq.w	80046f4 <_dtoa_r+0xb4c>
 8004410:	2300      	movs	r3, #0
 8004412:	4629      	mov	r1, r5
 8004414:	220a      	movs	r2, #10
 8004416:	4658      	mov	r0, fp
 8004418:	f000 faec 	bl	80049f4 <__multadd>
 800441c:	9b00      	ldr	r3, [sp, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	4605      	mov	r5, r0
 8004422:	dc67      	bgt.n	80044f4 <_dtoa_r+0x94c>
 8004424:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004426:	2b02      	cmp	r3, #2
 8004428:	dc41      	bgt.n	80044ae <_dtoa_r+0x906>
 800442a:	e063      	b.n	80044f4 <_dtoa_r+0x94c>
 800442c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800442e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004432:	e746      	b.n	80042c2 <_dtoa_r+0x71a>
 8004434:	9b07      	ldr	r3, [sp, #28]
 8004436:	1e5c      	subs	r4, r3, #1
 8004438:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800443a:	42a3      	cmp	r3, r4
 800443c:	bfbf      	itttt	lt
 800443e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004440:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8004442:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004444:	1ae3      	sublt	r3, r4, r3
 8004446:	bfb4      	ite	lt
 8004448:	18d2      	addlt	r2, r2, r3
 800444a:	1b1c      	subge	r4, r3, r4
 800444c:	9b07      	ldr	r3, [sp, #28]
 800444e:	bfbc      	itt	lt
 8004450:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8004452:	2400      	movlt	r4, #0
 8004454:	2b00      	cmp	r3, #0
 8004456:	bfb5      	itete	lt
 8004458:	eba8 0603 	sublt.w	r6, r8, r3
 800445c:	9b07      	ldrge	r3, [sp, #28]
 800445e:	2300      	movlt	r3, #0
 8004460:	4646      	movge	r6, r8
 8004462:	e730      	b.n	80042c6 <_dtoa_r+0x71e>
 8004464:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004466:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004468:	4646      	mov	r6, r8
 800446a:	e735      	b.n	80042d8 <_dtoa_r+0x730>
 800446c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800446e:	e75c      	b.n	800432a <_dtoa_r+0x782>
 8004470:	2300      	movs	r3, #0
 8004472:	e788      	b.n	8004386 <_dtoa_r+0x7de>
 8004474:	3fe00000 	.word	0x3fe00000
 8004478:	40240000 	.word	0x40240000
 800447c:	40140000 	.word	0x40140000
 8004480:	9b02      	ldr	r3, [sp, #8]
 8004482:	e780      	b.n	8004386 <_dtoa_r+0x7de>
 8004484:	2300      	movs	r3, #0
 8004486:	930a      	str	r3, [sp, #40]	@ 0x28
 8004488:	e782      	b.n	8004390 <_dtoa_r+0x7e8>
 800448a:	d099      	beq.n	80043c0 <_dtoa_r+0x818>
 800448c:	9a08      	ldr	r2, [sp, #32]
 800448e:	331c      	adds	r3, #28
 8004490:	441a      	add	r2, r3
 8004492:	4498      	add	r8, r3
 8004494:	441e      	add	r6, r3
 8004496:	9208      	str	r2, [sp, #32]
 8004498:	e792      	b.n	80043c0 <_dtoa_r+0x818>
 800449a:	4603      	mov	r3, r0
 800449c:	e7f6      	b.n	800448c <_dtoa_r+0x8e4>
 800449e:	9b07      	ldr	r3, [sp, #28]
 80044a0:	9704      	str	r7, [sp, #16]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	dc20      	bgt.n	80044e8 <_dtoa_r+0x940>
 80044a6:	9300      	str	r3, [sp, #0]
 80044a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	dd1e      	ble.n	80044ec <_dtoa_r+0x944>
 80044ae:	9b00      	ldr	r3, [sp, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f47f aec0 	bne.w	8004236 <_dtoa_r+0x68e>
 80044b6:	4621      	mov	r1, r4
 80044b8:	2205      	movs	r2, #5
 80044ba:	4658      	mov	r0, fp
 80044bc:	f000 fa9a 	bl	80049f4 <__multadd>
 80044c0:	4601      	mov	r1, r0
 80044c2:	4604      	mov	r4, r0
 80044c4:	4648      	mov	r0, r9
 80044c6:	f000 fcad 	bl	8004e24 <__mcmp>
 80044ca:	2800      	cmp	r0, #0
 80044cc:	f77f aeb3 	ble.w	8004236 <_dtoa_r+0x68e>
 80044d0:	4656      	mov	r6, sl
 80044d2:	2331      	movs	r3, #49	@ 0x31
 80044d4:	f806 3b01 	strb.w	r3, [r6], #1
 80044d8:	9b04      	ldr	r3, [sp, #16]
 80044da:	3301      	adds	r3, #1
 80044dc:	9304      	str	r3, [sp, #16]
 80044de:	e6ae      	b.n	800423e <_dtoa_r+0x696>
 80044e0:	9c07      	ldr	r4, [sp, #28]
 80044e2:	9704      	str	r7, [sp, #16]
 80044e4:	4625      	mov	r5, r4
 80044e6:	e7f3      	b.n	80044d0 <_dtoa_r+0x928>
 80044e8:	9b07      	ldr	r3, [sp, #28]
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	f000 8104 	beq.w	80046fc <_dtoa_r+0xb54>
 80044f4:	2e00      	cmp	r6, #0
 80044f6:	dd05      	ble.n	8004504 <_dtoa_r+0x95c>
 80044f8:	4629      	mov	r1, r5
 80044fa:	4632      	mov	r2, r6
 80044fc:	4658      	mov	r0, fp
 80044fe:	f000 fc25 	bl	8004d4c <__lshift>
 8004502:	4605      	mov	r5, r0
 8004504:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004506:	2b00      	cmp	r3, #0
 8004508:	d05a      	beq.n	80045c0 <_dtoa_r+0xa18>
 800450a:	6869      	ldr	r1, [r5, #4]
 800450c:	4658      	mov	r0, fp
 800450e:	f000 fa0f 	bl	8004930 <_Balloc>
 8004512:	4606      	mov	r6, r0
 8004514:	b928      	cbnz	r0, 8004522 <_dtoa_r+0x97a>
 8004516:	4b84      	ldr	r3, [pc, #528]	@ (8004728 <_dtoa_r+0xb80>)
 8004518:	4602      	mov	r2, r0
 800451a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800451e:	f7ff bb5a 	b.w	8003bd6 <_dtoa_r+0x2e>
 8004522:	692a      	ldr	r2, [r5, #16]
 8004524:	3202      	adds	r2, #2
 8004526:	0092      	lsls	r2, r2, #2
 8004528:	f105 010c 	add.w	r1, r5, #12
 800452c:	300c      	adds	r0, #12
 800452e:	f001 f847 	bl	80055c0 <memcpy>
 8004532:	2201      	movs	r2, #1
 8004534:	4631      	mov	r1, r6
 8004536:	4658      	mov	r0, fp
 8004538:	f000 fc08 	bl	8004d4c <__lshift>
 800453c:	f10a 0301 	add.w	r3, sl, #1
 8004540:	9307      	str	r3, [sp, #28]
 8004542:	9b00      	ldr	r3, [sp, #0]
 8004544:	4453      	add	r3, sl
 8004546:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004548:	9b02      	ldr	r3, [sp, #8]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	462f      	mov	r7, r5
 8004550:	930a      	str	r3, [sp, #40]	@ 0x28
 8004552:	4605      	mov	r5, r0
 8004554:	9b07      	ldr	r3, [sp, #28]
 8004556:	4621      	mov	r1, r4
 8004558:	3b01      	subs	r3, #1
 800455a:	4648      	mov	r0, r9
 800455c:	9300      	str	r3, [sp, #0]
 800455e:	f7ff fa9a 	bl	8003a96 <quorem>
 8004562:	4639      	mov	r1, r7
 8004564:	9002      	str	r0, [sp, #8]
 8004566:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800456a:	4648      	mov	r0, r9
 800456c:	f000 fc5a 	bl	8004e24 <__mcmp>
 8004570:	462a      	mov	r2, r5
 8004572:	9008      	str	r0, [sp, #32]
 8004574:	4621      	mov	r1, r4
 8004576:	4658      	mov	r0, fp
 8004578:	f000 fc70 	bl	8004e5c <__mdiff>
 800457c:	68c2      	ldr	r2, [r0, #12]
 800457e:	4606      	mov	r6, r0
 8004580:	bb02      	cbnz	r2, 80045c4 <_dtoa_r+0xa1c>
 8004582:	4601      	mov	r1, r0
 8004584:	4648      	mov	r0, r9
 8004586:	f000 fc4d 	bl	8004e24 <__mcmp>
 800458a:	4602      	mov	r2, r0
 800458c:	4631      	mov	r1, r6
 800458e:	4658      	mov	r0, fp
 8004590:	920e      	str	r2, [sp, #56]	@ 0x38
 8004592:	f000 fa0d 	bl	80049b0 <_Bfree>
 8004596:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004598:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800459a:	9e07      	ldr	r6, [sp, #28]
 800459c:	ea43 0102 	orr.w	r1, r3, r2
 80045a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80045a2:	4319      	orrs	r1, r3
 80045a4:	d110      	bne.n	80045c8 <_dtoa_r+0xa20>
 80045a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80045aa:	d029      	beq.n	8004600 <_dtoa_r+0xa58>
 80045ac:	9b08      	ldr	r3, [sp, #32]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	dd02      	ble.n	80045b8 <_dtoa_r+0xa10>
 80045b2:	9b02      	ldr	r3, [sp, #8]
 80045b4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80045b8:	9b00      	ldr	r3, [sp, #0]
 80045ba:	f883 8000 	strb.w	r8, [r3]
 80045be:	e63f      	b.n	8004240 <_dtoa_r+0x698>
 80045c0:	4628      	mov	r0, r5
 80045c2:	e7bb      	b.n	800453c <_dtoa_r+0x994>
 80045c4:	2201      	movs	r2, #1
 80045c6:	e7e1      	b.n	800458c <_dtoa_r+0x9e4>
 80045c8:	9b08      	ldr	r3, [sp, #32]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	db04      	blt.n	80045d8 <_dtoa_r+0xa30>
 80045ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80045d0:	430b      	orrs	r3, r1
 80045d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80045d4:	430b      	orrs	r3, r1
 80045d6:	d120      	bne.n	800461a <_dtoa_r+0xa72>
 80045d8:	2a00      	cmp	r2, #0
 80045da:	dded      	ble.n	80045b8 <_dtoa_r+0xa10>
 80045dc:	4649      	mov	r1, r9
 80045de:	2201      	movs	r2, #1
 80045e0:	4658      	mov	r0, fp
 80045e2:	f000 fbb3 	bl	8004d4c <__lshift>
 80045e6:	4621      	mov	r1, r4
 80045e8:	4681      	mov	r9, r0
 80045ea:	f000 fc1b 	bl	8004e24 <__mcmp>
 80045ee:	2800      	cmp	r0, #0
 80045f0:	dc03      	bgt.n	80045fa <_dtoa_r+0xa52>
 80045f2:	d1e1      	bne.n	80045b8 <_dtoa_r+0xa10>
 80045f4:	f018 0f01 	tst.w	r8, #1
 80045f8:	d0de      	beq.n	80045b8 <_dtoa_r+0xa10>
 80045fa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80045fe:	d1d8      	bne.n	80045b2 <_dtoa_r+0xa0a>
 8004600:	9a00      	ldr	r2, [sp, #0]
 8004602:	2339      	movs	r3, #57	@ 0x39
 8004604:	7013      	strb	r3, [r2, #0]
 8004606:	4633      	mov	r3, r6
 8004608:	461e      	mov	r6, r3
 800460a:	3b01      	subs	r3, #1
 800460c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004610:	2a39      	cmp	r2, #57	@ 0x39
 8004612:	d052      	beq.n	80046ba <_dtoa_r+0xb12>
 8004614:	3201      	adds	r2, #1
 8004616:	701a      	strb	r2, [r3, #0]
 8004618:	e612      	b.n	8004240 <_dtoa_r+0x698>
 800461a:	2a00      	cmp	r2, #0
 800461c:	dd07      	ble.n	800462e <_dtoa_r+0xa86>
 800461e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004622:	d0ed      	beq.n	8004600 <_dtoa_r+0xa58>
 8004624:	9a00      	ldr	r2, [sp, #0]
 8004626:	f108 0301 	add.w	r3, r8, #1
 800462a:	7013      	strb	r3, [r2, #0]
 800462c:	e608      	b.n	8004240 <_dtoa_r+0x698>
 800462e:	9b07      	ldr	r3, [sp, #28]
 8004630:	9a07      	ldr	r2, [sp, #28]
 8004632:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004636:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004638:	4293      	cmp	r3, r2
 800463a:	d028      	beq.n	800468e <_dtoa_r+0xae6>
 800463c:	4649      	mov	r1, r9
 800463e:	2300      	movs	r3, #0
 8004640:	220a      	movs	r2, #10
 8004642:	4658      	mov	r0, fp
 8004644:	f000 f9d6 	bl	80049f4 <__multadd>
 8004648:	42af      	cmp	r7, r5
 800464a:	4681      	mov	r9, r0
 800464c:	f04f 0300 	mov.w	r3, #0
 8004650:	f04f 020a 	mov.w	r2, #10
 8004654:	4639      	mov	r1, r7
 8004656:	4658      	mov	r0, fp
 8004658:	d107      	bne.n	800466a <_dtoa_r+0xac2>
 800465a:	f000 f9cb 	bl	80049f4 <__multadd>
 800465e:	4607      	mov	r7, r0
 8004660:	4605      	mov	r5, r0
 8004662:	9b07      	ldr	r3, [sp, #28]
 8004664:	3301      	adds	r3, #1
 8004666:	9307      	str	r3, [sp, #28]
 8004668:	e774      	b.n	8004554 <_dtoa_r+0x9ac>
 800466a:	f000 f9c3 	bl	80049f4 <__multadd>
 800466e:	4629      	mov	r1, r5
 8004670:	4607      	mov	r7, r0
 8004672:	2300      	movs	r3, #0
 8004674:	220a      	movs	r2, #10
 8004676:	4658      	mov	r0, fp
 8004678:	f000 f9bc 	bl	80049f4 <__multadd>
 800467c:	4605      	mov	r5, r0
 800467e:	e7f0      	b.n	8004662 <_dtoa_r+0xaba>
 8004680:	9b00      	ldr	r3, [sp, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	bfcc      	ite	gt
 8004686:	461e      	movgt	r6, r3
 8004688:	2601      	movle	r6, #1
 800468a:	4456      	add	r6, sl
 800468c:	2700      	movs	r7, #0
 800468e:	4649      	mov	r1, r9
 8004690:	2201      	movs	r2, #1
 8004692:	4658      	mov	r0, fp
 8004694:	f000 fb5a 	bl	8004d4c <__lshift>
 8004698:	4621      	mov	r1, r4
 800469a:	4681      	mov	r9, r0
 800469c:	f000 fbc2 	bl	8004e24 <__mcmp>
 80046a0:	2800      	cmp	r0, #0
 80046a2:	dcb0      	bgt.n	8004606 <_dtoa_r+0xa5e>
 80046a4:	d102      	bne.n	80046ac <_dtoa_r+0xb04>
 80046a6:	f018 0f01 	tst.w	r8, #1
 80046aa:	d1ac      	bne.n	8004606 <_dtoa_r+0xa5e>
 80046ac:	4633      	mov	r3, r6
 80046ae:	461e      	mov	r6, r3
 80046b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80046b4:	2a30      	cmp	r2, #48	@ 0x30
 80046b6:	d0fa      	beq.n	80046ae <_dtoa_r+0xb06>
 80046b8:	e5c2      	b.n	8004240 <_dtoa_r+0x698>
 80046ba:	459a      	cmp	sl, r3
 80046bc:	d1a4      	bne.n	8004608 <_dtoa_r+0xa60>
 80046be:	9b04      	ldr	r3, [sp, #16]
 80046c0:	3301      	adds	r3, #1
 80046c2:	9304      	str	r3, [sp, #16]
 80046c4:	2331      	movs	r3, #49	@ 0x31
 80046c6:	f88a 3000 	strb.w	r3, [sl]
 80046ca:	e5b9      	b.n	8004240 <_dtoa_r+0x698>
 80046cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80046ce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800472c <_dtoa_r+0xb84>
 80046d2:	b11b      	cbz	r3, 80046dc <_dtoa_r+0xb34>
 80046d4:	f10a 0308 	add.w	r3, sl, #8
 80046d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80046da:	6013      	str	r3, [r2, #0]
 80046dc:	4650      	mov	r0, sl
 80046de:	b019      	add	sp, #100	@ 0x64
 80046e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	f77f ae37 	ble.w	800435a <_dtoa_r+0x7b2>
 80046ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80046ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80046f0:	2001      	movs	r0, #1
 80046f2:	e655      	b.n	80043a0 <_dtoa_r+0x7f8>
 80046f4:	9b00      	ldr	r3, [sp, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f77f aed6 	ble.w	80044a8 <_dtoa_r+0x900>
 80046fc:	4656      	mov	r6, sl
 80046fe:	4621      	mov	r1, r4
 8004700:	4648      	mov	r0, r9
 8004702:	f7ff f9c8 	bl	8003a96 <quorem>
 8004706:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800470a:	f806 8b01 	strb.w	r8, [r6], #1
 800470e:	9b00      	ldr	r3, [sp, #0]
 8004710:	eba6 020a 	sub.w	r2, r6, sl
 8004714:	4293      	cmp	r3, r2
 8004716:	ddb3      	ble.n	8004680 <_dtoa_r+0xad8>
 8004718:	4649      	mov	r1, r9
 800471a:	2300      	movs	r3, #0
 800471c:	220a      	movs	r2, #10
 800471e:	4658      	mov	r0, fp
 8004720:	f000 f968 	bl	80049f4 <__multadd>
 8004724:	4681      	mov	r9, r0
 8004726:	e7ea      	b.n	80046fe <_dtoa_r+0xb56>
 8004728:	080059b4 	.word	0x080059b4
 800472c:	08005938 	.word	0x08005938

08004730 <_free_r>:
 8004730:	b538      	push	{r3, r4, r5, lr}
 8004732:	4605      	mov	r5, r0
 8004734:	2900      	cmp	r1, #0
 8004736:	d041      	beq.n	80047bc <_free_r+0x8c>
 8004738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800473c:	1f0c      	subs	r4, r1, #4
 800473e:	2b00      	cmp	r3, #0
 8004740:	bfb8      	it	lt
 8004742:	18e4      	addlt	r4, r4, r3
 8004744:	f000 f8e8 	bl	8004918 <__malloc_lock>
 8004748:	4a1d      	ldr	r2, [pc, #116]	@ (80047c0 <_free_r+0x90>)
 800474a:	6813      	ldr	r3, [r2, #0]
 800474c:	b933      	cbnz	r3, 800475c <_free_r+0x2c>
 800474e:	6063      	str	r3, [r4, #4]
 8004750:	6014      	str	r4, [r2, #0]
 8004752:	4628      	mov	r0, r5
 8004754:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004758:	f000 b8e4 	b.w	8004924 <__malloc_unlock>
 800475c:	42a3      	cmp	r3, r4
 800475e:	d908      	bls.n	8004772 <_free_r+0x42>
 8004760:	6820      	ldr	r0, [r4, #0]
 8004762:	1821      	adds	r1, r4, r0
 8004764:	428b      	cmp	r3, r1
 8004766:	bf01      	itttt	eq
 8004768:	6819      	ldreq	r1, [r3, #0]
 800476a:	685b      	ldreq	r3, [r3, #4]
 800476c:	1809      	addeq	r1, r1, r0
 800476e:	6021      	streq	r1, [r4, #0]
 8004770:	e7ed      	b.n	800474e <_free_r+0x1e>
 8004772:	461a      	mov	r2, r3
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	b10b      	cbz	r3, 800477c <_free_r+0x4c>
 8004778:	42a3      	cmp	r3, r4
 800477a:	d9fa      	bls.n	8004772 <_free_r+0x42>
 800477c:	6811      	ldr	r1, [r2, #0]
 800477e:	1850      	adds	r0, r2, r1
 8004780:	42a0      	cmp	r0, r4
 8004782:	d10b      	bne.n	800479c <_free_r+0x6c>
 8004784:	6820      	ldr	r0, [r4, #0]
 8004786:	4401      	add	r1, r0
 8004788:	1850      	adds	r0, r2, r1
 800478a:	4283      	cmp	r3, r0
 800478c:	6011      	str	r1, [r2, #0]
 800478e:	d1e0      	bne.n	8004752 <_free_r+0x22>
 8004790:	6818      	ldr	r0, [r3, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	6053      	str	r3, [r2, #4]
 8004796:	4408      	add	r0, r1
 8004798:	6010      	str	r0, [r2, #0]
 800479a:	e7da      	b.n	8004752 <_free_r+0x22>
 800479c:	d902      	bls.n	80047a4 <_free_r+0x74>
 800479e:	230c      	movs	r3, #12
 80047a0:	602b      	str	r3, [r5, #0]
 80047a2:	e7d6      	b.n	8004752 <_free_r+0x22>
 80047a4:	6820      	ldr	r0, [r4, #0]
 80047a6:	1821      	adds	r1, r4, r0
 80047a8:	428b      	cmp	r3, r1
 80047aa:	bf04      	itt	eq
 80047ac:	6819      	ldreq	r1, [r3, #0]
 80047ae:	685b      	ldreq	r3, [r3, #4]
 80047b0:	6063      	str	r3, [r4, #4]
 80047b2:	bf04      	itt	eq
 80047b4:	1809      	addeq	r1, r1, r0
 80047b6:	6021      	streq	r1, [r4, #0]
 80047b8:	6054      	str	r4, [r2, #4]
 80047ba:	e7ca      	b.n	8004752 <_free_r+0x22>
 80047bc:	bd38      	pop	{r3, r4, r5, pc}
 80047be:	bf00      	nop
 80047c0:	20000530 	.word	0x20000530

080047c4 <malloc>:
 80047c4:	4b02      	ldr	r3, [pc, #8]	@ (80047d0 <malloc+0xc>)
 80047c6:	4601      	mov	r1, r0
 80047c8:	6818      	ldr	r0, [r3, #0]
 80047ca:	f000 b825 	b.w	8004818 <_malloc_r>
 80047ce:	bf00      	nop
 80047d0:	20000120 	.word	0x20000120

080047d4 <sbrk_aligned>:
 80047d4:	b570      	push	{r4, r5, r6, lr}
 80047d6:	4e0f      	ldr	r6, [pc, #60]	@ (8004814 <sbrk_aligned+0x40>)
 80047d8:	460c      	mov	r4, r1
 80047da:	6831      	ldr	r1, [r6, #0]
 80047dc:	4605      	mov	r5, r0
 80047de:	b911      	cbnz	r1, 80047e6 <sbrk_aligned+0x12>
 80047e0:	f000 fede 	bl	80055a0 <_sbrk_r>
 80047e4:	6030      	str	r0, [r6, #0]
 80047e6:	4621      	mov	r1, r4
 80047e8:	4628      	mov	r0, r5
 80047ea:	f000 fed9 	bl	80055a0 <_sbrk_r>
 80047ee:	1c43      	adds	r3, r0, #1
 80047f0:	d103      	bne.n	80047fa <sbrk_aligned+0x26>
 80047f2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80047f6:	4620      	mov	r0, r4
 80047f8:	bd70      	pop	{r4, r5, r6, pc}
 80047fa:	1cc4      	adds	r4, r0, #3
 80047fc:	f024 0403 	bic.w	r4, r4, #3
 8004800:	42a0      	cmp	r0, r4
 8004802:	d0f8      	beq.n	80047f6 <sbrk_aligned+0x22>
 8004804:	1a21      	subs	r1, r4, r0
 8004806:	4628      	mov	r0, r5
 8004808:	f000 feca 	bl	80055a0 <_sbrk_r>
 800480c:	3001      	adds	r0, #1
 800480e:	d1f2      	bne.n	80047f6 <sbrk_aligned+0x22>
 8004810:	e7ef      	b.n	80047f2 <sbrk_aligned+0x1e>
 8004812:	bf00      	nop
 8004814:	2000052c 	.word	0x2000052c

08004818 <_malloc_r>:
 8004818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800481c:	1ccd      	adds	r5, r1, #3
 800481e:	f025 0503 	bic.w	r5, r5, #3
 8004822:	3508      	adds	r5, #8
 8004824:	2d0c      	cmp	r5, #12
 8004826:	bf38      	it	cc
 8004828:	250c      	movcc	r5, #12
 800482a:	2d00      	cmp	r5, #0
 800482c:	4606      	mov	r6, r0
 800482e:	db01      	blt.n	8004834 <_malloc_r+0x1c>
 8004830:	42a9      	cmp	r1, r5
 8004832:	d904      	bls.n	800483e <_malloc_r+0x26>
 8004834:	230c      	movs	r3, #12
 8004836:	6033      	str	r3, [r6, #0]
 8004838:	2000      	movs	r0, #0
 800483a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800483e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004914 <_malloc_r+0xfc>
 8004842:	f000 f869 	bl	8004918 <__malloc_lock>
 8004846:	f8d8 3000 	ldr.w	r3, [r8]
 800484a:	461c      	mov	r4, r3
 800484c:	bb44      	cbnz	r4, 80048a0 <_malloc_r+0x88>
 800484e:	4629      	mov	r1, r5
 8004850:	4630      	mov	r0, r6
 8004852:	f7ff ffbf 	bl	80047d4 <sbrk_aligned>
 8004856:	1c43      	adds	r3, r0, #1
 8004858:	4604      	mov	r4, r0
 800485a:	d158      	bne.n	800490e <_malloc_r+0xf6>
 800485c:	f8d8 4000 	ldr.w	r4, [r8]
 8004860:	4627      	mov	r7, r4
 8004862:	2f00      	cmp	r7, #0
 8004864:	d143      	bne.n	80048ee <_malloc_r+0xd6>
 8004866:	2c00      	cmp	r4, #0
 8004868:	d04b      	beq.n	8004902 <_malloc_r+0xea>
 800486a:	6823      	ldr	r3, [r4, #0]
 800486c:	4639      	mov	r1, r7
 800486e:	4630      	mov	r0, r6
 8004870:	eb04 0903 	add.w	r9, r4, r3
 8004874:	f000 fe94 	bl	80055a0 <_sbrk_r>
 8004878:	4581      	cmp	r9, r0
 800487a:	d142      	bne.n	8004902 <_malloc_r+0xea>
 800487c:	6821      	ldr	r1, [r4, #0]
 800487e:	1a6d      	subs	r5, r5, r1
 8004880:	4629      	mov	r1, r5
 8004882:	4630      	mov	r0, r6
 8004884:	f7ff ffa6 	bl	80047d4 <sbrk_aligned>
 8004888:	3001      	adds	r0, #1
 800488a:	d03a      	beq.n	8004902 <_malloc_r+0xea>
 800488c:	6823      	ldr	r3, [r4, #0]
 800488e:	442b      	add	r3, r5
 8004890:	6023      	str	r3, [r4, #0]
 8004892:	f8d8 3000 	ldr.w	r3, [r8]
 8004896:	685a      	ldr	r2, [r3, #4]
 8004898:	bb62      	cbnz	r2, 80048f4 <_malloc_r+0xdc>
 800489a:	f8c8 7000 	str.w	r7, [r8]
 800489e:	e00f      	b.n	80048c0 <_malloc_r+0xa8>
 80048a0:	6822      	ldr	r2, [r4, #0]
 80048a2:	1b52      	subs	r2, r2, r5
 80048a4:	d420      	bmi.n	80048e8 <_malloc_r+0xd0>
 80048a6:	2a0b      	cmp	r2, #11
 80048a8:	d917      	bls.n	80048da <_malloc_r+0xc2>
 80048aa:	1961      	adds	r1, r4, r5
 80048ac:	42a3      	cmp	r3, r4
 80048ae:	6025      	str	r5, [r4, #0]
 80048b0:	bf18      	it	ne
 80048b2:	6059      	strne	r1, [r3, #4]
 80048b4:	6863      	ldr	r3, [r4, #4]
 80048b6:	bf08      	it	eq
 80048b8:	f8c8 1000 	streq.w	r1, [r8]
 80048bc:	5162      	str	r2, [r4, r5]
 80048be:	604b      	str	r3, [r1, #4]
 80048c0:	4630      	mov	r0, r6
 80048c2:	f000 f82f 	bl	8004924 <__malloc_unlock>
 80048c6:	f104 000b 	add.w	r0, r4, #11
 80048ca:	1d23      	adds	r3, r4, #4
 80048cc:	f020 0007 	bic.w	r0, r0, #7
 80048d0:	1ac2      	subs	r2, r0, r3
 80048d2:	bf1c      	itt	ne
 80048d4:	1a1b      	subne	r3, r3, r0
 80048d6:	50a3      	strne	r3, [r4, r2]
 80048d8:	e7af      	b.n	800483a <_malloc_r+0x22>
 80048da:	6862      	ldr	r2, [r4, #4]
 80048dc:	42a3      	cmp	r3, r4
 80048de:	bf0c      	ite	eq
 80048e0:	f8c8 2000 	streq.w	r2, [r8]
 80048e4:	605a      	strne	r2, [r3, #4]
 80048e6:	e7eb      	b.n	80048c0 <_malloc_r+0xa8>
 80048e8:	4623      	mov	r3, r4
 80048ea:	6864      	ldr	r4, [r4, #4]
 80048ec:	e7ae      	b.n	800484c <_malloc_r+0x34>
 80048ee:	463c      	mov	r4, r7
 80048f0:	687f      	ldr	r7, [r7, #4]
 80048f2:	e7b6      	b.n	8004862 <_malloc_r+0x4a>
 80048f4:	461a      	mov	r2, r3
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	42a3      	cmp	r3, r4
 80048fa:	d1fb      	bne.n	80048f4 <_malloc_r+0xdc>
 80048fc:	2300      	movs	r3, #0
 80048fe:	6053      	str	r3, [r2, #4]
 8004900:	e7de      	b.n	80048c0 <_malloc_r+0xa8>
 8004902:	230c      	movs	r3, #12
 8004904:	6033      	str	r3, [r6, #0]
 8004906:	4630      	mov	r0, r6
 8004908:	f000 f80c 	bl	8004924 <__malloc_unlock>
 800490c:	e794      	b.n	8004838 <_malloc_r+0x20>
 800490e:	6005      	str	r5, [r0, #0]
 8004910:	e7d6      	b.n	80048c0 <_malloc_r+0xa8>
 8004912:	bf00      	nop
 8004914:	20000530 	.word	0x20000530

08004918 <__malloc_lock>:
 8004918:	4801      	ldr	r0, [pc, #4]	@ (8004920 <__malloc_lock+0x8>)
 800491a:	f7ff b8ba 	b.w	8003a92 <__retarget_lock_acquire_recursive>
 800491e:	bf00      	nop
 8004920:	20000528 	.word	0x20000528

08004924 <__malloc_unlock>:
 8004924:	4801      	ldr	r0, [pc, #4]	@ (800492c <__malloc_unlock+0x8>)
 8004926:	f7ff b8b5 	b.w	8003a94 <__retarget_lock_release_recursive>
 800492a:	bf00      	nop
 800492c:	20000528 	.word	0x20000528

08004930 <_Balloc>:
 8004930:	b570      	push	{r4, r5, r6, lr}
 8004932:	69c6      	ldr	r6, [r0, #28]
 8004934:	4604      	mov	r4, r0
 8004936:	460d      	mov	r5, r1
 8004938:	b976      	cbnz	r6, 8004958 <_Balloc+0x28>
 800493a:	2010      	movs	r0, #16
 800493c:	f7ff ff42 	bl	80047c4 <malloc>
 8004940:	4602      	mov	r2, r0
 8004942:	61e0      	str	r0, [r4, #28]
 8004944:	b920      	cbnz	r0, 8004950 <_Balloc+0x20>
 8004946:	4b18      	ldr	r3, [pc, #96]	@ (80049a8 <_Balloc+0x78>)
 8004948:	4818      	ldr	r0, [pc, #96]	@ (80049ac <_Balloc+0x7c>)
 800494a:	216b      	movs	r1, #107	@ 0x6b
 800494c:	f000 fe46 	bl	80055dc <__assert_func>
 8004950:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004954:	6006      	str	r6, [r0, #0]
 8004956:	60c6      	str	r6, [r0, #12]
 8004958:	69e6      	ldr	r6, [r4, #28]
 800495a:	68f3      	ldr	r3, [r6, #12]
 800495c:	b183      	cbz	r3, 8004980 <_Balloc+0x50>
 800495e:	69e3      	ldr	r3, [r4, #28]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004966:	b9b8      	cbnz	r0, 8004998 <_Balloc+0x68>
 8004968:	2101      	movs	r1, #1
 800496a:	fa01 f605 	lsl.w	r6, r1, r5
 800496e:	1d72      	adds	r2, r6, #5
 8004970:	0092      	lsls	r2, r2, #2
 8004972:	4620      	mov	r0, r4
 8004974:	f000 fe50 	bl	8005618 <_calloc_r>
 8004978:	b160      	cbz	r0, 8004994 <_Balloc+0x64>
 800497a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800497e:	e00e      	b.n	800499e <_Balloc+0x6e>
 8004980:	2221      	movs	r2, #33	@ 0x21
 8004982:	2104      	movs	r1, #4
 8004984:	4620      	mov	r0, r4
 8004986:	f000 fe47 	bl	8005618 <_calloc_r>
 800498a:	69e3      	ldr	r3, [r4, #28]
 800498c:	60f0      	str	r0, [r6, #12]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1e4      	bne.n	800495e <_Balloc+0x2e>
 8004994:	2000      	movs	r0, #0
 8004996:	bd70      	pop	{r4, r5, r6, pc}
 8004998:	6802      	ldr	r2, [r0, #0]
 800499a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800499e:	2300      	movs	r3, #0
 80049a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80049a4:	e7f7      	b.n	8004996 <_Balloc+0x66>
 80049a6:	bf00      	nop
 80049a8:	08005945 	.word	0x08005945
 80049ac:	080059c5 	.word	0x080059c5

080049b0 <_Bfree>:
 80049b0:	b570      	push	{r4, r5, r6, lr}
 80049b2:	69c6      	ldr	r6, [r0, #28]
 80049b4:	4605      	mov	r5, r0
 80049b6:	460c      	mov	r4, r1
 80049b8:	b976      	cbnz	r6, 80049d8 <_Bfree+0x28>
 80049ba:	2010      	movs	r0, #16
 80049bc:	f7ff ff02 	bl	80047c4 <malloc>
 80049c0:	4602      	mov	r2, r0
 80049c2:	61e8      	str	r0, [r5, #28]
 80049c4:	b920      	cbnz	r0, 80049d0 <_Bfree+0x20>
 80049c6:	4b09      	ldr	r3, [pc, #36]	@ (80049ec <_Bfree+0x3c>)
 80049c8:	4809      	ldr	r0, [pc, #36]	@ (80049f0 <_Bfree+0x40>)
 80049ca:	218f      	movs	r1, #143	@ 0x8f
 80049cc:	f000 fe06 	bl	80055dc <__assert_func>
 80049d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80049d4:	6006      	str	r6, [r0, #0]
 80049d6:	60c6      	str	r6, [r0, #12]
 80049d8:	b13c      	cbz	r4, 80049ea <_Bfree+0x3a>
 80049da:	69eb      	ldr	r3, [r5, #28]
 80049dc:	6862      	ldr	r2, [r4, #4]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80049e4:	6021      	str	r1, [r4, #0]
 80049e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80049ea:	bd70      	pop	{r4, r5, r6, pc}
 80049ec:	08005945 	.word	0x08005945
 80049f0:	080059c5 	.word	0x080059c5

080049f4 <__multadd>:
 80049f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049f8:	690d      	ldr	r5, [r1, #16]
 80049fa:	4607      	mov	r7, r0
 80049fc:	460c      	mov	r4, r1
 80049fe:	461e      	mov	r6, r3
 8004a00:	f101 0c14 	add.w	ip, r1, #20
 8004a04:	2000      	movs	r0, #0
 8004a06:	f8dc 3000 	ldr.w	r3, [ip]
 8004a0a:	b299      	uxth	r1, r3
 8004a0c:	fb02 6101 	mla	r1, r2, r1, r6
 8004a10:	0c1e      	lsrs	r6, r3, #16
 8004a12:	0c0b      	lsrs	r3, r1, #16
 8004a14:	fb02 3306 	mla	r3, r2, r6, r3
 8004a18:	b289      	uxth	r1, r1
 8004a1a:	3001      	adds	r0, #1
 8004a1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004a20:	4285      	cmp	r5, r0
 8004a22:	f84c 1b04 	str.w	r1, [ip], #4
 8004a26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004a2a:	dcec      	bgt.n	8004a06 <__multadd+0x12>
 8004a2c:	b30e      	cbz	r6, 8004a72 <__multadd+0x7e>
 8004a2e:	68a3      	ldr	r3, [r4, #8]
 8004a30:	42ab      	cmp	r3, r5
 8004a32:	dc19      	bgt.n	8004a68 <__multadd+0x74>
 8004a34:	6861      	ldr	r1, [r4, #4]
 8004a36:	4638      	mov	r0, r7
 8004a38:	3101      	adds	r1, #1
 8004a3a:	f7ff ff79 	bl	8004930 <_Balloc>
 8004a3e:	4680      	mov	r8, r0
 8004a40:	b928      	cbnz	r0, 8004a4e <__multadd+0x5a>
 8004a42:	4602      	mov	r2, r0
 8004a44:	4b0c      	ldr	r3, [pc, #48]	@ (8004a78 <__multadd+0x84>)
 8004a46:	480d      	ldr	r0, [pc, #52]	@ (8004a7c <__multadd+0x88>)
 8004a48:	21ba      	movs	r1, #186	@ 0xba
 8004a4a:	f000 fdc7 	bl	80055dc <__assert_func>
 8004a4e:	6922      	ldr	r2, [r4, #16]
 8004a50:	3202      	adds	r2, #2
 8004a52:	f104 010c 	add.w	r1, r4, #12
 8004a56:	0092      	lsls	r2, r2, #2
 8004a58:	300c      	adds	r0, #12
 8004a5a:	f000 fdb1 	bl	80055c0 <memcpy>
 8004a5e:	4621      	mov	r1, r4
 8004a60:	4638      	mov	r0, r7
 8004a62:	f7ff ffa5 	bl	80049b0 <_Bfree>
 8004a66:	4644      	mov	r4, r8
 8004a68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004a6c:	3501      	adds	r5, #1
 8004a6e:	615e      	str	r6, [r3, #20]
 8004a70:	6125      	str	r5, [r4, #16]
 8004a72:	4620      	mov	r0, r4
 8004a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a78:	080059b4 	.word	0x080059b4
 8004a7c:	080059c5 	.word	0x080059c5

08004a80 <__hi0bits>:
 8004a80:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004a84:	4603      	mov	r3, r0
 8004a86:	bf36      	itet	cc
 8004a88:	0403      	lslcc	r3, r0, #16
 8004a8a:	2000      	movcs	r0, #0
 8004a8c:	2010      	movcc	r0, #16
 8004a8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a92:	bf3c      	itt	cc
 8004a94:	021b      	lslcc	r3, r3, #8
 8004a96:	3008      	addcc	r0, #8
 8004a98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a9c:	bf3c      	itt	cc
 8004a9e:	011b      	lslcc	r3, r3, #4
 8004aa0:	3004      	addcc	r0, #4
 8004aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aa6:	bf3c      	itt	cc
 8004aa8:	009b      	lslcc	r3, r3, #2
 8004aaa:	3002      	addcc	r0, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	db05      	blt.n	8004abc <__hi0bits+0x3c>
 8004ab0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004ab4:	f100 0001 	add.w	r0, r0, #1
 8004ab8:	bf08      	it	eq
 8004aba:	2020      	moveq	r0, #32
 8004abc:	4770      	bx	lr

08004abe <__lo0bits>:
 8004abe:	6803      	ldr	r3, [r0, #0]
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	f013 0007 	ands.w	r0, r3, #7
 8004ac6:	d00b      	beq.n	8004ae0 <__lo0bits+0x22>
 8004ac8:	07d9      	lsls	r1, r3, #31
 8004aca:	d421      	bmi.n	8004b10 <__lo0bits+0x52>
 8004acc:	0798      	lsls	r0, r3, #30
 8004ace:	bf49      	itett	mi
 8004ad0:	085b      	lsrmi	r3, r3, #1
 8004ad2:	089b      	lsrpl	r3, r3, #2
 8004ad4:	2001      	movmi	r0, #1
 8004ad6:	6013      	strmi	r3, [r2, #0]
 8004ad8:	bf5c      	itt	pl
 8004ada:	6013      	strpl	r3, [r2, #0]
 8004adc:	2002      	movpl	r0, #2
 8004ade:	4770      	bx	lr
 8004ae0:	b299      	uxth	r1, r3
 8004ae2:	b909      	cbnz	r1, 8004ae8 <__lo0bits+0x2a>
 8004ae4:	0c1b      	lsrs	r3, r3, #16
 8004ae6:	2010      	movs	r0, #16
 8004ae8:	b2d9      	uxtb	r1, r3
 8004aea:	b909      	cbnz	r1, 8004af0 <__lo0bits+0x32>
 8004aec:	3008      	adds	r0, #8
 8004aee:	0a1b      	lsrs	r3, r3, #8
 8004af0:	0719      	lsls	r1, r3, #28
 8004af2:	bf04      	itt	eq
 8004af4:	091b      	lsreq	r3, r3, #4
 8004af6:	3004      	addeq	r0, #4
 8004af8:	0799      	lsls	r1, r3, #30
 8004afa:	bf04      	itt	eq
 8004afc:	089b      	lsreq	r3, r3, #2
 8004afe:	3002      	addeq	r0, #2
 8004b00:	07d9      	lsls	r1, r3, #31
 8004b02:	d403      	bmi.n	8004b0c <__lo0bits+0x4e>
 8004b04:	085b      	lsrs	r3, r3, #1
 8004b06:	f100 0001 	add.w	r0, r0, #1
 8004b0a:	d003      	beq.n	8004b14 <__lo0bits+0x56>
 8004b0c:	6013      	str	r3, [r2, #0]
 8004b0e:	4770      	bx	lr
 8004b10:	2000      	movs	r0, #0
 8004b12:	4770      	bx	lr
 8004b14:	2020      	movs	r0, #32
 8004b16:	4770      	bx	lr

08004b18 <__i2b>:
 8004b18:	b510      	push	{r4, lr}
 8004b1a:	460c      	mov	r4, r1
 8004b1c:	2101      	movs	r1, #1
 8004b1e:	f7ff ff07 	bl	8004930 <_Balloc>
 8004b22:	4602      	mov	r2, r0
 8004b24:	b928      	cbnz	r0, 8004b32 <__i2b+0x1a>
 8004b26:	4b05      	ldr	r3, [pc, #20]	@ (8004b3c <__i2b+0x24>)
 8004b28:	4805      	ldr	r0, [pc, #20]	@ (8004b40 <__i2b+0x28>)
 8004b2a:	f240 1145 	movw	r1, #325	@ 0x145
 8004b2e:	f000 fd55 	bl	80055dc <__assert_func>
 8004b32:	2301      	movs	r3, #1
 8004b34:	6144      	str	r4, [r0, #20]
 8004b36:	6103      	str	r3, [r0, #16]
 8004b38:	bd10      	pop	{r4, pc}
 8004b3a:	bf00      	nop
 8004b3c:	080059b4 	.word	0x080059b4
 8004b40:	080059c5 	.word	0x080059c5

08004b44 <__multiply>:
 8004b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b48:	4614      	mov	r4, r2
 8004b4a:	690a      	ldr	r2, [r1, #16]
 8004b4c:	6923      	ldr	r3, [r4, #16]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	bfa8      	it	ge
 8004b52:	4623      	movge	r3, r4
 8004b54:	460f      	mov	r7, r1
 8004b56:	bfa4      	itt	ge
 8004b58:	460c      	movge	r4, r1
 8004b5a:	461f      	movge	r7, r3
 8004b5c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004b60:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8004b64:	68a3      	ldr	r3, [r4, #8]
 8004b66:	6861      	ldr	r1, [r4, #4]
 8004b68:	eb0a 0609 	add.w	r6, sl, r9
 8004b6c:	42b3      	cmp	r3, r6
 8004b6e:	b085      	sub	sp, #20
 8004b70:	bfb8      	it	lt
 8004b72:	3101      	addlt	r1, #1
 8004b74:	f7ff fedc 	bl	8004930 <_Balloc>
 8004b78:	b930      	cbnz	r0, 8004b88 <__multiply+0x44>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	4b44      	ldr	r3, [pc, #272]	@ (8004c90 <__multiply+0x14c>)
 8004b7e:	4845      	ldr	r0, [pc, #276]	@ (8004c94 <__multiply+0x150>)
 8004b80:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004b84:	f000 fd2a 	bl	80055dc <__assert_func>
 8004b88:	f100 0514 	add.w	r5, r0, #20
 8004b8c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004b90:	462b      	mov	r3, r5
 8004b92:	2200      	movs	r2, #0
 8004b94:	4543      	cmp	r3, r8
 8004b96:	d321      	bcc.n	8004bdc <__multiply+0x98>
 8004b98:	f107 0114 	add.w	r1, r7, #20
 8004b9c:	f104 0214 	add.w	r2, r4, #20
 8004ba0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8004ba4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8004ba8:	9302      	str	r3, [sp, #8]
 8004baa:	1b13      	subs	r3, r2, r4
 8004bac:	3b15      	subs	r3, #21
 8004bae:	f023 0303 	bic.w	r3, r3, #3
 8004bb2:	3304      	adds	r3, #4
 8004bb4:	f104 0715 	add.w	r7, r4, #21
 8004bb8:	42ba      	cmp	r2, r7
 8004bba:	bf38      	it	cc
 8004bbc:	2304      	movcc	r3, #4
 8004bbe:	9301      	str	r3, [sp, #4]
 8004bc0:	9b02      	ldr	r3, [sp, #8]
 8004bc2:	9103      	str	r1, [sp, #12]
 8004bc4:	428b      	cmp	r3, r1
 8004bc6:	d80c      	bhi.n	8004be2 <__multiply+0x9e>
 8004bc8:	2e00      	cmp	r6, #0
 8004bca:	dd03      	ble.n	8004bd4 <__multiply+0x90>
 8004bcc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d05b      	beq.n	8004c8c <__multiply+0x148>
 8004bd4:	6106      	str	r6, [r0, #16]
 8004bd6:	b005      	add	sp, #20
 8004bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bdc:	f843 2b04 	str.w	r2, [r3], #4
 8004be0:	e7d8      	b.n	8004b94 <__multiply+0x50>
 8004be2:	f8b1 a000 	ldrh.w	sl, [r1]
 8004be6:	f1ba 0f00 	cmp.w	sl, #0
 8004bea:	d024      	beq.n	8004c36 <__multiply+0xf2>
 8004bec:	f104 0e14 	add.w	lr, r4, #20
 8004bf0:	46a9      	mov	r9, r5
 8004bf2:	f04f 0c00 	mov.w	ip, #0
 8004bf6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004bfa:	f8d9 3000 	ldr.w	r3, [r9]
 8004bfe:	fa1f fb87 	uxth.w	fp, r7
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	fb0a 330b 	mla	r3, sl, fp, r3
 8004c08:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8004c0c:	f8d9 7000 	ldr.w	r7, [r9]
 8004c10:	4463      	add	r3, ip
 8004c12:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004c16:	fb0a c70b 	mla	r7, sl, fp, ip
 8004c1a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004c24:	4572      	cmp	r2, lr
 8004c26:	f849 3b04 	str.w	r3, [r9], #4
 8004c2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004c2e:	d8e2      	bhi.n	8004bf6 <__multiply+0xb2>
 8004c30:	9b01      	ldr	r3, [sp, #4]
 8004c32:	f845 c003 	str.w	ip, [r5, r3]
 8004c36:	9b03      	ldr	r3, [sp, #12]
 8004c38:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004c3c:	3104      	adds	r1, #4
 8004c3e:	f1b9 0f00 	cmp.w	r9, #0
 8004c42:	d021      	beq.n	8004c88 <__multiply+0x144>
 8004c44:	682b      	ldr	r3, [r5, #0]
 8004c46:	f104 0c14 	add.w	ip, r4, #20
 8004c4a:	46ae      	mov	lr, r5
 8004c4c:	f04f 0a00 	mov.w	sl, #0
 8004c50:	f8bc b000 	ldrh.w	fp, [ip]
 8004c54:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8004c58:	fb09 770b 	mla	r7, r9, fp, r7
 8004c5c:	4457      	add	r7, sl
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004c64:	f84e 3b04 	str.w	r3, [lr], #4
 8004c68:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004c6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004c70:	f8be 3000 	ldrh.w	r3, [lr]
 8004c74:	fb09 330a 	mla	r3, r9, sl, r3
 8004c78:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8004c7c:	4562      	cmp	r2, ip
 8004c7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004c82:	d8e5      	bhi.n	8004c50 <__multiply+0x10c>
 8004c84:	9f01      	ldr	r7, [sp, #4]
 8004c86:	51eb      	str	r3, [r5, r7]
 8004c88:	3504      	adds	r5, #4
 8004c8a:	e799      	b.n	8004bc0 <__multiply+0x7c>
 8004c8c:	3e01      	subs	r6, #1
 8004c8e:	e79b      	b.n	8004bc8 <__multiply+0x84>
 8004c90:	080059b4 	.word	0x080059b4
 8004c94:	080059c5 	.word	0x080059c5

08004c98 <__pow5mult>:
 8004c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c9c:	4615      	mov	r5, r2
 8004c9e:	f012 0203 	ands.w	r2, r2, #3
 8004ca2:	4607      	mov	r7, r0
 8004ca4:	460e      	mov	r6, r1
 8004ca6:	d007      	beq.n	8004cb8 <__pow5mult+0x20>
 8004ca8:	4c25      	ldr	r4, [pc, #148]	@ (8004d40 <__pow5mult+0xa8>)
 8004caa:	3a01      	subs	r2, #1
 8004cac:	2300      	movs	r3, #0
 8004cae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004cb2:	f7ff fe9f 	bl	80049f4 <__multadd>
 8004cb6:	4606      	mov	r6, r0
 8004cb8:	10ad      	asrs	r5, r5, #2
 8004cba:	d03d      	beq.n	8004d38 <__pow5mult+0xa0>
 8004cbc:	69fc      	ldr	r4, [r7, #28]
 8004cbe:	b97c      	cbnz	r4, 8004ce0 <__pow5mult+0x48>
 8004cc0:	2010      	movs	r0, #16
 8004cc2:	f7ff fd7f 	bl	80047c4 <malloc>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	61f8      	str	r0, [r7, #28]
 8004cca:	b928      	cbnz	r0, 8004cd8 <__pow5mult+0x40>
 8004ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8004d44 <__pow5mult+0xac>)
 8004cce:	481e      	ldr	r0, [pc, #120]	@ (8004d48 <__pow5mult+0xb0>)
 8004cd0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004cd4:	f000 fc82 	bl	80055dc <__assert_func>
 8004cd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004cdc:	6004      	str	r4, [r0, #0]
 8004cde:	60c4      	str	r4, [r0, #12]
 8004ce0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004ce4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004ce8:	b94c      	cbnz	r4, 8004cfe <__pow5mult+0x66>
 8004cea:	f240 2171 	movw	r1, #625	@ 0x271
 8004cee:	4638      	mov	r0, r7
 8004cf0:	f7ff ff12 	bl	8004b18 <__i2b>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	f8c8 0008 	str.w	r0, [r8, #8]
 8004cfa:	4604      	mov	r4, r0
 8004cfc:	6003      	str	r3, [r0, #0]
 8004cfe:	f04f 0900 	mov.w	r9, #0
 8004d02:	07eb      	lsls	r3, r5, #31
 8004d04:	d50a      	bpl.n	8004d1c <__pow5mult+0x84>
 8004d06:	4631      	mov	r1, r6
 8004d08:	4622      	mov	r2, r4
 8004d0a:	4638      	mov	r0, r7
 8004d0c:	f7ff ff1a 	bl	8004b44 <__multiply>
 8004d10:	4631      	mov	r1, r6
 8004d12:	4680      	mov	r8, r0
 8004d14:	4638      	mov	r0, r7
 8004d16:	f7ff fe4b 	bl	80049b0 <_Bfree>
 8004d1a:	4646      	mov	r6, r8
 8004d1c:	106d      	asrs	r5, r5, #1
 8004d1e:	d00b      	beq.n	8004d38 <__pow5mult+0xa0>
 8004d20:	6820      	ldr	r0, [r4, #0]
 8004d22:	b938      	cbnz	r0, 8004d34 <__pow5mult+0x9c>
 8004d24:	4622      	mov	r2, r4
 8004d26:	4621      	mov	r1, r4
 8004d28:	4638      	mov	r0, r7
 8004d2a:	f7ff ff0b 	bl	8004b44 <__multiply>
 8004d2e:	6020      	str	r0, [r4, #0]
 8004d30:	f8c0 9000 	str.w	r9, [r0]
 8004d34:	4604      	mov	r4, r0
 8004d36:	e7e4      	b.n	8004d02 <__pow5mult+0x6a>
 8004d38:	4630      	mov	r0, r6
 8004d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d3e:	bf00      	nop
 8004d40:	08005a20 	.word	0x08005a20
 8004d44:	08005945 	.word	0x08005945
 8004d48:	080059c5 	.word	0x080059c5

08004d4c <__lshift>:
 8004d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d50:	460c      	mov	r4, r1
 8004d52:	6849      	ldr	r1, [r1, #4]
 8004d54:	6923      	ldr	r3, [r4, #16]
 8004d56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004d5a:	68a3      	ldr	r3, [r4, #8]
 8004d5c:	4607      	mov	r7, r0
 8004d5e:	4691      	mov	r9, r2
 8004d60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004d64:	f108 0601 	add.w	r6, r8, #1
 8004d68:	42b3      	cmp	r3, r6
 8004d6a:	db0b      	blt.n	8004d84 <__lshift+0x38>
 8004d6c:	4638      	mov	r0, r7
 8004d6e:	f7ff fddf 	bl	8004930 <_Balloc>
 8004d72:	4605      	mov	r5, r0
 8004d74:	b948      	cbnz	r0, 8004d8a <__lshift+0x3e>
 8004d76:	4602      	mov	r2, r0
 8004d78:	4b28      	ldr	r3, [pc, #160]	@ (8004e1c <__lshift+0xd0>)
 8004d7a:	4829      	ldr	r0, [pc, #164]	@ (8004e20 <__lshift+0xd4>)
 8004d7c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004d80:	f000 fc2c 	bl	80055dc <__assert_func>
 8004d84:	3101      	adds	r1, #1
 8004d86:	005b      	lsls	r3, r3, #1
 8004d88:	e7ee      	b.n	8004d68 <__lshift+0x1c>
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	f100 0114 	add.w	r1, r0, #20
 8004d90:	f100 0210 	add.w	r2, r0, #16
 8004d94:	4618      	mov	r0, r3
 8004d96:	4553      	cmp	r3, sl
 8004d98:	db33      	blt.n	8004e02 <__lshift+0xb6>
 8004d9a:	6920      	ldr	r0, [r4, #16]
 8004d9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004da0:	f104 0314 	add.w	r3, r4, #20
 8004da4:	f019 091f 	ands.w	r9, r9, #31
 8004da8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004dac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004db0:	d02b      	beq.n	8004e0a <__lshift+0xbe>
 8004db2:	f1c9 0e20 	rsb	lr, r9, #32
 8004db6:	468a      	mov	sl, r1
 8004db8:	2200      	movs	r2, #0
 8004dba:	6818      	ldr	r0, [r3, #0]
 8004dbc:	fa00 f009 	lsl.w	r0, r0, r9
 8004dc0:	4310      	orrs	r0, r2
 8004dc2:	f84a 0b04 	str.w	r0, [sl], #4
 8004dc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004dca:	459c      	cmp	ip, r3
 8004dcc:	fa22 f20e 	lsr.w	r2, r2, lr
 8004dd0:	d8f3      	bhi.n	8004dba <__lshift+0x6e>
 8004dd2:	ebac 0304 	sub.w	r3, ip, r4
 8004dd6:	3b15      	subs	r3, #21
 8004dd8:	f023 0303 	bic.w	r3, r3, #3
 8004ddc:	3304      	adds	r3, #4
 8004dde:	f104 0015 	add.w	r0, r4, #21
 8004de2:	4584      	cmp	ip, r0
 8004de4:	bf38      	it	cc
 8004de6:	2304      	movcc	r3, #4
 8004de8:	50ca      	str	r2, [r1, r3]
 8004dea:	b10a      	cbz	r2, 8004df0 <__lshift+0xa4>
 8004dec:	f108 0602 	add.w	r6, r8, #2
 8004df0:	3e01      	subs	r6, #1
 8004df2:	4638      	mov	r0, r7
 8004df4:	612e      	str	r6, [r5, #16]
 8004df6:	4621      	mov	r1, r4
 8004df8:	f7ff fdda 	bl	80049b0 <_Bfree>
 8004dfc:	4628      	mov	r0, r5
 8004dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e02:	f842 0f04 	str.w	r0, [r2, #4]!
 8004e06:	3301      	adds	r3, #1
 8004e08:	e7c5      	b.n	8004d96 <__lshift+0x4a>
 8004e0a:	3904      	subs	r1, #4
 8004e0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e10:	f841 2f04 	str.w	r2, [r1, #4]!
 8004e14:	459c      	cmp	ip, r3
 8004e16:	d8f9      	bhi.n	8004e0c <__lshift+0xc0>
 8004e18:	e7ea      	b.n	8004df0 <__lshift+0xa4>
 8004e1a:	bf00      	nop
 8004e1c:	080059b4 	.word	0x080059b4
 8004e20:	080059c5 	.word	0x080059c5

08004e24 <__mcmp>:
 8004e24:	690a      	ldr	r2, [r1, #16]
 8004e26:	4603      	mov	r3, r0
 8004e28:	6900      	ldr	r0, [r0, #16]
 8004e2a:	1a80      	subs	r0, r0, r2
 8004e2c:	b530      	push	{r4, r5, lr}
 8004e2e:	d10e      	bne.n	8004e4e <__mcmp+0x2a>
 8004e30:	3314      	adds	r3, #20
 8004e32:	3114      	adds	r1, #20
 8004e34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004e38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004e3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004e40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004e44:	4295      	cmp	r5, r2
 8004e46:	d003      	beq.n	8004e50 <__mcmp+0x2c>
 8004e48:	d205      	bcs.n	8004e56 <__mcmp+0x32>
 8004e4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e4e:	bd30      	pop	{r4, r5, pc}
 8004e50:	42a3      	cmp	r3, r4
 8004e52:	d3f3      	bcc.n	8004e3c <__mcmp+0x18>
 8004e54:	e7fb      	b.n	8004e4e <__mcmp+0x2a>
 8004e56:	2001      	movs	r0, #1
 8004e58:	e7f9      	b.n	8004e4e <__mcmp+0x2a>
	...

08004e5c <__mdiff>:
 8004e5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e60:	4689      	mov	r9, r1
 8004e62:	4606      	mov	r6, r0
 8004e64:	4611      	mov	r1, r2
 8004e66:	4648      	mov	r0, r9
 8004e68:	4614      	mov	r4, r2
 8004e6a:	f7ff ffdb 	bl	8004e24 <__mcmp>
 8004e6e:	1e05      	subs	r5, r0, #0
 8004e70:	d112      	bne.n	8004e98 <__mdiff+0x3c>
 8004e72:	4629      	mov	r1, r5
 8004e74:	4630      	mov	r0, r6
 8004e76:	f7ff fd5b 	bl	8004930 <_Balloc>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	b928      	cbnz	r0, 8004e8a <__mdiff+0x2e>
 8004e7e:	4b3f      	ldr	r3, [pc, #252]	@ (8004f7c <__mdiff+0x120>)
 8004e80:	f240 2137 	movw	r1, #567	@ 0x237
 8004e84:	483e      	ldr	r0, [pc, #248]	@ (8004f80 <__mdiff+0x124>)
 8004e86:	f000 fba9 	bl	80055dc <__assert_func>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004e90:	4610      	mov	r0, r2
 8004e92:	b003      	add	sp, #12
 8004e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e98:	bfbc      	itt	lt
 8004e9a:	464b      	movlt	r3, r9
 8004e9c:	46a1      	movlt	r9, r4
 8004e9e:	4630      	mov	r0, r6
 8004ea0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004ea4:	bfba      	itte	lt
 8004ea6:	461c      	movlt	r4, r3
 8004ea8:	2501      	movlt	r5, #1
 8004eaa:	2500      	movge	r5, #0
 8004eac:	f7ff fd40 	bl	8004930 <_Balloc>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	b918      	cbnz	r0, 8004ebc <__mdiff+0x60>
 8004eb4:	4b31      	ldr	r3, [pc, #196]	@ (8004f7c <__mdiff+0x120>)
 8004eb6:	f240 2145 	movw	r1, #581	@ 0x245
 8004eba:	e7e3      	b.n	8004e84 <__mdiff+0x28>
 8004ebc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004ec0:	6926      	ldr	r6, [r4, #16]
 8004ec2:	60c5      	str	r5, [r0, #12]
 8004ec4:	f109 0310 	add.w	r3, r9, #16
 8004ec8:	f109 0514 	add.w	r5, r9, #20
 8004ecc:	f104 0e14 	add.w	lr, r4, #20
 8004ed0:	f100 0b14 	add.w	fp, r0, #20
 8004ed4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004ed8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004edc:	9301      	str	r3, [sp, #4]
 8004ede:	46d9      	mov	r9, fp
 8004ee0:	f04f 0c00 	mov.w	ip, #0
 8004ee4:	9b01      	ldr	r3, [sp, #4]
 8004ee6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004eea:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004eee:	9301      	str	r3, [sp, #4]
 8004ef0:	fa1f f38a 	uxth.w	r3, sl
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	b283      	uxth	r3, r0
 8004ef8:	1acb      	subs	r3, r1, r3
 8004efa:	0c00      	lsrs	r0, r0, #16
 8004efc:	4463      	add	r3, ip
 8004efe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004f02:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004f0c:	4576      	cmp	r6, lr
 8004f0e:	f849 3b04 	str.w	r3, [r9], #4
 8004f12:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004f16:	d8e5      	bhi.n	8004ee4 <__mdiff+0x88>
 8004f18:	1b33      	subs	r3, r6, r4
 8004f1a:	3b15      	subs	r3, #21
 8004f1c:	f023 0303 	bic.w	r3, r3, #3
 8004f20:	3415      	adds	r4, #21
 8004f22:	3304      	adds	r3, #4
 8004f24:	42a6      	cmp	r6, r4
 8004f26:	bf38      	it	cc
 8004f28:	2304      	movcc	r3, #4
 8004f2a:	441d      	add	r5, r3
 8004f2c:	445b      	add	r3, fp
 8004f2e:	461e      	mov	r6, r3
 8004f30:	462c      	mov	r4, r5
 8004f32:	4544      	cmp	r4, r8
 8004f34:	d30e      	bcc.n	8004f54 <__mdiff+0xf8>
 8004f36:	f108 0103 	add.w	r1, r8, #3
 8004f3a:	1b49      	subs	r1, r1, r5
 8004f3c:	f021 0103 	bic.w	r1, r1, #3
 8004f40:	3d03      	subs	r5, #3
 8004f42:	45a8      	cmp	r8, r5
 8004f44:	bf38      	it	cc
 8004f46:	2100      	movcc	r1, #0
 8004f48:	440b      	add	r3, r1
 8004f4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004f4e:	b191      	cbz	r1, 8004f76 <__mdiff+0x11a>
 8004f50:	6117      	str	r7, [r2, #16]
 8004f52:	e79d      	b.n	8004e90 <__mdiff+0x34>
 8004f54:	f854 1b04 	ldr.w	r1, [r4], #4
 8004f58:	46e6      	mov	lr, ip
 8004f5a:	0c08      	lsrs	r0, r1, #16
 8004f5c:	fa1c fc81 	uxtah	ip, ip, r1
 8004f60:	4471      	add	r1, lr
 8004f62:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004f66:	b289      	uxth	r1, r1
 8004f68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004f6c:	f846 1b04 	str.w	r1, [r6], #4
 8004f70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004f74:	e7dd      	b.n	8004f32 <__mdiff+0xd6>
 8004f76:	3f01      	subs	r7, #1
 8004f78:	e7e7      	b.n	8004f4a <__mdiff+0xee>
 8004f7a:	bf00      	nop
 8004f7c:	080059b4 	.word	0x080059b4
 8004f80:	080059c5 	.word	0x080059c5

08004f84 <__d2b>:
 8004f84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004f88:	460f      	mov	r7, r1
 8004f8a:	2101      	movs	r1, #1
 8004f8c:	ec59 8b10 	vmov	r8, r9, d0
 8004f90:	4616      	mov	r6, r2
 8004f92:	f7ff fccd 	bl	8004930 <_Balloc>
 8004f96:	4604      	mov	r4, r0
 8004f98:	b930      	cbnz	r0, 8004fa8 <__d2b+0x24>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	4b23      	ldr	r3, [pc, #140]	@ (800502c <__d2b+0xa8>)
 8004f9e:	4824      	ldr	r0, [pc, #144]	@ (8005030 <__d2b+0xac>)
 8004fa0:	f240 310f 	movw	r1, #783	@ 0x30f
 8004fa4:	f000 fb1a 	bl	80055dc <__assert_func>
 8004fa8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004fac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004fb0:	b10d      	cbz	r5, 8004fb6 <__d2b+0x32>
 8004fb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fb6:	9301      	str	r3, [sp, #4]
 8004fb8:	f1b8 0300 	subs.w	r3, r8, #0
 8004fbc:	d023      	beq.n	8005006 <__d2b+0x82>
 8004fbe:	4668      	mov	r0, sp
 8004fc0:	9300      	str	r3, [sp, #0]
 8004fc2:	f7ff fd7c 	bl	8004abe <__lo0bits>
 8004fc6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004fca:	b1d0      	cbz	r0, 8005002 <__d2b+0x7e>
 8004fcc:	f1c0 0320 	rsb	r3, r0, #32
 8004fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd4:	430b      	orrs	r3, r1
 8004fd6:	40c2      	lsrs	r2, r0
 8004fd8:	6163      	str	r3, [r4, #20]
 8004fda:	9201      	str	r2, [sp, #4]
 8004fdc:	9b01      	ldr	r3, [sp, #4]
 8004fde:	61a3      	str	r3, [r4, #24]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	bf0c      	ite	eq
 8004fe4:	2201      	moveq	r2, #1
 8004fe6:	2202      	movne	r2, #2
 8004fe8:	6122      	str	r2, [r4, #16]
 8004fea:	b1a5      	cbz	r5, 8005016 <__d2b+0x92>
 8004fec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004ff0:	4405      	add	r5, r0
 8004ff2:	603d      	str	r5, [r7, #0]
 8004ff4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004ff8:	6030      	str	r0, [r6, #0]
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	b003      	add	sp, #12
 8004ffe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005002:	6161      	str	r1, [r4, #20]
 8005004:	e7ea      	b.n	8004fdc <__d2b+0x58>
 8005006:	a801      	add	r0, sp, #4
 8005008:	f7ff fd59 	bl	8004abe <__lo0bits>
 800500c:	9b01      	ldr	r3, [sp, #4]
 800500e:	6163      	str	r3, [r4, #20]
 8005010:	3020      	adds	r0, #32
 8005012:	2201      	movs	r2, #1
 8005014:	e7e8      	b.n	8004fe8 <__d2b+0x64>
 8005016:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800501a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800501e:	6038      	str	r0, [r7, #0]
 8005020:	6918      	ldr	r0, [r3, #16]
 8005022:	f7ff fd2d 	bl	8004a80 <__hi0bits>
 8005026:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800502a:	e7e5      	b.n	8004ff8 <__d2b+0x74>
 800502c:	080059b4 	.word	0x080059b4
 8005030:	080059c5 	.word	0x080059c5

08005034 <__sfputc_r>:
 8005034:	6893      	ldr	r3, [r2, #8]
 8005036:	3b01      	subs	r3, #1
 8005038:	2b00      	cmp	r3, #0
 800503a:	b410      	push	{r4}
 800503c:	6093      	str	r3, [r2, #8]
 800503e:	da08      	bge.n	8005052 <__sfputc_r+0x1e>
 8005040:	6994      	ldr	r4, [r2, #24]
 8005042:	42a3      	cmp	r3, r4
 8005044:	db01      	blt.n	800504a <__sfputc_r+0x16>
 8005046:	290a      	cmp	r1, #10
 8005048:	d103      	bne.n	8005052 <__sfputc_r+0x1e>
 800504a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800504e:	f000 ba13 	b.w	8005478 <__swbuf_r>
 8005052:	6813      	ldr	r3, [r2, #0]
 8005054:	1c58      	adds	r0, r3, #1
 8005056:	6010      	str	r0, [r2, #0]
 8005058:	7019      	strb	r1, [r3, #0]
 800505a:	4608      	mov	r0, r1
 800505c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005060:	4770      	bx	lr

08005062 <__sfputs_r>:
 8005062:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005064:	4606      	mov	r6, r0
 8005066:	460f      	mov	r7, r1
 8005068:	4614      	mov	r4, r2
 800506a:	18d5      	adds	r5, r2, r3
 800506c:	42ac      	cmp	r4, r5
 800506e:	d101      	bne.n	8005074 <__sfputs_r+0x12>
 8005070:	2000      	movs	r0, #0
 8005072:	e007      	b.n	8005084 <__sfputs_r+0x22>
 8005074:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005078:	463a      	mov	r2, r7
 800507a:	4630      	mov	r0, r6
 800507c:	f7ff ffda 	bl	8005034 <__sfputc_r>
 8005080:	1c43      	adds	r3, r0, #1
 8005082:	d1f3      	bne.n	800506c <__sfputs_r+0xa>
 8005084:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005088 <_vfiprintf_r>:
 8005088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800508c:	460d      	mov	r5, r1
 800508e:	b09d      	sub	sp, #116	@ 0x74
 8005090:	4614      	mov	r4, r2
 8005092:	4698      	mov	r8, r3
 8005094:	4606      	mov	r6, r0
 8005096:	b118      	cbz	r0, 80050a0 <_vfiprintf_r+0x18>
 8005098:	6a03      	ldr	r3, [r0, #32]
 800509a:	b90b      	cbnz	r3, 80050a0 <_vfiprintf_r+0x18>
 800509c:	f7fe fbe8 	bl	8003870 <__sinit>
 80050a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80050a2:	07d9      	lsls	r1, r3, #31
 80050a4:	d405      	bmi.n	80050b2 <_vfiprintf_r+0x2a>
 80050a6:	89ab      	ldrh	r3, [r5, #12]
 80050a8:	059a      	lsls	r2, r3, #22
 80050aa:	d402      	bmi.n	80050b2 <_vfiprintf_r+0x2a>
 80050ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80050ae:	f7fe fcf0 	bl	8003a92 <__retarget_lock_acquire_recursive>
 80050b2:	89ab      	ldrh	r3, [r5, #12]
 80050b4:	071b      	lsls	r3, r3, #28
 80050b6:	d501      	bpl.n	80050bc <_vfiprintf_r+0x34>
 80050b8:	692b      	ldr	r3, [r5, #16]
 80050ba:	b99b      	cbnz	r3, 80050e4 <_vfiprintf_r+0x5c>
 80050bc:	4629      	mov	r1, r5
 80050be:	4630      	mov	r0, r6
 80050c0:	f000 fa18 	bl	80054f4 <__swsetup_r>
 80050c4:	b170      	cbz	r0, 80050e4 <_vfiprintf_r+0x5c>
 80050c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80050c8:	07dc      	lsls	r4, r3, #31
 80050ca:	d504      	bpl.n	80050d6 <_vfiprintf_r+0x4e>
 80050cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050d0:	b01d      	add	sp, #116	@ 0x74
 80050d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050d6:	89ab      	ldrh	r3, [r5, #12]
 80050d8:	0598      	lsls	r0, r3, #22
 80050da:	d4f7      	bmi.n	80050cc <_vfiprintf_r+0x44>
 80050dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80050de:	f7fe fcd9 	bl	8003a94 <__retarget_lock_release_recursive>
 80050e2:	e7f3      	b.n	80050cc <_vfiprintf_r+0x44>
 80050e4:	2300      	movs	r3, #0
 80050e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80050e8:	2320      	movs	r3, #32
 80050ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80050ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80050f2:	2330      	movs	r3, #48	@ 0x30
 80050f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80052a4 <_vfiprintf_r+0x21c>
 80050f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80050fc:	f04f 0901 	mov.w	r9, #1
 8005100:	4623      	mov	r3, r4
 8005102:	469a      	mov	sl, r3
 8005104:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005108:	b10a      	cbz	r2, 800510e <_vfiprintf_r+0x86>
 800510a:	2a25      	cmp	r2, #37	@ 0x25
 800510c:	d1f9      	bne.n	8005102 <_vfiprintf_r+0x7a>
 800510e:	ebba 0b04 	subs.w	fp, sl, r4
 8005112:	d00b      	beq.n	800512c <_vfiprintf_r+0xa4>
 8005114:	465b      	mov	r3, fp
 8005116:	4622      	mov	r2, r4
 8005118:	4629      	mov	r1, r5
 800511a:	4630      	mov	r0, r6
 800511c:	f7ff ffa1 	bl	8005062 <__sfputs_r>
 8005120:	3001      	adds	r0, #1
 8005122:	f000 80a7 	beq.w	8005274 <_vfiprintf_r+0x1ec>
 8005126:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005128:	445a      	add	r2, fp
 800512a:	9209      	str	r2, [sp, #36]	@ 0x24
 800512c:	f89a 3000 	ldrb.w	r3, [sl]
 8005130:	2b00      	cmp	r3, #0
 8005132:	f000 809f 	beq.w	8005274 <_vfiprintf_r+0x1ec>
 8005136:	2300      	movs	r3, #0
 8005138:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800513c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005140:	f10a 0a01 	add.w	sl, sl, #1
 8005144:	9304      	str	r3, [sp, #16]
 8005146:	9307      	str	r3, [sp, #28]
 8005148:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800514c:	931a      	str	r3, [sp, #104]	@ 0x68
 800514e:	4654      	mov	r4, sl
 8005150:	2205      	movs	r2, #5
 8005152:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005156:	4853      	ldr	r0, [pc, #332]	@ (80052a4 <_vfiprintf_r+0x21c>)
 8005158:	f7fb f842 	bl	80001e0 <memchr>
 800515c:	9a04      	ldr	r2, [sp, #16]
 800515e:	b9d8      	cbnz	r0, 8005198 <_vfiprintf_r+0x110>
 8005160:	06d1      	lsls	r1, r2, #27
 8005162:	bf44      	itt	mi
 8005164:	2320      	movmi	r3, #32
 8005166:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800516a:	0713      	lsls	r3, r2, #28
 800516c:	bf44      	itt	mi
 800516e:	232b      	movmi	r3, #43	@ 0x2b
 8005170:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005174:	f89a 3000 	ldrb.w	r3, [sl]
 8005178:	2b2a      	cmp	r3, #42	@ 0x2a
 800517a:	d015      	beq.n	80051a8 <_vfiprintf_r+0x120>
 800517c:	9a07      	ldr	r2, [sp, #28]
 800517e:	4654      	mov	r4, sl
 8005180:	2000      	movs	r0, #0
 8005182:	f04f 0c0a 	mov.w	ip, #10
 8005186:	4621      	mov	r1, r4
 8005188:	f811 3b01 	ldrb.w	r3, [r1], #1
 800518c:	3b30      	subs	r3, #48	@ 0x30
 800518e:	2b09      	cmp	r3, #9
 8005190:	d94b      	bls.n	800522a <_vfiprintf_r+0x1a2>
 8005192:	b1b0      	cbz	r0, 80051c2 <_vfiprintf_r+0x13a>
 8005194:	9207      	str	r2, [sp, #28]
 8005196:	e014      	b.n	80051c2 <_vfiprintf_r+0x13a>
 8005198:	eba0 0308 	sub.w	r3, r0, r8
 800519c:	fa09 f303 	lsl.w	r3, r9, r3
 80051a0:	4313      	orrs	r3, r2
 80051a2:	9304      	str	r3, [sp, #16]
 80051a4:	46a2      	mov	sl, r4
 80051a6:	e7d2      	b.n	800514e <_vfiprintf_r+0xc6>
 80051a8:	9b03      	ldr	r3, [sp, #12]
 80051aa:	1d19      	adds	r1, r3, #4
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	9103      	str	r1, [sp, #12]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	bfbb      	ittet	lt
 80051b4:	425b      	neglt	r3, r3
 80051b6:	f042 0202 	orrlt.w	r2, r2, #2
 80051ba:	9307      	strge	r3, [sp, #28]
 80051bc:	9307      	strlt	r3, [sp, #28]
 80051be:	bfb8      	it	lt
 80051c0:	9204      	strlt	r2, [sp, #16]
 80051c2:	7823      	ldrb	r3, [r4, #0]
 80051c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80051c6:	d10a      	bne.n	80051de <_vfiprintf_r+0x156>
 80051c8:	7863      	ldrb	r3, [r4, #1]
 80051ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80051cc:	d132      	bne.n	8005234 <_vfiprintf_r+0x1ac>
 80051ce:	9b03      	ldr	r3, [sp, #12]
 80051d0:	1d1a      	adds	r2, r3, #4
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	9203      	str	r2, [sp, #12]
 80051d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80051da:	3402      	adds	r4, #2
 80051dc:	9305      	str	r3, [sp, #20]
 80051de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80052b4 <_vfiprintf_r+0x22c>
 80051e2:	7821      	ldrb	r1, [r4, #0]
 80051e4:	2203      	movs	r2, #3
 80051e6:	4650      	mov	r0, sl
 80051e8:	f7fa fffa 	bl	80001e0 <memchr>
 80051ec:	b138      	cbz	r0, 80051fe <_vfiprintf_r+0x176>
 80051ee:	9b04      	ldr	r3, [sp, #16]
 80051f0:	eba0 000a 	sub.w	r0, r0, sl
 80051f4:	2240      	movs	r2, #64	@ 0x40
 80051f6:	4082      	lsls	r2, r0
 80051f8:	4313      	orrs	r3, r2
 80051fa:	3401      	adds	r4, #1
 80051fc:	9304      	str	r3, [sp, #16]
 80051fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005202:	4829      	ldr	r0, [pc, #164]	@ (80052a8 <_vfiprintf_r+0x220>)
 8005204:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005208:	2206      	movs	r2, #6
 800520a:	f7fa ffe9 	bl	80001e0 <memchr>
 800520e:	2800      	cmp	r0, #0
 8005210:	d03f      	beq.n	8005292 <_vfiprintf_r+0x20a>
 8005212:	4b26      	ldr	r3, [pc, #152]	@ (80052ac <_vfiprintf_r+0x224>)
 8005214:	bb1b      	cbnz	r3, 800525e <_vfiprintf_r+0x1d6>
 8005216:	9b03      	ldr	r3, [sp, #12]
 8005218:	3307      	adds	r3, #7
 800521a:	f023 0307 	bic.w	r3, r3, #7
 800521e:	3308      	adds	r3, #8
 8005220:	9303      	str	r3, [sp, #12]
 8005222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005224:	443b      	add	r3, r7
 8005226:	9309      	str	r3, [sp, #36]	@ 0x24
 8005228:	e76a      	b.n	8005100 <_vfiprintf_r+0x78>
 800522a:	fb0c 3202 	mla	r2, ip, r2, r3
 800522e:	460c      	mov	r4, r1
 8005230:	2001      	movs	r0, #1
 8005232:	e7a8      	b.n	8005186 <_vfiprintf_r+0xfe>
 8005234:	2300      	movs	r3, #0
 8005236:	3401      	adds	r4, #1
 8005238:	9305      	str	r3, [sp, #20]
 800523a:	4619      	mov	r1, r3
 800523c:	f04f 0c0a 	mov.w	ip, #10
 8005240:	4620      	mov	r0, r4
 8005242:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005246:	3a30      	subs	r2, #48	@ 0x30
 8005248:	2a09      	cmp	r2, #9
 800524a:	d903      	bls.n	8005254 <_vfiprintf_r+0x1cc>
 800524c:	2b00      	cmp	r3, #0
 800524e:	d0c6      	beq.n	80051de <_vfiprintf_r+0x156>
 8005250:	9105      	str	r1, [sp, #20]
 8005252:	e7c4      	b.n	80051de <_vfiprintf_r+0x156>
 8005254:	fb0c 2101 	mla	r1, ip, r1, r2
 8005258:	4604      	mov	r4, r0
 800525a:	2301      	movs	r3, #1
 800525c:	e7f0      	b.n	8005240 <_vfiprintf_r+0x1b8>
 800525e:	ab03      	add	r3, sp, #12
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	462a      	mov	r2, r5
 8005264:	4b12      	ldr	r3, [pc, #72]	@ (80052b0 <_vfiprintf_r+0x228>)
 8005266:	a904      	add	r1, sp, #16
 8005268:	4630      	mov	r0, r6
 800526a:	f7fd febd 	bl	8002fe8 <_printf_float>
 800526e:	4607      	mov	r7, r0
 8005270:	1c78      	adds	r0, r7, #1
 8005272:	d1d6      	bne.n	8005222 <_vfiprintf_r+0x19a>
 8005274:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005276:	07d9      	lsls	r1, r3, #31
 8005278:	d405      	bmi.n	8005286 <_vfiprintf_r+0x1fe>
 800527a:	89ab      	ldrh	r3, [r5, #12]
 800527c:	059a      	lsls	r2, r3, #22
 800527e:	d402      	bmi.n	8005286 <_vfiprintf_r+0x1fe>
 8005280:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005282:	f7fe fc07 	bl	8003a94 <__retarget_lock_release_recursive>
 8005286:	89ab      	ldrh	r3, [r5, #12]
 8005288:	065b      	lsls	r3, r3, #25
 800528a:	f53f af1f 	bmi.w	80050cc <_vfiprintf_r+0x44>
 800528e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005290:	e71e      	b.n	80050d0 <_vfiprintf_r+0x48>
 8005292:	ab03      	add	r3, sp, #12
 8005294:	9300      	str	r3, [sp, #0]
 8005296:	462a      	mov	r2, r5
 8005298:	4b05      	ldr	r3, [pc, #20]	@ (80052b0 <_vfiprintf_r+0x228>)
 800529a:	a904      	add	r1, sp, #16
 800529c:	4630      	mov	r0, r6
 800529e:	f7fe f93b 	bl	8003518 <_printf_i>
 80052a2:	e7e4      	b.n	800526e <_vfiprintf_r+0x1e6>
 80052a4:	08005b20 	.word	0x08005b20
 80052a8:	08005b2a 	.word	0x08005b2a
 80052ac:	08002fe9 	.word	0x08002fe9
 80052b0:	08005063 	.word	0x08005063
 80052b4:	08005b26 	.word	0x08005b26

080052b8 <__sflush_r>:
 80052b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80052bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052c0:	0716      	lsls	r6, r2, #28
 80052c2:	4605      	mov	r5, r0
 80052c4:	460c      	mov	r4, r1
 80052c6:	d454      	bmi.n	8005372 <__sflush_r+0xba>
 80052c8:	684b      	ldr	r3, [r1, #4]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	dc02      	bgt.n	80052d4 <__sflush_r+0x1c>
 80052ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	dd48      	ble.n	8005366 <__sflush_r+0xae>
 80052d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052d6:	2e00      	cmp	r6, #0
 80052d8:	d045      	beq.n	8005366 <__sflush_r+0xae>
 80052da:	2300      	movs	r3, #0
 80052dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80052e0:	682f      	ldr	r7, [r5, #0]
 80052e2:	6a21      	ldr	r1, [r4, #32]
 80052e4:	602b      	str	r3, [r5, #0]
 80052e6:	d030      	beq.n	800534a <__sflush_r+0x92>
 80052e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80052ea:	89a3      	ldrh	r3, [r4, #12]
 80052ec:	0759      	lsls	r1, r3, #29
 80052ee:	d505      	bpl.n	80052fc <__sflush_r+0x44>
 80052f0:	6863      	ldr	r3, [r4, #4]
 80052f2:	1ad2      	subs	r2, r2, r3
 80052f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052f6:	b10b      	cbz	r3, 80052fc <__sflush_r+0x44>
 80052f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80052fa:	1ad2      	subs	r2, r2, r3
 80052fc:	2300      	movs	r3, #0
 80052fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005300:	6a21      	ldr	r1, [r4, #32]
 8005302:	4628      	mov	r0, r5
 8005304:	47b0      	blx	r6
 8005306:	1c43      	adds	r3, r0, #1
 8005308:	89a3      	ldrh	r3, [r4, #12]
 800530a:	d106      	bne.n	800531a <__sflush_r+0x62>
 800530c:	6829      	ldr	r1, [r5, #0]
 800530e:	291d      	cmp	r1, #29
 8005310:	d82b      	bhi.n	800536a <__sflush_r+0xb2>
 8005312:	4a2a      	ldr	r2, [pc, #168]	@ (80053bc <__sflush_r+0x104>)
 8005314:	410a      	asrs	r2, r1
 8005316:	07d6      	lsls	r6, r2, #31
 8005318:	d427      	bmi.n	800536a <__sflush_r+0xb2>
 800531a:	2200      	movs	r2, #0
 800531c:	6062      	str	r2, [r4, #4]
 800531e:	04d9      	lsls	r1, r3, #19
 8005320:	6922      	ldr	r2, [r4, #16]
 8005322:	6022      	str	r2, [r4, #0]
 8005324:	d504      	bpl.n	8005330 <__sflush_r+0x78>
 8005326:	1c42      	adds	r2, r0, #1
 8005328:	d101      	bne.n	800532e <__sflush_r+0x76>
 800532a:	682b      	ldr	r3, [r5, #0]
 800532c:	b903      	cbnz	r3, 8005330 <__sflush_r+0x78>
 800532e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005330:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005332:	602f      	str	r7, [r5, #0]
 8005334:	b1b9      	cbz	r1, 8005366 <__sflush_r+0xae>
 8005336:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800533a:	4299      	cmp	r1, r3
 800533c:	d002      	beq.n	8005344 <__sflush_r+0x8c>
 800533e:	4628      	mov	r0, r5
 8005340:	f7ff f9f6 	bl	8004730 <_free_r>
 8005344:	2300      	movs	r3, #0
 8005346:	6363      	str	r3, [r4, #52]	@ 0x34
 8005348:	e00d      	b.n	8005366 <__sflush_r+0xae>
 800534a:	2301      	movs	r3, #1
 800534c:	4628      	mov	r0, r5
 800534e:	47b0      	blx	r6
 8005350:	4602      	mov	r2, r0
 8005352:	1c50      	adds	r0, r2, #1
 8005354:	d1c9      	bne.n	80052ea <__sflush_r+0x32>
 8005356:	682b      	ldr	r3, [r5, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d0c6      	beq.n	80052ea <__sflush_r+0x32>
 800535c:	2b1d      	cmp	r3, #29
 800535e:	d001      	beq.n	8005364 <__sflush_r+0xac>
 8005360:	2b16      	cmp	r3, #22
 8005362:	d11e      	bne.n	80053a2 <__sflush_r+0xea>
 8005364:	602f      	str	r7, [r5, #0]
 8005366:	2000      	movs	r0, #0
 8005368:	e022      	b.n	80053b0 <__sflush_r+0xf8>
 800536a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800536e:	b21b      	sxth	r3, r3
 8005370:	e01b      	b.n	80053aa <__sflush_r+0xf2>
 8005372:	690f      	ldr	r7, [r1, #16]
 8005374:	2f00      	cmp	r7, #0
 8005376:	d0f6      	beq.n	8005366 <__sflush_r+0xae>
 8005378:	0793      	lsls	r3, r2, #30
 800537a:	680e      	ldr	r6, [r1, #0]
 800537c:	bf08      	it	eq
 800537e:	694b      	ldreq	r3, [r1, #20]
 8005380:	600f      	str	r7, [r1, #0]
 8005382:	bf18      	it	ne
 8005384:	2300      	movne	r3, #0
 8005386:	eba6 0807 	sub.w	r8, r6, r7
 800538a:	608b      	str	r3, [r1, #8]
 800538c:	f1b8 0f00 	cmp.w	r8, #0
 8005390:	dde9      	ble.n	8005366 <__sflush_r+0xae>
 8005392:	6a21      	ldr	r1, [r4, #32]
 8005394:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005396:	4643      	mov	r3, r8
 8005398:	463a      	mov	r2, r7
 800539a:	4628      	mov	r0, r5
 800539c:	47b0      	blx	r6
 800539e:	2800      	cmp	r0, #0
 80053a0:	dc08      	bgt.n	80053b4 <__sflush_r+0xfc>
 80053a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053aa:	81a3      	strh	r3, [r4, #12]
 80053ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053b4:	4407      	add	r7, r0
 80053b6:	eba8 0800 	sub.w	r8, r8, r0
 80053ba:	e7e7      	b.n	800538c <__sflush_r+0xd4>
 80053bc:	dfbffffe 	.word	0xdfbffffe

080053c0 <_fflush_r>:
 80053c0:	b538      	push	{r3, r4, r5, lr}
 80053c2:	690b      	ldr	r3, [r1, #16]
 80053c4:	4605      	mov	r5, r0
 80053c6:	460c      	mov	r4, r1
 80053c8:	b913      	cbnz	r3, 80053d0 <_fflush_r+0x10>
 80053ca:	2500      	movs	r5, #0
 80053cc:	4628      	mov	r0, r5
 80053ce:	bd38      	pop	{r3, r4, r5, pc}
 80053d0:	b118      	cbz	r0, 80053da <_fflush_r+0x1a>
 80053d2:	6a03      	ldr	r3, [r0, #32]
 80053d4:	b90b      	cbnz	r3, 80053da <_fflush_r+0x1a>
 80053d6:	f7fe fa4b 	bl	8003870 <__sinit>
 80053da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d0f3      	beq.n	80053ca <_fflush_r+0xa>
 80053e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80053e4:	07d0      	lsls	r0, r2, #31
 80053e6:	d404      	bmi.n	80053f2 <_fflush_r+0x32>
 80053e8:	0599      	lsls	r1, r3, #22
 80053ea:	d402      	bmi.n	80053f2 <_fflush_r+0x32>
 80053ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053ee:	f7fe fb50 	bl	8003a92 <__retarget_lock_acquire_recursive>
 80053f2:	4628      	mov	r0, r5
 80053f4:	4621      	mov	r1, r4
 80053f6:	f7ff ff5f 	bl	80052b8 <__sflush_r>
 80053fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053fc:	07da      	lsls	r2, r3, #31
 80053fe:	4605      	mov	r5, r0
 8005400:	d4e4      	bmi.n	80053cc <_fflush_r+0xc>
 8005402:	89a3      	ldrh	r3, [r4, #12]
 8005404:	059b      	lsls	r3, r3, #22
 8005406:	d4e1      	bmi.n	80053cc <_fflush_r+0xc>
 8005408:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800540a:	f7fe fb43 	bl	8003a94 <__retarget_lock_release_recursive>
 800540e:	e7dd      	b.n	80053cc <_fflush_r+0xc>

08005410 <_putc_r>:
 8005410:	b570      	push	{r4, r5, r6, lr}
 8005412:	460d      	mov	r5, r1
 8005414:	4614      	mov	r4, r2
 8005416:	4606      	mov	r6, r0
 8005418:	b118      	cbz	r0, 8005422 <_putc_r+0x12>
 800541a:	6a03      	ldr	r3, [r0, #32]
 800541c:	b90b      	cbnz	r3, 8005422 <_putc_r+0x12>
 800541e:	f7fe fa27 	bl	8003870 <__sinit>
 8005422:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005424:	07d8      	lsls	r0, r3, #31
 8005426:	d405      	bmi.n	8005434 <_putc_r+0x24>
 8005428:	89a3      	ldrh	r3, [r4, #12]
 800542a:	0599      	lsls	r1, r3, #22
 800542c:	d402      	bmi.n	8005434 <_putc_r+0x24>
 800542e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005430:	f7fe fb2f 	bl	8003a92 <__retarget_lock_acquire_recursive>
 8005434:	68a3      	ldr	r3, [r4, #8]
 8005436:	3b01      	subs	r3, #1
 8005438:	2b00      	cmp	r3, #0
 800543a:	60a3      	str	r3, [r4, #8]
 800543c:	da05      	bge.n	800544a <_putc_r+0x3a>
 800543e:	69a2      	ldr	r2, [r4, #24]
 8005440:	4293      	cmp	r3, r2
 8005442:	db12      	blt.n	800546a <_putc_r+0x5a>
 8005444:	b2eb      	uxtb	r3, r5
 8005446:	2b0a      	cmp	r3, #10
 8005448:	d00f      	beq.n	800546a <_putc_r+0x5a>
 800544a:	6823      	ldr	r3, [r4, #0]
 800544c:	1c5a      	adds	r2, r3, #1
 800544e:	6022      	str	r2, [r4, #0]
 8005450:	701d      	strb	r5, [r3, #0]
 8005452:	b2ed      	uxtb	r5, r5
 8005454:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005456:	07da      	lsls	r2, r3, #31
 8005458:	d405      	bmi.n	8005466 <_putc_r+0x56>
 800545a:	89a3      	ldrh	r3, [r4, #12]
 800545c:	059b      	lsls	r3, r3, #22
 800545e:	d402      	bmi.n	8005466 <_putc_r+0x56>
 8005460:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005462:	f7fe fb17 	bl	8003a94 <__retarget_lock_release_recursive>
 8005466:	4628      	mov	r0, r5
 8005468:	bd70      	pop	{r4, r5, r6, pc}
 800546a:	4629      	mov	r1, r5
 800546c:	4622      	mov	r2, r4
 800546e:	4630      	mov	r0, r6
 8005470:	f000 f802 	bl	8005478 <__swbuf_r>
 8005474:	4605      	mov	r5, r0
 8005476:	e7ed      	b.n	8005454 <_putc_r+0x44>

08005478 <__swbuf_r>:
 8005478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800547a:	460e      	mov	r6, r1
 800547c:	4614      	mov	r4, r2
 800547e:	4605      	mov	r5, r0
 8005480:	b118      	cbz	r0, 800548a <__swbuf_r+0x12>
 8005482:	6a03      	ldr	r3, [r0, #32]
 8005484:	b90b      	cbnz	r3, 800548a <__swbuf_r+0x12>
 8005486:	f7fe f9f3 	bl	8003870 <__sinit>
 800548a:	69a3      	ldr	r3, [r4, #24]
 800548c:	60a3      	str	r3, [r4, #8]
 800548e:	89a3      	ldrh	r3, [r4, #12]
 8005490:	071a      	lsls	r2, r3, #28
 8005492:	d501      	bpl.n	8005498 <__swbuf_r+0x20>
 8005494:	6923      	ldr	r3, [r4, #16]
 8005496:	b943      	cbnz	r3, 80054aa <__swbuf_r+0x32>
 8005498:	4621      	mov	r1, r4
 800549a:	4628      	mov	r0, r5
 800549c:	f000 f82a 	bl	80054f4 <__swsetup_r>
 80054a0:	b118      	cbz	r0, 80054aa <__swbuf_r+0x32>
 80054a2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80054a6:	4638      	mov	r0, r7
 80054a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054aa:	6823      	ldr	r3, [r4, #0]
 80054ac:	6922      	ldr	r2, [r4, #16]
 80054ae:	1a98      	subs	r0, r3, r2
 80054b0:	6963      	ldr	r3, [r4, #20]
 80054b2:	b2f6      	uxtb	r6, r6
 80054b4:	4283      	cmp	r3, r0
 80054b6:	4637      	mov	r7, r6
 80054b8:	dc05      	bgt.n	80054c6 <__swbuf_r+0x4e>
 80054ba:	4621      	mov	r1, r4
 80054bc:	4628      	mov	r0, r5
 80054be:	f7ff ff7f 	bl	80053c0 <_fflush_r>
 80054c2:	2800      	cmp	r0, #0
 80054c4:	d1ed      	bne.n	80054a2 <__swbuf_r+0x2a>
 80054c6:	68a3      	ldr	r3, [r4, #8]
 80054c8:	3b01      	subs	r3, #1
 80054ca:	60a3      	str	r3, [r4, #8]
 80054cc:	6823      	ldr	r3, [r4, #0]
 80054ce:	1c5a      	adds	r2, r3, #1
 80054d0:	6022      	str	r2, [r4, #0]
 80054d2:	701e      	strb	r6, [r3, #0]
 80054d4:	6962      	ldr	r2, [r4, #20]
 80054d6:	1c43      	adds	r3, r0, #1
 80054d8:	429a      	cmp	r2, r3
 80054da:	d004      	beq.n	80054e6 <__swbuf_r+0x6e>
 80054dc:	89a3      	ldrh	r3, [r4, #12]
 80054de:	07db      	lsls	r3, r3, #31
 80054e0:	d5e1      	bpl.n	80054a6 <__swbuf_r+0x2e>
 80054e2:	2e0a      	cmp	r6, #10
 80054e4:	d1df      	bne.n	80054a6 <__swbuf_r+0x2e>
 80054e6:	4621      	mov	r1, r4
 80054e8:	4628      	mov	r0, r5
 80054ea:	f7ff ff69 	bl	80053c0 <_fflush_r>
 80054ee:	2800      	cmp	r0, #0
 80054f0:	d0d9      	beq.n	80054a6 <__swbuf_r+0x2e>
 80054f2:	e7d6      	b.n	80054a2 <__swbuf_r+0x2a>

080054f4 <__swsetup_r>:
 80054f4:	b538      	push	{r3, r4, r5, lr}
 80054f6:	4b29      	ldr	r3, [pc, #164]	@ (800559c <__swsetup_r+0xa8>)
 80054f8:	4605      	mov	r5, r0
 80054fa:	6818      	ldr	r0, [r3, #0]
 80054fc:	460c      	mov	r4, r1
 80054fe:	b118      	cbz	r0, 8005508 <__swsetup_r+0x14>
 8005500:	6a03      	ldr	r3, [r0, #32]
 8005502:	b90b      	cbnz	r3, 8005508 <__swsetup_r+0x14>
 8005504:	f7fe f9b4 	bl	8003870 <__sinit>
 8005508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800550c:	0719      	lsls	r1, r3, #28
 800550e:	d422      	bmi.n	8005556 <__swsetup_r+0x62>
 8005510:	06da      	lsls	r2, r3, #27
 8005512:	d407      	bmi.n	8005524 <__swsetup_r+0x30>
 8005514:	2209      	movs	r2, #9
 8005516:	602a      	str	r2, [r5, #0]
 8005518:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800551c:	81a3      	strh	r3, [r4, #12]
 800551e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005522:	e033      	b.n	800558c <__swsetup_r+0x98>
 8005524:	0758      	lsls	r0, r3, #29
 8005526:	d512      	bpl.n	800554e <__swsetup_r+0x5a>
 8005528:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800552a:	b141      	cbz	r1, 800553e <__swsetup_r+0x4a>
 800552c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005530:	4299      	cmp	r1, r3
 8005532:	d002      	beq.n	800553a <__swsetup_r+0x46>
 8005534:	4628      	mov	r0, r5
 8005536:	f7ff f8fb 	bl	8004730 <_free_r>
 800553a:	2300      	movs	r3, #0
 800553c:	6363      	str	r3, [r4, #52]	@ 0x34
 800553e:	89a3      	ldrh	r3, [r4, #12]
 8005540:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005544:	81a3      	strh	r3, [r4, #12]
 8005546:	2300      	movs	r3, #0
 8005548:	6063      	str	r3, [r4, #4]
 800554a:	6923      	ldr	r3, [r4, #16]
 800554c:	6023      	str	r3, [r4, #0]
 800554e:	89a3      	ldrh	r3, [r4, #12]
 8005550:	f043 0308 	orr.w	r3, r3, #8
 8005554:	81a3      	strh	r3, [r4, #12]
 8005556:	6923      	ldr	r3, [r4, #16]
 8005558:	b94b      	cbnz	r3, 800556e <__swsetup_r+0x7a>
 800555a:	89a3      	ldrh	r3, [r4, #12]
 800555c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005560:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005564:	d003      	beq.n	800556e <__swsetup_r+0x7a>
 8005566:	4621      	mov	r1, r4
 8005568:	4628      	mov	r0, r5
 800556a:	f000 f8c1 	bl	80056f0 <__smakebuf_r>
 800556e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005572:	f013 0201 	ands.w	r2, r3, #1
 8005576:	d00a      	beq.n	800558e <__swsetup_r+0x9a>
 8005578:	2200      	movs	r2, #0
 800557a:	60a2      	str	r2, [r4, #8]
 800557c:	6962      	ldr	r2, [r4, #20]
 800557e:	4252      	negs	r2, r2
 8005580:	61a2      	str	r2, [r4, #24]
 8005582:	6922      	ldr	r2, [r4, #16]
 8005584:	b942      	cbnz	r2, 8005598 <__swsetup_r+0xa4>
 8005586:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800558a:	d1c5      	bne.n	8005518 <__swsetup_r+0x24>
 800558c:	bd38      	pop	{r3, r4, r5, pc}
 800558e:	0799      	lsls	r1, r3, #30
 8005590:	bf58      	it	pl
 8005592:	6962      	ldrpl	r2, [r4, #20]
 8005594:	60a2      	str	r2, [r4, #8]
 8005596:	e7f4      	b.n	8005582 <__swsetup_r+0x8e>
 8005598:	2000      	movs	r0, #0
 800559a:	e7f7      	b.n	800558c <__swsetup_r+0x98>
 800559c:	20000120 	.word	0x20000120

080055a0 <_sbrk_r>:
 80055a0:	b538      	push	{r3, r4, r5, lr}
 80055a2:	4d06      	ldr	r5, [pc, #24]	@ (80055bc <_sbrk_r+0x1c>)
 80055a4:	2300      	movs	r3, #0
 80055a6:	4604      	mov	r4, r0
 80055a8:	4608      	mov	r0, r1
 80055aa:	602b      	str	r3, [r5, #0]
 80055ac:	f7fb ffc4 	bl	8001538 <_sbrk>
 80055b0:	1c43      	adds	r3, r0, #1
 80055b2:	d102      	bne.n	80055ba <_sbrk_r+0x1a>
 80055b4:	682b      	ldr	r3, [r5, #0]
 80055b6:	b103      	cbz	r3, 80055ba <_sbrk_r+0x1a>
 80055b8:	6023      	str	r3, [r4, #0]
 80055ba:	bd38      	pop	{r3, r4, r5, pc}
 80055bc:	20000524 	.word	0x20000524

080055c0 <memcpy>:
 80055c0:	440a      	add	r2, r1
 80055c2:	4291      	cmp	r1, r2
 80055c4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80055c8:	d100      	bne.n	80055cc <memcpy+0xc>
 80055ca:	4770      	bx	lr
 80055cc:	b510      	push	{r4, lr}
 80055ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055d6:	4291      	cmp	r1, r2
 80055d8:	d1f9      	bne.n	80055ce <memcpy+0xe>
 80055da:	bd10      	pop	{r4, pc}

080055dc <__assert_func>:
 80055dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80055de:	4614      	mov	r4, r2
 80055e0:	461a      	mov	r2, r3
 80055e2:	4b09      	ldr	r3, [pc, #36]	@ (8005608 <__assert_func+0x2c>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4605      	mov	r5, r0
 80055e8:	68d8      	ldr	r0, [r3, #12]
 80055ea:	b954      	cbnz	r4, 8005602 <__assert_func+0x26>
 80055ec:	4b07      	ldr	r3, [pc, #28]	@ (800560c <__assert_func+0x30>)
 80055ee:	461c      	mov	r4, r3
 80055f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80055f4:	9100      	str	r1, [sp, #0]
 80055f6:	462b      	mov	r3, r5
 80055f8:	4905      	ldr	r1, [pc, #20]	@ (8005610 <__assert_func+0x34>)
 80055fa:	f000 f841 	bl	8005680 <fiprintf>
 80055fe:	f000 f8d5 	bl	80057ac <abort>
 8005602:	4b04      	ldr	r3, [pc, #16]	@ (8005614 <__assert_func+0x38>)
 8005604:	e7f4      	b.n	80055f0 <__assert_func+0x14>
 8005606:	bf00      	nop
 8005608:	20000120 	.word	0x20000120
 800560c:	08005b76 	.word	0x08005b76
 8005610:	08005b48 	.word	0x08005b48
 8005614:	08005b3b 	.word	0x08005b3b

08005618 <_calloc_r>:
 8005618:	b570      	push	{r4, r5, r6, lr}
 800561a:	fba1 5402 	umull	r5, r4, r1, r2
 800561e:	b93c      	cbnz	r4, 8005630 <_calloc_r+0x18>
 8005620:	4629      	mov	r1, r5
 8005622:	f7ff f8f9 	bl	8004818 <_malloc_r>
 8005626:	4606      	mov	r6, r0
 8005628:	b928      	cbnz	r0, 8005636 <_calloc_r+0x1e>
 800562a:	2600      	movs	r6, #0
 800562c:	4630      	mov	r0, r6
 800562e:	bd70      	pop	{r4, r5, r6, pc}
 8005630:	220c      	movs	r2, #12
 8005632:	6002      	str	r2, [r0, #0]
 8005634:	e7f9      	b.n	800562a <_calloc_r+0x12>
 8005636:	462a      	mov	r2, r5
 8005638:	4621      	mov	r1, r4
 800563a:	f7fe f9ac 	bl	8003996 <memset>
 800563e:	e7f5      	b.n	800562c <_calloc_r+0x14>

08005640 <__ascii_mbtowc>:
 8005640:	b082      	sub	sp, #8
 8005642:	b901      	cbnz	r1, 8005646 <__ascii_mbtowc+0x6>
 8005644:	a901      	add	r1, sp, #4
 8005646:	b142      	cbz	r2, 800565a <__ascii_mbtowc+0x1a>
 8005648:	b14b      	cbz	r3, 800565e <__ascii_mbtowc+0x1e>
 800564a:	7813      	ldrb	r3, [r2, #0]
 800564c:	600b      	str	r3, [r1, #0]
 800564e:	7812      	ldrb	r2, [r2, #0]
 8005650:	1e10      	subs	r0, r2, #0
 8005652:	bf18      	it	ne
 8005654:	2001      	movne	r0, #1
 8005656:	b002      	add	sp, #8
 8005658:	4770      	bx	lr
 800565a:	4610      	mov	r0, r2
 800565c:	e7fb      	b.n	8005656 <__ascii_mbtowc+0x16>
 800565e:	f06f 0001 	mvn.w	r0, #1
 8005662:	e7f8      	b.n	8005656 <__ascii_mbtowc+0x16>

08005664 <__ascii_wctomb>:
 8005664:	4603      	mov	r3, r0
 8005666:	4608      	mov	r0, r1
 8005668:	b141      	cbz	r1, 800567c <__ascii_wctomb+0x18>
 800566a:	2aff      	cmp	r2, #255	@ 0xff
 800566c:	d904      	bls.n	8005678 <__ascii_wctomb+0x14>
 800566e:	228a      	movs	r2, #138	@ 0x8a
 8005670:	601a      	str	r2, [r3, #0]
 8005672:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005676:	4770      	bx	lr
 8005678:	700a      	strb	r2, [r1, #0]
 800567a:	2001      	movs	r0, #1
 800567c:	4770      	bx	lr
	...

08005680 <fiprintf>:
 8005680:	b40e      	push	{r1, r2, r3}
 8005682:	b503      	push	{r0, r1, lr}
 8005684:	4601      	mov	r1, r0
 8005686:	ab03      	add	r3, sp, #12
 8005688:	4805      	ldr	r0, [pc, #20]	@ (80056a0 <fiprintf+0x20>)
 800568a:	f853 2b04 	ldr.w	r2, [r3], #4
 800568e:	6800      	ldr	r0, [r0, #0]
 8005690:	9301      	str	r3, [sp, #4]
 8005692:	f7ff fcf9 	bl	8005088 <_vfiprintf_r>
 8005696:	b002      	add	sp, #8
 8005698:	f85d eb04 	ldr.w	lr, [sp], #4
 800569c:	b003      	add	sp, #12
 800569e:	4770      	bx	lr
 80056a0:	20000120 	.word	0x20000120

080056a4 <__swhatbuf_r>:
 80056a4:	b570      	push	{r4, r5, r6, lr}
 80056a6:	460c      	mov	r4, r1
 80056a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056ac:	2900      	cmp	r1, #0
 80056ae:	b096      	sub	sp, #88	@ 0x58
 80056b0:	4615      	mov	r5, r2
 80056b2:	461e      	mov	r6, r3
 80056b4:	da0d      	bge.n	80056d2 <__swhatbuf_r+0x2e>
 80056b6:	89a3      	ldrh	r3, [r4, #12]
 80056b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80056bc:	f04f 0100 	mov.w	r1, #0
 80056c0:	bf14      	ite	ne
 80056c2:	2340      	movne	r3, #64	@ 0x40
 80056c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80056c8:	2000      	movs	r0, #0
 80056ca:	6031      	str	r1, [r6, #0]
 80056cc:	602b      	str	r3, [r5, #0]
 80056ce:	b016      	add	sp, #88	@ 0x58
 80056d0:	bd70      	pop	{r4, r5, r6, pc}
 80056d2:	466a      	mov	r2, sp
 80056d4:	f000 f848 	bl	8005768 <_fstat_r>
 80056d8:	2800      	cmp	r0, #0
 80056da:	dbec      	blt.n	80056b6 <__swhatbuf_r+0x12>
 80056dc:	9901      	ldr	r1, [sp, #4]
 80056de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80056e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80056e6:	4259      	negs	r1, r3
 80056e8:	4159      	adcs	r1, r3
 80056ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80056ee:	e7eb      	b.n	80056c8 <__swhatbuf_r+0x24>

080056f0 <__smakebuf_r>:
 80056f0:	898b      	ldrh	r3, [r1, #12]
 80056f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056f4:	079d      	lsls	r5, r3, #30
 80056f6:	4606      	mov	r6, r0
 80056f8:	460c      	mov	r4, r1
 80056fa:	d507      	bpl.n	800570c <__smakebuf_r+0x1c>
 80056fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005700:	6023      	str	r3, [r4, #0]
 8005702:	6123      	str	r3, [r4, #16]
 8005704:	2301      	movs	r3, #1
 8005706:	6163      	str	r3, [r4, #20]
 8005708:	b003      	add	sp, #12
 800570a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800570c:	ab01      	add	r3, sp, #4
 800570e:	466a      	mov	r2, sp
 8005710:	f7ff ffc8 	bl	80056a4 <__swhatbuf_r>
 8005714:	9f00      	ldr	r7, [sp, #0]
 8005716:	4605      	mov	r5, r0
 8005718:	4639      	mov	r1, r7
 800571a:	4630      	mov	r0, r6
 800571c:	f7ff f87c 	bl	8004818 <_malloc_r>
 8005720:	b948      	cbnz	r0, 8005736 <__smakebuf_r+0x46>
 8005722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005726:	059a      	lsls	r2, r3, #22
 8005728:	d4ee      	bmi.n	8005708 <__smakebuf_r+0x18>
 800572a:	f023 0303 	bic.w	r3, r3, #3
 800572e:	f043 0302 	orr.w	r3, r3, #2
 8005732:	81a3      	strh	r3, [r4, #12]
 8005734:	e7e2      	b.n	80056fc <__smakebuf_r+0xc>
 8005736:	89a3      	ldrh	r3, [r4, #12]
 8005738:	6020      	str	r0, [r4, #0]
 800573a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800573e:	81a3      	strh	r3, [r4, #12]
 8005740:	9b01      	ldr	r3, [sp, #4]
 8005742:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005746:	b15b      	cbz	r3, 8005760 <__smakebuf_r+0x70>
 8005748:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800574c:	4630      	mov	r0, r6
 800574e:	f000 f81d 	bl	800578c <_isatty_r>
 8005752:	b128      	cbz	r0, 8005760 <__smakebuf_r+0x70>
 8005754:	89a3      	ldrh	r3, [r4, #12]
 8005756:	f023 0303 	bic.w	r3, r3, #3
 800575a:	f043 0301 	orr.w	r3, r3, #1
 800575e:	81a3      	strh	r3, [r4, #12]
 8005760:	89a3      	ldrh	r3, [r4, #12]
 8005762:	431d      	orrs	r5, r3
 8005764:	81a5      	strh	r5, [r4, #12]
 8005766:	e7cf      	b.n	8005708 <__smakebuf_r+0x18>

08005768 <_fstat_r>:
 8005768:	b538      	push	{r3, r4, r5, lr}
 800576a:	4d07      	ldr	r5, [pc, #28]	@ (8005788 <_fstat_r+0x20>)
 800576c:	2300      	movs	r3, #0
 800576e:	4604      	mov	r4, r0
 8005770:	4608      	mov	r0, r1
 8005772:	4611      	mov	r1, r2
 8005774:	602b      	str	r3, [r5, #0]
 8005776:	f7fb fed5 	bl	8001524 <_fstat>
 800577a:	1c43      	adds	r3, r0, #1
 800577c:	d102      	bne.n	8005784 <_fstat_r+0x1c>
 800577e:	682b      	ldr	r3, [r5, #0]
 8005780:	b103      	cbz	r3, 8005784 <_fstat_r+0x1c>
 8005782:	6023      	str	r3, [r4, #0]
 8005784:	bd38      	pop	{r3, r4, r5, pc}
 8005786:	bf00      	nop
 8005788:	20000524 	.word	0x20000524

0800578c <_isatty_r>:
 800578c:	b538      	push	{r3, r4, r5, lr}
 800578e:	4d06      	ldr	r5, [pc, #24]	@ (80057a8 <_isatty_r+0x1c>)
 8005790:	2300      	movs	r3, #0
 8005792:	4604      	mov	r4, r0
 8005794:	4608      	mov	r0, r1
 8005796:	602b      	str	r3, [r5, #0]
 8005798:	f7fb feca 	bl	8001530 <_isatty>
 800579c:	1c43      	adds	r3, r0, #1
 800579e:	d102      	bne.n	80057a6 <_isatty_r+0x1a>
 80057a0:	682b      	ldr	r3, [r5, #0]
 80057a2:	b103      	cbz	r3, 80057a6 <_isatty_r+0x1a>
 80057a4:	6023      	str	r3, [r4, #0]
 80057a6:	bd38      	pop	{r3, r4, r5, pc}
 80057a8:	20000524 	.word	0x20000524

080057ac <abort>:
 80057ac:	b508      	push	{r3, lr}
 80057ae:	2006      	movs	r0, #6
 80057b0:	f000 f82c 	bl	800580c <raise>
 80057b4:	2001      	movs	r0, #1
 80057b6:	f7fb fe9d 	bl	80014f4 <_exit>

080057ba <_raise_r>:
 80057ba:	291f      	cmp	r1, #31
 80057bc:	b538      	push	{r3, r4, r5, lr}
 80057be:	4605      	mov	r5, r0
 80057c0:	460c      	mov	r4, r1
 80057c2:	d904      	bls.n	80057ce <_raise_r+0x14>
 80057c4:	2316      	movs	r3, #22
 80057c6:	6003      	str	r3, [r0, #0]
 80057c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057cc:	bd38      	pop	{r3, r4, r5, pc}
 80057ce:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80057d0:	b112      	cbz	r2, 80057d8 <_raise_r+0x1e>
 80057d2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80057d6:	b94b      	cbnz	r3, 80057ec <_raise_r+0x32>
 80057d8:	4628      	mov	r0, r5
 80057da:	f000 f831 	bl	8005840 <_getpid_r>
 80057de:	4622      	mov	r2, r4
 80057e0:	4601      	mov	r1, r0
 80057e2:	4628      	mov	r0, r5
 80057e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057e8:	f000 b818 	b.w	800581c <_kill_r>
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d00a      	beq.n	8005806 <_raise_r+0x4c>
 80057f0:	1c59      	adds	r1, r3, #1
 80057f2:	d103      	bne.n	80057fc <_raise_r+0x42>
 80057f4:	2316      	movs	r3, #22
 80057f6:	6003      	str	r3, [r0, #0]
 80057f8:	2001      	movs	r0, #1
 80057fa:	e7e7      	b.n	80057cc <_raise_r+0x12>
 80057fc:	2100      	movs	r1, #0
 80057fe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005802:	4620      	mov	r0, r4
 8005804:	4798      	blx	r3
 8005806:	2000      	movs	r0, #0
 8005808:	e7e0      	b.n	80057cc <_raise_r+0x12>
	...

0800580c <raise>:
 800580c:	4b02      	ldr	r3, [pc, #8]	@ (8005818 <raise+0xc>)
 800580e:	4601      	mov	r1, r0
 8005810:	6818      	ldr	r0, [r3, #0]
 8005812:	f7ff bfd2 	b.w	80057ba <_raise_r>
 8005816:	bf00      	nop
 8005818:	20000120 	.word	0x20000120

0800581c <_kill_r>:
 800581c:	b538      	push	{r3, r4, r5, lr}
 800581e:	4d07      	ldr	r5, [pc, #28]	@ (800583c <_kill_r+0x20>)
 8005820:	2300      	movs	r3, #0
 8005822:	4604      	mov	r4, r0
 8005824:	4608      	mov	r0, r1
 8005826:	4611      	mov	r1, r2
 8005828:	602b      	str	r3, [r5, #0]
 800582a:	f7fb fe5b 	bl	80014e4 <_kill>
 800582e:	1c43      	adds	r3, r0, #1
 8005830:	d102      	bne.n	8005838 <_kill_r+0x1c>
 8005832:	682b      	ldr	r3, [r5, #0]
 8005834:	b103      	cbz	r3, 8005838 <_kill_r+0x1c>
 8005836:	6023      	str	r3, [r4, #0]
 8005838:	bd38      	pop	{r3, r4, r5, pc}
 800583a:	bf00      	nop
 800583c:	20000524 	.word	0x20000524

08005840 <_getpid_r>:
 8005840:	f7fb be4e 	b.w	80014e0 <_getpid>

08005844 <_init>:
 8005844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005846:	bf00      	nop
 8005848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800584a:	bc08      	pop	{r3}
 800584c:	469e      	mov	lr, r3
 800584e:	4770      	bx	lr

08005850 <_fini>:
 8005850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005852:	bf00      	nop
 8005854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005856:	bc08      	pop	{r3}
 8005858:	469e      	mov	lr, r3
 800585a:	4770      	bx	lr
