{
  "module_name": "pmmu_pif_regs.h",
  "hash_id": "0de78ae97102964befec17f7f820b365d8555a27d3401c48cc2374121ab6a3d6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/pmmu_pif_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PMMU_PIF_REGS_H_\n#define ASIC_REG_PMMU_PIF_REGS_H_\n\n \n\n#define mmPMMU_PIF_WR_CORE_CREDITS_THRESHOLD 0x4D03000\n\n#define mmPMMU_PIF_RD_CORE_CREDITS_THRESHOLD 0x4D03004\n\n#define mmPMMU_PIF_CORE_CREDITS_THRESHOLD 0x4D03008\n\n#define mmPMMU_PIF_CORE_SEPARATION_DISABLE 0x4D0300C\n\n#define mmPMMU_PIF_DISABLE_E2E_CREDITS 0x4D03010\n\n#define mmPMMU_PIF_RATE_LIMITER_ENABLE 0x4D03014\n\n#define mmPMMU_PIF_RATE_LIMITER_TOKEN_RESET 0x4D03018\n\n#define mmPMMU_PIF_RATE_LIMITER_SATURATION 0x4D0301C\n\n#define mmPMMU_PIF_RATE_LIMITER_TIMEOUT_LSB 0x4D03020\n\n#define mmPMMU_PIF_RATE_LIMITER_TIMEOUT_MSB 0x4D03024\n\n#define mmPMMU_PIF_ARB_TYPE 0x4D03028\n\n#define mmPMMU_PIF_CLOCK_GATE_CONFIG 0x4D0302C\n\n#define mmPMMU_PIF_CLOCK_GATE_ACTIVE 0x4D03030\n\n#define mmPMMU_PIF_SPI_INTERRUPT_CAUSE 0x4D03034\n\n#define mmPMMU_PIF_SPI_INTERRUPT_CAUSE_MASK 0x4D03038\n\n#define mmPMMU_PIF_SPI_INTERRUPT_REG 0x4D0303C\n\n#define mmPMMU_PIF_SPI_INTERRUPT_MASK 0x4D03040\n\n#define mmPMMU_PIF_SEI_INTERRUPT_CAUSE 0x4D03044\n\n#define mmPMMU_PIF_SEI_INTERRUPT_CAUSE_MASK 0x4D03048\n\n#define mmPMMU_PIF_SEI_INTERRUPT_REG 0x4D0304C\n\n#define mmPMMU_PIF_SEI_INTERRUPT_MASK 0x4D03050\n\n#define mmPMMU_PIF_DEBUG_BUFFER_CNT_CTRL 0x4D03054\n\n#define mmPMMU_PIF_DEBUG_WR_BUF_CNT 0x4D03058\n\n#define mmPMMU_PIF_DEBUG_RD_BUF_CNT 0x4D0305C\n\n#define mmPMMU_PIF_DEBUG_WR_CORE_BUF_CNT 0x4D03060\n\n#define mmPMMU_PIF_DEBUG_RD_CORE_BUF_CNT 0x4D03070\n\n#define mmPMMU_PIF_DEBUG_WR_BUF_FULL 0x4D03080\n\n#define mmPMMU_PIF_DEBUG_RD_BUF_FULL 0x4D03084\n\n#define mmPMMU_PIF_E2E_ROUTING_CFG 0x4D03090\n\n#define mmPMMU_PIF_E2E_ROUTING_CFG2 0x4D03094\n\n#define mmPMMU_PIF_SPI_INTERRUPT_CLEAR 0x4D03100\n\n#define mmPMMU_PIF_SEI_INTERRUPT_CLEAR 0x4D03104\n\n#define mmPMMU_PIF_BASE_ADDR_PMMU 0x4D03200\n\n#define mmPMMU_PIF_ADDR_MASK_PMMU 0x4D03204\n\n#define mmPMMU_PIF_BASE_ADDR_PCI0 0x4D03208\n\n#define mmPMMU_PIF_ADDR_MASK_PCI0 0x4D0320C\n\n#define mmPMMU_PIF_BASE_ADDR_PCI2 0x4D03210\n\n#define mmPMMU_PIF_ADDR_MASK_PCI1 0x4D03214\n\n#define mmPMMU_PIF_BASE_ADDR_PCI1 0x4D03218\n\n#define mmPMMU_PIF_ADDR_MASK_PCI2 0x4D0321C\n\n#define mmPMMU_PIF_BASE_ADDR_TPC 0x4D03220\n\n#define mmPMMU_PIF_ADDR_MASK_TPC 0x4D03224\n\n#define mmPMMU_PIF_BASE_ADDR_DEC0 0x4D03228\n\n#define mmPMMU_PIF_ADDR_MASK_DEC0 0x4D0322C\n\n#define mmPMMU_PIF_BASE_ADDR_DEC1 0x4D03230\n\n#define mmPMMU_PIF_ADDR_MASK_DEC1 0x4D03234\n\n#define mmPMMU_PIF_PMMU_DBG_BASE_ADDR 0x4D03300\n\n#define mmPMMU_PIF_PMMU_DBG_ADDR_MASK 0x4D03304\n\n#define mmPMMU_PIF_PCI_DBG_BASE_ADDR 0x4D03308\n\n#define mmPMMU_PIF_PCI_DBG_ADDR_MASK 0x4D0330C\n\n#define mmPMMU_PIF_DEC0_DBG_BASE_ADDR 0x4D03310\n\n#define mmPMMU_PIF_DEC0_DBG_ADDR_MASK 0x4D03314\n\n#define mmPMMU_PIF_DEC1_DBG_BASE_ADDR 0x4D03318\n\n#define mmPMMU_PIF_DEC1_DBG_ADDR_MASK 0x4D0331C\n\n#define mmPMMU_PIF_TPC_DBG_BASE_ADDR 0x4D03320\n\n#define mmPMMU_PIF_TPC_DBG_ADDR_MASK 0x4D03324\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}