Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Thu Dec 21 16:43:14 2017
| Host             : XAVIERMARINB4D2 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file turbo_uart_power_routed.rpt -pb turbo_uart_power_summary_routed.pb -rpx turbo_uart_power_routed.rpx
| Design           : turbo_uart
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.163        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.065        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     2794 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1043 |     63400 |            1.65 |
|   LUT as Distributed RAM |     0.001 |      384 |     19000 |            2.02 |
|   CARRY4                 |    <0.001 |      112 |     15850 |            0.71 |
|   Register               |    <0.001 |      929 |    126800 |            0.73 |
|   F7/F8 Muxes            |    <0.001 |       59 |     63400 |            0.09 |
|   Others                 |     0.000 |      114 |       --- |             --- |
| Signals                  |     0.004 |     1978 |       --- |             --- |
| Block RAM                |     0.037 |       20 |       135 |           14.81 |
| I/O                      |     0.014 |       22 |       210 |           10.48 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.163 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.063 |       0.047 |      0.016 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------+-----------+
| Name                                                        | Power (W) |
+-------------------------------------------------------------+-----------+
| turbo_uart                                                  |     0.065 |
|   rcv                                                       |    <0.001 |
|   snd                                                       |     0.006 |
|     FIFO_reg_0_63_0_2                                       |    <0.001 |
|     FIFO_reg_0_63_3_5                                       |    <0.001 |
|     FIFO_reg_0_63_6_6                                       |    <0.001 |
|     FIFO_reg_0_63_7_7                                       |    <0.001 |
|     FIFO_reg_1024_1087_0_2                                  |    <0.001 |
|     FIFO_reg_1024_1087_3_5                                  |    <0.001 |
|     FIFO_reg_1024_1087_6_6                                  |    <0.001 |
|     FIFO_reg_1024_1087_7_7                                  |    <0.001 |
|     FIFO_reg_1088_1151_0_2                                  |    <0.001 |
|     FIFO_reg_1088_1151_3_5                                  |    <0.001 |
|     FIFO_reg_1088_1151_6_6                                  |    <0.001 |
|     FIFO_reg_1088_1151_7_7                                  |    <0.001 |
|     FIFO_reg_1152_1215_0_2                                  |    <0.001 |
|     FIFO_reg_1152_1215_3_5                                  |    <0.001 |
|     FIFO_reg_1152_1215_6_6                                  |    <0.001 |
|     FIFO_reg_1152_1215_7_7                                  |    <0.001 |
|     FIFO_reg_1216_1279_0_2                                  |    <0.001 |
|     FIFO_reg_1216_1279_3_5                                  |    <0.001 |
|     FIFO_reg_1216_1279_6_6                                  |    <0.001 |
|     FIFO_reg_1216_1279_7_7                                  |    <0.001 |
|     FIFO_reg_1280_1343_0_2                                  |    <0.001 |
|     FIFO_reg_1280_1343_3_5                                  |    <0.001 |
|     FIFO_reg_1280_1343_6_6                                  |    <0.001 |
|     FIFO_reg_1280_1343_7_7                                  |    <0.001 |
|     FIFO_reg_128_191_0_2                                    |    <0.001 |
|     FIFO_reg_128_191_3_5                                    |    <0.001 |
|     FIFO_reg_128_191_6_6                                    |    <0.001 |
|     FIFO_reg_128_191_7_7                                    |    <0.001 |
|     FIFO_reg_1344_1407_0_2                                  |    <0.001 |
|     FIFO_reg_1344_1407_3_5                                  |    <0.001 |
|     FIFO_reg_1344_1407_6_6                                  |    <0.001 |
|     FIFO_reg_1344_1407_7_7                                  |    <0.001 |
|     FIFO_reg_1408_1471_0_2                                  |    <0.001 |
|     FIFO_reg_1408_1471_3_5                                  |    <0.001 |
|     FIFO_reg_1408_1471_6_6                                  |    <0.001 |
|     FIFO_reg_1408_1471_7_7                                  |    <0.001 |
|     FIFO_reg_1472_1535_0_2                                  |    <0.001 |
|     FIFO_reg_1472_1535_3_5                                  |    <0.001 |
|     FIFO_reg_1472_1535_6_6                                  |    <0.001 |
|     FIFO_reg_1472_1535_7_7                                  |    <0.001 |
|     FIFO_reg_1536_1599_0_2                                  |    <0.001 |
|     FIFO_reg_1536_1599_3_5                                  |    <0.001 |
|     FIFO_reg_1536_1599_6_6                                  |    <0.001 |
|     FIFO_reg_1536_1599_7_7                                  |    <0.001 |
|     FIFO_reg_1600_1663_0_2                                  |    <0.001 |
|     FIFO_reg_1600_1663_3_5                                  |    <0.001 |
|     FIFO_reg_1600_1663_6_6                                  |    <0.001 |
|     FIFO_reg_1600_1663_7_7                                  |    <0.001 |
|     FIFO_reg_1664_1727_0_2                                  |    <0.001 |
|     FIFO_reg_1664_1727_3_5                                  |    <0.001 |
|     FIFO_reg_1664_1727_6_6                                  |    <0.001 |
|     FIFO_reg_1664_1727_7_7                                  |    <0.001 |
|     FIFO_reg_1728_1791_0_2                                  |    <0.001 |
|     FIFO_reg_1728_1791_3_5                                  |    <0.001 |
|     FIFO_reg_1728_1791_6_6                                  |    <0.001 |
|     FIFO_reg_1728_1791_7_7                                  |    <0.001 |
|     FIFO_reg_1792_1855_0_2                                  |    <0.001 |
|     FIFO_reg_1792_1855_3_5                                  |    <0.001 |
|     FIFO_reg_1792_1855_6_6                                  |    <0.001 |
|     FIFO_reg_1792_1855_7_7                                  |    <0.001 |
|     FIFO_reg_1856_1919_0_2                                  |    <0.001 |
|     FIFO_reg_1856_1919_3_5                                  |    <0.001 |
|     FIFO_reg_1856_1919_6_6                                  |    <0.001 |
|     FIFO_reg_1856_1919_7_7                                  |    <0.001 |
|     FIFO_reg_1920_1983_0_2                                  |    <0.001 |
|     FIFO_reg_1920_1983_3_5                                  |    <0.001 |
|     FIFO_reg_1920_1983_6_6                                  |    <0.001 |
|     FIFO_reg_1920_1983_7_7                                  |    <0.001 |
|     FIFO_reg_192_255_0_2                                    |    <0.001 |
|     FIFO_reg_192_255_3_5                                    |    <0.001 |
|     FIFO_reg_192_255_6_6                                    |    <0.001 |
|     FIFO_reg_192_255_7_7                                    |    <0.001 |
|     FIFO_reg_1984_2047_0_2                                  |    <0.001 |
|     FIFO_reg_1984_2047_3_5                                  |    <0.001 |
|     FIFO_reg_1984_2047_6_6                                  |    <0.001 |
|     FIFO_reg_1984_2047_7_7                                  |    <0.001 |
|     FIFO_reg_256_319_0_2                                    |    <0.001 |
|     FIFO_reg_256_319_3_5                                    |    <0.001 |
|     FIFO_reg_256_319_6_6                                    |    <0.001 |
|     FIFO_reg_256_319_7_7                                    |    <0.001 |
|     FIFO_reg_320_383_0_2                                    |    <0.001 |
|     FIFO_reg_320_383_3_5                                    |    <0.001 |
|     FIFO_reg_320_383_6_6                                    |    <0.001 |
|     FIFO_reg_320_383_7_7                                    |    <0.001 |
|     FIFO_reg_384_447_0_2                                    |    <0.001 |
|     FIFO_reg_384_447_3_5                                    |    <0.001 |
|     FIFO_reg_384_447_6_6                                    |    <0.001 |
|     FIFO_reg_384_447_7_7                                    |    <0.001 |
|     FIFO_reg_448_511_0_2                                    |    <0.001 |
|     FIFO_reg_448_511_3_5                                    |    <0.001 |
|     FIFO_reg_448_511_6_6                                    |    <0.001 |
|     FIFO_reg_448_511_7_7                                    |    <0.001 |
|     FIFO_reg_512_575_0_2                                    |    <0.001 |
|     FIFO_reg_512_575_3_5                                    |    <0.001 |
|     FIFO_reg_512_575_6_6                                    |    <0.001 |
|     FIFO_reg_512_575_7_7                                    |    <0.001 |
|     FIFO_reg_576_639_0_2                                    |    <0.001 |
|     FIFO_reg_576_639_3_5                                    |    <0.001 |
|     FIFO_reg_576_639_6_6                                    |    <0.001 |
|     FIFO_reg_576_639_7_7                                    |    <0.001 |
|     FIFO_reg_640_703_0_2                                    |    <0.001 |
|     FIFO_reg_640_703_3_5                                    |    <0.001 |
|     FIFO_reg_640_703_6_6                                    |    <0.001 |
|     FIFO_reg_640_703_7_7                                    |    <0.001 |
|     FIFO_reg_64_127_0_2                                     |    <0.001 |
|     FIFO_reg_64_127_3_5                                     |    <0.001 |
|     FIFO_reg_64_127_6_6                                     |    <0.001 |
|     FIFO_reg_64_127_7_7                                     |    <0.001 |
|     FIFO_reg_704_767_0_2                                    |    <0.001 |
|     FIFO_reg_704_767_3_5                                    |    <0.001 |
|     FIFO_reg_704_767_6_6                                    |    <0.001 |
|     FIFO_reg_704_767_7_7                                    |    <0.001 |
|     FIFO_reg_768_831_0_2                                    |    <0.001 |
|     FIFO_reg_768_831_3_5                                    |    <0.001 |
|     FIFO_reg_768_831_6_6                                    |    <0.001 |
|     FIFO_reg_768_831_7_7                                    |    <0.001 |
|     FIFO_reg_832_895_0_2                                    |    <0.001 |
|     FIFO_reg_832_895_3_5                                    |    <0.001 |
|     FIFO_reg_832_895_6_6                                    |    <0.001 |
|     FIFO_reg_832_895_7_7                                    |    <0.001 |
|     FIFO_reg_896_959_0_2                                    |    <0.001 |
|     FIFO_reg_896_959_3_5                                    |    <0.001 |
|     FIFO_reg_896_959_6_6                                    |    <0.001 |
|     FIFO_reg_896_959_7_7                                    |    <0.001 |
|     FIFO_reg_960_1023_0_2                                   |    <0.001 |
|     FIFO_reg_960_1023_3_5                                   |    <0.001 |
|     FIFO_reg_960_1023_6_6                                   |    <0.001 |
|     FIFO_reg_960_1023_7_7                                   |    <0.001 |
|   wrapper                                                   |     0.044 |
|     U0                                                      |     0.044 |
|       doub1_1_fifo_U                                        |     0.015 |
|       doub2_1_fifo_U                                        |    <0.001 |
|       fifo1_12_fifo_U                                       |     0.015 |
|       fifo2_13_fifo_U                                       |    <0.001 |
|       fifo2_1_fifo_U                                        |     0.005 |
|       fifo3_1_fifo_U                                        |    <0.001 |
|       fifo4_1_fifo_U                                        |     0.004 |
|       grp_UartModIn_fu_236                                  |    <0.001 |
|         grp_UartModIn_do_recv_fu_58                         |    <0.001 |
|       grp_UartModOut_fu_250                                 |    <0.001 |
|         grp_UartModOut_do_send_fu_58                        |    <0.001 |
|       grp_carre_fu_326                                      |    <0.001 |
|         grp_carre_do_carre_fu_66                            |    <0.001 |
|       grp_comparateur_fu_282                                |     0.002 |
|         grp_comparateur_do_comp_fu_74                       |     0.002 |
|           comparateur_fcmp_dEe_U17                          |    <0.001 |
|             top_level_ap_fcmp_0_no_dsp_32_u                 |    <0.001 |
|               U0                                            |    <0.001 |
|                 i_synth                                     |    <0.001 |
|                   COMP_OP.SPD.OP                            |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET            |    <0.001 |
|                       CARRY_ZERO_DET                        |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET          |    <0.001 |
|                       WIDE_NOR                              |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                   |    <0.001 |
|                       C_CHAIN                               |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET            |    <0.001 |
|                       CARRY_ZERO_DET                        |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET          |    <0.001 |
|                       WIDE_NOR                              |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET             |    <0.001 |
|                       CARRY_ZERO_DET                        |    <0.001 |
|           comparateur_sitofcud_U16                          |    <0.001 |
|             top_level_ap_sitofp_4_no_dsp_32_u               |    <0.001 |
|               U0                                            |    <0.001 |
|                 i_synth                                     |    <0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                      |    <0.001 |
|                     EXP                                     |    <0.001 |
|                       ZERO_DELAY                            |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                 |    <0.001 |
|                       Q_DEL                                 |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                     LZE                                     |    <0.001 |
|                       ENCODE[0].DIST_DEL                    |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                       ENCODE[1].DIST_DEL                    |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                       ENCODE[1].MUX_0                       |    <0.001 |
|                         OP_DEL                              |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                       ZERO_DET_CC_1                         |    <0.001 |
|                       ZERO_DET_CC_2.CC                      |    <0.001 |
|                     NEED_Z_DET.Z_DET                        |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                   |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                       Z_C_DEL                               |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                     NORM_SHIFT                              |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                 |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                     OP                                      |    <0.001 |
|                     ROUND                                   |    <0.001 |
|                       LOGIC.RND1                            |    <0.001 |
|                       LOGIC.RND2                            |    <0.001 |
|                       RND_BIT_GEN                           |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |    <0.001 |
|                     Z_C_DEL                                 |    <0.001 |
|                       i_pipe                                |    <0.001 |
|       grp_filtre2_fu_342                                    |    <0.001 |
|         grp_filtre2_do_filtre_fu_72                         |    <0.001 |
|       grp_racine_fu_364                                     |     0.000 |
|         grp_racine_do_racine_fu_66                          |     0.000 |
+-------------------------------------------------------------+-----------+


