Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 13 00:25:14 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              33 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              42 |           12 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                     |                  |                2 |              2 |
|  clk_IBUF_BUFG | counter_i/count_ff[3]_i_1_n_0       | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | debouncer_btn_a/count[0]_i_1_n_0    |                  |                6 |             21 |
|  clk_IBUF_BUFG | debouncer_btn_b/count[0]_i_1__0_n_0 |                  |                6 |             21 |
|  clk_IBUF_BUFG |                                     | reset_IBUF       |               10 |             33 |
+----------------+-------------------------------------+------------------+------------------+----------------+


