module foo_proc(
  input wire [31:0] dir,
  input wire [31:0] in1,
  input wire [31:0] in2,
  input wire out_rdy,
  input wire in1_vld,
  input wire in2_vld,
  output wire [31:0] out,
  output wire out_vld,
  output wire in1_rdy,
  output wire in2_rdy
);
  wire in1_pred;
  wire in2_pred;
  wire out_pred;
  wire and_111;
  assign in1_pred = dir == 32'h0000_0000;
  assign in2_pred = dir != 32'h0000_0000;
  assign out_pred = 1'h1;
  assign and_111 = ~out_pred | out_rdy;
  assign out = in2_pred == 1'h0 ? in1 & {32{in1_pred}} : in2;
  assign out_vld = out_pred & ((~in1_pred | in1_vld) & (~in2_pred | in2_vld));
  assign in1_rdy = in1_pred & and_111;
  assign in2_rdy = in2_pred & and_111;
endmodule
