{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713175312078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713175312078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 06:01:52 2024 " "Processing started: Mon Apr 15 06:01:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713175312078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175312078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c topmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175312078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713175312299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713175312299 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "queue_advance topmodule.sv(17) " "Verilog HDL error at topmodule.sv(17): object queue_advance declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 17 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "data_hazard topmodule.sv(93) " "Verilog HDL error at topmodule.sv(93): object data_hazard declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 93 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "topmodule topmodule.sv(7) " "Ignored design unit \"topmodule\" at topmodule.sv(7) due to previous errors" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/topmodule.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/topmodule.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../scripts/testbench.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175318059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.sv(25) " "Verilog HDL information at register_file.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "../scripts/register_file.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/register_file.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../scripts/register_file.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/register_file.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175318059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier_unit.sv(32) " "Verilog HDL information at multiplier_unit.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "../scripts/multiplier_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/multiplier_unit.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/multiplier_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/multiplier_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_unit " "Found entity 1: multiplier_unit" {  } { { "../scripts/multiplier_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/multiplier_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175318059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/memory_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/memory_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_unit " "Found entity 1: memory_unit" {  } { { "../scripts/memory_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/memory_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175318059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/instruction_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/instruction_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_queue " "Found entity 1: instruction_queue" {  } { { "../scripts/instruction_queue.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/instruction_queue.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175318059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "../scripts/instruction_decoder.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/instruction_decoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175318059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dispatch_unit.sv(75) " "Verilog HDL information at dispatch_unit.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "../scripts/dispatch_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/dispatch_unit.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/dispatch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/dispatch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dispatch_unit " "Found entity 1: dispatch_unit" {  } { { "../scripts/dispatch_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/dispatch_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175318059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/adder_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/adder_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_unit " "Found entity 1: adder_unit" {  } { { "../scripts/adder_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/adder_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175318059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/quartus_prime/output_files/topmodule.map.smsg " "Generated suppressed messages file C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/quartus_prime/output_files/topmodule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318081 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713175318119 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 15 06:01:58 2024 " "Processing ended: Mon Apr 15 06:01:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713175318119 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713175318119 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713175318119 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318119 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175318724 ""}
