$date
	Fri Jan 16 11:20:30 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_riscv_core_axi_hex $end
$var wire 3 ! M_AXI_ARPROT [2:0] $end
$var wire 3 " M_AXI_AWPROT [2:0] $end
$var wire 1 # debug_stall $end
$var wire 32 $ debug_pc [31:0] $end
$var wire 32 % debug_mem_data [31:0] $end
$var wire 32 & debug_instr [31:0] $end
$var wire 2 ' debug_forward_b [1:0] $end
$var wire 2 ( debug_forward_a [1:0] $end
$var wire 32 ) debug_branch_target [31:0] $end
$var wire 1 * debug_branch_taken $end
$var wire 32 + debug_alu_result [31:0] $end
$var wire 1 , M_AXI_WVALID $end
$var wire 4 - M_AXI_WSTRB [3:0] $end
$var wire 32 . M_AXI_WDATA [31:0] $end
$var wire 1 / M_AXI_RREADY $end
$var wire 1 0 M_AXI_BREADY $end
$var wire 1 1 M_AXI_AWVALID $end
$var wire 32 2 M_AXI_AWADDR [31:0] $end
$var wire 1 3 M_AXI_ARVALID $end
$var wire 32 4 M_AXI_ARADDR [31:0] $end
$var parameter 32 5 CLK_PERIOD $end
$var parameter 32 6 DATA_BASE $end
$var parameter 32 7 DATA_SIZE $end
$var parameter 384 8 HEX_FILE $end
$var parameter 32 9 RESET_TIME $end
$var parameter 32 : TEXT_BASE $end
$var parameter 32 ; TEXT_SIZE $end
$var parameter 32 < TIMEOUT_CYCLES $end
$var reg 1 = M_AXI_ARREADY $end
$var reg 1 > M_AXI_AWREADY $end
$var reg 2 ? M_AXI_BRESP [1:0] $end
$var reg 1 @ M_AXI_BVALID $end
$var reg 32 A M_AXI_RDATA [31:0] $end
$var reg 2 B M_AXI_RRESP [1:0] $end
$var reg 1 C M_AXI_RVALID $end
$var reg 1 D M_AXI_WREADY $end
$var reg 32 E axi_read_addr [31:0] $end
$var reg 32 F axi_write_addr [31:0] $end
$var reg 32 G axi_write_data [31:0] $end
$var reg 4 H axi_write_strb [3:0] $end
$var reg 1 I clk $end
$var reg 32 J prev_instr [31:0] $end
$var reg 32 K prev_pc [31:0] $end
$var reg 1 L program_finished $end
$var reg 1 M read_pending $end
$var reg 1 N rst_n $end
$var reg 1 O write_pending $end
$var integer 32 P axi_read_count [31:0] $end
$var integer 32 Q axi_write_count [31:0] $end
$var real 1 R cpi $end
$var integer 32 S cycle_count [31:0] $end
$var integer 32 T eof_flag [31:0] $end
$var integer 32 U hex_file [31:0] $end
$var integer 32 V history_counter [31:0] $end
$var integer 32 W instr_count [31:0] $end
$var integer 32 X line_count [31:0] $end
$var integer 32 Y match_count_2 [31:0] $end
$var integer 32 Z match_count_3 [31:0] $end
$var integer 32 [ match_count_4 [31:0] $end
$var integer 32 \ pc_idx [31:0] $end
$var integer 32 ] stable_cycles [31:0] $end
$var integer 32 ^ timeout_counter [31:0] $end
$scope function hex_to_int $end
$var reg 8 _ char [7:0] $end
$var reg 800 ` hex_str [800:1] $end
$var integer 32 a i [31:0] $end
$var integer 32 b result [31:0] $end
$upscope $end
$scope function read_memory $end
$var reg 32 c addr [31:0] $end
$var reg 32 d data [31:0] $end
$var integer 32 e offset [31:0] $end
$upscope $end
$scope module dut $end
$var wire 3 f M_AXI_ARPROT [2:0] $end
$var wire 1 = M_AXI_ARREADY $end
$var wire 3 g M_AXI_AWPROT [2:0] $end
$var wire 1 > M_AXI_AWREADY $end
$var wire 2 h M_AXI_BRESP [1:0] $end
$var wire 1 @ M_AXI_BVALID $end
$var wire 32 i M_AXI_RDATA [31:0] $end
$var wire 2 j M_AXI_RRESP [1:0] $end
$var wire 1 C M_AXI_RVALID $end
$var wire 1 D M_AXI_WREADY $end
$var wire 1 I clk $end
$var wire 1 k if_req $end
$var wire 1 l reset $end
$var wire 1 N rst_n $end
$var wire 4 m mem_wstrb [3:0] $end
$var wire 1 n mem_wr $end
$var wire 32 o mem_wdata [31:0] $end
$var wire 1 p mem_req $end
$var wire 1 q mem_ready $end
$var wire 32 r mem_rdata [31:0] $end
$var wire 1 s mem_error $end
$var wire 32 t mem_addr [31:0] $end
$var wire 1 u if_ready $end
$var wire 1 v if_error $end
$var wire 32 w if_data [31:0] $end
$var wire 32 x if_addr [31:0] $end
$var wire 1 # debug_stall $end
$var wire 32 y debug_pc [31:0] $end
$var wire 32 z debug_mem_data [31:0] $end
$var wire 32 { debug_instr [31:0] $end
$var wire 2 | debug_forward_b [1:0] $end
$var wire 2 } debug_forward_a [1:0] $end
$var wire 32 ~ debug_branch_target [31:0] $end
$var wire 1 * debug_branch_taken $end
$var wire 32 !" debug_alu_result [31:0] $end
$var wire 1 , M_AXI_WVALID $end
$var wire 4 "" M_AXI_WSTRB [3:0] $end
$var wire 32 #" M_AXI_WDATA [31:0] $end
$var wire 1 / M_AXI_RREADY $end
$var wire 1 0 M_AXI_BREADY $end
$var wire 1 1 M_AXI_AWVALID $end
$var wire 32 $" M_AXI_AWADDR [31:0] $end
$var wire 1 3 M_AXI_ARVALID $end
$var wire 32 %" M_AXI_ARADDR [31:0] $end
$scope module cpu_core $end
$var wire 4 &" alu_control_ex [3:0] $end
$var wire 32 '" alu_result_debug [31:0] $end
$var wire 1 * branch_taken_debug $end
$var wire 1 (" branch_taken_detected $end
$var wire 32 )" branch_target_debug [31:0] $end
$var wire 2 *" byte_size_ex [1:0] $end
$var wire 2 +" byte_size_wb [1:0] $end
$var wire 1 I clk $end
$var wire 32 ," dmem_addr [31:0] $end
$var wire 1 p dmem_req $end
$var wire 32 -" dmem_wdata [31:0] $end
$var wire 1 n dmem_wr $end
$var wire 4 ." dmem_wstrb [3:0] $end
$var wire 2 /" forward_a_debug [1:0] $end
$var wire 2 0" forward_b_debug [1:0] $end
$var wire 3 1" funct3_wb [2:0] $end
$var wire 32 2" imem_addr [31:0] $end
$var wire 1 k imem_req $end
$var wire 32 3" instruction_current [31:0] $end
$var wire 32 4" instruction_if [31:0] $end
$var wire 32 5" mem_data_wb [31:0] $end
$var wire 32 6" mem_out_debug [31:0] $end
$var wire 32 7" pc_current [31:0] $end
$var wire 32 8" pc_if [31:0] $end
$var wire 5 9" rd_mem [4:0] $end
$var wire 1 :" regwrite_mem $end
$var wire 1 l reset $end
$var wire 1 ;" stall $end
$var wire 1 # stall_debug $end
$var wire 1 <" zero_flag $end
$var wire 32 =" write_data_wb [31:0] $end
$var wire 32 >" wb_data_temp [31:0] $end
$var wire 5 ?" rs2_id [4:0] $end
$var wire 5 @" rs2_ex [4:0] $end
$var wire 5 A" rs1_id [4:0] $end
$var wire 5 B" rs1_ex [4:0] $end
$var wire 1 C" regwrite_wb $end
$var wire 1 D" regwrite_id $end
$var wire 1 E" regwrite_ex $end
$var wire 32 F" read_data2_id [31:0] $end
$var wire 32 G" read_data2_ex [31:0] $end
$var wire 32 H" read_data1_id [31:0] $end
$var wire 32 I" read_data1_ex [31:0] $end
$var wire 5 J" rd_wb [4:0] $end
$var wire 5 K" rd_id [4:0] $end
$var wire 5 L" rd_ex [4:0] $end
$var wire 32 M" pc_plus_4_wb [31:0] $end
$var wire 32 N" pc_plus_4_ex [31:0] $end
$var wire 32 O" pc_id [31:0] $end
$var wire 32 P" pc_ex [31:0] $end
$var wire 7 Q" opcode_id [6:0] $end
$var wire 7 R" opcode_ex [6:0] $end
$var wire 1 S" memwrite_id $end
$var wire 1 T" memwrite_ex $end
$var wire 1 U" memtoreg_wb $end
$var wire 1 V" memtoreg_id $end
$var wire 1 W" memtoreg_ex $end
$var wire 1 X" memread_id $end
$var wire 1 Y" memread_ex $end
$var wire 1 Z" mem_stall $end
$var wire 1 [" less_than_u $end
$var wire 1 \" less_than $end
$var wire 1 ]" jump_wb $end
$var wire 1 ^" jump_id $end
$var wire 1 _" jump_ex $end
$var wire 32 `" jalr_target [31:0] $end
$var wire 1 a" is_lui $end
$var wire 1 b" is_jalr $end
$var wire 1 c" is_jal $end
$var wire 1 d" is_branch $end
$var wire 1 e" is_auipc $end
$var wire 32 f" instruction_id [31:0] $end
$var wire 32 g" imm_id [31:0] $end
$var wire 32 h" imm_ex [31:0] $end
$var wire 1 u imem_ready $end
$var wire 32 i" imem_data [31:0] $end
$var wire 1 j" hazard_stall $end
$var wire 7 k" funct7_id [6:0] $end
$var wire 7 l" funct7_ex [6:0] $end
$var wire 3 m" funct3_id [2:0] $end
$var wire 3 n" funct3_ex [2:0] $end
$var wire 2 o" forward_b [1:0] $end
$var wire 2 p" forward_a [1:0] $end
$var wire 1 q" flush_if_id $end
$var wire 1 r" flush_id_ex $end
$var wire 1 q dmem_ready $end
$var wire 32 s" dmem_rdata [31:0] $end
$var wire 2 t" byte_size_id [1:0] $end
$var wire 32 u" branch_target_reg [31:0] $end
$var wire 32 v" branch_target_pc_based [31:0] $end
$var wire 32 w" branch_target_calc [31:0] $end
$var wire 1 x" branch_taken_reg $end
$var wire 1 y" branch_id $end
$var wire 1 z" branch_ex $end
$var wire 1 {" branch_decision $end
$var wire 1 |" alusrc_id $end
$var wire 1 }" alusrc_ex $end
$var wire 2 ~" aluop_id [1:0] $end
$var wire 32 !# alu_result_wb [31:0] $end
$var wire 32 "# alu_result_mem [31:0] $end
$var wire 32 ## alu_result_ex [31:0] $end
$var wire 32 $# alu_in2 [31:0] $end
$var wire 32 %# alu_in1 [31:0] $end
$var wire 4 &# alu_control_id [3:0] $end
$var reg 32 '# aligned_write_data [31:0] $end
$var reg 4 (# alu_control_ex_reg [3:0] $end
$var reg 32 )# alu_in1_forwarded [31:0] $end
$var reg 32 *# alu_result_mem_reg [31:0] $end
$var reg 32 +# alu_result_wb_reg [31:0] $end
$var reg 1 x" branch_taken_reg_reg $end
$var reg 32 ,# branch_target_reg_reg [31:0] $end
$var reg 2 -# byte_size_ex_reg [1:0] $end
$var reg 2 .# byte_size_mem [1:0] $end
$var reg 2 /# byte_size_wb_reg [1:0] $end
$var reg 4 0# byte_strobe [3:0] $end
$var reg 32 1# extended_mem_data [31:0] $end
$var reg 32 2# forwarded_data2 [31:0] $end
$var reg 3 3# funct3_mem [2:0] $end
$var reg 3 4# funct3_wb_reg [2:0] $end
$var reg 1 5# jump_mem $end
$var reg 1 ]" jump_wb_reg $end
$var reg 32 6# mem_data_wb_reg [31:0] $end
$var reg 1 7# memread_mem $end
$var reg 1 8# memtoreg_mem $end
$var reg 1 U" memtoreg_wb_reg $end
$var reg 1 9# memwrite_mem $end
$var reg 7 :# opcode_ex_reg [6:0] $end
$var reg 32 ;# pc_plus_4_mem [31:0] $end
$var reg 32 <# pc_plus_4_wb_reg [31:0] $end
$var reg 32 =# pc_reg [31:0] $end
$var reg 5 ># rd_mem_reg [4:0] $end
$var reg 5 ?# rd_wb_reg [4:0] $end
$var reg 1 @# regwrite_mem_reg $end
$var reg 1 C" regwrite_wb_reg $end
$var reg 32 A# write_data_mem [31:0] $end
$scope module alu_unit $end
$var wire 4 B# alu_control [3:0] $end
$var wire 32 C# in1 [31:0] $end
$var wire 32 D# in1_signed [31:0] $end
$var wire 32 E# in2 [31:0] $end
$var wire 32 F# in2_signed [31:0] $end
$var wire 1 <" zero_flag $end
$var wire 64 G# mul_result_unsigned [63:0] $end
$var wire 64 H# mul_result_signed [63:0] $end
$var wire 1 [" less_than_u $end
$var wire 1 \" less_than $end
$var parameter 4 I# ALU_ADD $end
$var parameter 4 J# ALU_AND $end
$var parameter 4 K# ALU_DIV $end
$var parameter 4 L# ALU_DIVU $end
$var parameter 4 M# ALU_MUL $end
$var parameter 4 N# ALU_MULH $end
$var parameter 4 O# ALU_OR $end
$var parameter 4 P# ALU_REM $end
$var parameter 4 Q# ALU_REMU $end
$var parameter 4 R# ALU_SLL $end
$var parameter 4 S# ALU_SLT $end
$var parameter 4 T# ALU_SLTU $end
$var parameter 4 U# ALU_SRA $end
$var parameter 4 V# ALU_SRL $end
$var parameter 4 W# ALU_SUB $end
$var parameter 4 X# ALU_XOR $end
$var reg 32 Y# alu_result [31:0] $end
$upscope $end
$scope module branch_unit $end
$var wire 1 \" less_than $end
$var wire 1 [" less_than_u $end
$var wire 1 <" zero_flag $end
$var wire 3 Z# funct3 [2:0] $end
$var wire 1 z" branch $end
$var parameter 3 [# BEQ $end
$var parameter 3 \# BGE $end
$var parameter 3 ]# BGEU $end
$var parameter 3 ^# BLT $end
$var parameter 3 _# BLTU $end
$var parameter 3 `# BNE $end
$var reg 1 {" taken $end
$upscope $end
$scope module control_unit $end
$var wire 3 a# funct3 [2:0] $end
$var wire 7 b# funct7 [6:0] $end
$var wire 7 c# opcode [6:0] $end
$var parameter 4 d# ALU_ADD $end
$var parameter 4 e# ALU_AND $end
$var parameter 4 f# ALU_DIV $end
$var parameter 4 g# ALU_DIVU $end
$var parameter 4 h# ALU_MUL $end
$var parameter 4 i# ALU_MULH $end
$var parameter 4 j# ALU_OR $end
$var parameter 4 k# ALU_REM $end
$var parameter 4 l# ALU_REMU $end
$var parameter 4 m# ALU_SLL $end
$var parameter 4 n# ALU_SLT $end
$var parameter 4 o# ALU_SLTU $end
$var parameter 4 p# ALU_SRA $end
$var parameter 4 q# ALU_SRL $end
$var parameter 4 r# ALU_SUB $end
$var parameter 4 s# ALU_XOR $end
$var parameter 3 t# F3_ADD_SUB $end
$var parameter 3 u# F3_AND $end
$var parameter 3 v# F3_BEQ $end
$var parameter 3 w# F3_BGE $end
$var parameter 3 x# F3_BGEU $end
$var parameter 3 y# F3_BLT $end
$var parameter 3 z# F3_BLTU $end
$var parameter 3 {# F3_BNE $end
$var parameter 3 |# F3_BYTE $end
$var parameter 3 }# F3_BYTE_U $end
$var parameter 3 ~# F3_DIV $end
$var parameter 3 !$ F3_DIVU $end
$var parameter 3 "$ F3_HALF $end
$var parameter 3 #$ F3_HALF_U $end
$var parameter 3 $$ F3_MUL $end
$var parameter 3 %$ F3_MULH $end
$var parameter 3 &$ F3_OR $end
$var parameter 3 '$ F3_REM $end
$var parameter 3 ($ F3_REMU $end
$var parameter 3 )$ F3_SLL $end
$var parameter 3 *$ F3_SLT $end
$var parameter 3 +$ F3_SLTU $end
$var parameter 3 ,$ F3_SRL_SRA $end
$var parameter 3 -$ F3_WORD $end
$var parameter 3 .$ F3_XOR $end
$var parameter 7 /$ F7_DEFAULT $end
$var parameter 7 0$ F7_MULDIV $end
$var parameter 7 1$ F7_SUB_SRA $end
$var parameter 7 2$ OP_AUIPC $end
$var parameter 7 3$ OP_BRANCH $end
$var parameter 7 4$ OP_I_TYPE $end
$var parameter 7 5$ OP_JAL $end
$var parameter 7 6$ OP_JALR $end
$var parameter 7 7$ OP_LOAD $end
$var parameter 7 8$ OP_LUI $end
$var parameter 7 9$ OP_R_TYPE $end
$var parameter 7 :$ OP_STORE $end
$var reg 4 ;$ alu_control [3:0] $end
$var reg 2 <$ aluop [1:0] $end
$var reg 1 |" alusrc $end
$var reg 1 y" branch $end
$var reg 2 =$ byte_size [1:0] $end
$var reg 1 ^" jump $end
$var reg 1 X" memread $end
$var reg 1 V" memtoreg $end
$var reg 1 S" memwrite $end
$var reg 1 D" regwrite $end
$upscope $end
$scope module forward_unit $end
$var wire 5 >$ rd_mem [4:0] $end
$var wire 5 ?$ rd_wb [4:0] $end
$var wire 1 :" regwrite_mem $end
$var wire 1 C" regwrite_wb $end
$var wire 5 @$ rs2_ex [4:0] $end
$var wire 5 A$ rs1_ex [4:0] $end
$var reg 2 B$ forward_a [1:0] $end
$var reg 2 C$ forward_b [1:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 1 x" branch_taken $end
$var wire 5 D$ rs1_id [4:0] $end
$var wire 5 E$ rs2_id [4:0] $end
$var wire 5 F$ rd_id_ex [4:0] $end
$var wire 1 Y" memread_id_ex $end
$var reg 1 r" flush_id_ex $end
$var reg 1 q" flush_if_id $end
$var reg 1 j" stall $end
$upscope $end
$scope module id_ex_reg $end
$var wire 1 |" alusrc_in $end
$var wire 1 y" branch_in $end
$var wire 1 I clock $end
$var wire 1 r" flush $end
$var wire 3 G$ funct3_in [2:0] $end
$var wire 7 H$ funct7_in [6:0] $end
$var wire 1 ^" jump_in $end
$var wire 1 X" memread_in $end
$var wire 1 V" memtoreg_in $end
$var wire 1 S" memwrite_in $end
$var wire 5 I$ rd_in [4:0] $end
$var wire 1 D" regwrite_in $end
$var wire 1 l reset $end
$var wire 5 J$ rs1_in [4:0] $end
$var wire 5 K$ rs2_in [4:0] $end
$var wire 1 L$ stall $end
$var wire 32 M$ read_data2_in [31:0] $end
$var wire 32 N$ read_data1_in [31:0] $end
$var wire 32 O$ pc_in [31:0] $end
$var wire 32 P$ imm_in [31:0] $end
$var reg 1 }" alusrc_out $end
$var reg 1 z" branch_out $end
$var reg 3 Q$ funct3_out [2:0] $end
$var reg 7 R$ funct7_out [6:0] $end
$var reg 32 S$ imm_out [31:0] $end
$var reg 1 _" jump_out $end
$var reg 1 Y" memread_out $end
$var reg 1 W" memtoreg_out $end
$var reg 1 T" memwrite_out $end
$var reg 32 T$ pc_out [31:0] $end
$var reg 5 U$ rd_out [4:0] $end
$var reg 32 V$ read_data1_out [31:0] $end
$var reg 32 W$ read_data2_out [31:0] $end
$var reg 1 E" regwrite_out $end
$var reg 5 X$ rs1_out [4:0] $end
$var reg 5 Y$ rs2_out [4:0] $end
$upscope $end
$scope module if_id_reg $end
$var wire 1 I clock $end
$var wire 1 q" flush $end
$var wire 32 Z$ instr_in [31:0] $end
$var wire 32 [$ pc_in [31:0] $end
$var wire 1 l reset $end
$var wire 1 ;" stall $end
$var parameter 32 \$ NOP $end
$var reg 32 ]$ instr_out [31:0] $end
$var reg 32 ^$ pc_out [31:0] $end
$upscope $end
$scope module immediate_gen $end
$var wire 32 _$ instr [31:0] $end
$var wire 7 `$ opcode [6:0] $end
$var parameter 7 a$ OP_AUIPC $end
$var parameter 7 b$ OP_BRANCH $end
$var parameter 7 c$ OP_I_TYPE $end
$var parameter 7 d$ OP_JAL $end
$var parameter 7 e$ OP_JALR $end
$var parameter 7 f$ OP_LOAD $end
$var parameter 7 g$ OP_LUI $end
$var parameter 7 h$ OP_R_TYPE $end
$var parameter 7 i$ OP_STORE $end
$var reg 32 j$ imm [31:0] $end
$upscope $end
$scope module register_file $end
$var wire 1 I clock $end
$var wire 5 k$ read_reg_num1 [4:0] $end
$var wire 5 l$ read_reg_num2 [4:0] $end
$var wire 1 C" regwrite $end
$var wire 1 l reset $end
$var wire 32 m$ write_data [31:0] $end
$var wire 5 n$ write_reg [4:0] $end
$var wire 32 o$ read_data2 [31:0] $end
$var wire 32 p$ read_data1 [31:0] $end
$var integer 32 q$ i [31:0] $end
$upscope $end
$upscope $end
$scope module mau $end
$var wire 3 r$ M_AXI_ARPROT [2:0] $end
$var wire 1 = M_AXI_ARREADY $end
$var wire 3 s$ M_AXI_AWPROT [2:0] $end
$var wire 1 > M_AXI_AWREADY $end
$var wire 2 t$ M_AXI_BRESP [1:0] $end
$var wire 1 @ M_AXI_BVALID $end
$var wire 32 u$ M_AXI_RDATA [31:0] $end
$var wire 2 v$ M_AXI_RRESP [1:0] $end
$var wire 1 C M_AXI_RVALID $end
$var wire 1 D M_AXI_WREADY $end
$var wire 32 w$ axi_cpu_addr [31:0] $end
$var wire 1 x$ axi_cpu_req $end
$var wire 32 y$ axi_cpu_wdata [31:0] $end
$var wire 1 z$ axi_cpu_wr $end
$var wire 4 {$ axi_cpu_wstrb [3:0] $end
$var wire 1 I clk $end
$var wire 32 |$ if_addr [31:0] $end
$var wire 1 k if_req $end
$var wire 32 }$ mem_addr [31:0] $end
$var wire 1 p mem_req $end
$var wire 32 ~$ mem_wdata [31:0] $end
$var wire 1 n mem_wr $end
$var wire 4 !% mem_wstrb [3:0] $end
$var wire 1 N rst_n $end
$var wire 1 "% axi_cpu_ready $end
$var wire 32 #% axi_cpu_rdata [31:0] $end
$var wire 1 $% axi_cpu_error $end
$var wire 1 , M_AXI_WVALID $end
$var wire 4 %% M_AXI_WSTRB [3:0] $end
$var wire 32 &% M_AXI_WDATA [31:0] $end
$var wire 1 / M_AXI_RREADY $end
$var wire 1 0 M_AXI_BREADY $end
$var wire 1 1 M_AXI_AWVALID $end
$var wire 32 '% M_AXI_AWADDR [31:0] $end
$var wire 1 3 M_AXI_ARVALID $end
$var wire 32 (% M_AXI_ARADDR [31:0] $end
$var parameter 2 )% ARB_IDLE $end
$var parameter 2 *% ARB_IF $end
$var parameter 2 +% ARB_MEM $end
$var reg 2 ,% arb_next [1:0] $end
$var reg 2 -% arb_state [1:0] $end
$var reg 32 .% if_data [31:0] $end
$var reg 1 v if_error $end
$var reg 1 u if_ready $end
$var reg 1 s mem_error $end
$var reg 32 /% mem_rdata [31:0] $end
$var reg 1 q mem_ready $end
$var reg 32 0% mux_addr [31:0] $end
$var reg 1 1% mux_req $end
$var reg 32 2% mux_wdata [31:0] $end
$var reg 1 3% mux_wr $end
$var reg 4 4% mux_wstrb [3:0] $end
$scope module axi_master $end
$var wire 3 5% M_AXI_ARPROT [2:0] $end
$var wire 1 = M_AXI_ARREADY $end
$var wire 3 6% M_AXI_AWPROT [2:0] $end
$var wire 1 > M_AXI_AWREADY $end
$var wire 2 7% M_AXI_BRESP [1:0] $end
$var wire 1 @ M_AXI_BVALID $end
$var wire 32 8% M_AXI_RDATA [31:0] $end
$var wire 2 9% M_AXI_RRESP [1:0] $end
$var wire 1 C M_AXI_RVALID $end
$var wire 1 D M_AXI_WREADY $end
$var wire 1 I clk $end
$var wire 32 :% cpu_addr [31:0] $end
$var wire 1 x$ cpu_req $end
$var wire 32 ;% cpu_wdata [31:0] $end
$var wire 1 z$ cpu_wr $end
$var wire 4 <% cpu_wstrb [3:0] $end
$var wire 1 N rst_n $end
$var parameter 3 =% IDLE $end
$var parameter 3 >% PROT_DEFAULT $end
$var parameter 3 ?% READ_ADDR $end
$var parameter 3 @% READ_DATA $end
$var parameter 2 A% RESP_DECERR $end
$var parameter 2 B% RESP_EXOKAY $end
$var parameter 2 C% RESP_OKAY $end
$var parameter 2 D% RESP_SLVERR $end
$var parameter 3 E% WRITE_ADDR $end
$var parameter 3 F% WRITE_DATA $end
$var parameter 3 G% WRITE_RESP $end
$var reg 32 H% M_AXI_ARADDR [31:0] $end
$var reg 1 3 M_AXI_ARVALID $end
$var reg 32 I% M_AXI_AWADDR [31:0] $end
$var reg 1 1 M_AXI_AWVALID $end
$var reg 1 0 M_AXI_BREADY $end
$var reg 1 / M_AXI_RREADY $end
$var reg 32 J% M_AXI_WDATA [31:0] $end
$var reg 4 K% M_AXI_WSTRB [3:0] $end
$var reg 1 , M_AXI_WVALID $end
$var reg 32 L% addr_reg [31:0] $end
$var reg 1 $% cpu_error $end
$var reg 32 M% cpu_rdata [31:0] $end
$var reg 1 "% cpu_ready $end
$var reg 3 N% next_state [2:0] $end
$var reg 3 O% state [2:0] $end
$var reg 32 P% wdata_reg [31:0] $end
$var reg 1 Q% wr_reg $end
$var reg 4 R% wstrb_reg [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin init_memory $end
$var integer 32 S% i [31:0] $end
$upscope $end
$scope task load_hex_file $end
$var reg 800 T% hex_line [800:1] $end
$upscope $end
$scope task print_results $end
$scope begin $unm_blk_228 $end
$var real 1 U% efficiency $end
$upscope $end
$upscope $end
$scope task write_memory $end
$var reg 32 V% addr [31:0] $end
$var reg 32 W% data [31:0] $end
$var reg 4 X% strb [3:0] $end
$var integer 32 Y% offset [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 G%
b10 F%
b1 E%
b10 D%
b0 C%
b1 B%
b11 A%
b101 @%
b100 ?%
b0 >%
b0 =%
b1 +%
b10 *%
b0 )%
b100011 i$
b110011 h$
b110111 g$
b11 f$
b1100111 e$
b1101111 d$
b10011 c$
b1100011 b$
b10111 a$
b10011 \$
b100011 :$
b110011 9$
b110111 8$
b11 7$
b1100111 6$
b1101111 5$
b10011 4$
b1100011 3$
b10111 2$
b100000 1$
b1 0$
b0 /$
b100 .$
b10 -$
b101 ,$
b11 +$
b10 *$
b1 )$
b111 ($
b110 '$
b110 &$
b1 %$
b0 $$
b101 #$
b1 "$
b101 !$
b100 ~#
b100 }#
b0 |#
b1 {#
b110 z#
b100 y#
b111 x#
b101 w#
b0 v#
b111 u#
b0 t#
b100 s#
b1 r#
b110 q#
b111 p#
b1001 o#
b1000 n#
b101 m#
b1111 l#
b1110 k#
b11 j#
b1011 i#
b1010 h#
b1101 g#
b1100 f#
b10 e#
b0 d#
b1 `#
b110 _#
b100 ^#
b111 ]#
b101 \#
b0 [#
b100 X#
b1 W#
b110 V#
b111 U#
b1001 T#
b1000 S#
b101 R#
b1111 Q#
b1110 P#
b11 O#
b1011 N#
b1010 M#
b1101 L#
b1100 K#
b10 J#
b0 I#
b10011100010000 <
b10000000000000000 ;
b0 :
b1100100 9
b1011110110100001101111011011010110010100101111011000110110100001101001011101000110100001100001011011100110011100101111010100000111001001101111011010100110010101100011011101000010111101010011011011110100001100101111011000110111000001110101010111110111001001101001011100110110001101110110001011110111000001110010011011110110011101110010011000010110110100101110011010000110010101111000 8
b10000000000000000 7
b10000000000000000000000000000 6
b1010 5
$end
#0
$dumpvars
bx Y%
bx X%
bx W%
bx V%
r0 U%
b1100000011000000110000001100000011000000110000001100010011001100001010 T%
b10000000000000000 S%
b0 R%
0Q%
b0 P%
b0 O%
b100 N%
b0 M%
b0 L%
b0 K%
b0 J%
b0 I%
b0 H%
b1111 <%
b0 ;%
b0 :%
b0 9%
b0 8%
b0 7%
b0 6%
b0 5%
b1111 4%
03%
b0 2%
11%
b0 0%
b0 /%
b0 .%
b0 -%
b10 ,%
b0 (%
b0 '%
b0 &%
b0 %%
0$%
b0 #%
0"%
b1111 !%
b0 ~$
b0 }$
b0 |$
b1111 {$
0z$
b0 y$
1x$
b0 w$
b0 v$
b0 u$
b0 t$
b0 s$
b0 r$
b100000 q$
b0 p$
b0 o$
b0 n$
b0 m$
b0 l$
b0 k$
b0 j$
b10011 `$
b10011 _$
b0 ^$
b10011 ]$
b0 [$
b0 Z$
b0 Y$
b0 X$
b0 W$
b0 V$
b0 U$
b0 T$
b0 S$
b0 R$
b0 Q$
b0 P$
b0 O$
b0 N$
b0 M$
0L$
b0 K$
b0 J$
b0 I$
b0 H$
b0 G$
b0 F$
b0 E$
b0 D$
b0 C$
b0 B$
b0 A$
b0 @$
b0 ?$
b0 >$
b10 =$
b10 <$
b0 ;$
b10011 c#
b0 b#
b0 a#
b0 Z#
b0 Y#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
0@#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
09#
08#
07#
b0 6#
05#
b10 4#
b0 3#
b0 2#
b0 1#
b1111 0#
b10 /#
b10 .#
b10 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b10 ~"
0}"
1|"
0{"
0z"
0y"
0x"
b0 w"
b0 v"
b0 u"
b10 t"
b0 s"
0r"
0q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
0j"
b0 i"
b0 h"
b0 g"
b10011 f"
0e"
0d"
0c"
0b"
0a"
b0 `"
0_"
0^"
0]"
0\"
0["
1Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
b0 R"
b10011 Q"
b0 P"
b0 O"
b100 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
0E"
1D"
0C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
1<"
1;"
0:"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b10 1"
b0 0"
b0 /"
b1111 ."
b0 -"
b0 ,"
b10 +"
b10 *"
b0 )"
0("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
0v
0u
b0 t
0s
b0 r
0q
0p
b0 o
0n
b1111 m
1l
1k
b0 j
b0 i
b0 h
b0 g
b0 f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b10000000000 X
b0 W
b0 V
b10000000000000000000000000000011 U
b1 T
b0 S
r0 R
b0 Q
b0 P
0O
0N
0M
0L
bx K
bx J
0I
b0 H
b0 G
b0 F
b0 E
0D
0C
b0 B
b0 A
0@
b0 ?
0>
0=
b0 4
03
b0 2
01
00
0/
b0 .
b0 -
0,
b0 +
0*
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
1#
b0 "
b0 !
$end
#5000
b100000 q$
1I
#10000
0I
#15000
b100000 q$
1I
#20000
0I
#25000
b100000 q$
1I
#30000
0I
#35000
b100000 q$
1I
#40000
0I
#45000
b100000 q$
1I
#50000
0I
#55000
b100000 q$
1I
#60000
0I
#65000
b100000 q$
1I
#70000
0I
#75000
b100000 q$
1I
#80000
0I
#85000
b100000 q$
1I
#90000
0I
#95000
b100000 q$
1I
#100000
0l
0I
1N
#105000
0x$
01%
b1111 {$
b1111 <%
b1111 4%
b0 1"
b0 4#
b100 ;#
b10011 R"
b10011 :#
1}"
1E"
b10 -%
13
b1111 R%
b100 O%
b0 J
b0 K
b1 V
b1 \
b1 ^
b1 S
1I
#110000
0I
#115000
b101 N%
1:"
1@#
b100 M"
b100 <#
1=
1M
b10 V
b10 \
b1 ]
b10 ^
b10 S
1I
#120000
0I
#125000
b0 N%
1C"
0M
1C
0=
03
b101 O%
b0 e
b0 d
b0 c
b11 V
b11 \
b1 Y
b10 ]
b1 P
b11 ^
b11 S
1I
#130000
0I
#135000
b0 ,%
b0 O%
1/
1"%
0C
b100 V
b100 \
b1 Z
b10 Y
1L
b11 ]
b100 ^
b100 S
1I
#140000
0I
#145000
b100 N%
0#
0;"
1x$
11%
b1111 {$
b1111 <%
b1111 4%
b10 ,%
0Z"
1u
b0 -%
0"%
0/
b101 V
b101 \
b1 [
b10 Z
b11 Y
b100 ]
b101 ^
b101 S
1I
#150000
0I
#155000
b0 ~"
b0 <$
0|"
0D"
b0 `$
b0 Q"
b0 c#
b100 w$
b100 :%
b100 0%
0x$
01%
b1111 {$
b1111 <%
b1111 4%
1#
1;"
b0 f"
b0 ]$
b0 _$
b100 x
b100 2"
b100 |$
b100 $
b100 y
b100 7"
b100 8"
b100 [$
b100 =#
b100 O%
13
b10 -%
1Z"
0u
b110 V
b110 \
b10 [
b11 Z
b100 Y
b101 ]
b1 W
b110 ^
b110 S
1I
#160000
0I
#165000
b101 N%
b0 R"
b0 :#
0}"
0E"
1=
1M
b100 K
b111 V
b111 \
b0 [
b0 Z
b0 Y
b0 ]
b111 ^
b111 S
1I
#170000
0I
#175000
b0 N%
0:"
0@#
b101 O%
03
0M
1C
0=
b1000 V
b1000 \
b1 ]
b10 P
b1000 ^
b1000 S
1I
#180000
0I
#185000
b0 ,%
0C"
0C
1"%
1/
b0 O%
b1001 V
b1001 \
b1 Y
b10 ]
b1001 ^
b1001 S
1I
#190000
0I
#195000
b100 N%
1x$
11%
b1111 {$
b1111 <%
b1111 4%
b100 w$
b100 :%
b100 0%
b10 ,%
0#
0;"
0/
0"%
b0 -%
0Z"
1u
b1010 V
b1010 \
b1 Z
b10 Y
b11 ]
b1010 ^
b1010 S
1I
#200000
0I
#205000
1#
1;"
0x$
01%
b1111 {$
b1111 <%
b1111 4%
b1000 w$
b1000 :%
b1000 0%
b1000 x
b1000 2"
b1000 |$
b1000 $
b1000 y
b1000 7"
b1000 8"
b1000 [$
b1000 =#
b100 O"
b100 O$
b100 ^$
1Z"
0u
b10 -%
13
b100 4
b100 %"
b100 (%
b100 H%
b100 L%
b100 O%
b1011 V
b1011 \
b1 [
b10 Z
b11 Y
b100 ]
b10 W
b1011 ^
b1011 S
1I
#210000
0I
#215000
b100 w"
b101 N%
b1000 N"
b100 v"
b100 P"
b100 T$
1=
1M
b100 E
b1000 K
b1100 V
b1100 \
b0 [
b0 Z
b0 Y
b0 ]
b1100 ^
b1100 S
1I
#220000
0I
#225000
b0 N%
b1000 ;#
b100 )
b100 ~
b100 )"
b100 u"
b100 ,#
0M
1C
0=
03
b101 O%
b100 e
b100 c
b1101 V
b1101 \
b1 ]
b11 P
b1101 ^
b1101 S
1I
#230000
0I
#235000
b0 ,%
b1000 M"
b1000 <#
b0 O%
1/
1"%
0C
b1110 V
b1110 \
b1 Y
b10 ]
b1110 ^
b1110 S
1I
