#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Apr 12 12:20:27 2025
# Process ID: 19304
# Current directory: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip
# Command line: vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/vivado.log
# Journal file: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip\vivado.jou
# Running On        :RYN-B10-PC-12
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-11700 @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :68426 MB
# Swap memory       :20981 MB
# Total Virtual     :89408 MB
# Available Virtual :70669 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/hls_data.json outdir=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip srcdir=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/misc
INFO: Copied 243 verilog file(s) to C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/hdl/verilog
INFO: Copied 172 vhdl file(s) to C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/drivers
Generating 3 subcores in C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/hdl/ip.tmp:
impl/misc/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl
impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/top_sitofp_32ns_32_4_no_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 546.676 ; gain = 231.867
INFO: Using COE_DIR=C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/hdl/verilog
INFO: Generating top_fdiv_32ns_32ns_32_10_no_dsp_1_ip via file impl/misc/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'top_fdiv_32ns_32ns_32_10_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fdiv_32ns_32ns_32_10_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fdiv_32ns_32ns_32_10_no_dsp_1_ip'...
INFO: Done generating top_fdiv_32ns_32ns_32_10_no_dsp_1_ip via file impl/misc/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl
INFO: Generating top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'top_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating top_sitofp_32ns_32_4_no_dsp_1_ip via file impl/misc/top_sitofp_32ns_32_4_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'top_sitofp_32ns_32_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_sitofp_32ns_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_sitofp_32ns_32_4_no_dsp_1_ip'...
INFO: Done generating top_sitofp_32ns_32_4_no_dsp_1_ip via file impl/misc/top_sitofp_32ns_32_4_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/hdl/vhdl/top.vhd (top)
INFO: Add axi4lite interface s_axi_BUS
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add ap_ctrl interface ap_ctrl
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/component.xml
ipx::archive_core: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 600.934 ; gain = 0.000
INFO: Created IP archive C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip/xilinx_com_hls_top_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Apr 12 12:20:58 2025...
