<stg><name>gravity</name>


<trans_list>

<trans id="6997" from="1" to="2">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6998" from="2" to="3">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6999" from="3" to="4">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7000" from="4" to="5">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7001" from="5" to="6">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7002" from="6" to="7">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7003" from="7" to="8">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7004" from="8" to="9">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7005" from="9" to="10">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7006" from="10" to="11">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7007" from="11" to="12">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7008" from="12" to="13">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7009" from="13" to="14">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7010" from="14" to="15">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7011" from="15" to="16">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7012" from="16" to="17">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7013" from="17" to="18">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7014" from="18" to="19">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7015" from="19" to="20">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7016" from="20" to="21">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7017" from="21" to="22">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7018" from="22" to="23">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7019" from="23" to="24">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7020" from="24" to="25">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7021" from="25" to="26">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7022" from="26" to="27">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7023" from="27" to="28">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7024" from="28" to="29">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7025" from="29" to="30">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7026" from="30" to="31">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7027" from="31" to="32">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7028" from="32" to="33">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7029" from="33" to="34">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7030" from="34" to="35">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7031" from="35" to="36">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7032" from="36" to="37">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7033" from="37" to="38">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7034" from="38" to="39">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7035" from="39" to="40">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7036" from="40" to="41">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7037" from="41" to="42">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7038" from="42" to="43">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7039" from="43" to="44">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7040" from="44" to="45">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7041" from="45" to="46">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7042" from="46" to="47">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7043" from="47" to="48">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7044" from="48" to="49">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7045" from="49" to="50">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7046" from="50" to="51">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7047" from="51" to="52">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7048" from="52" to="53">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7049" from="53" to="54">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7050" from="54" to="55">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7051" from="55" to="56">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7052" from="56" to="57">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7053" from="57" to="58">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7054" from="58" to="59">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7055" from="59" to="60">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7056" from="60" to="61">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7057" from="61" to="62">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7058" from="62" to="63">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7059" from="63" to="64">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7060" from="64" to="65">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7061" from="65" to="66">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7062" from="66" to="67">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7063" from="67" to="68">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7064" from="68" to="69">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7065" from="69" to="70">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7066" from="70" to="71">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7067" from="71" to="72">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7068" from="72" to="73">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7069" from="73" to="74">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7070" from="74" to="75">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7071" from="75" to="76">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7072" from="76" to="77">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7073" from="77" to="78">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7074" from="78" to="79">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7075" from="79" to="80">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7076" from="80" to="81">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7077" from="81" to="82">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7078" from="82" to="83">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7079" from="83" to="84">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7080" from="84" to="85">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7081" from="85" to="86">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7082" from="86" to="87">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7083" from="87" to="88">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7084" from="88" to="89">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7085" from="89" to="90">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7086" from="90" to="91">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:0  %p_x_0_load = load double* @p_x_0, align 16

]]></Node>
<StgValue><ssdm name="p_x_0_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:1  %p_x_1_load = load double* @p_x_1, align 16

]]></Node>
<StgValue><ssdm name="p_x_1_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:2  %dx_0_1 = fsub double %p_x_0_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_0_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:3  %p_y_0_load = load double* @p_y_0, align 16

]]></Node>
<StgValue><ssdm name="p_y_0_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:4  %p_y_1_load = load double* @p_y_1, align 8

]]></Node>
<StgValue><ssdm name="p_y_1_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:5  %dy_0_1 = fsub double %p_y_0_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_0_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:25  %p_x_2_load = load double* @p_x_2, align 16

]]></Node>
<StgValue><ssdm name="p_x_2_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:27  %p_y_2_load = load double* @p_y_2, align 16

]]></Node>
<StgValue><ssdm name="p_y_2_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:47  %p_x_3_load = load double* @p_x_3, align 16

]]></Node>
<StgValue><ssdm name="p_x_3_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:49  %p_y_3_load = load double* @p_y_3, align 8

]]></Node>
<StgValue><ssdm name="p_y_3_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:69  %p_x_4_load = load double* @p_x_4, align 16

]]></Node>
<StgValue><ssdm name="p_x_4_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:71  %p_y_4_load = load double* @p_y_4, align 16

]]></Node>
<StgValue><ssdm name="p_y_4_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:91  %p_x_5_load = load double* @p_x_5, align 16

]]></Node>
<StgValue><ssdm name="p_x_5_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:93  %p_y_5_load = load double* @p_y_5, align 8

]]></Node>
<StgValue><ssdm name="p_y_5_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:113  %p_x_6_load = load double* @p_x_6, align 16

]]></Node>
<StgValue><ssdm name="p_x_6_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:115  %p_y_6_load = load double* @p_y_6, align 16

]]></Node>
<StgValue><ssdm name="p_y_6_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:135  %p_x_7_load = load double* @p_x_7, align 16

]]></Node>
<StgValue><ssdm name="p_x_7_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:137  %p_y_7_load = load double* @p_y_7, align 8

]]></Node>
<StgValue><ssdm name="p_y_7_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:157  %p_x_8_load = load double* @p_x_8, align 16

]]></Node>
<StgValue><ssdm name="p_x_8_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:159  %p_y_8_load = load double* @p_y_8, align 16

]]></Node>
<StgValue><ssdm name="p_y_8_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:182  %dx_1 = fsub double %p_x_1_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:183  %dy_1 = fsub double %p_y_1_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:330  %dx_2 = fsub double %p_x_2_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:331  %dy_2 = fsub double %p_y_2_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_2"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:477  %dx_3 = fsub double %p_x_3_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:478  %dy_3 = fsub double %p_y_3_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:624  %dx_4 = fsub double %p_x_4_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_4"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:625  %dy_4 = fsub double %p_y_4_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_4"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:771  %dx_5 = fsub double %p_x_5_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_5"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:772  %dy_5 = fsub double %p_y_5_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_5"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:918  %dx_6 = fsub double %p_x_6_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_6"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:919  %dy_6 = fsub double %p_y_6_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_6"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1065  %dx_7 = fsub double %p_x_7_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_7"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1066  %dy_7 = fsub double %p_y_7_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_7"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1213  %dx_8 = fsub double %p_x_8_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_8"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1214  %dy_8 = fsub double %p_y_8_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="128" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:2  %dx_0_1 = fsub double %p_x_0_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_0_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:5  %dy_0_1 = fsub double %p_y_0_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_0_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:182  %dx_1 = fsub double %p_x_1_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:183  %dy_1 = fsub double %p_y_1_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:330  %dx_2 = fsub double %p_x_2_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:331  %dy_2 = fsub double %p_y_2_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_2"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:477  %dx_3 = fsub double %p_x_3_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_3"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:478  %dy_3 = fsub double %p_y_3_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_3"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:624  %dx_4 = fsub double %p_x_4_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_4"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:625  %dy_4 = fsub double %p_y_4_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_4"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:771  %dx_5 = fsub double %p_x_5_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_5"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:772  %dy_5 = fsub double %p_y_5_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_5"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:918  %dx_6 = fsub double %p_x_6_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_6"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:919  %dy_6 = fsub double %p_y_6_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_6"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1065  %dx_7 = fsub double %p_x_7_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_7"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1066  %dy_7 = fsub double %p_y_7_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_7"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1213  %dx_8 = fsub double %p_x_8_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_8"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1214  %dy_8 = fsub double %p_y_8_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="146" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:2  %dx_0_1 = fsub double %p_x_0_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_0_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:5  %dy_0_1 = fsub double %p_y_0_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_0_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:182  %dx_1 = fsub double %p_x_1_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:183  %dy_1 = fsub double %p_y_1_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:330  %dx_2 = fsub double %p_x_2_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_2"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:331  %dy_2 = fsub double %p_y_2_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:477  %dx_3 = fsub double %p_x_3_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:478  %dy_3 = fsub double %p_y_3_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:624  %dx_4 = fsub double %p_x_4_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_4"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:625  %dy_4 = fsub double %p_y_4_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_4"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:771  %dx_5 = fsub double %p_x_5_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_5"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:772  %dy_5 = fsub double %p_y_5_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_5"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:918  %dx_6 = fsub double %p_x_6_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_6"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:919  %dy_6 = fsub double %p_y_6_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_6"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1065  %dx_7 = fsub double %p_x_7_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_7"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1066  %dy_7 = fsub double %p_y_7_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_7"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1213  %dx_8 = fsub double %p_x_8_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_8"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1214  %dy_8 = fsub double %p_y_8_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="164" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:2  %dx_0_1 = fsub double %p_x_0_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_0_1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:5  %dy_0_1 = fsub double %p_y_0_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_0_1"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:182  %dx_1 = fsub double %p_x_1_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:183  %dy_1 = fsub double %p_y_1_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:330  %dx_2 = fsub double %p_x_2_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_2"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:331  %dy_2 = fsub double %p_y_2_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_2"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:477  %dx_3 = fsub double %p_x_3_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_3"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:478  %dy_3 = fsub double %p_y_3_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_3"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:624  %dx_4 = fsub double %p_x_4_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_4"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:625  %dy_4 = fsub double %p_y_4_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_4"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:771  %dx_5 = fsub double %p_x_5_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_5"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:772  %dy_5 = fsub double %p_y_5_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_5"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:918  %dx_6 = fsub double %p_x_6_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_6"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:919  %dy_6 = fsub double %p_y_6_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_6"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1065  %dx_7 = fsub double %p_x_7_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_7"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1066  %dy_7 = fsub double %p_y_7_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_7"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1213  %dx_8 = fsub double %p_x_8_load, %p_x_0_load

]]></Node>
<StgValue><ssdm name="dx_8"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1214  %dy_8 = fsub double %p_y_8_load, %p_y_0_load

]]></Node>
<StgValue><ssdm name="dy_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:6  %p_z_0_load = load double* @p_z_0, align 16

]]></Node>
<StgValue><ssdm name="p_z_0_load"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:7  %p_z_1_load = load double* @p_z_1, align 16

]]></Node>
<StgValue><ssdm name="p_z_1_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:8  %dz_0_1 = fsub double %p_z_0_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_0_1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:9  %tmp_35_0_1 = fmul double %dx_0_1, %dx_0_1

]]></Node>
<StgValue><ssdm name="tmp_35_0_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:10  %tmp_36_0_1 = fmul double %dy_0_1, %dy_0_1

]]></Node>
<StgValue><ssdm name="tmp_36_0_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:26  %dx_0_2 = fsub double %p_x_0_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_0_2"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:28  %dy_0_2 = fsub double %p_y_0_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_0_2"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:29  %p_z_2_load = load double* @p_z_2, align 16

]]></Node>
<StgValue><ssdm name="p_z_2_load"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:51  %p_z_3_load = load double* @p_z_3, align 16

]]></Node>
<StgValue><ssdm name="p_z_3_load"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:73  %p_z_4_load = load double* @p_z_4, align 16

]]></Node>
<StgValue><ssdm name="p_z_4_load"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:95  %p_z_5_load = load double* @p_z_5, align 16

]]></Node>
<StgValue><ssdm name="p_z_5_load"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:117  %p_z_6_load = load double* @p_z_6, align 16

]]></Node>
<StgValue><ssdm name="p_z_6_load"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:139  %p_z_7_load = load double* @p_z_7, align 16

]]></Node>
<StgValue><ssdm name="p_z_7_load"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:161  %p_z_8_load = load double* @p_z_8, align 16

]]></Node>
<StgValue><ssdm name="p_z_8_load"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:184  %dz_1 = fsub double %p_z_1_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_1"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:185  %tmp_35_1 = fmul double %dx_1, %dx_1

]]></Node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:186  %tmp_36_1 = fmul double %dy_1, %dy_1

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:201  %dx_1_2 = fsub double %p_x_1_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_1_2"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:202  %dy_1_2 = fsub double %p_y_1_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_1_2"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:332  %dz_2 = fsub double %p_z_2_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_2"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:333  %tmp_35_2 = fmul double %dx_2, %dx_2

]]></Node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:334  %tmp_36_2 = fmul double %dy_2, %dy_2

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:348  %dx_2_1 = fsub double %p_x_2_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_2_1"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:349  %dy_2_1 = fsub double %p_y_2_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_2_1"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:479  %dz_3 = fsub double %p_z_3_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_3"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:480  %tmp_35_3 = fmul double %dx_3, %dx_3

]]></Node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:481  %tmp_36_3 = fmul double %dy_3, %dy_3

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:495  %dx_3_1 = fsub double %p_x_3_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_3_1"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:496  %dy_3_1 = fsub double %p_y_3_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_3_1"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:626  %dz_4 = fsub double %p_z_4_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_4"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:627  %tmp_35_4 = fmul double %dx_4, %dx_4

]]></Node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:628  %tmp_36_4 = fmul double %dy_4, %dy_4

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:642  %dx_4_1 = fsub double %p_x_4_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_4_1"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:643  %dy_4_1 = fsub double %p_y_4_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_4_1"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:773  %dz_5 = fsub double %p_z_5_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_5"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:774  %tmp_35_5 = fmul double %dx_5, %dx_5

]]></Node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:775  %tmp_36_5 = fmul double %dy_5, %dy_5

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:789  %dx_5_1 = fsub double %p_x_5_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_5_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:790  %dy_5_1 = fsub double %p_y_5_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_5_1"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:920  %dz_6 = fsub double %p_z_6_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_6"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:921  %tmp_35_6 = fmul double %dx_6, %dx_6

]]></Node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:922  %tmp_36_6 = fmul double %dy_6, %dy_6

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:936  %dx_6_1 = fsub double %p_x_6_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_6_1"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:937  %dy_6_1 = fsub double %p_y_6_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_6_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1067  %dz_7 = fsub double %p_z_7_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_7"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1068  %tmp_35_7 = fmul double %dx_7, %dx_7

]]></Node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1069  %tmp_36_7 = fmul double %dy_7, %dy_7

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1083  %dx_7_1 = fsub double %p_x_7_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_7_1"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1084  %dy_7_1 = fsub double %p_y_7_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_7_1"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1215  %dz_8 = fsub double %p_z_8_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_8"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1216  %tmp_35_8 = fmul double %dx_8, %dx_8

]]></Node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1217  %tmp_36_8 = fmul double %dy_8, %dy_8

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1231  %dx_8_1 = fsub double %p_x_8_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_8_1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1232  %dy_8_1 = fsub double %p_y_8_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_8_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="236" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:8  %dz_0_1 = fsub double %p_z_0_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_0_1"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:9  %tmp_35_0_1 = fmul double %dx_0_1, %dx_0_1

]]></Node>
<StgValue><ssdm name="tmp_35_0_1"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:10  %tmp_36_0_1 = fmul double %dy_0_1, %dy_0_1

]]></Node>
<StgValue><ssdm name="tmp_36_0_1"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:26  %dx_0_2 = fsub double %p_x_0_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_0_2"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:28  %dy_0_2 = fsub double %p_y_0_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_0_2"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:184  %dz_1 = fsub double %p_z_1_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:185  %tmp_35_1 = fmul double %dx_1, %dx_1

]]></Node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:186  %tmp_36_1 = fmul double %dy_1, %dy_1

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:201  %dx_1_2 = fsub double %p_x_1_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_1_2"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:202  %dy_1_2 = fsub double %p_y_1_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_1_2"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:332  %dz_2 = fsub double %p_z_2_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_2"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:333  %tmp_35_2 = fmul double %dx_2, %dx_2

]]></Node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:334  %tmp_36_2 = fmul double %dy_2, %dy_2

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:348  %dx_2_1 = fsub double %p_x_2_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_2_1"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:349  %dy_2_1 = fsub double %p_y_2_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_2_1"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:479  %dz_3 = fsub double %p_z_3_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_3"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:480  %tmp_35_3 = fmul double %dx_3, %dx_3

]]></Node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:481  %tmp_36_3 = fmul double %dy_3, %dy_3

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:495  %dx_3_1 = fsub double %p_x_3_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_3_1"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:496  %dy_3_1 = fsub double %p_y_3_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_3_1"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:626  %dz_4 = fsub double %p_z_4_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_4"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:627  %tmp_35_4 = fmul double %dx_4, %dx_4

]]></Node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:628  %tmp_36_4 = fmul double %dy_4, %dy_4

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:642  %dx_4_1 = fsub double %p_x_4_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_4_1"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:643  %dy_4_1 = fsub double %p_y_4_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_4_1"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:773  %dz_5 = fsub double %p_z_5_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_5"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:774  %tmp_35_5 = fmul double %dx_5, %dx_5

]]></Node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:775  %tmp_36_5 = fmul double %dy_5, %dy_5

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:789  %dx_5_1 = fsub double %p_x_5_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_5_1"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:790  %dy_5_1 = fsub double %p_y_5_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_5_1"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:920  %dz_6 = fsub double %p_z_6_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_6"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:921  %tmp_35_6 = fmul double %dx_6, %dx_6

]]></Node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:922  %tmp_36_6 = fmul double %dy_6, %dy_6

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:936  %dx_6_1 = fsub double %p_x_6_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_6_1"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:937  %dy_6_1 = fsub double %p_y_6_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_6_1"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1067  %dz_7 = fsub double %p_z_7_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_7"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1068  %tmp_35_7 = fmul double %dx_7, %dx_7

]]></Node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1069  %tmp_36_7 = fmul double %dy_7, %dy_7

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1083  %dx_7_1 = fsub double %p_x_7_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_7_1"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1084  %dy_7_1 = fsub double %p_y_7_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_7_1"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1215  %dz_8 = fsub double %p_z_8_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_8"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1216  %tmp_35_8 = fmul double %dx_8, %dx_8

]]></Node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1217  %tmp_36_8 = fmul double %dy_8, %dy_8

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1231  %dx_8_1 = fsub double %p_x_8_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_8_1"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1232  %dy_8_1 = fsub double %p_y_8_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_8_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="281" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:8  %dz_0_1 = fsub double %p_z_0_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_0_1"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:9  %tmp_35_0_1 = fmul double %dx_0_1, %dx_0_1

]]></Node>
<StgValue><ssdm name="tmp_35_0_1"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:10  %tmp_36_0_1 = fmul double %dy_0_1, %dy_0_1

]]></Node>
<StgValue><ssdm name="tmp_36_0_1"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:26  %dx_0_2 = fsub double %p_x_0_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_0_2"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:28  %dy_0_2 = fsub double %p_y_0_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_0_2"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:184  %dz_1 = fsub double %p_z_1_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_1"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:185  %tmp_35_1 = fmul double %dx_1, %dx_1

]]></Node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:186  %tmp_36_1 = fmul double %dy_1, %dy_1

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:201  %dx_1_2 = fsub double %p_x_1_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_1_2"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:202  %dy_1_2 = fsub double %p_y_1_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_1_2"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:332  %dz_2 = fsub double %p_z_2_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_2"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:333  %tmp_35_2 = fmul double %dx_2, %dx_2

]]></Node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:334  %tmp_36_2 = fmul double %dy_2, %dy_2

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:348  %dx_2_1 = fsub double %p_x_2_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_2_1"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:349  %dy_2_1 = fsub double %p_y_2_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_2_1"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:479  %dz_3 = fsub double %p_z_3_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_3"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:480  %tmp_35_3 = fmul double %dx_3, %dx_3

]]></Node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:481  %tmp_36_3 = fmul double %dy_3, %dy_3

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:495  %dx_3_1 = fsub double %p_x_3_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_3_1"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:496  %dy_3_1 = fsub double %p_y_3_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_3_1"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:626  %dz_4 = fsub double %p_z_4_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_4"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:627  %tmp_35_4 = fmul double %dx_4, %dx_4

]]></Node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:628  %tmp_36_4 = fmul double %dy_4, %dy_4

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:642  %dx_4_1 = fsub double %p_x_4_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_4_1"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:643  %dy_4_1 = fsub double %p_y_4_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_4_1"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:773  %dz_5 = fsub double %p_z_5_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_5"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:774  %tmp_35_5 = fmul double %dx_5, %dx_5

]]></Node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:775  %tmp_36_5 = fmul double %dy_5, %dy_5

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:789  %dx_5_1 = fsub double %p_x_5_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_5_1"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:790  %dy_5_1 = fsub double %p_y_5_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_5_1"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:920  %dz_6 = fsub double %p_z_6_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_6"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:921  %tmp_35_6 = fmul double %dx_6, %dx_6

]]></Node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:922  %tmp_36_6 = fmul double %dy_6, %dy_6

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:936  %dx_6_1 = fsub double %p_x_6_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_6_1"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:937  %dy_6_1 = fsub double %p_y_6_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_6_1"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1067  %dz_7 = fsub double %p_z_7_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_7"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1068  %tmp_35_7 = fmul double %dx_7, %dx_7

]]></Node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1069  %tmp_36_7 = fmul double %dy_7, %dy_7

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1083  %dx_7_1 = fsub double %p_x_7_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_7_1"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1084  %dy_7_1 = fsub double %p_y_7_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_7_1"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1215  %dz_8 = fsub double %p_z_8_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_8"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1216  %tmp_35_8 = fmul double %dx_8, %dx_8

]]></Node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1217  %tmp_36_8 = fmul double %dy_8, %dy_8

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1231  %dx_8_1 = fsub double %p_x_8_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_8_1"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1232  %dy_8_1 = fsub double %p_y_8_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_8_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="326" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:8  %dz_0_1 = fsub double %p_z_0_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_0_1"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:9  %tmp_35_0_1 = fmul double %dx_0_1, %dx_0_1

]]></Node>
<StgValue><ssdm name="tmp_35_0_1"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:10  %tmp_36_0_1 = fmul double %dy_0_1, %dy_0_1

]]></Node>
<StgValue><ssdm name="tmp_36_0_1"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:26  %dx_0_2 = fsub double %p_x_0_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_0_2"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:28  %dy_0_2 = fsub double %p_y_0_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_0_2"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:184  %dz_1 = fsub double %p_z_1_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_1"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:185  %tmp_35_1 = fmul double %dx_1, %dx_1

]]></Node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:186  %tmp_36_1 = fmul double %dy_1, %dy_1

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:201  %dx_1_2 = fsub double %p_x_1_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_1_2"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:202  %dy_1_2 = fsub double %p_y_1_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_1_2"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:332  %dz_2 = fsub double %p_z_2_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_2"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:333  %tmp_35_2 = fmul double %dx_2, %dx_2

]]></Node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:334  %tmp_36_2 = fmul double %dy_2, %dy_2

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:348  %dx_2_1 = fsub double %p_x_2_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_2_1"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:349  %dy_2_1 = fsub double %p_y_2_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_2_1"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:479  %dz_3 = fsub double %p_z_3_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_3"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:480  %tmp_35_3 = fmul double %dx_3, %dx_3

]]></Node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:481  %tmp_36_3 = fmul double %dy_3, %dy_3

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:495  %dx_3_1 = fsub double %p_x_3_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_3_1"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:496  %dy_3_1 = fsub double %p_y_3_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_3_1"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:626  %dz_4 = fsub double %p_z_4_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_4"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:627  %tmp_35_4 = fmul double %dx_4, %dx_4

]]></Node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:628  %tmp_36_4 = fmul double %dy_4, %dy_4

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:642  %dx_4_1 = fsub double %p_x_4_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_4_1"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:643  %dy_4_1 = fsub double %p_y_4_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_4_1"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:773  %dz_5 = fsub double %p_z_5_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_5"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:774  %tmp_35_5 = fmul double %dx_5, %dx_5

]]></Node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:775  %tmp_36_5 = fmul double %dy_5, %dy_5

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:789  %dx_5_1 = fsub double %p_x_5_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_5_1"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:790  %dy_5_1 = fsub double %p_y_5_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_5_1"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:920  %dz_6 = fsub double %p_z_6_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_6"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:921  %tmp_35_6 = fmul double %dx_6, %dx_6

]]></Node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:922  %tmp_36_6 = fmul double %dy_6, %dy_6

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:936  %dx_6_1 = fsub double %p_x_6_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_6_1"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:937  %dy_6_1 = fsub double %p_y_6_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_6_1"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1067  %dz_7 = fsub double %p_z_7_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_7"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1068  %tmp_35_7 = fmul double %dx_7, %dx_7

]]></Node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1069  %tmp_36_7 = fmul double %dy_7, %dy_7

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1083  %dx_7_1 = fsub double %p_x_7_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_7_1"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1084  %dy_7_1 = fsub double %p_y_7_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_7_1"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1215  %dz_8 = fsub double %p_z_8_load, %p_z_0_load

]]></Node>
<StgValue><ssdm name="dz_8"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1216  %tmp_35_8 = fmul double %dx_8, %dx_8

]]></Node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1217  %tmp_36_8 = fmul double %dy_8, %dy_8

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1231  %dx_8_1 = fsub double %p_x_8_load, %p_x_1_load

]]></Node>
<StgValue><ssdm name="dx_8_1"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1232  %dy_8_1 = fsub double %p_y_8_load, %p_y_1_load

]]></Node>
<StgValue><ssdm name="dy_8_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="371" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:11  %tmp_37_0_1 = fadd double %tmp_35_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="tmp_37_0_1"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:12  %tmp_38_0_1 = fmul double %dz_0_1, %dz_0_1

]]></Node>
<StgValue><ssdm name="tmp_38_0_1"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:30  %dz_0_2 = fsub double %p_z_0_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_0_2"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:31  %tmp_35_0_2 = fmul double %dx_0_2, %dx_0_2

]]></Node>
<StgValue><ssdm name="tmp_35_0_2"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:32  %tmp_36_0_2 = fmul double %dy_0_2, %dy_0_2

]]></Node>
<StgValue><ssdm name="tmp_36_0_2"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:48  %dx_0_3 = fsub double %p_x_0_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_0_3"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:50  %dy_0_3 = fsub double %p_y_0_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_0_3"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:187  %tmp_37_1 = fadd double %tmp_35_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:188  %tmp_38_1 = fmul double %dz_1, %dz_1

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:203  %dz_1_2 = fsub double %p_z_1_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_1_2"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:204  %tmp_35_1_2 = fmul double %dx_1_2, %dx_1_2

]]></Node>
<StgValue><ssdm name="tmp_35_1_2"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:205  %tmp_36_1_2 = fmul double %dy_1_2, %dy_1_2

]]></Node>
<StgValue><ssdm name="tmp_36_1_2"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:219  %dx_1_3 = fsub double %p_x_1_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_1_3"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:220  %dy_1_3 = fsub double %p_y_1_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_1_3"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:335  %tmp_37_2 = fadd double %tmp_35_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:336  %tmp_38_2 = fmul double %dz_2, %dz_2

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:350  %dz_2_1 = fsub double %p_z_2_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_2_1"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:351  %tmp_35_2_1 = fmul double %dx_2_1, %dx_2_1

]]></Node>
<StgValue><ssdm name="tmp_35_2_1"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:352  %tmp_36_2_1 = fmul double %dy_2_1, %dy_2_1

]]></Node>
<StgValue><ssdm name="tmp_36_2_1"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:366  %dx_2_3 = fsub double %p_x_2_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_2_3"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:367  %dy_2_3 = fsub double %p_y_2_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_2_3"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:482  %tmp_37_3 = fadd double %tmp_35_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:483  %tmp_38_3 = fmul double %dz_3, %dz_3

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:497  %dz_3_1 = fsub double %p_z_3_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_3_1"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:498  %tmp_35_3_1 = fmul double %dx_3_1, %dx_3_1

]]></Node>
<StgValue><ssdm name="tmp_35_3_1"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:499  %tmp_36_3_1 = fmul double %dy_3_1, %dy_3_1

]]></Node>
<StgValue><ssdm name="tmp_36_3_1"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:513  %dx_3_2 = fsub double %p_x_3_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_3_2"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:514  %dy_3_2 = fsub double %p_y_3_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_3_2"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:629  %tmp_37_4 = fadd double %tmp_35_4, %tmp_36_4

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:630  %tmp_38_4 = fmul double %dz_4, %dz_4

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:644  %dz_4_1 = fsub double %p_z_4_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_4_1"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:645  %tmp_35_4_1 = fmul double %dx_4_1, %dx_4_1

]]></Node>
<StgValue><ssdm name="tmp_35_4_1"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:646  %tmp_36_4_1 = fmul double %dy_4_1, %dy_4_1

]]></Node>
<StgValue><ssdm name="tmp_36_4_1"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:660  %dx_4_2 = fsub double %p_x_4_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_4_2"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:661  %dy_4_2 = fsub double %p_y_4_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_4_2"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:776  %tmp_37_5 = fadd double %tmp_35_5, %tmp_36_5

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:777  %tmp_38_5 = fmul double %dz_5, %dz_5

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:791  %dz_5_1 = fsub double %p_z_5_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_5_1"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:792  %tmp_35_5_1 = fmul double %dx_5_1, %dx_5_1

]]></Node>
<StgValue><ssdm name="tmp_35_5_1"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:793  %tmp_36_5_1 = fmul double %dy_5_1, %dy_5_1

]]></Node>
<StgValue><ssdm name="tmp_36_5_1"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:807  %dx_5_2 = fsub double %p_x_5_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_5_2"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:808  %dy_5_2 = fsub double %p_y_5_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_5_2"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:923  %tmp_37_6 = fadd double %tmp_35_6, %tmp_36_6

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:924  %tmp_38_6 = fmul double %dz_6, %dz_6

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:938  %dz_6_1 = fsub double %p_z_6_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_6_1"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:939  %tmp_35_6_1 = fmul double %dx_6_1, %dx_6_1

]]></Node>
<StgValue><ssdm name="tmp_35_6_1"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:940  %tmp_36_6_1 = fmul double %dy_6_1, %dy_6_1

]]></Node>
<StgValue><ssdm name="tmp_36_6_1"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:954  %dx_6_2 = fsub double %p_x_6_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_6_2"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:955  %dy_6_2 = fsub double %p_y_6_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_6_2"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1070  %tmp_37_7 = fadd double %tmp_35_7, %tmp_36_7

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1071  %tmp_38_7 = fmul double %dz_7, %dz_7

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1085  %dz_7_1 = fsub double %p_z_7_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_7_1"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1086  %tmp_35_7_1 = fmul double %dx_7_1, %dx_7_1

]]></Node>
<StgValue><ssdm name="tmp_35_7_1"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1087  %tmp_36_7_1 = fmul double %dy_7_1, %dy_7_1

]]></Node>
<StgValue><ssdm name="tmp_36_7_1"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1101  %dx_7_2 = fsub double %p_x_7_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_7_2"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1102  %dy_7_2 = fsub double %p_y_7_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_7_2"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1218  %tmp_37_8 = fadd double %tmp_35_8, %tmp_36_8

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1219  %tmp_38_8 = fmul double %dz_8, %dz_8

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1233  %dz_8_1 = fsub double %p_z_8_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_8_1"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1234  %tmp_35_8_1 = fmul double %dx_8_1, %dx_8_1

]]></Node>
<StgValue><ssdm name="tmp_35_8_1"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1235  %tmp_36_8_1 = fmul double %dy_8_1, %dy_8_1

]]></Node>
<StgValue><ssdm name="tmp_36_8_1"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1249  %dx_8_2 = fsub double %p_x_8_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_8_2"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1250  %dy_8_2 = fsub double %p_y_8_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_8_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="434" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:11  %tmp_37_0_1 = fadd double %tmp_35_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="tmp_37_0_1"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:12  %tmp_38_0_1 = fmul double %dz_0_1, %dz_0_1

]]></Node>
<StgValue><ssdm name="tmp_38_0_1"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:30  %dz_0_2 = fsub double %p_z_0_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_0_2"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:31  %tmp_35_0_2 = fmul double %dx_0_2, %dx_0_2

]]></Node>
<StgValue><ssdm name="tmp_35_0_2"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:32  %tmp_36_0_2 = fmul double %dy_0_2, %dy_0_2

]]></Node>
<StgValue><ssdm name="tmp_36_0_2"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:48  %dx_0_3 = fsub double %p_x_0_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_0_3"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:50  %dy_0_3 = fsub double %p_y_0_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_0_3"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:187  %tmp_37_1 = fadd double %tmp_35_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:188  %tmp_38_1 = fmul double %dz_1, %dz_1

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:203  %dz_1_2 = fsub double %p_z_1_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_1_2"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:204  %tmp_35_1_2 = fmul double %dx_1_2, %dx_1_2

]]></Node>
<StgValue><ssdm name="tmp_35_1_2"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:205  %tmp_36_1_2 = fmul double %dy_1_2, %dy_1_2

]]></Node>
<StgValue><ssdm name="tmp_36_1_2"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:219  %dx_1_3 = fsub double %p_x_1_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_1_3"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:220  %dy_1_3 = fsub double %p_y_1_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_1_3"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:335  %tmp_37_2 = fadd double %tmp_35_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:336  %tmp_38_2 = fmul double %dz_2, %dz_2

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:350  %dz_2_1 = fsub double %p_z_2_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_2_1"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:351  %tmp_35_2_1 = fmul double %dx_2_1, %dx_2_1

]]></Node>
<StgValue><ssdm name="tmp_35_2_1"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:352  %tmp_36_2_1 = fmul double %dy_2_1, %dy_2_1

]]></Node>
<StgValue><ssdm name="tmp_36_2_1"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:366  %dx_2_3 = fsub double %p_x_2_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_2_3"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:367  %dy_2_3 = fsub double %p_y_2_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_2_3"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:482  %tmp_37_3 = fadd double %tmp_35_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:483  %tmp_38_3 = fmul double %dz_3, %dz_3

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:497  %dz_3_1 = fsub double %p_z_3_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_3_1"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:498  %tmp_35_3_1 = fmul double %dx_3_1, %dx_3_1

]]></Node>
<StgValue><ssdm name="tmp_35_3_1"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:499  %tmp_36_3_1 = fmul double %dy_3_1, %dy_3_1

]]></Node>
<StgValue><ssdm name="tmp_36_3_1"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:513  %dx_3_2 = fsub double %p_x_3_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_3_2"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:514  %dy_3_2 = fsub double %p_y_3_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_3_2"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:629  %tmp_37_4 = fadd double %tmp_35_4, %tmp_36_4

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:630  %tmp_38_4 = fmul double %dz_4, %dz_4

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:644  %dz_4_1 = fsub double %p_z_4_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_4_1"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:645  %tmp_35_4_1 = fmul double %dx_4_1, %dx_4_1

]]></Node>
<StgValue><ssdm name="tmp_35_4_1"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:646  %tmp_36_4_1 = fmul double %dy_4_1, %dy_4_1

]]></Node>
<StgValue><ssdm name="tmp_36_4_1"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:660  %dx_4_2 = fsub double %p_x_4_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_4_2"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:661  %dy_4_2 = fsub double %p_y_4_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_4_2"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:776  %tmp_37_5 = fadd double %tmp_35_5, %tmp_36_5

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:777  %tmp_38_5 = fmul double %dz_5, %dz_5

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:791  %dz_5_1 = fsub double %p_z_5_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_5_1"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:792  %tmp_35_5_1 = fmul double %dx_5_1, %dx_5_1

]]></Node>
<StgValue><ssdm name="tmp_35_5_1"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:793  %tmp_36_5_1 = fmul double %dy_5_1, %dy_5_1

]]></Node>
<StgValue><ssdm name="tmp_36_5_1"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:807  %dx_5_2 = fsub double %p_x_5_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_5_2"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:808  %dy_5_2 = fsub double %p_y_5_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_5_2"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:923  %tmp_37_6 = fadd double %tmp_35_6, %tmp_36_6

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:924  %tmp_38_6 = fmul double %dz_6, %dz_6

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:938  %dz_6_1 = fsub double %p_z_6_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_6_1"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:939  %tmp_35_6_1 = fmul double %dx_6_1, %dx_6_1

]]></Node>
<StgValue><ssdm name="tmp_35_6_1"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:940  %tmp_36_6_1 = fmul double %dy_6_1, %dy_6_1

]]></Node>
<StgValue><ssdm name="tmp_36_6_1"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:954  %dx_6_2 = fsub double %p_x_6_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_6_2"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:955  %dy_6_2 = fsub double %p_y_6_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_6_2"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1070  %tmp_37_7 = fadd double %tmp_35_7, %tmp_36_7

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1071  %tmp_38_7 = fmul double %dz_7, %dz_7

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1085  %dz_7_1 = fsub double %p_z_7_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_7_1"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1086  %tmp_35_7_1 = fmul double %dx_7_1, %dx_7_1

]]></Node>
<StgValue><ssdm name="tmp_35_7_1"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1087  %tmp_36_7_1 = fmul double %dy_7_1, %dy_7_1

]]></Node>
<StgValue><ssdm name="tmp_36_7_1"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1101  %dx_7_2 = fsub double %p_x_7_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_7_2"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1102  %dy_7_2 = fsub double %p_y_7_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_7_2"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1218  %tmp_37_8 = fadd double %tmp_35_8, %tmp_36_8

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1219  %tmp_38_8 = fmul double %dz_8, %dz_8

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1233  %dz_8_1 = fsub double %p_z_8_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_8_1"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1234  %tmp_35_8_1 = fmul double %dx_8_1, %dx_8_1

]]></Node>
<StgValue><ssdm name="tmp_35_8_1"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1235  %tmp_36_8_1 = fmul double %dy_8_1, %dy_8_1

]]></Node>
<StgValue><ssdm name="tmp_36_8_1"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1249  %dx_8_2 = fsub double %p_x_8_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_8_2"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1250  %dy_8_2 = fsub double %p_y_8_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_8_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="497" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:11  %tmp_37_0_1 = fadd double %tmp_35_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="tmp_37_0_1"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:12  %tmp_38_0_1 = fmul double %dz_0_1, %dz_0_1

]]></Node>
<StgValue><ssdm name="tmp_38_0_1"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:30  %dz_0_2 = fsub double %p_z_0_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_0_2"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:31  %tmp_35_0_2 = fmul double %dx_0_2, %dx_0_2

]]></Node>
<StgValue><ssdm name="tmp_35_0_2"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:32  %tmp_36_0_2 = fmul double %dy_0_2, %dy_0_2

]]></Node>
<StgValue><ssdm name="tmp_36_0_2"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:48  %dx_0_3 = fsub double %p_x_0_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_0_3"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:50  %dy_0_3 = fsub double %p_y_0_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_0_3"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:187  %tmp_37_1 = fadd double %tmp_35_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:188  %tmp_38_1 = fmul double %dz_1, %dz_1

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:203  %dz_1_2 = fsub double %p_z_1_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_1_2"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:204  %tmp_35_1_2 = fmul double %dx_1_2, %dx_1_2

]]></Node>
<StgValue><ssdm name="tmp_35_1_2"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:205  %tmp_36_1_2 = fmul double %dy_1_2, %dy_1_2

]]></Node>
<StgValue><ssdm name="tmp_36_1_2"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:219  %dx_1_3 = fsub double %p_x_1_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_1_3"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:220  %dy_1_3 = fsub double %p_y_1_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_1_3"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:335  %tmp_37_2 = fadd double %tmp_35_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:336  %tmp_38_2 = fmul double %dz_2, %dz_2

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:350  %dz_2_1 = fsub double %p_z_2_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_2_1"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:351  %tmp_35_2_1 = fmul double %dx_2_1, %dx_2_1

]]></Node>
<StgValue><ssdm name="tmp_35_2_1"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:352  %tmp_36_2_1 = fmul double %dy_2_1, %dy_2_1

]]></Node>
<StgValue><ssdm name="tmp_36_2_1"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:366  %dx_2_3 = fsub double %p_x_2_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_2_3"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:367  %dy_2_3 = fsub double %p_y_2_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_2_3"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:482  %tmp_37_3 = fadd double %tmp_35_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:483  %tmp_38_3 = fmul double %dz_3, %dz_3

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:497  %dz_3_1 = fsub double %p_z_3_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_3_1"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:498  %tmp_35_3_1 = fmul double %dx_3_1, %dx_3_1

]]></Node>
<StgValue><ssdm name="tmp_35_3_1"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:499  %tmp_36_3_1 = fmul double %dy_3_1, %dy_3_1

]]></Node>
<StgValue><ssdm name="tmp_36_3_1"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:513  %dx_3_2 = fsub double %p_x_3_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_3_2"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:514  %dy_3_2 = fsub double %p_y_3_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_3_2"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:629  %tmp_37_4 = fadd double %tmp_35_4, %tmp_36_4

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:630  %tmp_38_4 = fmul double %dz_4, %dz_4

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:644  %dz_4_1 = fsub double %p_z_4_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_4_1"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:645  %tmp_35_4_1 = fmul double %dx_4_1, %dx_4_1

]]></Node>
<StgValue><ssdm name="tmp_35_4_1"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:646  %tmp_36_4_1 = fmul double %dy_4_1, %dy_4_1

]]></Node>
<StgValue><ssdm name="tmp_36_4_1"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:660  %dx_4_2 = fsub double %p_x_4_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_4_2"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:661  %dy_4_2 = fsub double %p_y_4_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_4_2"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:776  %tmp_37_5 = fadd double %tmp_35_5, %tmp_36_5

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:777  %tmp_38_5 = fmul double %dz_5, %dz_5

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:791  %dz_5_1 = fsub double %p_z_5_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_5_1"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:792  %tmp_35_5_1 = fmul double %dx_5_1, %dx_5_1

]]></Node>
<StgValue><ssdm name="tmp_35_5_1"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:793  %tmp_36_5_1 = fmul double %dy_5_1, %dy_5_1

]]></Node>
<StgValue><ssdm name="tmp_36_5_1"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:807  %dx_5_2 = fsub double %p_x_5_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_5_2"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:808  %dy_5_2 = fsub double %p_y_5_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_5_2"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:923  %tmp_37_6 = fadd double %tmp_35_6, %tmp_36_6

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:924  %tmp_38_6 = fmul double %dz_6, %dz_6

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:938  %dz_6_1 = fsub double %p_z_6_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_6_1"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:939  %tmp_35_6_1 = fmul double %dx_6_1, %dx_6_1

]]></Node>
<StgValue><ssdm name="tmp_35_6_1"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:940  %tmp_36_6_1 = fmul double %dy_6_1, %dy_6_1

]]></Node>
<StgValue><ssdm name="tmp_36_6_1"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:954  %dx_6_2 = fsub double %p_x_6_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_6_2"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:955  %dy_6_2 = fsub double %p_y_6_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_6_2"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1070  %tmp_37_7 = fadd double %tmp_35_7, %tmp_36_7

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1071  %tmp_38_7 = fmul double %dz_7, %dz_7

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1085  %dz_7_1 = fsub double %p_z_7_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_7_1"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1086  %tmp_35_7_1 = fmul double %dx_7_1, %dx_7_1

]]></Node>
<StgValue><ssdm name="tmp_35_7_1"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1087  %tmp_36_7_1 = fmul double %dy_7_1, %dy_7_1

]]></Node>
<StgValue><ssdm name="tmp_36_7_1"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1101  %dx_7_2 = fsub double %p_x_7_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_7_2"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1102  %dy_7_2 = fsub double %p_y_7_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_7_2"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1218  %tmp_37_8 = fadd double %tmp_35_8, %tmp_36_8

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1219  %tmp_38_8 = fmul double %dz_8, %dz_8

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1233  %dz_8_1 = fsub double %p_z_8_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_8_1"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1234  %tmp_35_8_1 = fmul double %dx_8_1, %dx_8_1

]]></Node>
<StgValue><ssdm name="tmp_35_8_1"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1235  %tmp_36_8_1 = fmul double %dy_8_1, %dy_8_1

]]></Node>
<StgValue><ssdm name="tmp_36_8_1"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1249  %dx_8_2 = fsub double %p_x_8_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_8_2"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1250  %dy_8_2 = fsub double %p_y_8_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_8_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="560" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:11  %tmp_37_0_1 = fadd double %tmp_35_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="tmp_37_0_1"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:12  %tmp_38_0_1 = fmul double %dz_0_1, %dz_0_1

]]></Node>
<StgValue><ssdm name="tmp_38_0_1"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:30  %dz_0_2 = fsub double %p_z_0_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_0_2"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:31  %tmp_35_0_2 = fmul double %dx_0_2, %dx_0_2

]]></Node>
<StgValue><ssdm name="tmp_35_0_2"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:32  %tmp_36_0_2 = fmul double %dy_0_2, %dy_0_2

]]></Node>
<StgValue><ssdm name="tmp_36_0_2"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:48  %dx_0_3 = fsub double %p_x_0_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_0_3"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:50  %dy_0_3 = fsub double %p_y_0_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_0_3"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:187  %tmp_37_1 = fadd double %tmp_35_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:188  %tmp_38_1 = fmul double %dz_1, %dz_1

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:203  %dz_1_2 = fsub double %p_z_1_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_1_2"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:204  %tmp_35_1_2 = fmul double %dx_1_2, %dx_1_2

]]></Node>
<StgValue><ssdm name="tmp_35_1_2"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:205  %tmp_36_1_2 = fmul double %dy_1_2, %dy_1_2

]]></Node>
<StgValue><ssdm name="tmp_36_1_2"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:219  %dx_1_3 = fsub double %p_x_1_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_1_3"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:220  %dy_1_3 = fsub double %p_y_1_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_1_3"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:335  %tmp_37_2 = fadd double %tmp_35_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:336  %tmp_38_2 = fmul double %dz_2, %dz_2

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:350  %dz_2_1 = fsub double %p_z_2_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_2_1"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:351  %tmp_35_2_1 = fmul double %dx_2_1, %dx_2_1

]]></Node>
<StgValue><ssdm name="tmp_35_2_1"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:352  %tmp_36_2_1 = fmul double %dy_2_1, %dy_2_1

]]></Node>
<StgValue><ssdm name="tmp_36_2_1"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:366  %dx_2_3 = fsub double %p_x_2_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_2_3"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:367  %dy_2_3 = fsub double %p_y_2_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_2_3"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:482  %tmp_37_3 = fadd double %tmp_35_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:483  %tmp_38_3 = fmul double %dz_3, %dz_3

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:497  %dz_3_1 = fsub double %p_z_3_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_3_1"/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:498  %tmp_35_3_1 = fmul double %dx_3_1, %dx_3_1

]]></Node>
<StgValue><ssdm name="tmp_35_3_1"/></StgValue>
</operation>

<operation id="585" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:499  %tmp_36_3_1 = fmul double %dy_3_1, %dy_3_1

]]></Node>
<StgValue><ssdm name="tmp_36_3_1"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:513  %dx_3_2 = fsub double %p_x_3_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_3_2"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:514  %dy_3_2 = fsub double %p_y_3_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_3_2"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:629  %tmp_37_4 = fadd double %tmp_35_4, %tmp_36_4

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:630  %tmp_38_4 = fmul double %dz_4, %dz_4

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="590" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:644  %dz_4_1 = fsub double %p_z_4_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_4_1"/></StgValue>
</operation>

<operation id="591" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:645  %tmp_35_4_1 = fmul double %dx_4_1, %dx_4_1

]]></Node>
<StgValue><ssdm name="tmp_35_4_1"/></StgValue>
</operation>

<operation id="592" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:646  %tmp_36_4_1 = fmul double %dy_4_1, %dy_4_1

]]></Node>
<StgValue><ssdm name="tmp_36_4_1"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:660  %dx_4_2 = fsub double %p_x_4_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_4_2"/></StgValue>
</operation>

<operation id="594" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:661  %dy_4_2 = fsub double %p_y_4_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_4_2"/></StgValue>
</operation>

<operation id="595" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:776  %tmp_37_5 = fadd double %tmp_35_5, %tmp_36_5

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="596" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:777  %tmp_38_5 = fmul double %dz_5, %dz_5

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="597" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:791  %dz_5_1 = fsub double %p_z_5_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_5_1"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:792  %tmp_35_5_1 = fmul double %dx_5_1, %dx_5_1

]]></Node>
<StgValue><ssdm name="tmp_35_5_1"/></StgValue>
</operation>

<operation id="599" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:793  %tmp_36_5_1 = fmul double %dy_5_1, %dy_5_1

]]></Node>
<StgValue><ssdm name="tmp_36_5_1"/></StgValue>
</operation>

<operation id="600" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:807  %dx_5_2 = fsub double %p_x_5_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_5_2"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:808  %dy_5_2 = fsub double %p_y_5_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_5_2"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:923  %tmp_37_6 = fadd double %tmp_35_6, %tmp_36_6

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:924  %tmp_38_6 = fmul double %dz_6, %dz_6

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:938  %dz_6_1 = fsub double %p_z_6_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_6_1"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:939  %tmp_35_6_1 = fmul double %dx_6_1, %dx_6_1

]]></Node>
<StgValue><ssdm name="tmp_35_6_1"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:940  %tmp_36_6_1 = fmul double %dy_6_1, %dy_6_1

]]></Node>
<StgValue><ssdm name="tmp_36_6_1"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:954  %dx_6_2 = fsub double %p_x_6_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_6_2"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:955  %dy_6_2 = fsub double %p_y_6_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_6_2"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1070  %tmp_37_7 = fadd double %tmp_35_7, %tmp_36_7

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1071  %tmp_38_7 = fmul double %dz_7, %dz_7

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1085  %dz_7_1 = fsub double %p_z_7_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_7_1"/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1086  %tmp_35_7_1 = fmul double %dx_7_1, %dx_7_1

]]></Node>
<StgValue><ssdm name="tmp_35_7_1"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1087  %tmp_36_7_1 = fmul double %dy_7_1, %dy_7_1

]]></Node>
<StgValue><ssdm name="tmp_36_7_1"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1101  %dx_7_2 = fsub double %p_x_7_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_7_2"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1102  %dy_7_2 = fsub double %p_y_7_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_7_2"/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1218  %tmp_37_8 = fadd double %tmp_35_8, %tmp_36_8

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1219  %tmp_38_8 = fmul double %dz_8, %dz_8

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1233  %dz_8_1 = fsub double %p_z_8_load, %p_z_1_load

]]></Node>
<StgValue><ssdm name="dz_8_1"/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1234  %tmp_35_8_1 = fmul double %dx_8_1, %dx_8_1

]]></Node>
<StgValue><ssdm name="tmp_35_8_1"/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1235  %tmp_36_8_1 = fmul double %dy_8_1, %dy_8_1

]]></Node>
<StgValue><ssdm name="tmp_36_8_1"/></StgValue>
</operation>

<operation id="621" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1249  %dx_8_2 = fsub double %p_x_8_load, %p_x_2_load

]]></Node>
<StgValue><ssdm name="dx_8_2"/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1250  %dy_8_2 = fsub double %p_y_8_load, %p_y_2_load

]]></Node>
<StgValue><ssdm name="dy_8_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="623" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:13  %pre_sqrt_0_1 = fadd double %tmp_37_0_1, %tmp_38_0_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_1"/></StgValue>
</operation>

<operation id="624" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:33  %tmp_37_0_2 = fadd double %tmp_35_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="tmp_37_0_2"/></StgValue>
</operation>

<operation id="625" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:34  %tmp_38_0_2 = fmul double %dz_0_2, %dz_0_2

]]></Node>
<StgValue><ssdm name="tmp_38_0_2"/></StgValue>
</operation>

<operation id="626" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:52  %dz_0_3 = fsub double %p_z_0_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_0_3"/></StgValue>
</operation>

<operation id="627" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:53  %tmp_35_0_3 = fmul double %dx_0_3, %dx_0_3

]]></Node>
<StgValue><ssdm name="tmp_35_0_3"/></StgValue>
</operation>

<operation id="628" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:54  %tmp_36_0_3 = fmul double %dy_0_3, %dy_0_3

]]></Node>
<StgValue><ssdm name="tmp_36_0_3"/></StgValue>
</operation>

<operation id="629" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:70  %dx_0_4 = fsub double %p_x_0_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_0_4"/></StgValue>
</operation>

<operation id="630" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:72  %dy_0_4 = fsub double %p_y_0_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_0_4"/></StgValue>
</operation>

<operation id="631" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:189  %pre_sqrt_1 = fadd double %tmp_37_1, %tmp_38_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_1"/></StgValue>
</operation>

<operation id="632" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:206  %tmp_37_1_2 = fadd double %tmp_35_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="tmp_37_1_2"/></StgValue>
</operation>

<operation id="633" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:207  %tmp_38_1_2 = fmul double %dz_1_2, %dz_1_2

]]></Node>
<StgValue><ssdm name="tmp_38_1_2"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:221  %dz_1_3 = fsub double %p_z_1_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_1_3"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:222  %tmp_35_1_3 = fmul double %dx_1_3, %dx_1_3

]]></Node>
<StgValue><ssdm name="tmp_35_1_3"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:223  %tmp_36_1_3 = fmul double %dy_1_3, %dy_1_3

]]></Node>
<StgValue><ssdm name="tmp_36_1_3"/></StgValue>
</operation>

<operation id="637" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:237  %dx_1_4 = fsub double %p_x_1_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_1_4"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:238  %dy_1_4 = fsub double %p_y_1_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_1_4"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:337  %pre_sqrt_2 = fadd double %tmp_37_2, %tmp_38_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_2"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:353  %tmp_37_2_1 = fadd double %tmp_35_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="tmp_37_2_1"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:354  %tmp_38_2_1 = fmul double %dz_2_1, %dz_2_1

]]></Node>
<StgValue><ssdm name="tmp_38_2_1"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:368  %dz_2_3 = fsub double %p_z_2_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_2_3"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:369  %tmp_35_2_3 = fmul double %dx_2_3, %dx_2_3

]]></Node>
<StgValue><ssdm name="tmp_35_2_3"/></StgValue>
</operation>

<operation id="644" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:370  %tmp_36_2_3 = fmul double %dy_2_3, %dy_2_3

]]></Node>
<StgValue><ssdm name="tmp_36_2_3"/></StgValue>
</operation>

<operation id="645" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:384  %dx_2_4 = fsub double %p_x_2_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_2_4"/></StgValue>
</operation>

<operation id="646" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:385  %dy_2_4 = fsub double %p_y_2_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_2_4"/></StgValue>
</operation>

<operation id="647" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:484  %pre_sqrt_3 = fadd double %tmp_37_3, %tmp_38_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_3"/></StgValue>
</operation>

<operation id="648" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:500  %tmp_37_3_1 = fadd double %tmp_35_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="tmp_37_3_1"/></StgValue>
</operation>

<operation id="649" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:501  %tmp_38_3_1 = fmul double %dz_3_1, %dz_3_1

]]></Node>
<StgValue><ssdm name="tmp_38_3_1"/></StgValue>
</operation>

<operation id="650" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:515  %dz_3_2 = fsub double %p_z_3_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_3_2"/></StgValue>
</operation>

<operation id="651" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:516  %tmp_35_3_2 = fmul double %dx_3_2, %dx_3_2

]]></Node>
<StgValue><ssdm name="tmp_35_3_2"/></StgValue>
</operation>

<operation id="652" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:517  %tmp_36_3_2 = fmul double %dy_3_2, %dy_3_2

]]></Node>
<StgValue><ssdm name="tmp_36_3_2"/></StgValue>
</operation>

<operation id="653" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:531  %dx_3_4 = fsub double %p_x_3_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_3_4"/></StgValue>
</operation>

<operation id="654" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:532  %dy_3_4 = fsub double %p_y_3_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_3_4"/></StgValue>
</operation>

<operation id="655" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:631  %pre_sqrt_4 = fadd double %tmp_37_4, %tmp_38_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_4"/></StgValue>
</operation>

<operation id="656" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:647  %tmp_37_4_1 = fadd double %tmp_35_4_1, %tmp_36_4_1

]]></Node>
<StgValue><ssdm name="tmp_37_4_1"/></StgValue>
</operation>

<operation id="657" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:648  %tmp_38_4_1 = fmul double %dz_4_1, %dz_4_1

]]></Node>
<StgValue><ssdm name="tmp_38_4_1"/></StgValue>
</operation>

<operation id="658" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:662  %dz_4_2 = fsub double %p_z_4_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_4_2"/></StgValue>
</operation>

<operation id="659" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:663  %tmp_35_4_2 = fmul double %dx_4_2, %dx_4_2

]]></Node>
<StgValue><ssdm name="tmp_35_4_2"/></StgValue>
</operation>

<operation id="660" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:664  %tmp_36_4_2 = fmul double %dy_4_2, %dy_4_2

]]></Node>
<StgValue><ssdm name="tmp_36_4_2"/></StgValue>
</operation>

<operation id="661" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:678  %dx_4_3 = fsub double %p_x_4_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_4_3"/></StgValue>
</operation>

<operation id="662" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:679  %dy_4_3 = fsub double %p_y_4_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_4_3"/></StgValue>
</operation>

<operation id="663" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:778  %pre_sqrt_5 = fadd double %tmp_37_5, %tmp_38_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_5"/></StgValue>
</operation>

<operation id="664" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:794  %tmp_37_5_1 = fadd double %tmp_35_5_1, %tmp_36_5_1

]]></Node>
<StgValue><ssdm name="tmp_37_5_1"/></StgValue>
</operation>

<operation id="665" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:795  %tmp_38_5_1 = fmul double %dz_5_1, %dz_5_1

]]></Node>
<StgValue><ssdm name="tmp_38_5_1"/></StgValue>
</operation>

<operation id="666" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:809  %dz_5_2 = fsub double %p_z_5_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_5_2"/></StgValue>
</operation>

<operation id="667" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:810  %tmp_35_5_2 = fmul double %dx_5_2, %dx_5_2

]]></Node>
<StgValue><ssdm name="tmp_35_5_2"/></StgValue>
</operation>

<operation id="668" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:811  %tmp_36_5_2 = fmul double %dy_5_2, %dy_5_2

]]></Node>
<StgValue><ssdm name="tmp_36_5_2"/></StgValue>
</operation>

<operation id="669" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:825  %dx_5_3 = fsub double %p_x_5_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_5_3"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:826  %dy_5_3 = fsub double %p_y_5_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_5_3"/></StgValue>
</operation>

<operation id="671" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:925  %pre_sqrt_6 = fadd double %tmp_37_6, %tmp_38_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_6"/></StgValue>
</operation>

<operation id="672" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:941  %tmp_37_6_1 = fadd double %tmp_35_6_1, %tmp_36_6_1

]]></Node>
<StgValue><ssdm name="tmp_37_6_1"/></StgValue>
</operation>

<operation id="673" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:942  %tmp_38_6_1 = fmul double %dz_6_1, %dz_6_1

]]></Node>
<StgValue><ssdm name="tmp_38_6_1"/></StgValue>
</operation>

<operation id="674" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:956  %dz_6_2 = fsub double %p_z_6_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_6_2"/></StgValue>
</operation>

<operation id="675" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:957  %tmp_35_6_2 = fmul double %dx_6_2, %dx_6_2

]]></Node>
<StgValue><ssdm name="tmp_35_6_2"/></StgValue>
</operation>

<operation id="676" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:958  %tmp_36_6_2 = fmul double %dy_6_2, %dy_6_2

]]></Node>
<StgValue><ssdm name="tmp_36_6_2"/></StgValue>
</operation>

<operation id="677" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:972  %dx_6_3 = fsub double %p_x_6_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_6_3"/></StgValue>
</operation>

<operation id="678" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:973  %dy_6_3 = fsub double %p_y_6_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_6_3"/></StgValue>
</operation>

<operation id="679" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1072  %pre_sqrt_7 = fadd double %tmp_37_7, %tmp_38_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_7"/></StgValue>
</operation>

<operation id="680" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1088  %tmp_37_7_1 = fadd double %tmp_35_7_1, %tmp_36_7_1

]]></Node>
<StgValue><ssdm name="tmp_37_7_1"/></StgValue>
</operation>

<operation id="681" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1089  %tmp_38_7_1 = fmul double %dz_7_1, %dz_7_1

]]></Node>
<StgValue><ssdm name="tmp_38_7_1"/></StgValue>
</operation>

<operation id="682" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1103  %dz_7_2 = fsub double %p_z_7_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_7_2"/></StgValue>
</operation>

<operation id="683" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1104  %tmp_35_7_2 = fmul double %dx_7_2, %dx_7_2

]]></Node>
<StgValue><ssdm name="tmp_35_7_2"/></StgValue>
</operation>

<operation id="684" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1105  %tmp_36_7_2 = fmul double %dy_7_2, %dy_7_2

]]></Node>
<StgValue><ssdm name="tmp_36_7_2"/></StgValue>
</operation>

<operation id="685" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1119  %dx_7_3 = fsub double %p_x_7_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_7_3"/></StgValue>
</operation>

<operation id="686" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1120  %dy_7_3 = fsub double %p_y_7_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_7_3"/></StgValue>
</operation>

<operation id="687" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1220  %pre_sqrt_8 = fadd double %tmp_37_8, %tmp_38_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_8"/></StgValue>
</operation>

<operation id="688" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1236  %tmp_37_8_1 = fadd double %tmp_35_8_1, %tmp_36_8_1

]]></Node>
<StgValue><ssdm name="tmp_37_8_1"/></StgValue>
</operation>

<operation id="689" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1237  %tmp_38_8_1 = fmul double %dz_8_1, %dz_8_1

]]></Node>
<StgValue><ssdm name="tmp_38_8_1"/></StgValue>
</operation>

<operation id="690" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1251  %dz_8_2 = fsub double %p_z_8_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_8_2"/></StgValue>
</operation>

<operation id="691" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1252  %tmp_35_8_2 = fmul double %dx_8_2, %dx_8_2

]]></Node>
<StgValue><ssdm name="tmp_35_8_2"/></StgValue>
</operation>

<operation id="692" st_id="13" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1253  %tmp_36_8_2 = fmul double %dy_8_2, %dy_8_2

]]></Node>
<StgValue><ssdm name="tmp_36_8_2"/></StgValue>
</operation>

<operation id="693" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1267  %dx_8_3 = fsub double %p_x_8_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_8_3"/></StgValue>
</operation>

<operation id="694" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1268  %dy_8_3 = fsub double %p_y_8_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_8_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="695" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:13  %pre_sqrt_0_1 = fadd double %tmp_37_0_1, %tmp_38_0_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_1"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:33  %tmp_37_0_2 = fadd double %tmp_35_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="tmp_37_0_2"/></StgValue>
</operation>

<operation id="697" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:34  %tmp_38_0_2 = fmul double %dz_0_2, %dz_0_2

]]></Node>
<StgValue><ssdm name="tmp_38_0_2"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:52  %dz_0_3 = fsub double %p_z_0_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_0_3"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:53  %tmp_35_0_3 = fmul double %dx_0_3, %dx_0_3

]]></Node>
<StgValue><ssdm name="tmp_35_0_3"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:54  %tmp_36_0_3 = fmul double %dy_0_3, %dy_0_3

]]></Node>
<StgValue><ssdm name="tmp_36_0_3"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:70  %dx_0_4 = fsub double %p_x_0_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_0_4"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:72  %dy_0_4 = fsub double %p_y_0_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_0_4"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:189  %pre_sqrt_1 = fadd double %tmp_37_1, %tmp_38_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_1"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:206  %tmp_37_1_2 = fadd double %tmp_35_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="tmp_37_1_2"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:207  %tmp_38_1_2 = fmul double %dz_1_2, %dz_1_2

]]></Node>
<StgValue><ssdm name="tmp_38_1_2"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:221  %dz_1_3 = fsub double %p_z_1_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_1_3"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:222  %tmp_35_1_3 = fmul double %dx_1_3, %dx_1_3

]]></Node>
<StgValue><ssdm name="tmp_35_1_3"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:223  %tmp_36_1_3 = fmul double %dy_1_3, %dy_1_3

]]></Node>
<StgValue><ssdm name="tmp_36_1_3"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:237  %dx_1_4 = fsub double %p_x_1_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_1_4"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:238  %dy_1_4 = fsub double %p_y_1_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_1_4"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:337  %pre_sqrt_2 = fadd double %tmp_37_2, %tmp_38_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_2"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:353  %tmp_37_2_1 = fadd double %tmp_35_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="tmp_37_2_1"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:354  %tmp_38_2_1 = fmul double %dz_2_1, %dz_2_1

]]></Node>
<StgValue><ssdm name="tmp_38_2_1"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:368  %dz_2_3 = fsub double %p_z_2_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_2_3"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:369  %tmp_35_2_3 = fmul double %dx_2_3, %dx_2_3

]]></Node>
<StgValue><ssdm name="tmp_35_2_3"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:370  %tmp_36_2_3 = fmul double %dy_2_3, %dy_2_3

]]></Node>
<StgValue><ssdm name="tmp_36_2_3"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:384  %dx_2_4 = fsub double %p_x_2_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_2_4"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:385  %dy_2_4 = fsub double %p_y_2_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_2_4"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:484  %pre_sqrt_3 = fadd double %tmp_37_3, %tmp_38_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_3"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:500  %tmp_37_3_1 = fadd double %tmp_35_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="tmp_37_3_1"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:501  %tmp_38_3_1 = fmul double %dz_3_1, %dz_3_1

]]></Node>
<StgValue><ssdm name="tmp_38_3_1"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:515  %dz_3_2 = fsub double %p_z_3_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_3_2"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:516  %tmp_35_3_2 = fmul double %dx_3_2, %dx_3_2

]]></Node>
<StgValue><ssdm name="tmp_35_3_2"/></StgValue>
</operation>

<operation id="724" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:517  %tmp_36_3_2 = fmul double %dy_3_2, %dy_3_2

]]></Node>
<StgValue><ssdm name="tmp_36_3_2"/></StgValue>
</operation>

<operation id="725" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:531  %dx_3_4 = fsub double %p_x_3_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_3_4"/></StgValue>
</operation>

<operation id="726" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:532  %dy_3_4 = fsub double %p_y_3_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_3_4"/></StgValue>
</operation>

<operation id="727" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:631  %pre_sqrt_4 = fadd double %tmp_37_4, %tmp_38_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_4"/></StgValue>
</operation>

<operation id="728" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:647  %tmp_37_4_1 = fadd double %tmp_35_4_1, %tmp_36_4_1

]]></Node>
<StgValue><ssdm name="tmp_37_4_1"/></StgValue>
</operation>

<operation id="729" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:648  %tmp_38_4_1 = fmul double %dz_4_1, %dz_4_1

]]></Node>
<StgValue><ssdm name="tmp_38_4_1"/></StgValue>
</operation>

<operation id="730" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:662  %dz_4_2 = fsub double %p_z_4_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_4_2"/></StgValue>
</operation>

<operation id="731" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:663  %tmp_35_4_2 = fmul double %dx_4_2, %dx_4_2

]]></Node>
<StgValue><ssdm name="tmp_35_4_2"/></StgValue>
</operation>

<operation id="732" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:664  %tmp_36_4_2 = fmul double %dy_4_2, %dy_4_2

]]></Node>
<StgValue><ssdm name="tmp_36_4_2"/></StgValue>
</operation>

<operation id="733" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:678  %dx_4_3 = fsub double %p_x_4_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_4_3"/></StgValue>
</operation>

<operation id="734" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:679  %dy_4_3 = fsub double %p_y_4_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_4_3"/></StgValue>
</operation>

<operation id="735" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:778  %pre_sqrt_5 = fadd double %tmp_37_5, %tmp_38_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_5"/></StgValue>
</operation>

<operation id="736" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:794  %tmp_37_5_1 = fadd double %tmp_35_5_1, %tmp_36_5_1

]]></Node>
<StgValue><ssdm name="tmp_37_5_1"/></StgValue>
</operation>

<operation id="737" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:795  %tmp_38_5_1 = fmul double %dz_5_1, %dz_5_1

]]></Node>
<StgValue><ssdm name="tmp_38_5_1"/></StgValue>
</operation>

<operation id="738" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:809  %dz_5_2 = fsub double %p_z_5_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_5_2"/></StgValue>
</operation>

<operation id="739" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:810  %tmp_35_5_2 = fmul double %dx_5_2, %dx_5_2

]]></Node>
<StgValue><ssdm name="tmp_35_5_2"/></StgValue>
</operation>

<operation id="740" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:811  %tmp_36_5_2 = fmul double %dy_5_2, %dy_5_2

]]></Node>
<StgValue><ssdm name="tmp_36_5_2"/></StgValue>
</operation>

<operation id="741" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:825  %dx_5_3 = fsub double %p_x_5_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_5_3"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:826  %dy_5_3 = fsub double %p_y_5_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_5_3"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:925  %pre_sqrt_6 = fadd double %tmp_37_6, %tmp_38_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_6"/></StgValue>
</operation>

<operation id="744" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:941  %tmp_37_6_1 = fadd double %tmp_35_6_1, %tmp_36_6_1

]]></Node>
<StgValue><ssdm name="tmp_37_6_1"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:942  %tmp_38_6_1 = fmul double %dz_6_1, %dz_6_1

]]></Node>
<StgValue><ssdm name="tmp_38_6_1"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:956  %dz_6_2 = fsub double %p_z_6_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_6_2"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:957  %tmp_35_6_2 = fmul double %dx_6_2, %dx_6_2

]]></Node>
<StgValue><ssdm name="tmp_35_6_2"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:958  %tmp_36_6_2 = fmul double %dy_6_2, %dy_6_2

]]></Node>
<StgValue><ssdm name="tmp_36_6_2"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:972  %dx_6_3 = fsub double %p_x_6_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_6_3"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:973  %dy_6_3 = fsub double %p_y_6_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_6_3"/></StgValue>
</operation>

<operation id="751" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1072  %pre_sqrt_7 = fadd double %tmp_37_7, %tmp_38_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_7"/></StgValue>
</operation>

<operation id="752" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1088  %tmp_37_7_1 = fadd double %tmp_35_7_1, %tmp_36_7_1

]]></Node>
<StgValue><ssdm name="tmp_37_7_1"/></StgValue>
</operation>

<operation id="753" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1089  %tmp_38_7_1 = fmul double %dz_7_1, %dz_7_1

]]></Node>
<StgValue><ssdm name="tmp_38_7_1"/></StgValue>
</operation>

<operation id="754" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1103  %dz_7_2 = fsub double %p_z_7_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_7_2"/></StgValue>
</operation>

<operation id="755" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1104  %tmp_35_7_2 = fmul double %dx_7_2, %dx_7_2

]]></Node>
<StgValue><ssdm name="tmp_35_7_2"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1105  %tmp_36_7_2 = fmul double %dy_7_2, %dy_7_2

]]></Node>
<StgValue><ssdm name="tmp_36_7_2"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1119  %dx_7_3 = fsub double %p_x_7_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_7_3"/></StgValue>
</operation>

<operation id="758" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1120  %dy_7_3 = fsub double %p_y_7_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_7_3"/></StgValue>
</operation>

<operation id="759" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1220  %pre_sqrt_8 = fadd double %tmp_37_8, %tmp_38_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_8"/></StgValue>
</operation>

<operation id="760" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1236  %tmp_37_8_1 = fadd double %tmp_35_8_1, %tmp_36_8_1

]]></Node>
<StgValue><ssdm name="tmp_37_8_1"/></StgValue>
</operation>

<operation id="761" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1237  %tmp_38_8_1 = fmul double %dz_8_1, %dz_8_1

]]></Node>
<StgValue><ssdm name="tmp_38_8_1"/></StgValue>
</operation>

<operation id="762" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1251  %dz_8_2 = fsub double %p_z_8_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_8_2"/></StgValue>
</operation>

<operation id="763" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1252  %tmp_35_8_2 = fmul double %dx_8_2, %dx_8_2

]]></Node>
<StgValue><ssdm name="tmp_35_8_2"/></StgValue>
</operation>

<operation id="764" st_id="14" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1253  %tmp_36_8_2 = fmul double %dy_8_2, %dy_8_2

]]></Node>
<StgValue><ssdm name="tmp_36_8_2"/></StgValue>
</operation>

<operation id="765" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1267  %dx_8_3 = fsub double %p_x_8_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_8_3"/></StgValue>
</operation>

<operation id="766" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1268  %dy_8_3 = fsub double %p_y_8_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_8_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="767" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:13  %pre_sqrt_0_1 = fadd double %tmp_37_0_1, %tmp_38_0_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_1"/></StgValue>
</operation>

<operation id="768" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:33  %tmp_37_0_2 = fadd double %tmp_35_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="tmp_37_0_2"/></StgValue>
</operation>

<operation id="769" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:34  %tmp_38_0_2 = fmul double %dz_0_2, %dz_0_2

]]></Node>
<StgValue><ssdm name="tmp_38_0_2"/></StgValue>
</operation>

<operation id="770" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:52  %dz_0_3 = fsub double %p_z_0_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_0_3"/></StgValue>
</operation>

<operation id="771" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:53  %tmp_35_0_3 = fmul double %dx_0_3, %dx_0_3

]]></Node>
<StgValue><ssdm name="tmp_35_0_3"/></StgValue>
</operation>

<operation id="772" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:54  %tmp_36_0_3 = fmul double %dy_0_3, %dy_0_3

]]></Node>
<StgValue><ssdm name="tmp_36_0_3"/></StgValue>
</operation>

<operation id="773" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:70  %dx_0_4 = fsub double %p_x_0_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_0_4"/></StgValue>
</operation>

<operation id="774" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:72  %dy_0_4 = fsub double %p_y_0_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_0_4"/></StgValue>
</operation>

<operation id="775" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:189  %pre_sqrt_1 = fadd double %tmp_37_1, %tmp_38_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_1"/></StgValue>
</operation>

<operation id="776" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:206  %tmp_37_1_2 = fadd double %tmp_35_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="tmp_37_1_2"/></StgValue>
</operation>

<operation id="777" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:207  %tmp_38_1_2 = fmul double %dz_1_2, %dz_1_2

]]></Node>
<StgValue><ssdm name="tmp_38_1_2"/></StgValue>
</operation>

<operation id="778" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:221  %dz_1_3 = fsub double %p_z_1_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_1_3"/></StgValue>
</operation>

<operation id="779" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:222  %tmp_35_1_3 = fmul double %dx_1_3, %dx_1_3

]]></Node>
<StgValue><ssdm name="tmp_35_1_3"/></StgValue>
</operation>

<operation id="780" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:223  %tmp_36_1_3 = fmul double %dy_1_3, %dy_1_3

]]></Node>
<StgValue><ssdm name="tmp_36_1_3"/></StgValue>
</operation>

<operation id="781" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:237  %dx_1_4 = fsub double %p_x_1_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_1_4"/></StgValue>
</operation>

<operation id="782" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:238  %dy_1_4 = fsub double %p_y_1_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_1_4"/></StgValue>
</operation>

<operation id="783" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:337  %pre_sqrt_2 = fadd double %tmp_37_2, %tmp_38_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_2"/></StgValue>
</operation>

<operation id="784" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:353  %tmp_37_2_1 = fadd double %tmp_35_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="tmp_37_2_1"/></StgValue>
</operation>

<operation id="785" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:354  %tmp_38_2_1 = fmul double %dz_2_1, %dz_2_1

]]></Node>
<StgValue><ssdm name="tmp_38_2_1"/></StgValue>
</operation>

<operation id="786" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:368  %dz_2_3 = fsub double %p_z_2_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_2_3"/></StgValue>
</operation>

<operation id="787" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:369  %tmp_35_2_3 = fmul double %dx_2_3, %dx_2_3

]]></Node>
<StgValue><ssdm name="tmp_35_2_3"/></StgValue>
</operation>

<operation id="788" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:370  %tmp_36_2_3 = fmul double %dy_2_3, %dy_2_3

]]></Node>
<StgValue><ssdm name="tmp_36_2_3"/></StgValue>
</operation>

<operation id="789" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:384  %dx_2_4 = fsub double %p_x_2_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_2_4"/></StgValue>
</operation>

<operation id="790" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:385  %dy_2_4 = fsub double %p_y_2_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_2_4"/></StgValue>
</operation>

<operation id="791" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:484  %pre_sqrt_3 = fadd double %tmp_37_3, %tmp_38_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_3"/></StgValue>
</operation>

<operation id="792" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:500  %tmp_37_3_1 = fadd double %tmp_35_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="tmp_37_3_1"/></StgValue>
</operation>

<operation id="793" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:501  %tmp_38_3_1 = fmul double %dz_3_1, %dz_3_1

]]></Node>
<StgValue><ssdm name="tmp_38_3_1"/></StgValue>
</operation>

<operation id="794" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:515  %dz_3_2 = fsub double %p_z_3_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_3_2"/></StgValue>
</operation>

<operation id="795" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:516  %tmp_35_3_2 = fmul double %dx_3_2, %dx_3_2

]]></Node>
<StgValue><ssdm name="tmp_35_3_2"/></StgValue>
</operation>

<operation id="796" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:517  %tmp_36_3_2 = fmul double %dy_3_2, %dy_3_2

]]></Node>
<StgValue><ssdm name="tmp_36_3_2"/></StgValue>
</operation>

<operation id="797" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:531  %dx_3_4 = fsub double %p_x_3_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_3_4"/></StgValue>
</operation>

<operation id="798" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:532  %dy_3_4 = fsub double %p_y_3_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_3_4"/></StgValue>
</operation>

<operation id="799" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:631  %pre_sqrt_4 = fadd double %tmp_37_4, %tmp_38_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_4"/></StgValue>
</operation>

<operation id="800" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:647  %tmp_37_4_1 = fadd double %tmp_35_4_1, %tmp_36_4_1

]]></Node>
<StgValue><ssdm name="tmp_37_4_1"/></StgValue>
</operation>

<operation id="801" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:648  %tmp_38_4_1 = fmul double %dz_4_1, %dz_4_1

]]></Node>
<StgValue><ssdm name="tmp_38_4_1"/></StgValue>
</operation>

<operation id="802" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:662  %dz_4_2 = fsub double %p_z_4_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_4_2"/></StgValue>
</operation>

<operation id="803" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:663  %tmp_35_4_2 = fmul double %dx_4_2, %dx_4_2

]]></Node>
<StgValue><ssdm name="tmp_35_4_2"/></StgValue>
</operation>

<operation id="804" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:664  %tmp_36_4_2 = fmul double %dy_4_2, %dy_4_2

]]></Node>
<StgValue><ssdm name="tmp_36_4_2"/></StgValue>
</operation>

<operation id="805" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:678  %dx_4_3 = fsub double %p_x_4_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_4_3"/></StgValue>
</operation>

<operation id="806" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:679  %dy_4_3 = fsub double %p_y_4_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_4_3"/></StgValue>
</operation>

<operation id="807" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:778  %pre_sqrt_5 = fadd double %tmp_37_5, %tmp_38_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_5"/></StgValue>
</operation>

<operation id="808" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:794  %tmp_37_5_1 = fadd double %tmp_35_5_1, %tmp_36_5_1

]]></Node>
<StgValue><ssdm name="tmp_37_5_1"/></StgValue>
</operation>

<operation id="809" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:795  %tmp_38_5_1 = fmul double %dz_5_1, %dz_5_1

]]></Node>
<StgValue><ssdm name="tmp_38_5_1"/></StgValue>
</operation>

<operation id="810" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:809  %dz_5_2 = fsub double %p_z_5_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_5_2"/></StgValue>
</operation>

<operation id="811" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:810  %tmp_35_5_2 = fmul double %dx_5_2, %dx_5_2

]]></Node>
<StgValue><ssdm name="tmp_35_5_2"/></StgValue>
</operation>

<operation id="812" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:811  %tmp_36_5_2 = fmul double %dy_5_2, %dy_5_2

]]></Node>
<StgValue><ssdm name="tmp_36_5_2"/></StgValue>
</operation>

<operation id="813" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:825  %dx_5_3 = fsub double %p_x_5_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_5_3"/></StgValue>
</operation>

<operation id="814" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:826  %dy_5_3 = fsub double %p_y_5_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_5_3"/></StgValue>
</operation>

<operation id="815" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:925  %pre_sqrt_6 = fadd double %tmp_37_6, %tmp_38_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_6"/></StgValue>
</operation>

<operation id="816" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:941  %tmp_37_6_1 = fadd double %tmp_35_6_1, %tmp_36_6_1

]]></Node>
<StgValue><ssdm name="tmp_37_6_1"/></StgValue>
</operation>

<operation id="817" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:942  %tmp_38_6_1 = fmul double %dz_6_1, %dz_6_1

]]></Node>
<StgValue><ssdm name="tmp_38_6_1"/></StgValue>
</operation>

<operation id="818" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:956  %dz_6_2 = fsub double %p_z_6_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_6_2"/></StgValue>
</operation>

<operation id="819" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:957  %tmp_35_6_2 = fmul double %dx_6_2, %dx_6_2

]]></Node>
<StgValue><ssdm name="tmp_35_6_2"/></StgValue>
</operation>

<operation id="820" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:958  %tmp_36_6_2 = fmul double %dy_6_2, %dy_6_2

]]></Node>
<StgValue><ssdm name="tmp_36_6_2"/></StgValue>
</operation>

<operation id="821" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:972  %dx_6_3 = fsub double %p_x_6_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_6_3"/></StgValue>
</operation>

<operation id="822" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:973  %dy_6_3 = fsub double %p_y_6_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_6_3"/></StgValue>
</operation>

<operation id="823" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1072  %pre_sqrt_7 = fadd double %tmp_37_7, %tmp_38_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_7"/></StgValue>
</operation>

<operation id="824" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1088  %tmp_37_7_1 = fadd double %tmp_35_7_1, %tmp_36_7_1

]]></Node>
<StgValue><ssdm name="tmp_37_7_1"/></StgValue>
</operation>

<operation id="825" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1089  %tmp_38_7_1 = fmul double %dz_7_1, %dz_7_1

]]></Node>
<StgValue><ssdm name="tmp_38_7_1"/></StgValue>
</operation>

<operation id="826" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1103  %dz_7_2 = fsub double %p_z_7_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_7_2"/></StgValue>
</operation>

<operation id="827" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1104  %tmp_35_7_2 = fmul double %dx_7_2, %dx_7_2

]]></Node>
<StgValue><ssdm name="tmp_35_7_2"/></StgValue>
</operation>

<operation id="828" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1105  %tmp_36_7_2 = fmul double %dy_7_2, %dy_7_2

]]></Node>
<StgValue><ssdm name="tmp_36_7_2"/></StgValue>
</operation>

<operation id="829" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1119  %dx_7_3 = fsub double %p_x_7_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_7_3"/></StgValue>
</operation>

<operation id="830" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1120  %dy_7_3 = fsub double %p_y_7_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_7_3"/></StgValue>
</operation>

<operation id="831" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1220  %pre_sqrt_8 = fadd double %tmp_37_8, %tmp_38_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_8"/></StgValue>
</operation>

<operation id="832" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1236  %tmp_37_8_1 = fadd double %tmp_35_8_1, %tmp_36_8_1

]]></Node>
<StgValue><ssdm name="tmp_37_8_1"/></StgValue>
</operation>

<operation id="833" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1237  %tmp_38_8_1 = fmul double %dz_8_1, %dz_8_1

]]></Node>
<StgValue><ssdm name="tmp_38_8_1"/></StgValue>
</operation>

<operation id="834" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1251  %dz_8_2 = fsub double %p_z_8_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_8_2"/></StgValue>
</operation>

<operation id="835" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1252  %tmp_35_8_2 = fmul double %dx_8_2, %dx_8_2

]]></Node>
<StgValue><ssdm name="tmp_35_8_2"/></StgValue>
</operation>

<operation id="836" st_id="15" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1253  %tmp_36_8_2 = fmul double %dy_8_2, %dy_8_2

]]></Node>
<StgValue><ssdm name="tmp_36_8_2"/></StgValue>
</operation>

<operation id="837" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1267  %dx_8_3 = fsub double %p_x_8_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_8_3"/></StgValue>
</operation>

<operation id="838" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1268  %dy_8_3 = fsub double %p_y_8_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_8_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="839" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:13  %pre_sqrt_0_1 = fadd double %tmp_37_0_1, %tmp_38_0_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_1"/></StgValue>
</operation>

<operation id="840" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:33  %tmp_37_0_2 = fadd double %tmp_35_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="tmp_37_0_2"/></StgValue>
</operation>

<operation id="841" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:34  %tmp_38_0_2 = fmul double %dz_0_2, %dz_0_2

]]></Node>
<StgValue><ssdm name="tmp_38_0_2"/></StgValue>
</operation>

<operation id="842" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:52  %dz_0_3 = fsub double %p_z_0_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_0_3"/></StgValue>
</operation>

<operation id="843" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:53  %tmp_35_0_3 = fmul double %dx_0_3, %dx_0_3

]]></Node>
<StgValue><ssdm name="tmp_35_0_3"/></StgValue>
</operation>

<operation id="844" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:54  %tmp_36_0_3 = fmul double %dy_0_3, %dy_0_3

]]></Node>
<StgValue><ssdm name="tmp_36_0_3"/></StgValue>
</operation>

<operation id="845" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:70  %dx_0_4 = fsub double %p_x_0_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_0_4"/></StgValue>
</operation>

<operation id="846" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:72  %dy_0_4 = fsub double %p_y_0_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_0_4"/></StgValue>
</operation>

<operation id="847" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:189  %pre_sqrt_1 = fadd double %tmp_37_1, %tmp_38_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_1"/></StgValue>
</operation>

<operation id="848" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:206  %tmp_37_1_2 = fadd double %tmp_35_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="tmp_37_1_2"/></StgValue>
</operation>

<operation id="849" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:207  %tmp_38_1_2 = fmul double %dz_1_2, %dz_1_2

]]></Node>
<StgValue><ssdm name="tmp_38_1_2"/></StgValue>
</operation>

<operation id="850" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:221  %dz_1_3 = fsub double %p_z_1_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_1_3"/></StgValue>
</operation>

<operation id="851" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:222  %tmp_35_1_3 = fmul double %dx_1_3, %dx_1_3

]]></Node>
<StgValue><ssdm name="tmp_35_1_3"/></StgValue>
</operation>

<operation id="852" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:223  %tmp_36_1_3 = fmul double %dy_1_3, %dy_1_3

]]></Node>
<StgValue><ssdm name="tmp_36_1_3"/></StgValue>
</operation>

<operation id="853" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:237  %dx_1_4 = fsub double %p_x_1_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_1_4"/></StgValue>
</operation>

<operation id="854" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:238  %dy_1_4 = fsub double %p_y_1_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_1_4"/></StgValue>
</operation>

<operation id="855" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:337  %pre_sqrt_2 = fadd double %tmp_37_2, %tmp_38_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_2"/></StgValue>
</operation>

<operation id="856" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:353  %tmp_37_2_1 = fadd double %tmp_35_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="tmp_37_2_1"/></StgValue>
</operation>

<operation id="857" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:354  %tmp_38_2_1 = fmul double %dz_2_1, %dz_2_1

]]></Node>
<StgValue><ssdm name="tmp_38_2_1"/></StgValue>
</operation>

<operation id="858" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:368  %dz_2_3 = fsub double %p_z_2_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_2_3"/></StgValue>
</operation>

<operation id="859" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:369  %tmp_35_2_3 = fmul double %dx_2_3, %dx_2_3

]]></Node>
<StgValue><ssdm name="tmp_35_2_3"/></StgValue>
</operation>

<operation id="860" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:370  %tmp_36_2_3 = fmul double %dy_2_3, %dy_2_3

]]></Node>
<StgValue><ssdm name="tmp_36_2_3"/></StgValue>
</operation>

<operation id="861" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:384  %dx_2_4 = fsub double %p_x_2_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_2_4"/></StgValue>
</operation>

<operation id="862" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:385  %dy_2_4 = fsub double %p_y_2_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_2_4"/></StgValue>
</operation>

<operation id="863" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:484  %pre_sqrt_3 = fadd double %tmp_37_3, %tmp_38_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_3"/></StgValue>
</operation>

<operation id="864" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:500  %tmp_37_3_1 = fadd double %tmp_35_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="tmp_37_3_1"/></StgValue>
</operation>

<operation id="865" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:501  %tmp_38_3_1 = fmul double %dz_3_1, %dz_3_1

]]></Node>
<StgValue><ssdm name="tmp_38_3_1"/></StgValue>
</operation>

<operation id="866" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:515  %dz_3_2 = fsub double %p_z_3_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_3_2"/></StgValue>
</operation>

<operation id="867" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:516  %tmp_35_3_2 = fmul double %dx_3_2, %dx_3_2

]]></Node>
<StgValue><ssdm name="tmp_35_3_2"/></StgValue>
</operation>

<operation id="868" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:517  %tmp_36_3_2 = fmul double %dy_3_2, %dy_3_2

]]></Node>
<StgValue><ssdm name="tmp_36_3_2"/></StgValue>
</operation>

<operation id="869" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:531  %dx_3_4 = fsub double %p_x_3_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_3_4"/></StgValue>
</operation>

<operation id="870" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:532  %dy_3_4 = fsub double %p_y_3_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_3_4"/></StgValue>
</operation>

<operation id="871" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:631  %pre_sqrt_4 = fadd double %tmp_37_4, %tmp_38_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_4"/></StgValue>
</operation>

<operation id="872" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:647  %tmp_37_4_1 = fadd double %tmp_35_4_1, %tmp_36_4_1

]]></Node>
<StgValue><ssdm name="tmp_37_4_1"/></StgValue>
</operation>

<operation id="873" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:648  %tmp_38_4_1 = fmul double %dz_4_1, %dz_4_1

]]></Node>
<StgValue><ssdm name="tmp_38_4_1"/></StgValue>
</operation>

<operation id="874" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:662  %dz_4_2 = fsub double %p_z_4_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_4_2"/></StgValue>
</operation>

<operation id="875" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:663  %tmp_35_4_2 = fmul double %dx_4_2, %dx_4_2

]]></Node>
<StgValue><ssdm name="tmp_35_4_2"/></StgValue>
</operation>

<operation id="876" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:664  %tmp_36_4_2 = fmul double %dy_4_2, %dy_4_2

]]></Node>
<StgValue><ssdm name="tmp_36_4_2"/></StgValue>
</operation>

<operation id="877" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:678  %dx_4_3 = fsub double %p_x_4_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_4_3"/></StgValue>
</operation>

<operation id="878" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:679  %dy_4_3 = fsub double %p_y_4_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_4_3"/></StgValue>
</operation>

<operation id="879" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:778  %pre_sqrt_5 = fadd double %tmp_37_5, %tmp_38_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_5"/></StgValue>
</operation>

<operation id="880" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:794  %tmp_37_5_1 = fadd double %tmp_35_5_1, %tmp_36_5_1

]]></Node>
<StgValue><ssdm name="tmp_37_5_1"/></StgValue>
</operation>

<operation id="881" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:795  %tmp_38_5_1 = fmul double %dz_5_1, %dz_5_1

]]></Node>
<StgValue><ssdm name="tmp_38_5_1"/></StgValue>
</operation>

<operation id="882" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:809  %dz_5_2 = fsub double %p_z_5_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_5_2"/></StgValue>
</operation>

<operation id="883" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:810  %tmp_35_5_2 = fmul double %dx_5_2, %dx_5_2

]]></Node>
<StgValue><ssdm name="tmp_35_5_2"/></StgValue>
</operation>

<operation id="884" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:811  %tmp_36_5_2 = fmul double %dy_5_2, %dy_5_2

]]></Node>
<StgValue><ssdm name="tmp_36_5_2"/></StgValue>
</operation>

<operation id="885" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:825  %dx_5_3 = fsub double %p_x_5_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_5_3"/></StgValue>
</operation>

<operation id="886" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:826  %dy_5_3 = fsub double %p_y_5_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_5_3"/></StgValue>
</operation>

<operation id="887" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:925  %pre_sqrt_6 = fadd double %tmp_37_6, %tmp_38_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_6"/></StgValue>
</operation>

<operation id="888" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:941  %tmp_37_6_1 = fadd double %tmp_35_6_1, %tmp_36_6_1

]]></Node>
<StgValue><ssdm name="tmp_37_6_1"/></StgValue>
</operation>

<operation id="889" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:942  %tmp_38_6_1 = fmul double %dz_6_1, %dz_6_1

]]></Node>
<StgValue><ssdm name="tmp_38_6_1"/></StgValue>
</operation>

<operation id="890" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:956  %dz_6_2 = fsub double %p_z_6_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_6_2"/></StgValue>
</operation>

<operation id="891" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:957  %tmp_35_6_2 = fmul double %dx_6_2, %dx_6_2

]]></Node>
<StgValue><ssdm name="tmp_35_6_2"/></StgValue>
</operation>

<operation id="892" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:958  %tmp_36_6_2 = fmul double %dy_6_2, %dy_6_2

]]></Node>
<StgValue><ssdm name="tmp_36_6_2"/></StgValue>
</operation>

<operation id="893" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:972  %dx_6_3 = fsub double %p_x_6_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_6_3"/></StgValue>
</operation>

<operation id="894" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:973  %dy_6_3 = fsub double %p_y_6_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_6_3"/></StgValue>
</operation>

<operation id="895" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1072  %pre_sqrt_7 = fadd double %tmp_37_7, %tmp_38_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_7"/></StgValue>
</operation>

<operation id="896" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1088  %tmp_37_7_1 = fadd double %tmp_35_7_1, %tmp_36_7_1

]]></Node>
<StgValue><ssdm name="tmp_37_7_1"/></StgValue>
</operation>

<operation id="897" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1089  %tmp_38_7_1 = fmul double %dz_7_1, %dz_7_1

]]></Node>
<StgValue><ssdm name="tmp_38_7_1"/></StgValue>
</operation>

<operation id="898" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1103  %dz_7_2 = fsub double %p_z_7_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_7_2"/></StgValue>
</operation>

<operation id="899" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1104  %tmp_35_7_2 = fmul double %dx_7_2, %dx_7_2

]]></Node>
<StgValue><ssdm name="tmp_35_7_2"/></StgValue>
</operation>

<operation id="900" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1105  %tmp_36_7_2 = fmul double %dy_7_2, %dy_7_2

]]></Node>
<StgValue><ssdm name="tmp_36_7_2"/></StgValue>
</operation>

<operation id="901" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1119  %dx_7_3 = fsub double %p_x_7_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_7_3"/></StgValue>
</operation>

<operation id="902" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1120  %dy_7_3 = fsub double %p_y_7_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_7_3"/></StgValue>
</operation>

<operation id="903" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1220  %pre_sqrt_8 = fadd double %tmp_37_8, %tmp_38_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_8"/></StgValue>
</operation>

<operation id="904" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1236  %tmp_37_8_1 = fadd double %tmp_35_8_1, %tmp_36_8_1

]]></Node>
<StgValue><ssdm name="tmp_37_8_1"/></StgValue>
</operation>

<operation id="905" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1237  %tmp_38_8_1 = fmul double %dz_8_1, %dz_8_1

]]></Node>
<StgValue><ssdm name="tmp_38_8_1"/></StgValue>
</operation>

<operation id="906" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1251  %dz_8_2 = fsub double %p_z_8_load, %p_z_2_load

]]></Node>
<StgValue><ssdm name="dz_8_2"/></StgValue>
</operation>

<operation id="907" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1252  %tmp_35_8_2 = fmul double %dx_8_2, %dx_8_2

]]></Node>
<StgValue><ssdm name="tmp_35_8_2"/></StgValue>
</operation>

<operation id="908" st_id="16" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1253  %tmp_36_8_2 = fmul double %dy_8_2, %dy_8_2

]]></Node>
<StgValue><ssdm name="tmp_36_8_2"/></StgValue>
</operation>

<operation id="909" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1267  %dx_8_3 = fsub double %p_x_8_load, %p_x_3_load

]]></Node>
<StgValue><ssdm name="dx_8_3"/></StgValue>
</operation>

<operation id="910" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1268  %dy_8_3 = fsub double %p_y_8_load, %p_y_3_load

]]></Node>
<StgValue><ssdm name="dy_8_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="911" st_id="17" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="912" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:35  %pre_sqrt_0_2 = fadd double %tmp_37_0_2, %tmp_38_0_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_2"/></StgValue>
</operation>

<operation id="913" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:55  %tmp_37_0_3 = fadd double %tmp_35_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="tmp_37_0_3"/></StgValue>
</operation>

<operation id="914" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:56  %tmp_38_0_3 = fmul double %dz_0_3, %dz_0_3

]]></Node>
<StgValue><ssdm name="tmp_38_0_3"/></StgValue>
</operation>

<operation id="915" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:74  %dz_0_4 = fsub double %p_z_0_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_0_4"/></StgValue>
</operation>

<operation id="916" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:75  %tmp_35_0_4 = fmul double %dx_0_4, %dx_0_4

]]></Node>
<StgValue><ssdm name="tmp_35_0_4"/></StgValue>
</operation>

<operation id="917" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:76  %tmp_36_0_4 = fmul double %dy_0_4, %dy_0_4

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>

<operation id="918" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:92  %dx_0_5 = fsub double %p_x_0_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_0_5"/></StgValue>
</operation>

<operation id="919" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:94  %dy_0_5 = fsub double %p_y_0_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_0_5"/></StgValue>
</operation>

<operation id="920" st_id="17" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="921" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:208  %pre_sqrt_1_2 = fadd double %tmp_37_1_2, %tmp_38_1_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_2"/></StgValue>
</operation>

<operation id="922" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:224  %tmp_37_1_3 = fadd double %tmp_35_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="tmp_37_1_3"/></StgValue>
</operation>

<operation id="923" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:225  %tmp_38_1_3 = fmul double %dz_1_3, %dz_1_3

]]></Node>
<StgValue><ssdm name="tmp_38_1_3"/></StgValue>
</operation>

<operation id="924" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:239  %dz_1_4 = fsub double %p_z_1_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_1_4"/></StgValue>
</operation>

<operation id="925" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:240  %tmp_35_1_4 = fmul double %dx_1_4, %dx_1_4

]]></Node>
<StgValue><ssdm name="tmp_35_1_4"/></StgValue>
</operation>

<operation id="926" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:241  %tmp_36_1_4 = fmul double %dy_1_4, %dy_1_4

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>

<operation id="927" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:255  %dx_1_5 = fsub double %p_x_1_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_1_5"/></StgValue>
</operation>

<operation id="928" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:256  %dy_1_5 = fsub double %p_y_1_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_1_5"/></StgValue>
</operation>

<operation id="929" st_id="17" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="930" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:355  %pre_sqrt_2_1 = fadd double %tmp_37_2_1, %tmp_38_2_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_1"/></StgValue>
</operation>

<operation id="931" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:371  %tmp_37_2_3 = fadd double %tmp_35_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="tmp_37_2_3"/></StgValue>
</operation>

<operation id="932" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:372  %tmp_38_2_3 = fmul double %dz_2_3, %dz_2_3

]]></Node>
<StgValue><ssdm name="tmp_38_2_3"/></StgValue>
</operation>

<operation id="933" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:386  %dz_2_4 = fsub double %p_z_2_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_2_4"/></StgValue>
</operation>

<operation id="934" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:387  %tmp_35_2_4 = fmul double %dx_2_4, %dx_2_4

]]></Node>
<StgValue><ssdm name="tmp_35_2_4"/></StgValue>
</operation>

<operation id="935" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:388  %tmp_36_2_4 = fmul double %dy_2_4, %dy_2_4

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>

<operation id="936" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:402  %dx_2_5 = fsub double %p_x_2_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_2_5"/></StgValue>
</operation>

<operation id="937" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:403  %dy_2_5 = fsub double %p_y_2_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_2_5"/></StgValue>
</operation>

<operation id="938" st_id="17" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="939" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:502  %pre_sqrt_3_1 = fadd double %tmp_37_3_1, %tmp_38_3_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_1"/></StgValue>
</operation>

<operation id="940" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:518  %tmp_37_3_2 = fadd double %tmp_35_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="tmp_37_3_2"/></StgValue>
</operation>

<operation id="941" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:519  %tmp_38_3_2 = fmul double %dz_3_2, %dz_3_2

]]></Node>
<StgValue><ssdm name="tmp_38_3_2"/></StgValue>
</operation>

<operation id="942" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:533  %dz_3_4 = fsub double %p_z_3_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_3_4"/></StgValue>
</operation>

<operation id="943" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:534  %tmp_35_3_4 = fmul double %dx_3_4, %dx_3_4

]]></Node>
<StgValue><ssdm name="tmp_35_3_4"/></StgValue>
</operation>

<operation id="944" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:535  %tmp_36_3_4 = fmul double %dy_3_4, %dy_3_4

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>

<operation id="945" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:549  %dx_3_5 = fsub double %p_x_3_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_3_5"/></StgValue>
</operation>

<operation id="946" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:550  %dy_3_5 = fsub double %p_y_3_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_3_5"/></StgValue>
</operation>

<operation id="947" st_id="17" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="948" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:649  %pre_sqrt_4_1 = fadd double %tmp_37_4_1, %tmp_38_4_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_1"/></StgValue>
</operation>

<operation id="949" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:665  %tmp_37_4_2 = fadd double %tmp_35_4_2, %tmp_36_4_2

]]></Node>
<StgValue><ssdm name="tmp_37_4_2"/></StgValue>
</operation>

<operation id="950" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:666  %tmp_38_4_2 = fmul double %dz_4_2, %dz_4_2

]]></Node>
<StgValue><ssdm name="tmp_38_4_2"/></StgValue>
</operation>

<operation id="951" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:680  %dz_4_3 = fsub double %p_z_4_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_4_3"/></StgValue>
</operation>

<operation id="952" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:681  %tmp_35_4_3 = fmul double %dx_4_3, %dx_4_3

]]></Node>
<StgValue><ssdm name="tmp_35_4_3"/></StgValue>
</operation>

<operation id="953" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:682  %tmp_36_4_3 = fmul double %dy_4_3, %dy_4_3

]]></Node>
<StgValue><ssdm name="tmp_36_4_3"/></StgValue>
</operation>

<operation id="954" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:696  %dx_4_5 = fsub double %p_x_4_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_4_5"/></StgValue>
</operation>

<operation id="955" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:697  %dy_4_5 = fsub double %p_y_4_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_4_5"/></StgValue>
</operation>

<operation id="956" st_id="17" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="957" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:796  %pre_sqrt_5_1 = fadd double %tmp_37_5_1, %tmp_38_5_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_1"/></StgValue>
</operation>

<operation id="958" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:812  %tmp_37_5_2 = fadd double %tmp_35_5_2, %tmp_36_5_2

]]></Node>
<StgValue><ssdm name="tmp_37_5_2"/></StgValue>
</operation>

<operation id="959" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:813  %tmp_38_5_2 = fmul double %dz_5_2, %dz_5_2

]]></Node>
<StgValue><ssdm name="tmp_38_5_2"/></StgValue>
</operation>

<operation id="960" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:827  %dz_5_3 = fsub double %p_z_5_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_5_3"/></StgValue>
</operation>

<operation id="961" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:828  %tmp_35_5_3 = fmul double %dx_5_3, %dx_5_3

]]></Node>
<StgValue><ssdm name="tmp_35_5_3"/></StgValue>
</operation>

<operation id="962" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:829  %tmp_36_5_3 = fmul double %dy_5_3, %dy_5_3

]]></Node>
<StgValue><ssdm name="tmp_36_5_3"/></StgValue>
</operation>

<operation id="963" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:843  %dx_5_4 = fsub double %p_x_5_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_5_4"/></StgValue>
</operation>

<operation id="964" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:844  %dy_5_4 = fsub double %p_y_5_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_5_4"/></StgValue>
</operation>

<operation id="965" st_id="17" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="966" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:943  %pre_sqrt_6_1 = fadd double %tmp_37_6_1, %tmp_38_6_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_1"/></StgValue>
</operation>

<operation id="967" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:959  %tmp_37_6_2 = fadd double %tmp_35_6_2, %tmp_36_6_2

]]></Node>
<StgValue><ssdm name="tmp_37_6_2"/></StgValue>
</operation>

<operation id="968" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:960  %tmp_38_6_2 = fmul double %dz_6_2, %dz_6_2

]]></Node>
<StgValue><ssdm name="tmp_38_6_2"/></StgValue>
</operation>

<operation id="969" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:974  %dz_6_3 = fsub double %p_z_6_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_6_3"/></StgValue>
</operation>

<operation id="970" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:975  %tmp_35_6_3 = fmul double %dx_6_3, %dx_6_3

]]></Node>
<StgValue><ssdm name="tmp_35_6_3"/></StgValue>
</operation>

<operation id="971" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:976  %tmp_36_6_3 = fmul double %dy_6_3, %dy_6_3

]]></Node>
<StgValue><ssdm name="tmp_36_6_3"/></StgValue>
</operation>

<operation id="972" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:990  %dx_6_4 = fsub double %p_x_6_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_6_4"/></StgValue>
</operation>

<operation id="973" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:991  %dy_6_4 = fsub double %p_y_6_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_6_4"/></StgValue>
</operation>

<operation id="974" st_id="17" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="975" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1090  %pre_sqrt_7_1 = fadd double %tmp_37_7_1, %tmp_38_7_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_1"/></StgValue>
</operation>

<operation id="976" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1106  %tmp_37_7_2 = fadd double %tmp_35_7_2, %tmp_36_7_2

]]></Node>
<StgValue><ssdm name="tmp_37_7_2"/></StgValue>
</operation>

<operation id="977" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1107  %tmp_38_7_2 = fmul double %dz_7_2, %dz_7_2

]]></Node>
<StgValue><ssdm name="tmp_38_7_2"/></StgValue>
</operation>

<operation id="978" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1121  %dz_7_3 = fsub double %p_z_7_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_7_3"/></StgValue>
</operation>

<operation id="979" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1122  %tmp_35_7_3 = fmul double %dx_7_3, %dx_7_3

]]></Node>
<StgValue><ssdm name="tmp_35_7_3"/></StgValue>
</operation>

<operation id="980" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1123  %tmp_36_7_3 = fmul double %dy_7_3, %dy_7_3

]]></Node>
<StgValue><ssdm name="tmp_36_7_3"/></StgValue>
</operation>

<operation id="981" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1137  %dx_7_4 = fsub double %p_x_7_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_7_4"/></StgValue>
</operation>

<operation id="982" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1138  %dy_7_4 = fsub double %p_y_7_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_7_4"/></StgValue>
</operation>

<operation id="983" st_id="17" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="984" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1238  %pre_sqrt_8_1 = fadd double %tmp_37_8_1, %tmp_38_8_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_1"/></StgValue>
</operation>

<operation id="985" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1254  %tmp_37_8_2 = fadd double %tmp_35_8_2, %tmp_36_8_2

]]></Node>
<StgValue><ssdm name="tmp_37_8_2"/></StgValue>
</operation>

<operation id="986" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1255  %tmp_38_8_2 = fmul double %dz_8_2, %dz_8_2

]]></Node>
<StgValue><ssdm name="tmp_38_8_2"/></StgValue>
</operation>

<operation id="987" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1269  %dz_8_3 = fsub double %p_z_8_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_8_3"/></StgValue>
</operation>

<operation id="988" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1270  %tmp_35_8_3 = fmul double %dx_8_3, %dx_8_3

]]></Node>
<StgValue><ssdm name="tmp_35_8_3"/></StgValue>
</operation>

<operation id="989" st_id="17" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1271  %tmp_36_8_3 = fmul double %dy_8_3, %dy_8_3

]]></Node>
<StgValue><ssdm name="tmp_36_8_3"/></StgValue>
</operation>

<operation id="990" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1285  %dx_8_4 = fsub double %p_x_8_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_8_4"/></StgValue>
</operation>

<operation id="991" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1286  %dy_8_4 = fsub double %p_y_8_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_8_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="992" st_id="18" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="993" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:35  %pre_sqrt_0_2 = fadd double %tmp_37_0_2, %tmp_38_0_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_2"/></StgValue>
</operation>

<operation id="994" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:55  %tmp_37_0_3 = fadd double %tmp_35_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="tmp_37_0_3"/></StgValue>
</operation>

<operation id="995" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:56  %tmp_38_0_3 = fmul double %dz_0_3, %dz_0_3

]]></Node>
<StgValue><ssdm name="tmp_38_0_3"/></StgValue>
</operation>

<operation id="996" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:74  %dz_0_4 = fsub double %p_z_0_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_0_4"/></StgValue>
</operation>

<operation id="997" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:75  %tmp_35_0_4 = fmul double %dx_0_4, %dx_0_4

]]></Node>
<StgValue><ssdm name="tmp_35_0_4"/></StgValue>
</operation>

<operation id="998" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:76  %tmp_36_0_4 = fmul double %dy_0_4, %dy_0_4

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>

<operation id="999" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:92  %dx_0_5 = fsub double %p_x_0_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_0_5"/></StgValue>
</operation>

<operation id="1000" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:94  %dy_0_5 = fsub double %p_y_0_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_0_5"/></StgValue>
</operation>

<operation id="1001" st_id="18" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="1002" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:208  %pre_sqrt_1_2 = fadd double %tmp_37_1_2, %tmp_38_1_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_2"/></StgValue>
</operation>

<operation id="1003" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:224  %tmp_37_1_3 = fadd double %tmp_35_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="tmp_37_1_3"/></StgValue>
</operation>

<operation id="1004" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:225  %tmp_38_1_3 = fmul double %dz_1_3, %dz_1_3

]]></Node>
<StgValue><ssdm name="tmp_38_1_3"/></StgValue>
</operation>

<operation id="1005" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:239  %dz_1_4 = fsub double %p_z_1_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_1_4"/></StgValue>
</operation>

<operation id="1006" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:240  %tmp_35_1_4 = fmul double %dx_1_4, %dx_1_4

]]></Node>
<StgValue><ssdm name="tmp_35_1_4"/></StgValue>
</operation>

<operation id="1007" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:241  %tmp_36_1_4 = fmul double %dy_1_4, %dy_1_4

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>

<operation id="1008" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:255  %dx_1_5 = fsub double %p_x_1_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_1_5"/></StgValue>
</operation>

<operation id="1009" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:256  %dy_1_5 = fsub double %p_y_1_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_1_5"/></StgValue>
</operation>

<operation id="1010" st_id="18" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="1011" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:355  %pre_sqrt_2_1 = fadd double %tmp_37_2_1, %tmp_38_2_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_1"/></StgValue>
</operation>

<operation id="1012" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:371  %tmp_37_2_3 = fadd double %tmp_35_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="tmp_37_2_3"/></StgValue>
</operation>

<operation id="1013" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:372  %tmp_38_2_3 = fmul double %dz_2_3, %dz_2_3

]]></Node>
<StgValue><ssdm name="tmp_38_2_3"/></StgValue>
</operation>

<operation id="1014" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:386  %dz_2_4 = fsub double %p_z_2_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_2_4"/></StgValue>
</operation>

<operation id="1015" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:387  %tmp_35_2_4 = fmul double %dx_2_4, %dx_2_4

]]></Node>
<StgValue><ssdm name="tmp_35_2_4"/></StgValue>
</operation>

<operation id="1016" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:388  %tmp_36_2_4 = fmul double %dy_2_4, %dy_2_4

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>

<operation id="1017" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:402  %dx_2_5 = fsub double %p_x_2_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_2_5"/></StgValue>
</operation>

<operation id="1018" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:403  %dy_2_5 = fsub double %p_y_2_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_2_5"/></StgValue>
</operation>

<operation id="1019" st_id="18" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="1020" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:502  %pre_sqrt_3_1 = fadd double %tmp_37_3_1, %tmp_38_3_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_1"/></StgValue>
</operation>

<operation id="1021" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:518  %tmp_37_3_2 = fadd double %tmp_35_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="tmp_37_3_2"/></StgValue>
</operation>

<operation id="1022" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:519  %tmp_38_3_2 = fmul double %dz_3_2, %dz_3_2

]]></Node>
<StgValue><ssdm name="tmp_38_3_2"/></StgValue>
</operation>

<operation id="1023" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:533  %dz_3_4 = fsub double %p_z_3_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_3_4"/></StgValue>
</operation>

<operation id="1024" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:534  %tmp_35_3_4 = fmul double %dx_3_4, %dx_3_4

]]></Node>
<StgValue><ssdm name="tmp_35_3_4"/></StgValue>
</operation>

<operation id="1025" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:535  %tmp_36_3_4 = fmul double %dy_3_4, %dy_3_4

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>

<operation id="1026" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:549  %dx_3_5 = fsub double %p_x_3_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_3_5"/></StgValue>
</operation>

<operation id="1027" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:550  %dy_3_5 = fsub double %p_y_3_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_3_5"/></StgValue>
</operation>

<operation id="1028" st_id="18" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="1029" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:649  %pre_sqrt_4_1 = fadd double %tmp_37_4_1, %tmp_38_4_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_1"/></StgValue>
</operation>

<operation id="1030" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:665  %tmp_37_4_2 = fadd double %tmp_35_4_2, %tmp_36_4_2

]]></Node>
<StgValue><ssdm name="tmp_37_4_2"/></StgValue>
</operation>

<operation id="1031" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:666  %tmp_38_4_2 = fmul double %dz_4_2, %dz_4_2

]]></Node>
<StgValue><ssdm name="tmp_38_4_2"/></StgValue>
</operation>

<operation id="1032" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:680  %dz_4_3 = fsub double %p_z_4_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_4_3"/></StgValue>
</operation>

<operation id="1033" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:681  %tmp_35_4_3 = fmul double %dx_4_3, %dx_4_3

]]></Node>
<StgValue><ssdm name="tmp_35_4_3"/></StgValue>
</operation>

<operation id="1034" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:682  %tmp_36_4_3 = fmul double %dy_4_3, %dy_4_3

]]></Node>
<StgValue><ssdm name="tmp_36_4_3"/></StgValue>
</operation>

<operation id="1035" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:696  %dx_4_5 = fsub double %p_x_4_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_4_5"/></StgValue>
</operation>

<operation id="1036" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:697  %dy_4_5 = fsub double %p_y_4_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_4_5"/></StgValue>
</operation>

<operation id="1037" st_id="18" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="1038" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:796  %pre_sqrt_5_1 = fadd double %tmp_37_5_1, %tmp_38_5_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_1"/></StgValue>
</operation>

<operation id="1039" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:812  %tmp_37_5_2 = fadd double %tmp_35_5_2, %tmp_36_5_2

]]></Node>
<StgValue><ssdm name="tmp_37_5_2"/></StgValue>
</operation>

<operation id="1040" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:813  %tmp_38_5_2 = fmul double %dz_5_2, %dz_5_2

]]></Node>
<StgValue><ssdm name="tmp_38_5_2"/></StgValue>
</operation>

<operation id="1041" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:827  %dz_5_3 = fsub double %p_z_5_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_5_3"/></StgValue>
</operation>

<operation id="1042" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:828  %tmp_35_5_3 = fmul double %dx_5_3, %dx_5_3

]]></Node>
<StgValue><ssdm name="tmp_35_5_3"/></StgValue>
</operation>

<operation id="1043" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:829  %tmp_36_5_3 = fmul double %dy_5_3, %dy_5_3

]]></Node>
<StgValue><ssdm name="tmp_36_5_3"/></StgValue>
</operation>

<operation id="1044" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:843  %dx_5_4 = fsub double %p_x_5_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_5_4"/></StgValue>
</operation>

<operation id="1045" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:844  %dy_5_4 = fsub double %p_y_5_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_5_4"/></StgValue>
</operation>

<operation id="1046" st_id="18" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="1047" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:943  %pre_sqrt_6_1 = fadd double %tmp_37_6_1, %tmp_38_6_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_1"/></StgValue>
</operation>

<operation id="1048" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:959  %tmp_37_6_2 = fadd double %tmp_35_6_2, %tmp_36_6_2

]]></Node>
<StgValue><ssdm name="tmp_37_6_2"/></StgValue>
</operation>

<operation id="1049" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:960  %tmp_38_6_2 = fmul double %dz_6_2, %dz_6_2

]]></Node>
<StgValue><ssdm name="tmp_38_6_2"/></StgValue>
</operation>

<operation id="1050" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:974  %dz_6_3 = fsub double %p_z_6_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_6_3"/></StgValue>
</operation>

<operation id="1051" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:975  %tmp_35_6_3 = fmul double %dx_6_3, %dx_6_3

]]></Node>
<StgValue><ssdm name="tmp_35_6_3"/></StgValue>
</operation>

<operation id="1052" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:976  %tmp_36_6_3 = fmul double %dy_6_3, %dy_6_3

]]></Node>
<StgValue><ssdm name="tmp_36_6_3"/></StgValue>
</operation>

<operation id="1053" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:990  %dx_6_4 = fsub double %p_x_6_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_6_4"/></StgValue>
</operation>

<operation id="1054" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:991  %dy_6_4 = fsub double %p_y_6_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_6_4"/></StgValue>
</operation>

<operation id="1055" st_id="18" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="1056" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1090  %pre_sqrt_7_1 = fadd double %tmp_37_7_1, %tmp_38_7_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_1"/></StgValue>
</operation>

<operation id="1057" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1106  %tmp_37_7_2 = fadd double %tmp_35_7_2, %tmp_36_7_2

]]></Node>
<StgValue><ssdm name="tmp_37_7_2"/></StgValue>
</operation>

<operation id="1058" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1107  %tmp_38_7_2 = fmul double %dz_7_2, %dz_7_2

]]></Node>
<StgValue><ssdm name="tmp_38_7_2"/></StgValue>
</operation>

<operation id="1059" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1121  %dz_7_3 = fsub double %p_z_7_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_7_3"/></StgValue>
</operation>

<operation id="1060" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1122  %tmp_35_7_3 = fmul double %dx_7_3, %dx_7_3

]]></Node>
<StgValue><ssdm name="tmp_35_7_3"/></StgValue>
</operation>

<operation id="1061" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1123  %tmp_36_7_3 = fmul double %dy_7_3, %dy_7_3

]]></Node>
<StgValue><ssdm name="tmp_36_7_3"/></StgValue>
</operation>

<operation id="1062" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1137  %dx_7_4 = fsub double %p_x_7_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_7_4"/></StgValue>
</operation>

<operation id="1063" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1138  %dy_7_4 = fsub double %p_y_7_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_7_4"/></StgValue>
</operation>

<operation id="1064" st_id="18" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1238  %pre_sqrt_8_1 = fadd double %tmp_37_8_1, %tmp_38_8_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_1"/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1254  %tmp_37_8_2 = fadd double %tmp_35_8_2, %tmp_36_8_2

]]></Node>
<StgValue><ssdm name="tmp_37_8_2"/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1255  %tmp_38_8_2 = fmul double %dz_8_2, %dz_8_2

]]></Node>
<StgValue><ssdm name="tmp_38_8_2"/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1269  %dz_8_3 = fsub double %p_z_8_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_8_3"/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1270  %tmp_35_8_3 = fmul double %dx_8_3, %dx_8_3

]]></Node>
<StgValue><ssdm name="tmp_35_8_3"/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1271  %tmp_36_8_3 = fmul double %dy_8_3, %dy_8_3

]]></Node>
<StgValue><ssdm name="tmp_36_8_3"/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1285  %dx_8_4 = fsub double %p_x_8_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_8_4"/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1286  %dy_8_4 = fsub double %p_y_8_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_8_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1073" st_id="19" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="1074" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:35  %pre_sqrt_0_2 = fadd double %tmp_37_0_2, %tmp_38_0_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_2"/></StgValue>
</operation>

<operation id="1075" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:55  %tmp_37_0_3 = fadd double %tmp_35_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="tmp_37_0_3"/></StgValue>
</operation>

<operation id="1076" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:56  %tmp_38_0_3 = fmul double %dz_0_3, %dz_0_3

]]></Node>
<StgValue><ssdm name="tmp_38_0_3"/></StgValue>
</operation>

<operation id="1077" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:74  %dz_0_4 = fsub double %p_z_0_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_0_4"/></StgValue>
</operation>

<operation id="1078" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:75  %tmp_35_0_4 = fmul double %dx_0_4, %dx_0_4

]]></Node>
<StgValue><ssdm name="tmp_35_0_4"/></StgValue>
</operation>

<operation id="1079" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:76  %tmp_36_0_4 = fmul double %dy_0_4, %dy_0_4

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>

<operation id="1080" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:92  %dx_0_5 = fsub double %p_x_0_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_0_5"/></StgValue>
</operation>

<operation id="1081" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:94  %dy_0_5 = fsub double %p_y_0_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_0_5"/></StgValue>
</operation>

<operation id="1082" st_id="19" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="1083" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:208  %pre_sqrt_1_2 = fadd double %tmp_37_1_2, %tmp_38_1_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_2"/></StgValue>
</operation>

<operation id="1084" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:224  %tmp_37_1_3 = fadd double %tmp_35_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="tmp_37_1_3"/></StgValue>
</operation>

<operation id="1085" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:225  %tmp_38_1_3 = fmul double %dz_1_3, %dz_1_3

]]></Node>
<StgValue><ssdm name="tmp_38_1_3"/></StgValue>
</operation>

<operation id="1086" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:239  %dz_1_4 = fsub double %p_z_1_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_1_4"/></StgValue>
</operation>

<operation id="1087" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:240  %tmp_35_1_4 = fmul double %dx_1_4, %dx_1_4

]]></Node>
<StgValue><ssdm name="tmp_35_1_4"/></StgValue>
</operation>

<operation id="1088" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:241  %tmp_36_1_4 = fmul double %dy_1_4, %dy_1_4

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>

<operation id="1089" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:255  %dx_1_5 = fsub double %p_x_1_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_1_5"/></StgValue>
</operation>

<operation id="1090" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:256  %dy_1_5 = fsub double %p_y_1_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_1_5"/></StgValue>
</operation>

<operation id="1091" st_id="19" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="1092" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:355  %pre_sqrt_2_1 = fadd double %tmp_37_2_1, %tmp_38_2_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_1"/></StgValue>
</operation>

<operation id="1093" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:371  %tmp_37_2_3 = fadd double %tmp_35_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="tmp_37_2_3"/></StgValue>
</operation>

<operation id="1094" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:372  %tmp_38_2_3 = fmul double %dz_2_3, %dz_2_3

]]></Node>
<StgValue><ssdm name="tmp_38_2_3"/></StgValue>
</operation>

<operation id="1095" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:386  %dz_2_4 = fsub double %p_z_2_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_2_4"/></StgValue>
</operation>

<operation id="1096" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:387  %tmp_35_2_4 = fmul double %dx_2_4, %dx_2_4

]]></Node>
<StgValue><ssdm name="tmp_35_2_4"/></StgValue>
</operation>

<operation id="1097" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:388  %tmp_36_2_4 = fmul double %dy_2_4, %dy_2_4

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>

<operation id="1098" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:402  %dx_2_5 = fsub double %p_x_2_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_2_5"/></StgValue>
</operation>

<operation id="1099" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:403  %dy_2_5 = fsub double %p_y_2_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_2_5"/></StgValue>
</operation>

<operation id="1100" st_id="19" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="1101" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:502  %pre_sqrt_3_1 = fadd double %tmp_37_3_1, %tmp_38_3_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_1"/></StgValue>
</operation>

<operation id="1102" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:518  %tmp_37_3_2 = fadd double %tmp_35_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="tmp_37_3_2"/></StgValue>
</operation>

<operation id="1103" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:519  %tmp_38_3_2 = fmul double %dz_3_2, %dz_3_2

]]></Node>
<StgValue><ssdm name="tmp_38_3_2"/></StgValue>
</operation>

<operation id="1104" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:533  %dz_3_4 = fsub double %p_z_3_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_3_4"/></StgValue>
</operation>

<operation id="1105" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:534  %tmp_35_3_4 = fmul double %dx_3_4, %dx_3_4

]]></Node>
<StgValue><ssdm name="tmp_35_3_4"/></StgValue>
</operation>

<operation id="1106" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:535  %tmp_36_3_4 = fmul double %dy_3_4, %dy_3_4

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>

<operation id="1107" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:549  %dx_3_5 = fsub double %p_x_3_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_3_5"/></StgValue>
</operation>

<operation id="1108" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:550  %dy_3_5 = fsub double %p_y_3_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_3_5"/></StgValue>
</operation>

<operation id="1109" st_id="19" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="1110" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:649  %pre_sqrt_4_1 = fadd double %tmp_37_4_1, %tmp_38_4_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_1"/></StgValue>
</operation>

<operation id="1111" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:665  %tmp_37_4_2 = fadd double %tmp_35_4_2, %tmp_36_4_2

]]></Node>
<StgValue><ssdm name="tmp_37_4_2"/></StgValue>
</operation>

<operation id="1112" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:666  %tmp_38_4_2 = fmul double %dz_4_2, %dz_4_2

]]></Node>
<StgValue><ssdm name="tmp_38_4_2"/></StgValue>
</operation>

<operation id="1113" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:680  %dz_4_3 = fsub double %p_z_4_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_4_3"/></StgValue>
</operation>

<operation id="1114" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:681  %tmp_35_4_3 = fmul double %dx_4_3, %dx_4_3

]]></Node>
<StgValue><ssdm name="tmp_35_4_3"/></StgValue>
</operation>

<operation id="1115" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:682  %tmp_36_4_3 = fmul double %dy_4_3, %dy_4_3

]]></Node>
<StgValue><ssdm name="tmp_36_4_3"/></StgValue>
</operation>

<operation id="1116" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:696  %dx_4_5 = fsub double %p_x_4_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_4_5"/></StgValue>
</operation>

<operation id="1117" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:697  %dy_4_5 = fsub double %p_y_4_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_4_5"/></StgValue>
</operation>

<operation id="1118" st_id="19" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="1119" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:796  %pre_sqrt_5_1 = fadd double %tmp_37_5_1, %tmp_38_5_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_1"/></StgValue>
</operation>

<operation id="1120" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:812  %tmp_37_5_2 = fadd double %tmp_35_5_2, %tmp_36_5_2

]]></Node>
<StgValue><ssdm name="tmp_37_5_2"/></StgValue>
</operation>

<operation id="1121" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:813  %tmp_38_5_2 = fmul double %dz_5_2, %dz_5_2

]]></Node>
<StgValue><ssdm name="tmp_38_5_2"/></StgValue>
</operation>

<operation id="1122" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:827  %dz_5_3 = fsub double %p_z_5_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_5_3"/></StgValue>
</operation>

<operation id="1123" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:828  %tmp_35_5_3 = fmul double %dx_5_3, %dx_5_3

]]></Node>
<StgValue><ssdm name="tmp_35_5_3"/></StgValue>
</operation>

<operation id="1124" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:829  %tmp_36_5_3 = fmul double %dy_5_3, %dy_5_3

]]></Node>
<StgValue><ssdm name="tmp_36_5_3"/></StgValue>
</operation>

<operation id="1125" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:843  %dx_5_4 = fsub double %p_x_5_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_5_4"/></StgValue>
</operation>

<operation id="1126" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:844  %dy_5_4 = fsub double %p_y_5_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_5_4"/></StgValue>
</operation>

<operation id="1127" st_id="19" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="1128" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:943  %pre_sqrt_6_1 = fadd double %tmp_37_6_1, %tmp_38_6_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_1"/></StgValue>
</operation>

<operation id="1129" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:959  %tmp_37_6_2 = fadd double %tmp_35_6_2, %tmp_36_6_2

]]></Node>
<StgValue><ssdm name="tmp_37_6_2"/></StgValue>
</operation>

<operation id="1130" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:960  %tmp_38_6_2 = fmul double %dz_6_2, %dz_6_2

]]></Node>
<StgValue><ssdm name="tmp_38_6_2"/></StgValue>
</operation>

<operation id="1131" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:974  %dz_6_3 = fsub double %p_z_6_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_6_3"/></StgValue>
</operation>

<operation id="1132" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:975  %tmp_35_6_3 = fmul double %dx_6_3, %dx_6_3

]]></Node>
<StgValue><ssdm name="tmp_35_6_3"/></StgValue>
</operation>

<operation id="1133" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:976  %tmp_36_6_3 = fmul double %dy_6_3, %dy_6_3

]]></Node>
<StgValue><ssdm name="tmp_36_6_3"/></StgValue>
</operation>

<operation id="1134" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:990  %dx_6_4 = fsub double %p_x_6_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_6_4"/></StgValue>
</operation>

<operation id="1135" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:991  %dy_6_4 = fsub double %p_y_6_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_6_4"/></StgValue>
</operation>

<operation id="1136" st_id="19" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="1137" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1090  %pre_sqrt_7_1 = fadd double %tmp_37_7_1, %tmp_38_7_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_1"/></StgValue>
</operation>

<operation id="1138" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1106  %tmp_37_7_2 = fadd double %tmp_35_7_2, %tmp_36_7_2

]]></Node>
<StgValue><ssdm name="tmp_37_7_2"/></StgValue>
</operation>

<operation id="1139" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1107  %tmp_38_7_2 = fmul double %dz_7_2, %dz_7_2

]]></Node>
<StgValue><ssdm name="tmp_38_7_2"/></StgValue>
</operation>

<operation id="1140" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1121  %dz_7_3 = fsub double %p_z_7_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_7_3"/></StgValue>
</operation>

<operation id="1141" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1122  %tmp_35_7_3 = fmul double %dx_7_3, %dx_7_3

]]></Node>
<StgValue><ssdm name="tmp_35_7_3"/></StgValue>
</operation>

<operation id="1142" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1123  %tmp_36_7_3 = fmul double %dy_7_3, %dy_7_3

]]></Node>
<StgValue><ssdm name="tmp_36_7_3"/></StgValue>
</operation>

<operation id="1143" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1137  %dx_7_4 = fsub double %p_x_7_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_7_4"/></StgValue>
</operation>

<operation id="1144" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1138  %dy_7_4 = fsub double %p_y_7_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_7_4"/></StgValue>
</operation>

<operation id="1145" st_id="19" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="1146" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1238  %pre_sqrt_8_1 = fadd double %tmp_37_8_1, %tmp_38_8_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_1"/></StgValue>
</operation>

<operation id="1147" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1254  %tmp_37_8_2 = fadd double %tmp_35_8_2, %tmp_36_8_2

]]></Node>
<StgValue><ssdm name="tmp_37_8_2"/></StgValue>
</operation>

<operation id="1148" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1255  %tmp_38_8_2 = fmul double %dz_8_2, %dz_8_2

]]></Node>
<StgValue><ssdm name="tmp_38_8_2"/></StgValue>
</operation>

<operation id="1149" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1269  %dz_8_3 = fsub double %p_z_8_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_8_3"/></StgValue>
</operation>

<operation id="1150" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1270  %tmp_35_8_3 = fmul double %dx_8_3, %dx_8_3

]]></Node>
<StgValue><ssdm name="tmp_35_8_3"/></StgValue>
</operation>

<operation id="1151" st_id="19" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1271  %tmp_36_8_3 = fmul double %dy_8_3, %dy_8_3

]]></Node>
<StgValue><ssdm name="tmp_36_8_3"/></StgValue>
</operation>

<operation id="1152" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1285  %dx_8_4 = fsub double %p_x_8_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_8_4"/></StgValue>
</operation>

<operation id="1153" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1286  %dy_8_4 = fsub double %p_y_8_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_8_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1154" st_id="20" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="1155" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:35  %pre_sqrt_0_2 = fadd double %tmp_37_0_2, %tmp_38_0_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_2"/></StgValue>
</operation>

<operation id="1156" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:55  %tmp_37_0_3 = fadd double %tmp_35_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="tmp_37_0_3"/></StgValue>
</operation>

<operation id="1157" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:56  %tmp_38_0_3 = fmul double %dz_0_3, %dz_0_3

]]></Node>
<StgValue><ssdm name="tmp_38_0_3"/></StgValue>
</operation>

<operation id="1158" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:74  %dz_0_4 = fsub double %p_z_0_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_0_4"/></StgValue>
</operation>

<operation id="1159" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:75  %tmp_35_0_4 = fmul double %dx_0_4, %dx_0_4

]]></Node>
<StgValue><ssdm name="tmp_35_0_4"/></StgValue>
</operation>

<operation id="1160" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:76  %tmp_36_0_4 = fmul double %dy_0_4, %dy_0_4

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>

<operation id="1161" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:92  %dx_0_5 = fsub double %p_x_0_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_0_5"/></StgValue>
</operation>

<operation id="1162" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:94  %dy_0_5 = fsub double %p_y_0_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_0_5"/></StgValue>
</operation>

<operation id="1163" st_id="20" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="1164" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:208  %pre_sqrt_1_2 = fadd double %tmp_37_1_2, %tmp_38_1_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_2"/></StgValue>
</operation>

<operation id="1165" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:224  %tmp_37_1_3 = fadd double %tmp_35_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="tmp_37_1_3"/></StgValue>
</operation>

<operation id="1166" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:225  %tmp_38_1_3 = fmul double %dz_1_3, %dz_1_3

]]></Node>
<StgValue><ssdm name="tmp_38_1_3"/></StgValue>
</operation>

<operation id="1167" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:239  %dz_1_4 = fsub double %p_z_1_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_1_4"/></StgValue>
</operation>

<operation id="1168" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:240  %tmp_35_1_4 = fmul double %dx_1_4, %dx_1_4

]]></Node>
<StgValue><ssdm name="tmp_35_1_4"/></StgValue>
</operation>

<operation id="1169" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:241  %tmp_36_1_4 = fmul double %dy_1_4, %dy_1_4

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>

<operation id="1170" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:255  %dx_1_5 = fsub double %p_x_1_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_1_5"/></StgValue>
</operation>

<operation id="1171" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:256  %dy_1_5 = fsub double %p_y_1_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_1_5"/></StgValue>
</operation>

<operation id="1172" st_id="20" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="1173" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:355  %pre_sqrt_2_1 = fadd double %tmp_37_2_1, %tmp_38_2_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_1"/></StgValue>
</operation>

<operation id="1174" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:371  %tmp_37_2_3 = fadd double %tmp_35_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="tmp_37_2_3"/></StgValue>
</operation>

<operation id="1175" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:372  %tmp_38_2_3 = fmul double %dz_2_3, %dz_2_3

]]></Node>
<StgValue><ssdm name="tmp_38_2_3"/></StgValue>
</operation>

<operation id="1176" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:386  %dz_2_4 = fsub double %p_z_2_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_2_4"/></StgValue>
</operation>

<operation id="1177" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:387  %tmp_35_2_4 = fmul double %dx_2_4, %dx_2_4

]]></Node>
<StgValue><ssdm name="tmp_35_2_4"/></StgValue>
</operation>

<operation id="1178" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:388  %tmp_36_2_4 = fmul double %dy_2_4, %dy_2_4

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>

<operation id="1179" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:402  %dx_2_5 = fsub double %p_x_2_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_2_5"/></StgValue>
</operation>

<operation id="1180" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:403  %dy_2_5 = fsub double %p_y_2_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_2_5"/></StgValue>
</operation>

<operation id="1181" st_id="20" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="1182" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:502  %pre_sqrt_3_1 = fadd double %tmp_37_3_1, %tmp_38_3_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_1"/></StgValue>
</operation>

<operation id="1183" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:518  %tmp_37_3_2 = fadd double %tmp_35_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="tmp_37_3_2"/></StgValue>
</operation>

<operation id="1184" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:519  %tmp_38_3_2 = fmul double %dz_3_2, %dz_3_2

]]></Node>
<StgValue><ssdm name="tmp_38_3_2"/></StgValue>
</operation>

<operation id="1185" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:533  %dz_3_4 = fsub double %p_z_3_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_3_4"/></StgValue>
</operation>

<operation id="1186" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:534  %tmp_35_3_4 = fmul double %dx_3_4, %dx_3_4

]]></Node>
<StgValue><ssdm name="tmp_35_3_4"/></StgValue>
</operation>

<operation id="1187" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:535  %tmp_36_3_4 = fmul double %dy_3_4, %dy_3_4

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>

<operation id="1188" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:549  %dx_3_5 = fsub double %p_x_3_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_3_5"/></StgValue>
</operation>

<operation id="1189" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:550  %dy_3_5 = fsub double %p_y_3_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_3_5"/></StgValue>
</operation>

<operation id="1190" st_id="20" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="1191" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:649  %pre_sqrt_4_1 = fadd double %tmp_37_4_1, %tmp_38_4_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_1"/></StgValue>
</operation>

<operation id="1192" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:665  %tmp_37_4_2 = fadd double %tmp_35_4_2, %tmp_36_4_2

]]></Node>
<StgValue><ssdm name="tmp_37_4_2"/></StgValue>
</operation>

<operation id="1193" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:666  %tmp_38_4_2 = fmul double %dz_4_2, %dz_4_2

]]></Node>
<StgValue><ssdm name="tmp_38_4_2"/></StgValue>
</operation>

<operation id="1194" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:680  %dz_4_3 = fsub double %p_z_4_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_4_3"/></StgValue>
</operation>

<operation id="1195" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:681  %tmp_35_4_3 = fmul double %dx_4_3, %dx_4_3

]]></Node>
<StgValue><ssdm name="tmp_35_4_3"/></StgValue>
</operation>

<operation id="1196" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:682  %tmp_36_4_3 = fmul double %dy_4_3, %dy_4_3

]]></Node>
<StgValue><ssdm name="tmp_36_4_3"/></StgValue>
</operation>

<operation id="1197" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:696  %dx_4_5 = fsub double %p_x_4_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_4_5"/></StgValue>
</operation>

<operation id="1198" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:697  %dy_4_5 = fsub double %p_y_4_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_4_5"/></StgValue>
</operation>

<operation id="1199" st_id="20" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="1200" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:796  %pre_sqrt_5_1 = fadd double %tmp_37_5_1, %tmp_38_5_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_1"/></StgValue>
</operation>

<operation id="1201" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:812  %tmp_37_5_2 = fadd double %tmp_35_5_2, %tmp_36_5_2

]]></Node>
<StgValue><ssdm name="tmp_37_5_2"/></StgValue>
</operation>

<operation id="1202" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:813  %tmp_38_5_2 = fmul double %dz_5_2, %dz_5_2

]]></Node>
<StgValue><ssdm name="tmp_38_5_2"/></StgValue>
</operation>

<operation id="1203" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:827  %dz_5_3 = fsub double %p_z_5_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_5_3"/></StgValue>
</operation>

<operation id="1204" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:828  %tmp_35_5_3 = fmul double %dx_5_3, %dx_5_3

]]></Node>
<StgValue><ssdm name="tmp_35_5_3"/></StgValue>
</operation>

<operation id="1205" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:829  %tmp_36_5_3 = fmul double %dy_5_3, %dy_5_3

]]></Node>
<StgValue><ssdm name="tmp_36_5_3"/></StgValue>
</operation>

<operation id="1206" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:843  %dx_5_4 = fsub double %p_x_5_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_5_4"/></StgValue>
</operation>

<operation id="1207" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:844  %dy_5_4 = fsub double %p_y_5_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_5_4"/></StgValue>
</operation>

<operation id="1208" st_id="20" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="1209" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:943  %pre_sqrt_6_1 = fadd double %tmp_37_6_1, %tmp_38_6_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_1"/></StgValue>
</operation>

<operation id="1210" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:959  %tmp_37_6_2 = fadd double %tmp_35_6_2, %tmp_36_6_2

]]></Node>
<StgValue><ssdm name="tmp_37_6_2"/></StgValue>
</operation>

<operation id="1211" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:960  %tmp_38_6_2 = fmul double %dz_6_2, %dz_6_2

]]></Node>
<StgValue><ssdm name="tmp_38_6_2"/></StgValue>
</operation>

<operation id="1212" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:974  %dz_6_3 = fsub double %p_z_6_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_6_3"/></StgValue>
</operation>

<operation id="1213" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:975  %tmp_35_6_3 = fmul double %dx_6_3, %dx_6_3

]]></Node>
<StgValue><ssdm name="tmp_35_6_3"/></StgValue>
</operation>

<operation id="1214" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:976  %tmp_36_6_3 = fmul double %dy_6_3, %dy_6_3

]]></Node>
<StgValue><ssdm name="tmp_36_6_3"/></StgValue>
</operation>

<operation id="1215" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:990  %dx_6_4 = fsub double %p_x_6_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_6_4"/></StgValue>
</operation>

<operation id="1216" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:991  %dy_6_4 = fsub double %p_y_6_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_6_4"/></StgValue>
</operation>

<operation id="1217" st_id="20" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="1218" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1090  %pre_sqrt_7_1 = fadd double %tmp_37_7_1, %tmp_38_7_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_1"/></StgValue>
</operation>

<operation id="1219" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1106  %tmp_37_7_2 = fadd double %tmp_35_7_2, %tmp_36_7_2

]]></Node>
<StgValue><ssdm name="tmp_37_7_2"/></StgValue>
</operation>

<operation id="1220" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1107  %tmp_38_7_2 = fmul double %dz_7_2, %dz_7_2

]]></Node>
<StgValue><ssdm name="tmp_38_7_2"/></StgValue>
</operation>

<operation id="1221" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1121  %dz_7_3 = fsub double %p_z_7_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_7_3"/></StgValue>
</operation>

<operation id="1222" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1122  %tmp_35_7_3 = fmul double %dx_7_3, %dx_7_3

]]></Node>
<StgValue><ssdm name="tmp_35_7_3"/></StgValue>
</operation>

<operation id="1223" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1123  %tmp_36_7_3 = fmul double %dy_7_3, %dy_7_3

]]></Node>
<StgValue><ssdm name="tmp_36_7_3"/></StgValue>
</operation>

<operation id="1224" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1137  %dx_7_4 = fsub double %p_x_7_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_7_4"/></StgValue>
</operation>

<operation id="1225" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1138  %dy_7_4 = fsub double %p_y_7_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_7_4"/></StgValue>
</operation>

<operation id="1226" st_id="20" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="1227" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1238  %pre_sqrt_8_1 = fadd double %tmp_37_8_1, %tmp_38_8_1

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_1"/></StgValue>
</operation>

<operation id="1228" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1254  %tmp_37_8_2 = fadd double %tmp_35_8_2, %tmp_36_8_2

]]></Node>
<StgValue><ssdm name="tmp_37_8_2"/></StgValue>
</operation>

<operation id="1229" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1255  %tmp_38_8_2 = fmul double %dz_8_2, %dz_8_2

]]></Node>
<StgValue><ssdm name="tmp_38_8_2"/></StgValue>
</operation>

<operation id="1230" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1269  %dz_8_3 = fsub double %p_z_8_load, %p_z_3_load

]]></Node>
<StgValue><ssdm name="dz_8_3"/></StgValue>
</operation>

<operation id="1231" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1270  %tmp_35_8_3 = fmul double %dx_8_3, %dx_8_3

]]></Node>
<StgValue><ssdm name="tmp_35_8_3"/></StgValue>
</operation>

<operation id="1232" st_id="20" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1271  %tmp_36_8_3 = fmul double %dy_8_3, %dy_8_3

]]></Node>
<StgValue><ssdm name="tmp_36_8_3"/></StgValue>
</operation>

<operation id="1233" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1285  %dx_8_4 = fsub double %p_x_8_load, %p_x_4_load

]]></Node>
<StgValue><ssdm name="dx_8_4"/></StgValue>
</operation>

<operation id="1234" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1286  %dy_8_4 = fsub double %p_y_8_load, %p_y_4_load

]]></Node>
<StgValue><ssdm name="dy_8_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1235" st_id="21" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="1236" st_id="21" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="1237" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:57  %pre_sqrt_0_3 = fadd double %tmp_37_0_3, %tmp_38_0_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_3"/></StgValue>
</operation>

<operation id="1238" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:77  %tmp_37_0_4 = fadd double %tmp_35_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="tmp_37_0_4"/></StgValue>
</operation>

<operation id="1239" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:78  %tmp_38_0_4 = fmul double %dz_0_4, %dz_0_4

]]></Node>
<StgValue><ssdm name="tmp_38_0_4"/></StgValue>
</operation>

<operation id="1240" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:96  %dz_0_5 = fsub double %p_z_0_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_0_5"/></StgValue>
</operation>

<operation id="1241" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:97  %tmp_35_0_5 = fmul double %dx_0_5, %dx_0_5

]]></Node>
<StgValue><ssdm name="tmp_35_0_5"/></StgValue>
</operation>

<operation id="1242" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:98  %tmp_36_0_5 = fmul double %dy_0_5, %dy_0_5

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>

<operation id="1243" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:114  %dx_0_6 = fsub double %p_x_0_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_0_6"/></StgValue>
</operation>

<operation id="1244" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:116  %dy_0_6 = fsub double %p_y_0_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_0_6"/></StgValue>
</operation>

<operation id="1245" st_id="21" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="1246" st_id="21" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="1247" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:226  %pre_sqrt_1_3 = fadd double %tmp_37_1_3, %tmp_38_1_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_3"/></StgValue>
</operation>

<operation id="1248" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:242  %tmp_37_1_4 = fadd double %tmp_35_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="tmp_37_1_4"/></StgValue>
</operation>

<operation id="1249" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:243  %tmp_38_1_4 = fmul double %dz_1_4, %dz_1_4

]]></Node>
<StgValue><ssdm name="tmp_38_1_4"/></StgValue>
</operation>

<operation id="1250" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:257  %dz_1_5 = fsub double %p_z_1_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_1_5"/></StgValue>
</operation>

<operation id="1251" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:258  %tmp_35_1_5 = fmul double %dx_1_5, %dx_1_5

]]></Node>
<StgValue><ssdm name="tmp_35_1_5"/></StgValue>
</operation>

<operation id="1252" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:259  %tmp_36_1_5 = fmul double %dy_1_5, %dy_1_5

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>

<operation id="1253" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:273  %dx_1_6 = fsub double %p_x_1_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_1_6"/></StgValue>
</operation>

<operation id="1254" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:274  %dy_1_6 = fsub double %p_y_1_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_1_6"/></StgValue>
</operation>

<operation id="1255" st_id="21" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="1256" st_id="21" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="1257" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:373  %pre_sqrt_2_3 = fadd double %tmp_37_2_3, %tmp_38_2_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_3"/></StgValue>
</operation>

<operation id="1258" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:389  %tmp_37_2_4 = fadd double %tmp_35_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="tmp_37_2_4"/></StgValue>
</operation>

<operation id="1259" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:390  %tmp_38_2_4 = fmul double %dz_2_4, %dz_2_4

]]></Node>
<StgValue><ssdm name="tmp_38_2_4"/></StgValue>
</operation>

<operation id="1260" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:404  %dz_2_5 = fsub double %p_z_2_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_2_5"/></StgValue>
</operation>

<operation id="1261" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:405  %tmp_35_2_5 = fmul double %dx_2_5, %dx_2_5

]]></Node>
<StgValue><ssdm name="tmp_35_2_5"/></StgValue>
</operation>

<operation id="1262" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:406  %tmp_36_2_5 = fmul double %dy_2_5, %dy_2_5

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>

<operation id="1263" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:420  %dx_2_6 = fsub double %p_x_2_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_2_6"/></StgValue>
</operation>

<operation id="1264" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:421  %dy_2_6 = fsub double %p_y_2_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_2_6"/></StgValue>
</operation>

<operation id="1265" st_id="21" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="1266" st_id="21" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="1267" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:520  %pre_sqrt_3_2 = fadd double %tmp_37_3_2, %tmp_38_3_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_2"/></StgValue>
</operation>

<operation id="1268" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:536  %tmp_37_3_4 = fadd double %tmp_35_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="tmp_37_3_4"/></StgValue>
</operation>

<operation id="1269" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:537  %tmp_38_3_4 = fmul double %dz_3_4, %dz_3_4

]]></Node>
<StgValue><ssdm name="tmp_38_3_4"/></StgValue>
</operation>

<operation id="1270" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:551  %dz_3_5 = fsub double %p_z_3_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_3_5"/></StgValue>
</operation>

<operation id="1271" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:552  %tmp_35_3_5 = fmul double %dx_3_5, %dx_3_5

]]></Node>
<StgValue><ssdm name="tmp_35_3_5"/></StgValue>
</operation>

<operation id="1272" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:553  %tmp_36_3_5 = fmul double %dy_3_5, %dy_3_5

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>

<operation id="1273" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:567  %dx_3_6 = fsub double %p_x_3_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_3_6"/></StgValue>
</operation>

<operation id="1274" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:568  %dy_3_6 = fsub double %p_y_3_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_3_6"/></StgValue>
</operation>

<operation id="1275" st_id="21" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="1276" st_id="21" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="1277" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:667  %pre_sqrt_4_2 = fadd double %tmp_37_4_2, %tmp_38_4_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_2"/></StgValue>
</operation>

<operation id="1278" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:683  %tmp_37_4_3 = fadd double %tmp_35_4_3, %tmp_36_4_3

]]></Node>
<StgValue><ssdm name="tmp_37_4_3"/></StgValue>
</operation>

<operation id="1279" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:684  %tmp_38_4_3 = fmul double %dz_4_3, %dz_4_3

]]></Node>
<StgValue><ssdm name="tmp_38_4_3"/></StgValue>
</operation>

<operation id="1280" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:698  %dz_4_5 = fsub double %p_z_4_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_4_5"/></StgValue>
</operation>

<operation id="1281" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:699  %tmp_35_4_5 = fmul double %dx_4_5, %dx_4_5

]]></Node>
<StgValue><ssdm name="tmp_35_4_5"/></StgValue>
</operation>

<operation id="1282" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:700  %tmp_36_4_5 = fmul double %dy_4_5, %dy_4_5

]]></Node>
<StgValue><ssdm name="tmp_36_4_5"/></StgValue>
</operation>

<operation id="1283" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:714  %dx_4_6 = fsub double %p_x_4_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_4_6"/></StgValue>
</operation>

<operation id="1284" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:715  %dy_4_6 = fsub double %p_y_4_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_4_6"/></StgValue>
</operation>

<operation id="1285" st_id="21" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="1286" st_id="21" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="1287" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:814  %pre_sqrt_5_2 = fadd double %tmp_37_5_2, %tmp_38_5_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_2"/></StgValue>
</operation>

<operation id="1288" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:830  %tmp_37_5_3 = fadd double %tmp_35_5_3, %tmp_36_5_3

]]></Node>
<StgValue><ssdm name="tmp_37_5_3"/></StgValue>
</operation>

<operation id="1289" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:831  %tmp_38_5_3 = fmul double %dz_5_3, %dz_5_3

]]></Node>
<StgValue><ssdm name="tmp_38_5_3"/></StgValue>
</operation>

<operation id="1290" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:845  %dz_5_4 = fsub double %p_z_5_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_5_4"/></StgValue>
</operation>

<operation id="1291" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:846  %tmp_35_5_4 = fmul double %dx_5_4, %dx_5_4

]]></Node>
<StgValue><ssdm name="tmp_35_5_4"/></StgValue>
</operation>

<operation id="1292" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:847  %tmp_36_5_4 = fmul double %dy_5_4, %dy_5_4

]]></Node>
<StgValue><ssdm name="tmp_36_5_4"/></StgValue>
</operation>

<operation id="1293" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:861  %dx_5_6 = fsub double %p_x_5_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_5_6"/></StgValue>
</operation>

<operation id="1294" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:862  %dy_5_6 = fsub double %p_y_5_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_5_6"/></StgValue>
</operation>

<operation id="1295" st_id="21" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="1296" st_id="21" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="1297" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:961  %pre_sqrt_6_2 = fadd double %tmp_37_6_2, %tmp_38_6_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_2"/></StgValue>
</operation>

<operation id="1298" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:977  %tmp_37_6_3 = fadd double %tmp_35_6_3, %tmp_36_6_3

]]></Node>
<StgValue><ssdm name="tmp_37_6_3"/></StgValue>
</operation>

<operation id="1299" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:978  %tmp_38_6_3 = fmul double %dz_6_3, %dz_6_3

]]></Node>
<StgValue><ssdm name="tmp_38_6_3"/></StgValue>
</operation>

<operation id="1300" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:992  %dz_6_4 = fsub double %p_z_6_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_6_4"/></StgValue>
</operation>

<operation id="1301" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:993  %tmp_35_6_4 = fmul double %dx_6_4, %dx_6_4

]]></Node>
<StgValue><ssdm name="tmp_35_6_4"/></StgValue>
</operation>

<operation id="1302" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:994  %tmp_36_6_4 = fmul double %dy_6_4, %dy_6_4

]]></Node>
<StgValue><ssdm name="tmp_36_6_4"/></StgValue>
</operation>

<operation id="1303" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1008  %dx_6_5 = fsub double %p_x_6_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_6_5"/></StgValue>
</operation>

<operation id="1304" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1009  %dy_6_5 = fsub double %p_y_6_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_6_5"/></StgValue>
</operation>

<operation id="1305" st_id="21" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="1306" st_id="21" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="1307" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1108  %pre_sqrt_7_2 = fadd double %tmp_37_7_2, %tmp_38_7_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_2"/></StgValue>
</operation>

<operation id="1308" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1124  %tmp_37_7_3 = fadd double %tmp_35_7_3, %tmp_36_7_3

]]></Node>
<StgValue><ssdm name="tmp_37_7_3"/></StgValue>
</operation>

<operation id="1309" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1125  %tmp_38_7_3 = fmul double %dz_7_3, %dz_7_3

]]></Node>
<StgValue><ssdm name="tmp_38_7_3"/></StgValue>
</operation>

<operation id="1310" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1139  %dz_7_4 = fsub double %p_z_7_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_7_4"/></StgValue>
</operation>

<operation id="1311" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1140  %tmp_35_7_4 = fmul double %dx_7_4, %dx_7_4

]]></Node>
<StgValue><ssdm name="tmp_35_7_4"/></StgValue>
</operation>

<operation id="1312" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1141  %tmp_36_7_4 = fmul double %dy_7_4, %dy_7_4

]]></Node>
<StgValue><ssdm name="tmp_36_7_4"/></StgValue>
</operation>

<operation id="1313" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1155  %dx_7_5 = fsub double %p_x_7_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_7_5"/></StgValue>
</operation>

<operation id="1314" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1156  %dy_7_5 = fsub double %p_y_7_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_7_5"/></StgValue>
</operation>

<operation id="1315" st_id="21" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="1316" st_id="21" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="1317" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1256  %pre_sqrt_8_2 = fadd double %tmp_37_8_2, %tmp_38_8_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_2"/></StgValue>
</operation>

<operation id="1318" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1272  %tmp_37_8_3 = fadd double %tmp_35_8_3, %tmp_36_8_3

]]></Node>
<StgValue><ssdm name="tmp_37_8_3"/></StgValue>
</operation>

<operation id="1319" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1273  %tmp_38_8_3 = fmul double %dz_8_3, %dz_8_3

]]></Node>
<StgValue><ssdm name="tmp_38_8_3"/></StgValue>
</operation>

<operation id="1320" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1287  %dz_8_4 = fsub double %p_z_8_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_8_4"/></StgValue>
</operation>

<operation id="1321" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1288  %tmp_35_8_4 = fmul double %dx_8_4, %dx_8_4

]]></Node>
<StgValue><ssdm name="tmp_35_8_4"/></StgValue>
</operation>

<operation id="1322" st_id="21" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1289  %tmp_36_8_4 = fmul double %dy_8_4, %dy_8_4

]]></Node>
<StgValue><ssdm name="tmp_36_8_4"/></StgValue>
</operation>

<operation id="1323" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1303  %dx_8_5 = fsub double %p_x_8_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_8_5"/></StgValue>
</operation>

<operation id="1324" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1304  %dy_8_5 = fsub double %p_y_8_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_8_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1325" st_id="22" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="1326" st_id="22" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="1327" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:57  %pre_sqrt_0_3 = fadd double %tmp_37_0_3, %tmp_38_0_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_3"/></StgValue>
</operation>

<operation id="1328" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:77  %tmp_37_0_4 = fadd double %tmp_35_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="tmp_37_0_4"/></StgValue>
</operation>

<operation id="1329" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:78  %tmp_38_0_4 = fmul double %dz_0_4, %dz_0_4

]]></Node>
<StgValue><ssdm name="tmp_38_0_4"/></StgValue>
</operation>

<operation id="1330" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:96  %dz_0_5 = fsub double %p_z_0_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_0_5"/></StgValue>
</operation>

<operation id="1331" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:97  %tmp_35_0_5 = fmul double %dx_0_5, %dx_0_5

]]></Node>
<StgValue><ssdm name="tmp_35_0_5"/></StgValue>
</operation>

<operation id="1332" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:98  %tmp_36_0_5 = fmul double %dy_0_5, %dy_0_5

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>

<operation id="1333" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:114  %dx_0_6 = fsub double %p_x_0_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_0_6"/></StgValue>
</operation>

<operation id="1334" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:116  %dy_0_6 = fsub double %p_y_0_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_0_6"/></StgValue>
</operation>

<operation id="1335" st_id="22" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="1336" st_id="22" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="1337" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:226  %pre_sqrt_1_3 = fadd double %tmp_37_1_3, %tmp_38_1_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_3"/></StgValue>
</operation>

<operation id="1338" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:242  %tmp_37_1_4 = fadd double %tmp_35_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="tmp_37_1_4"/></StgValue>
</operation>

<operation id="1339" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:243  %tmp_38_1_4 = fmul double %dz_1_4, %dz_1_4

]]></Node>
<StgValue><ssdm name="tmp_38_1_4"/></StgValue>
</operation>

<operation id="1340" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:257  %dz_1_5 = fsub double %p_z_1_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_1_5"/></StgValue>
</operation>

<operation id="1341" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:258  %tmp_35_1_5 = fmul double %dx_1_5, %dx_1_5

]]></Node>
<StgValue><ssdm name="tmp_35_1_5"/></StgValue>
</operation>

<operation id="1342" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:259  %tmp_36_1_5 = fmul double %dy_1_5, %dy_1_5

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>

<operation id="1343" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:273  %dx_1_6 = fsub double %p_x_1_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_1_6"/></StgValue>
</operation>

<operation id="1344" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:274  %dy_1_6 = fsub double %p_y_1_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_1_6"/></StgValue>
</operation>

<operation id="1345" st_id="22" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="1346" st_id="22" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="1347" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:373  %pre_sqrt_2_3 = fadd double %tmp_37_2_3, %tmp_38_2_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_3"/></StgValue>
</operation>

<operation id="1348" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:389  %tmp_37_2_4 = fadd double %tmp_35_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="tmp_37_2_4"/></StgValue>
</operation>

<operation id="1349" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:390  %tmp_38_2_4 = fmul double %dz_2_4, %dz_2_4

]]></Node>
<StgValue><ssdm name="tmp_38_2_4"/></StgValue>
</operation>

<operation id="1350" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:404  %dz_2_5 = fsub double %p_z_2_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_2_5"/></StgValue>
</operation>

<operation id="1351" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:405  %tmp_35_2_5 = fmul double %dx_2_5, %dx_2_5

]]></Node>
<StgValue><ssdm name="tmp_35_2_5"/></StgValue>
</operation>

<operation id="1352" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:406  %tmp_36_2_5 = fmul double %dy_2_5, %dy_2_5

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>

<operation id="1353" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:420  %dx_2_6 = fsub double %p_x_2_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_2_6"/></StgValue>
</operation>

<operation id="1354" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:421  %dy_2_6 = fsub double %p_y_2_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_2_6"/></StgValue>
</operation>

<operation id="1355" st_id="22" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="1356" st_id="22" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="1357" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:520  %pre_sqrt_3_2 = fadd double %tmp_37_3_2, %tmp_38_3_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_2"/></StgValue>
</operation>

<operation id="1358" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:536  %tmp_37_3_4 = fadd double %tmp_35_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="tmp_37_3_4"/></StgValue>
</operation>

<operation id="1359" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:537  %tmp_38_3_4 = fmul double %dz_3_4, %dz_3_4

]]></Node>
<StgValue><ssdm name="tmp_38_3_4"/></StgValue>
</operation>

<operation id="1360" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:551  %dz_3_5 = fsub double %p_z_3_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_3_5"/></StgValue>
</operation>

<operation id="1361" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:552  %tmp_35_3_5 = fmul double %dx_3_5, %dx_3_5

]]></Node>
<StgValue><ssdm name="tmp_35_3_5"/></StgValue>
</operation>

<operation id="1362" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:553  %tmp_36_3_5 = fmul double %dy_3_5, %dy_3_5

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>

<operation id="1363" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:567  %dx_3_6 = fsub double %p_x_3_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_3_6"/></StgValue>
</operation>

<operation id="1364" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:568  %dy_3_6 = fsub double %p_y_3_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_3_6"/></StgValue>
</operation>

<operation id="1365" st_id="22" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="1366" st_id="22" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="1367" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:667  %pre_sqrt_4_2 = fadd double %tmp_37_4_2, %tmp_38_4_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_2"/></StgValue>
</operation>

<operation id="1368" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:683  %tmp_37_4_3 = fadd double %tmp_35_4_3, %tmp_36_4_3

]]></Node>
<StgValue><ssdm name="tmp_37_4_3"/></StgValue>
</operation>

<operation id="1369" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:684  %tmp_38_4_3 = fmul double %dz_4_3, %dz_4_3

]]></Node>
<StgValue><ssdm name="tmp_38_4_3"/></StgValue>
</operation>

<operation id="1370" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:698  %dz_4_5 = fsub double %p_z_4_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_4_5"/></StgValue>
</operation>

<operation id="1371" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:699  %tmp_35_4_5 = fmul double %dx_4_5, %dx_4_5

]]></Node>
<StgValue><ssdm name="tmp_35_4_5"/></StgValue>
</operation>

<operation id="1372" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:700  %tmp_36_4_5 = fmul double %dy_4_5, %dy_4_5

]]></Node>
<StgValue><ssdm name="tmp_36_4_5"/></StgValue>
</operation>

<operation id="1373" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:714  %dx_4_6 = fsub double %p_x_4_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_4_6"/></StgValue>
</operation>

<operation id="1374" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:715  %dy_4_6 = fsub double %p_y_4_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_4_6"/></StgValue>
</operation>

<operation id="1375" st_id="22" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="1376" st_id="22" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="1377" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:814  %pre_sqrt_5_2 = fadd double %tmp_37_5_2, %tmp_38_5_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_2"/></StgValue>
</operation>

<operation id="1378" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:830  %tmp_37_5_3 = fadd double %tmp_35_5_3, %tmp_36_5_3

]]></Node>
<StgValue><ssdm name="tmp_37_5_3"/></StgValue>
</operation>

<operation id="1379" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:831  %tmp_38_5_3 = fmul double %dz_5_3, %dz_5_3

]]></Node>
<StgValue><ssdm name="tmp_38_5_3"/></StgValue>
</operation>

<operation id="1380" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:845  %dz_5_4 = fsub double %p_z_5_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_5_4"/></StgValue>
</operation>

<operation id="1381" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:846  %tmp_35_5_4 = fmul double %dx_5_4, %dx_5_4

]]></Node>
<StgValue><ssdm name="tmp_35_5_4"/></StgValue>
</operation>

<operation id="1382" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:847  %tmp_36_5_4 = fmul double %dy_5_4, %dy_5_4

]]></Node>
<StgValue><ssdm name="tmp_36_5_4"/></StgValue>
</operation>

<operation id="1383" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:861  %dx_5_6 = fsub double %p_x_5_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_5_6"/></StgValue>
</operation>

<operation id="1384" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:862  %dy_5_6 = fsub double %p_y_5_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_5_6"/></StgValue>
</operation>

<operation id="1385" st_id="22" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="1386" st_id="22" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="1387" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:961  %pre_sqrt_6_2 = fadd double %tmp_37_6_2, %tmp_38_6_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_2"/></StgValue>
</operation>

<operation id="1388" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:977  %tmp_37_6_3 = fadd double %tmp_35_6_3, %tmp_36_6_3

]]></Node>
<StgValue><ssdm name="tmp_37_6_3"/></StgValue>
</operation>

<operation id="1389" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:978  %tmp_38_6_3 = fmul double %dz_6_3, %dz_6_3

]]></Node>
<StgValue><ssdm name="tmp_38_6_3"/></StgValue>
</operation>

<operation id="1390" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:992  %dz_6_4 = fsub double %p_z_6_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_6_4"/></StgValue>
</operation>

<operation id="1391" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:993  %tmp_35_6_4 = fmul double %dx_6_4, %dx_6_4

]]></Node>
<StgValue><ssdm name="tmp_35_6_4"/></StgValue>
</operation>

<operation id="1392" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:994  %tmp_36_6_4 = fmul double %dy_6_4, %dy_6_4

]]></Node>
<StgValue><ssdm name="tmp_36_6_4"/></StgValue>
</operation>

<operation id="1393" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1008  %dx_6_5 = fsub double %p_x_6_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_6_5"/></StgValue>
</operation>

<operation id="1394" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1009  %dy_6_5 = fsub double %p_y_6_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_6_5"/></StgValue>
</operation>

<operation id="1395" st_id="22" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="1396" st_id="22" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="1397" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1108  %pre_sqrt_7_2 = fadd double %tmp_37_7_2, %tmp_38_7_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_2"/></StgValue>
</operation>

<operation id="1398" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1124  %tmp_37_7_3 = fadd double %tmp_35_7_3, %tmp_36_7_3

]]></Node>
<StgValue><ssdm name="tmp_37_7_3"/></StgValue>
</operation>

<operation id="1399" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1125  %tmp_38_7_3 = fmul double %dz_7_3, %dz_7_3

]]></Node>
<StgValue><ssdm name="tmp_38_7_3"/></StgValue>
</operation>

<operation id="1400" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1139  %dz_7_4 = fsub double %p_z_7_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_7_4"/></StgValue>
</operation>

<operation id="1401" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1140  %tmp_35_7_4 = fmul double %dx_7_4, %dx_7_4

]]></Node>
<StgValue><ssdm name="tmp_35_7_4"/></StgValue>
</operation>

<operation id="1402" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1141  %tmp_36_7_4 = fmul double %dy_7_4, %dy_7_4

]]></Node>
<StgValue><ssdm name="tmp_36_7_4"/></StgValue>
</operation>

<operation id="1403" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1155  %dx_7_5 = fsub double %p_x_7_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_7_5"/></StgValue>
</operation>

<operation id="1404" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1156  %dy_7_5 = fsub double %p_y_7_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_7_5"/></StgValue>
</operation>

<operation id="1405" st_id="22" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="1406" st_id="22" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="1407" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1256  %pre_sqrt_8_2 = fadd double %tmp_37_8_2, %tmp_38_8_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_2"/></StgValue>
</operation>

<operation id="1408" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1272  %tmp_37_8_3 = fadd double %tmp_35_8_3, %tmp_36_8_3

]]></Node>
<StgValue><ssdm name="tmp_37_8_3"/></StgValue>
</operation>

<operation id="1409" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1273  %tmp_38_8_3 = fmul double %dz_8_3, %dz_8_3

]]></Node>
<StgValue><ssdm name="tmp_38_8_3"/></StgValue>
</operation>

<operation id="1410" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1287  %dz_8_4 = fsub double %p_z_8_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_8_4"/></StgValue>
</operation>

<operation id="1411" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1288  %tmp_35_8_4 = fmul double %dx_8_4, %dx_8_4

]]></Node>
<StgValue><ssdm name="tmp_35_8_4"/></StgValue>
</operation>

<operation id="1412" st_id="22" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1289  %tmp_36_8_4 = fmul double %dy_8_4, %dy_8_4

]]></Node>
<StgValue><ssdm name="tmp_36_8_4"/></StgValue>
</operation>

<operation id="1413" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1303  %dx_8_5 = fsub double %p_x_8_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_8_5"/></StgValue>
</operation>

<operation id="1414" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1304  %dy_8_5 = fsub double %p_y_8_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_8_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1415" st_id="23" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="1416" st_id="23" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="1417" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:57  %pre_sqrt_0_3 = fadd double %tmp_37_0_3, %tmp_38_0_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_3"/></StgValue>
</operation>

<operation id="1418" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:77  %tmp_37_0_4 = fadd double %tmp_35_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="tmp_37_0_4"/></StgValue>
</operation>

<operation id="1419" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:78  %tmp_38_0_4 = fmul double %dz_0_4, %dz_0_4

]]></Node>
<StgValue><ssdm name="tmp_38_0_4"/></StgValue>
</operation>

<operation id="1420" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:96  %dz_0_5 = fsub double %p_z_0_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_0_5"/></StgValue>
</operation>

<operation id="1421" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:97  %tmp_35_0_5 = fmul double %dx_0_5, %dx_0_5

]]></Node>
<StgValue><ssdm name="tmp_35_0_5"/></StgValue>
</operation>

<operation id="1422" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:98  %tmp_36_0_5 = fmul double %dy_0_5, %dy_0_5

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>

<operation id="1423" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:114  %dx_0_6 = fsub double %p_x_0_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_0_6"/></StgValue>
</operation>

<operation id="1424" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:116  %dy_0_6 = fsub double %p_y_0_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_0_6"/></StgValue>
</operation>

<operation id="1425" st_id="23" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="1426" st_id="23" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="1427" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:226  %pre_sqrt_1_3 = fadd double %tmp_37_1_3, %tmp_38_1_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_3"/></StgValue>
</operation>

<operation id="1428" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:242  %tmp_37_1_4 = fadd double %tmp_35_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="tmp_37_1_4"/></StgValue>
</operation>

<operation id="1429" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:243  %tmp_38_1_4 = fmul double %dz_1_4, %dz_1_4

]]></Node>
<StgValue><ssdm name="tmp_38_1_4"/></StgValue>
</operation>

<operation id="1430" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:257  %dz_1_5 = fsub double %p_z_1_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_1_5"/></StgValue>
</operation>

<operation id="1431" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:258  %tmp_35_1_5 = fmul double %dx_1_5, %dx_1_5

]]></Node>
<StgValue><ssdm name="tmp_35_1_5"/></StgValue>
</operation>

<operation id="1432" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:259  %tmp_36_1_5 = fmul double %dy_1_5, %dy_1_5

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>

<operation id="1433" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:273  %dx_1_6 = fsub double %p_x_1_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_1_6"/></StgValue>
</operation>

<operation id="1434" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:274  %dy_1_6 = fsub double %p_y_1_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_1_6"/></StgValue>
</operation>

<operation id="1435" st_id="23" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="1436" st_id="23" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="1437" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:373  %pre_sqrt_2_3 = fadd double %tmp_37_2_3, %tmp_38_2_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_3"/></StgValue>
</operation>

<operation id="1438" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:389  %tmp_37_2_4 = fadd double %tmp_35_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="tmp_37_2_4"/></StgValue>
</operation>

<operation id="1439" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:390  %tmp_38_2_4 = fmul double %dz_2_4, %dz_2_4

]]></Node>
<StgValue><ssdm name="tmp_38_2_4"/></StgValue>
</operation>

<operation id="1440" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:404  %dz_2_5 = fsub double %p_z_2_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_2_5"/></StgValue>
</operation>

<operation id="1441" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:405  %tmp_35_2_5 = fmul double %dx_2_5, %dx_2_5

]]></Node>
<StgValue><ssdm name="tmp_35_2_5"/></StgValue>
</operation>

<operation id="1442" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:406  %tmp_36_2_5 = fmul double %dy_2_5, %dy_2_5

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>

<operation id="1443" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:420  %dx_2_6 = fsub double %p_x_2_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_2_6"/></StgValue>
</operation>

<operation id="1444" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:421  %dy_2_6 = fsub double %p_y_2_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_2_6"/></StgValue>
</operation>

<operation id="1445" st_id="23" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="1446" st_id="23" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="1447" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:520  %pre_sqrt_3_2 = fadd double %tmp_37_3_2, %tmp_38_3_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_2"/></StgValue>
</operation>

<operation id="1448" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:536  %tmp_37_3_4 = fadd double %tmp_35_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="tmp_37_3_4"/></StgValue>
</operation>

<operation id="1449" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:537  %tmp_38_3_4 = fmul double %dz_3_4, %dz_3_4

]]></Node>
<StgValue><ssdm name="tmp_38_3_4"/></StgValue>
</operation>

<operation id="1450" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:551  %dz_3_5 = fsub double %p_z_3_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_3_5"/></StgValue>
</operation>

<operation id="1451" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:552  %tmp_35_3_5 = fmul double %dx_3_5, %dx_3_5

]]></Node>
<StgValue><ssdm name="tmp_35_3_5"/></StgValue>
</operation>

<operation id="1452" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:553  %tmp_36_3_5 = fmul double %dy_3_5, %dy_3_5

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>

<operation id="1453" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:567  %dx_3_6 = fsub double %p_x_3_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_3_6"/></StgValue>
</operation>

<operation id="1454" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:568  %dy_3_6 = fsub double %p_y_3_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_3_6"/></StgValue>
</operation>

<operation id="1455" st_id="23" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="1456" st_id="23" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="1457" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:667  %pre_sqrt_4_2 = fadd double %tmp_37_4_2, %tmp_38_4_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_2"/></StgValue>
</operation>

<operation id="1458" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:683  %tmp_37_4_3 = fadd double %tmp_35_4_3, %tmp_36_4_3

]]></Node>
<StgValue><ssdm name="tmp_37_4_3"/></StgValue>
</operation>

<operation id="1459" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:684  %tmp_38_4_3 = fmul double %dz_4_3, %dz_4_3

]]></Node>
<StgValue><ssdm name="tmp_38_4_3"/></StgValue>
</operation>

<operation id="1460" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:698  %dz_4_5 = fsub double %p_z_4_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_4_5"/></StgValue>
</operation>

<operation id="1461" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:699  %tmp_35_4_5 = fmul double %dx_4_5, %dx_4_5

]]></Node>
<StgValue><ssdm name="tmp_35_4_5"/></StgValue>
</operation>

<operation id="1462" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:700  %tmp_36_4_5 = fmul double %dy_4_5, %dy_4_5

]]></Node>
<StgValue><ssdm name="tmp_36_4_5"/></StgValue>
</operation>

<operation id="1463" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:714  %dx_4_6 = fsub double %p_x_4_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_4_6"/></StgValue>
</operation>

<operation id="1464" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:715  %dy_4_6 = fsub double %p_y_4_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_4_6"/></StgValue>
</operation>

<operation id="1465" st_id="23" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="1466" st_id="23" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="1467" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:814  %pre_sqrt_5_2 = fadd double %tmp_37_5_2, %tmp_38_5_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_2"/></StgValue>
</operation>

<operation id="1468" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:830  %tmp_37_5_3 = fadd double %tmp_35_5_3, %tmp_36_5_3

]]></Node>
<StgValue><ssdm name="tmp_37_5_3"/></StgValue>
</operation>

<operation id="1469" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:831  %tmp_38_5_3 = fmul double %dz_5_3, %dz_5_3

]]></Node>
<StgValue><ssdm name="tmp_38_5_3"/></StgValue>
</operation>

<operation id="1470" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:845  %dz_5_4 = fsub double %p_z_5_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_5_4"/></StgValue>
</operation>

<operation id="1471" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:846  %tmp_35_5_4 = fmul double %dx_5_4, %dx_5_4

]]></Node>
<StgValue><ssdm name="tmp_35_5_4"/></StgValue>
</operation>

<operation id="1472" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:847  %tmp_36_5_4 = fmul double %dy_5_4, %dy_5_4

]]></Node>
<StgValue><ssdm name="tmp_36_5_4"/></StgValue>
</operation>

<operation id="1473" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:861  %dx_5_6 = fsub double %p_x_5_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_5_6"/></StgValue>
</operation>

<operation id="1474" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:862  %dy_5_6 = fsub double %p_y_5_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_5_6"/></StgValue>
</operation>

<operation id="1475" st_id="23" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="1476" st_id="23" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="1477" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:961  %pre_sqrt_6_2 = fadd double %tmp_37_6_2, %tmp_38_6_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_2"/></StgValue>
</operation>

<operation id="1478" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:977  %tmp_37_6_3 = fadd double %tmp_35_6_3, %tmp_36_6_3

]]></Node>
<StgValue><ssdm name="tmp_37_6_3"/></StgValue>
</operation>

<operation id="1479" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:978  %tmp_38_6_3 = fmul double %dz_6_3, %dz_6_3

]]></Node>
<StgValue><ssdm name="tmp_38_6_3"/></StgValue>
</operation>

<operation id="1480" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:992  %dz_6_4 = fsub double %p_z_6_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_6_4"/></StgValue>
</operation>

<operation id="1481" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:993  %tmp_35_6_4 = fmul double %dx_6_4, %dx_6_4

]]></Node>
<StgValue><ssdm name="tmp_35_6_4"/></StgValue>
</operation>

<operation id="1482" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:994  %tmp_36_6_4 = fmul double %dy_6_4, %dy_6_4

]]></Node>
<StgValue><ssdm name="tmp_36_6_4"/></StgValue>
</operation>

<operation id="1483" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1008  %dx_6_5 = fsub double %p_x_6_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_6_5"/></StgValue>
</operation>

<operation id="1484" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1009  %dy_6_5 = fsub double %p_y_6_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_6_5"/></StgValue>
</operation>

<operation id="1485" st_id="23" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="1486" st_id="23" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="1487" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1108  %pre_sqrt_7_2 = fadd double %tmp_37_7_2, %tmp_38_7_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_2"/></StgValue>
</operation>

<operation id="1488" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1124  %tmp_37_7_3 = fadd double %tmp_35_7_3, %tmp_36_7_3

]]></Node>
<StgValue><ssdm name="tmp_37_7_3"/></StgValue>
</operation>

<operation id="1489" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1125  %tmp_38_7_3 = fmul double %dz_7_3, %dz_7_3

]]></Node>
<StgValue><ssdm name="tmp_38_7_3"/></StgValue>
</operation>

<operation id="1490" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1139  %dz_7_4 = fsub double %p_z_7_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_7_4"/></StgValue>
</operation>

<operation id="1491" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1140  %tmp_35_7_4 = fmul double %dx_7_4, %dx_7_4

]]></Node>
<StgValue><ssdm name="tmp_35_7_4"/></StgValue>
</operation>

<operation id="1492" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1141  %tmp_36_7_4 = fmul double %dy_7_4, %dy_7_4

]]></Node>
<StgValue><ssdm name="tmp_36_7_4"/></StgValue>
</operation>

<operation id="1493" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1155  %dx_7_5 = fsub double %p_x_7_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_7_5"/></StgValue>
</operation>

<operation id="1494" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1156  %dy_7_5 = fsub double %p_y_7_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_7_5"/></StgValue>
</operation>

<operation id="1495" st_id="23" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="1496" st_id="23" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="1497" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1256  %pre_sqrt_8_2 = fadd double %tmp_37_8_2, %tmp_38_8_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_2"/></StgValue>
</operation>

<operation id="1498" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1272  %tmp_37_8_3 = fadd double %tmp_35_8_3, %tmp_36_8_3

]]></Node>
<StgValue><ssdm name="tmp_37_8_3"/></StgValue>
</operation>

<operation id="1499" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1273  %tmp_38_8_3 = fmul double %dz_8_3, %dz_8_3

]]></Node>
<StgValue><ssdm name="tmp_38_8_3"/></StgValue>
</operation>

<operation id="1500" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1287  %dz_8_4 = fsub double %p_z_8_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_8_4"/></StgValue>
</operation>

<operation id="1501" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1288  %tmp_35_8_4 = fmul double %dx_8_4, %dx_8_4

]]></Node>
<StgValue><ssdm name="tmp_35_8_4"/></StgValue>
</operation>

<operation id="1502" st_id="23" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1289  %tmp_36_8_4 = fmul double %dy_8_4, %dy_8_4

]]></Node>
<StgValue><ssdm name="tmp_36_8_4"/></StgValue>
</operation>

<operation id="1503" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1303  %dx_8_5 = fsub double %p_x_8_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_8_5"/></StgValue>
</operation>

<operation id="1504" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1304  %dy_8_5 = fsub double %p_y_8_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_8_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1505" st_id="24" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="1506" st_id="24" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="1507" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:57  %pre_sqrt_0_3 = fadd double %tmp_37_0_3, %tmp_38_0_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_3"/></StgValue>
</operation>

<operation id="1508" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:77  %tmp_37_0_4 = fadd double %tmp_35_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="tmp_37_0_4"/></StgValue>
</operation>

<operation id="1509" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:78  %tmp_38_0_4 = fmul double %dz_0_4, %dz_0_4

]]></Node>
<StgValue><ssdm name="tmp_38_0_4"/></StgValue>
</operation>

<operation id="1510" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:96  %dz_0_5 = fsub double %p_z_0_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_0_5"/></StgValue>
</operation>

<operation id="1511" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:97  %tmp_35_0_5 = fmul double %dx_0_5, %dx_0_5

]]></Node>
<StgValue><ssdm name="tmp_35_0_5"/></StgValue>
</operation>

<operation id="1512" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:98  %tmp_36_0_5 = fmul double %dy_0_5, %dy_0_5

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>

<operation id="1513" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:114  %dx_0_6 = fsub double %p_x_0_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_0_6"/></StgValue>
</operation>

<operation id="1514" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:116  %dy_0_6 = fsub double %p_y_0_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_0_6"/></StgValue>
</operation>

<operation id="1515" st_id="24" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="1516" st_id="24" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="1517" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:226  %pre_sqrt_1_3 = fadd double %tmp_37_1_3, %tmp_38_1_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_3"/></StgValue>
</operation>

<operation id="1518" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:242  %tmp_37_1_4 = fadd double %tmp_35_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="tmp_37_1_4"/></StgValue>
</operation>

<operation id="1519" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:243  %tmp_38_1_4 = fmul double %dz_1_4, %dz_1_4

]]></Node>
<StgValue><ssdm name="tmp_38_1_4"/></StgValue>
</operation>

<operation id="1520" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:257  %dz_1_5 = fsub double %p_z_1_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_1_5"/></StgValue>
</operation>

<operation id="1521" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:258  %tmp_35_1_5 = fmul double %dx_1_5, %dx_1_5

]]></Node>
<StgValue><ssdm name="tmp_35_1_5"/></StgValue>
</operation>

<operation id="1522" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:259  %tmp_36_1_5 = fmul double %dy_1_5, %dy_1_5

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>

<operation id="1523" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:273  %dx_1_6 = fsub double %p_x_1_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_1_6"/></StgValue>
</operation>

<operation id="1524" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:274  %dy_1_6 = fsub double %p_y_1_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_1_6"/></StgValue>
</operation>

<operation id="1525" st_id="24" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="1526" st_id="24" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="1527" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:373  %pre_sqrt_2_3 = fadd double %tmp_37_2_3, %tmp_38_2_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_3"/></StgValue>
</operation>

<operation id="1528" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:389  %tmp_37_2_4 = fadd double %tmp_35_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="tmp_37_2_4"/></StgValue>
</operation>

<operation id="1529" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:390  %tmp_38_2_4 = fmul double %dz_2_4, %dz_2_4

]]></Node>
<StgValue><ssdm name="tmp_38_2_4"/></StgValue>
</operation>

<operation id="1530" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:404  %dz_2_5 = fsub double %p_z_2_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_2_5"/></StgValue>
</operation>

<operation id="1531" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:405  %tmp_35_2_5 = fmul double %dx_2_5, %dx_2_5

]]></Node>
<StgValue><ssdm name="tmp_35_2_5"/></StgValue>
</operation>

<operation id="1532" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:406  %tmp_36_2_5 = fmul double %dy_2_5, %dy_2_5

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>

<operation id="1533" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:420  %dx_2_6 = fsub double %p_x_2_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_2_6"/></StgValue>
</operation>

<operation id="1534" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:421  %dy_2_6 = fsub double %p_y_2_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_2_6"/></StgValue>
</operation>

<operation id="1535" st_id="24" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="1536" st_id="24" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="1537" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:520  %pre_sqrt_3_2 = fadd double %tmp_37_3_2, %tmp_38_3_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_2"/></StgValue>
</operation>

<operation id="1538" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:536  %tmp_37_3_4 = fadd double %tmp_35_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="tmp_37_3_4"/></StgValue>
</operation>

<operation id="1539" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:537  %tmp_38_3_4 = fmul double %dz_3_4, %dz_3_4

]]></Node>
<StgValue><ssdm name="tmp_38_3_4"/></StgValue>
</operation>

<operation id="1540" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:551  %dz_3_5 = fsub double %p_z_3_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_3_5"/></StgValue>
</operation>

<operation id="1541" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:552  %tmp_35_3_5 = fmul double %dx_3_5, %dx_3_5

]]></Node>
<StgValue><ssdm name="tmp_35_3_5"/></StgValue>
</operation>

<operation id="1542" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:553  %tmp_36_3_5 = fmul double %dy_3_5, %dy_3_5

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>

<operation id="1543" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:567  %dx_3_6 = fsub double %p_x_3_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_3_6"/></StgValue>
</operation>

<operation id="1544" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:568  %dy_3_6 = fsub double %p_y_3_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_3_6"/></StgValue>
</operation>

<operation id="1545" st_id="24" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="1546" st_id="24" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="1547" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:667  %pre_sqrt_4_2 = fadd double %tmp_37_4_2, %tmp_38_4_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_2"/></StgValue>
</operation>

<operation id="1548" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:683  %tmp_37_4_3 = fadd double %tmp_35_4_3, %tmp_36_4_3

]]></Node>
<StgValue><ssdm name="tmp_37_4_3"/></StgValue>
</operation>

<operation id="1549" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:684  %tmp_38_4_3 = fmul double %dz_4_3, %dz_4_3

]]></Node>
<StgValue><ssdm name="tmp_38_4_3"/></StgValue>
</operation>

<operation id="1550" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:698  %dz_4_5 = fsub double %p_z_4_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_4_5"/></StgValue>
</operation>

<operation id="1551" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:699  %tmp_35_4_5 = fmul double %dx_4_5, %dx_4_5

]]></Node>
<StgValue><ssdm name="tmp_35_4_5"/></StgValue>
</operation>

<operation id="1552" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:700  %tmp_36_4_5 = fmul double %dy_4_5, %dy_4_5

]]></Node>
<StgValue><ssdm name="tmp_36_4_5"/></StgValue>
</operation>

<operation id="1553" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:714  %dx_4_6 = fsub double %p_x_4_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_4_6"/></StgValue>
</operation>

<operation id="1554" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:715  %dy_4_6 = fsub double %p_y_4_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_4_6"/></StgValue>
</operation>

<operation id="1555" st_id="24" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="1556" st_id="24" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="1557" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:814  %pre_sqrt_5_2 = fadd double %tmp_37_5_2, %tmp_38_5_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_2"/></StgValue>
</operation>

<operation id="1558" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:830  %tmp_37_5_3 = fadd double %tmp_35_5_3, %tmp_36_5_3

]]></Node>
<StgValue><ssdm name="tmp_37_5_3"/></StgValue>
</operation>

<operation id="1559" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:831  %tmp_38_5_3 = fmul double %dz_5_3, %dz_5_3

]]></Node>
<StgValue><ssdm name="tmp_38_5_3"/></StgValue>
</operation>

<operation id="1560" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:845  %dz_5_4 = fsub double %p_z_5_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_5_4"/></StgValue>
</operation>

<operation id="1561" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:846  %tmp_35_5_4 = fmul double %dx_5_4, %dx_5_4

]]></Node>
<StgValue><ssdm name="tmp_35_5_4"/></StgValue>
</operation>

<operation id="1562" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:847  %tmp_36_5_4 = fmul double %dy_5_4, %dy_5_4

]]></Node>
<StgValue><ssdm name="tmp_36_5_4"/></StgValue>
</operation>

<operation id="1563" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:861  %dx_5_6 = fsub double %p_x_5_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_5_6"/></StgValue>
</operation>

<operation id="1564" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:862  %dy_5_6 = fsub double %p_y_5_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_5_6"/></StgValue>
</operation>

<operation id="1565" st_id="24" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="1566" st_id="24" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="1567" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:961  %pre_sqrt_6_2 = fadd double %tmp_37_6_2, %tmp_38_6_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_2"/></StgValue>
</operation>

<operation id="1568" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:977  %tmp_37_6_3 = fadd double %tmp_35_6_3, %tmp_36_6_3

]]></Node>
<StgValue><ssdm name="tmp_37_6_3"/></StgValue>
</operation>

<operation id="1569" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:978  %tmp_38_6_3 = fmul double %dz_6_3, %dz_6_3

]]></Node>
<StgValue><ssdm name="tmp_38_6_3"/></StgValue>
</operation>

<operation id="1570" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:992  %dz_6_4 = fsub double %p_z_6_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_6_4"/></StgValue>
</operation>

<operation id="1571" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:993  %tmp_35_6_4 = fmul double %dx_6_4, %dx_6_4

]]></Node>
<StgValue><ssdm name="tmp_35_6_4"/></StgValue>
</operation>

<operation id="1572" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:994  %tmp_36_6_4 = fmul double %dy_6_4, %dy_6_4

]]></Node>
<StgValue><ssdm name="tmp_36_6_4"/></StgValue>
</operation>

<operation id="1573" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1008  %dx_6_5 = fsub double %p_x_6_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_6_5"/></StgValue>
</operation>

<operation id="1574" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1009  %dy_6_5 = fsub double %p_y_6_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_6_5"/></StgValue>
</operation>

<operation id="1575" st_id="24" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="1576" st_id="24" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="1577" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1108  %pre_sqrt_7_2 = fadd double %tmp_37_7_2, %tmp_38_7_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_2"/></StgValue>
</operation>

<operation id="1578" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1124  %tmp_37_7_3 = fadd double %tmp_35_7_3, %tmp_36_7_3

]]></Node>
<StgValue><ssdm name="tmp_37_7_3"/></StgValue>
</operation>

<operation id="1579" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1125  %tmp_38_7_3 = fmul double %dz_7_3, %dz_7_3

]]></Node>
<StgValue><ssdm name="tmp_38_7_3"/></StgValue>
</operation>

<operation id="1580" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1139  %dz_7_4 = fsub double %p_z_7_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_7_4"/></StgValue>
</operation>

<operation id="1581" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1140  %tmp_35_7_4 = fmul double %dx_7_4, %dx_7_4

]]></Node>
<StgValue><ssdm name="tmp_35_7_4"/></StgValue>
</operation>

<operation id="1582" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1141  %tmp_36_7_4 = fmul double %dy_7_4, %dy_7_4

]]></Node>
<StgValue><ssdm name="tmp_36_7_4"/></StgValue>
</operation>

<operation id="1583" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1155  %dx_7_5 = fsub double %p_x_7_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_7_5"/></StgValue>
</operation>

<operation id="1584" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1156  %dy_7_5 = fsub double %p_y_7_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_7_5"/></StgValue>
</operation>

<operation id="1585" st_id="24" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="1586" st_id="24" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="1587" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1256  %pre_sqrt_8_2 = fadd double %tmp_37_8_2, %tmp_38_8_2

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_2"/></StgValue>
</operation>

<operation id="1588" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1272  %tmp_37_8_3 = fadd double %tmp_35_8_3, %tmp_36_8_3

]]></Node>
<StgValue><ssdm name="tmp_37_8_3"/></StgValue>
</operation>

<operation id="1589" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1273  %tmp_38_8_3 = fmul double %dz_8_3, %dz_8_3

]]></Node>
<StgValue><ssdm name="tmp_38_8_3"/></StgValue>
</operation>

<operation id="1590" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1287  %dz_8_4 = fsub double %p_z_8_load, %p_z_4_load

]]></Node>
<StgValue><ssdm name="dz_8_4"/></StgValue>
</operation>

<operation id="1591" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1288  %tmp_35_8_4 = fmul double %dx_8_4, %dx_8_4

]]></Node>
<StgValue><ssdm name="tmp_35_8_4"/></StgValue>
</operation>

<operation id="1592" st_id="24" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1289  %tmp_36_8_4 = fmul double %dy_8_4, %dy_8_4

]]></Node>
<StgValue><ssdm name="tmp_36_8_4"/></StgValue>
</operation>

<operation id="1593" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1303  %dx_8_5 = fsub double %p_x_8_load, %p_x_5_load

]]></Node>
<StgValue><ssdm name="dx_8_5"/></StgValue>
</operation>

<operation id="1594" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1304  %dy_8_5 = fsub double %p_y_8_load, %p_y_5_load

]]></Node>
<StgValue><ssdm name="dy_8_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1595" st_id="25" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="1596" st_id="25" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="1597" st_id="25" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="1598" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:79  %pre_sqrt_0_4 = fadd double %tmp_37_0_4, %tmp_38_0_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_4"/></StgValue>
</operation>

<operation id="1599" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:99  %tmp_37_0_5 = fadd double %tmp_35_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="tmp_37_0_5"/></StgValue>
</operation>

<operation id="1600" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:100  %tmp_38_0_5 = fmul double %dz_0_5, %dz_0_5

]]></Node>
<StgValue><ssdm name="tmp_38_0_5"/></StgValue>
</operation>

<operation id="1601" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:118  %dz_0_6 = fsub double %p_z_0_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_0_6"/></StgValue>
</operation>

<operation id="1602" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:119  %tmp_35_0_6 = fmul double %dx_0_6, %dx_0_6

]]></Node>
<StgValue><ssdm name="tmp_35_0_6"/></StgValue>
</operation>

<operation id="1603" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:120  %tmp_36_0_6 = fmul double %dy_0_6, %dy_0_6

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>

<operation id="1604" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:136  %dx_0_7 = fsub double %p_x_0_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_0_7"/></StgValue>
</operation>

<operation id="1605" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:138  %dy_0_7 = fsub double %p_y_0_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_0_7"/></StgValue>
</operation>

<operation id="1606" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:158  %dx_0_8 = fsub double %p_x_0_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_0_8"/></StgValue>
</operation>

<operation id="1607" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:160  %dy_0_8 = fsub double %p_y_0_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_0_8"/></StgValue>
</operation>

<operation id="1608" st_id="25" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="1609" st_id="25" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="1610" st_id="25" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="1611" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:244  %pre_sqrt_1_4 = fadd double %tmp_37_1_4, %tmp_38_1_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_4"/></StgValue>
</operation>

<operation id="1612" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:260  %tmp_37_1_5 = fadd double %tmp_35_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="tmp_37_1_5"/></StgValue>
</operation>

<operation id="1613" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:261  %tmp_38_1_5 = fmul double %dz_1_5, %dz_1_5

]]></Node>
<StgValue><ssdm name="tmp_38_1_5"/></StgValue>
</operation>

<operation id="1614" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:275  %dz_1_6 = fsub double %p_z_1_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_1_6"/></StgValue>
</operation>

<operation id="1615" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:276  %tmp_35_1_6 = fmul double %dx_1_6, %dx_1_6

]]></Node>
<StgValue><ssdm name="tmp_35_1_6"/></StgValue>
</operation>

<operation id="1616" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:277  %tmp_36_1_6 = fmul double %dy_1_6, %dy_1_6

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>

<operation id="1617" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:291  %dx_1_7 = fsub double %p_x_1_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_1_7"/></StgValue>
</operation>

<operation id="1618" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:292  %dy_1_7 = fsub double %p_y_1_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_1_7"/></StgValue>
</operation>

<operation id="1619" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:309  %dx_1_8 = fsub double %p_x_1_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_1_8"/></StgValue>
</operation>

<operation id="1620" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:310  %dy_1_8 = fsub double %p_y_1_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_1_8"/></StgValue>
</operation>

<operation id="1621" st_id="25" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="1622" st_id="25" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="1623" st_id="25" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="1624" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:391  %pre_sqrt_2_4 = fadd double %tmp_37_2_4, %tmp_38_2_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_4"/></StgValue>
</operation>

<operation id="1625" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:407  %tmp_37_2_5 = fadd double %tmp_35_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="tmp_37_2_5"/></StgValue>
</operation>

<operation id="1626" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:408  %tmp_38_2_5 = fmul double %dz_2_5, %dz_2_5

]]></Node>
<StgValue><ssdm name="tmp_38_2_5"/></StgValue>
</operation>

<operation id="1627" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:422  %dz_2_6 = fsub double %p_z_2_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_2_6"/></StgValue>
</operation>

<operation id="1628" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:423  %tmp_35_2_6 = fmul double %dx_2_6, %dx_2_6

]]></Node>
<StgValue><ssdm name="tmp_35_2_6"/></StgValue>
</operation>

<operation id="1629" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:424  %tmp_36_2_6 = fmul double %dy_2_6, %dy_2_6

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>

<operation id="1630" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:438  %dx_2_7 = fsub double %p_x_2_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_2_7"/></StgValue>
</operation>

<operation id="1631" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:439  %dy_2_7 = fsub double %p_y_2_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_2_7"/></StgValue>
</operation>

<operation id="1632" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:456  %dx_2_8 = fsub double %p_x_2_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_2_8"/></StgValue>
</operation>

<operation id="1633" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:457  %dy_2_8 = fsub double %p_y_2_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_2_8"/></StgValue>
</operation>

<operation id="1634" st_id="25" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="1635" st_id="25" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="1636" st_id="25" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="1637" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:538  %pre_sqrt_3_4 = fadd double %tmp_37_3_4, %tmp_38_3_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_4"/></StgValue>
</operation>

<operation id="1638" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:554  %tmp_37_3_5 = fadd double %tmp_35_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="tmp_37_3_5"/></StgValue>
</operation>

<operation id="1639" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:555  %tmp_38_3_5 = fmul double %dz_3_5, %dz_3_5

]]></Node>
<StgValue><ssdm name="tmp_38_3_5"/></StgValue>
</operation>

<operation id="1640" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:569  %dz_3_6 = fsub double %p_z_3_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_3_6"/></StgValue>
</operation>

<operation id="1641" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:570  %tmp_35_3_6 = fmul double %dx_3_6, %dx_3_6

]]></Node>
<StgValue><ssdm name="tmp_35_3_6"/></StgValue>
</operation>

<operation id="1642" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:571  %tmp_36_3_6 = fmul double %dy_3_6, %dy_3_6

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>

<operation id="1643" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:585  %dx_3_7 = fsub double %p_x_3_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_3_7"/></StgValue>
</operation>

<operation id="1644" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:586  %dy_3_7 = fsub double %p_y_3_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_3_7"/></StgValue>
</operation>

<operation id="1645" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:603  %dx_3_8 = fsub double %p_x_3_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_3_8"/></StgValue>
</operation>

<operation id="1646" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:604  %dy_3_8 = fsub double %p_y_3_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_3_8"/></StgValue>
</operation>

<operation id="1647" st_id="25" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="1648" st_id="25" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="1649" st_id="25" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="1650" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:685  %pre_sqrt_4_3 = fadd double %tmp_37_4_3, %tmp_38_4_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_3"/></StgValue>
</operation>

<operation id="1651" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:701  %tmp_37_4_5 = fadd double %tmp_35_4_5, %tmp_36_4_5

]]></Node>
<StgValue><ssdm name="tmp_37_4_5"/></StgValue>
</operation>

<operation id="1652" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:702  %tmp_38_4_5 = fmul double %dz_4_5, %dz_4_5

]]></Node>
<StgValue><ssdm name="tmp_38_4_5"/></StgValue>
</operation>

<operation id="1653" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:716  %dz_4_6 = fsub double %p_z_4_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_4_6"/></StgValue>
</operation>

<operation id="1654" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:717  %tmp_35_4_6 = fmul double %dx_4_6, %dx_4_6

]]></Node>
<StgValue><ssdm name="tmp_35_4_6"/></StgValue>
</operation>

<operation id="1655" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:718  %tmp_36_4_6 = fmul double %dy_4_6, %dy_4_6

]]></Node>
<StgValue><ssdm name="tmp_36_4_6"/></StgValue>
</operation>

<operation id="1656" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:732  %dx_4_7 = fsub double %p_x_4_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_4_7"/></StgValue>
</operation>

<operation id="1657" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:733  %dy_4_7 = fsub double %p_y_4_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_4_7"/></StgValue>
</operation>

<operation id="1658" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:750  %dx_4_8 = fsub double %p_x_4_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_4_8"/></StgValue>
</operation>

<operation id="1659" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:751  %dy_4_8 = fsub double %p_y_4_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_4_8"/></StgValue>
</operation>

<operation id="1660" st_id="25" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="1661" st_id="25" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="1662" st_id="25" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="1663" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:832  %pre_sqrt_5_3 = fadd double %tmp_37_5_3, %tmp_38_5_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_3"/></StgValue>
</operation>

<operation id="1664" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:848  %tmp_37_5_4 = fadd double %tmp_35_5_4, %tmp_36_5_4

]]></Node>
<StgValue><ssdm name="tmp_37_5_4"/></StgValue>
</operation>

<operation id="1665" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:849  %tmp_38_5_4 = fmul double %dz_5_4, %dz_5_4

]]></Node>
<StgValue><ssdm name="tmp_38_5_4"/></StgValue>
</operation>

<operation id="1666" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:863  %dz_5_6 = fsub double %p_z_5_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_5_6"/></StgValue>
</operation>

<operation id="1667" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:864  %tmp_35_5_6 = fmul double %dx_5_6, %dx_5_6

]]></Node>
<StgValue><ssdm name="tmp_35_5_6"/></StgValue>
</operation>

<operation id="1668" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:865  %tmp_36_5_6 = fmul double %dy_5_6, %dy_5_6

]]></Node>
<StgValue><ssdm name="tmp_36_5_6"/></StgValue>
</operation>

<operation id="1669" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:879  %dx_5_7 = fsub double %p_x_5_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_5_7"/></StgValue>
</operation>

<operation id="1670" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:880  %dy_5_7 = fsub double %p_y_5_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_5_7"/></StgValue>
</operation>

<operation id="1671" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:897  %dx_5_8 = fsub double %p_x_5_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_5_8"/></StgValue>
</operation>

<operation id="1672" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:898  %dy_5_8 = fsub double %p_y_5_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_5_8"/></StgValue>
</operation>

<operation id="1673" st_id="25" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="1674" st_id="25" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="1675" st_id="25" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="1676" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:979  %pre_sqrt_6_3 = fadd double %tmp_37_6_3, %tmp_38_6_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_3"/></StgValue>
</operation>

<operation id="1677" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:995  %tmp_37_6_4 = fadd double %tmp_35_6_4, %tmp_36_6_4

]]></Node>
<StgValue><ssdm name="tmp_37_6_4"/></StgValue>
</operation>

<operation id="1678" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:996  %tmp_38_6_4 = fmul double %dz_6_4, %dz_6_4

]]></Node>
<StgValue><ssdm name="tmp_38_6_4"/></StgValue>
</operation>

<operation id="1679" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1010  %dz_6_5 = fsub double %p_z_6_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_6_5"/></StgValue>
</operation>

<operation id="1680" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1011  %tmp_35_6_5 = fmul double %dx_6_5, %dx_6_5

]]></Node>
<StgValue><ssdm name="tmp_35_6_5"/></StgValue>
</operation>

<operation id="1681" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1012  %tmp_36_6_5 = fmul double %dy_6_5, %dy_6_5

]]></Node>
<StgValue><ssdm name="tmp_36_6_5"/></StgValue>
</operation>

<operation id="1682" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1026  %dx_6_7 = fsub double %p_x_6_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_6_7"/></StgValue>
</operation>

<operation id="1683" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1027  %dy_6_7 = fsub double %p_y_6_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_6_7"/></StgValue>
</operation>

<operation id="1684" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1044  %dx_6_8 = fsub double %p_x_6_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_6_8"/></StgValue>
</operation>

<operation id="1685" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1045  %dy_6_8 = fsub double %p_y_6_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_6_8"/></StgValue>
</operation>

<operation id="1686" st_id="25" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="1687" st_id="25" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="1688" st_id="25" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="1689" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1126  %pre_sqrt_7_3 = fadd double %tmp_37_7_3, %tmp_38_7_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_3"/></StgValue>
</operation>

<operation id="1690" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1142  %tmp_37_7_4 = fadd double %tmp_35_7_4, %tmp_36_7_4

]]></Node>
<StgValue><ssdm name="tmp_37_7_4"/></StgValue>
</operation>

<operation id="1691" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1143  %tmp_38_7_4 = fmul double %dz_7_4, %dz_7_4

]]></Node>
<StgValue><ssdm name="tmp_38_7_4"/></StgValue>
</operation>

<operation id="1692" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1157  %dz_7_5 = fsub double %p_z_7_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_7_5"/></StgValue>
</operation>

<operation id="1693" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1158  %tmp_35_7_5 = fmul double %dx_7_5, %dx_7_5

]]></Node>
<StgValue><ssdm name="tmp_35_7_5"/></StgValue>
</operation>

<operation id="1694" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1159  %tmp_36_7_5 = fmul double %dy_7_5, %dy_7_5

]]></Node>
<StgValue><ssdm name="tmp_36_7_5"/></StgValue>
</operation>

<operation id="1695" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1173  %dx_7_6 = fsub double %p_x_7_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_7_6"/></StgValue>
</operation>

<operation id="1696" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1174  %dy_7_6 = fsub double %p_y_7_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_7_6"/></StgValue>
</operation>

<operation id="1697" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1192  %dx_7_8 = fsub double %p_x_7_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_7_8"/></StgValue>
</operation>

<operation id="1698" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1193  %dy_7_8 = fsub double %p_y_7_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_7_8"/></StgValue>
</operation>

<operation id="1699" st_id="25" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="1700" st_id="25" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="1701" st_id="25" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="1702" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1274  %pre_sqrt_8_3 = fadd double %tmp_37_8_3, %tmp_38_8_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_3"/></StgValue>
</operation>

<operation id="1703" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1290  %tmp_37_8_4 = fadd double %tmp_35_8_4, %tmp_36_8_4

]]></Node>
<StgValue><ssdm name="tmp_37_8_4"/></StgValue>
</operation>

<operation id="1704" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1291  %tmp_38_8_4 = fmul double %dz_8_4, %dz_8_4

]]></Node>
<StgValue><ssdm name="tmp_38_8_4"/></StgValue>
</operation>

<operation id="1705" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1305  %dz_8_5 = fsub double %p_z_8_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_8_5"/></StgValue>
</operation>

<operation id="1706" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1306  %tmp_35_8_5 = fmul double %dx_8_5, %dx_8_5

]]></Node>
<StgValue><ssdm name="tmp_35_8_5"/></StgValue>
</operation>

<operation id="1707" st_id="25" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1307  %tmp_36_8_5 = fmul double %dy_8_5, %dy_8_5

]]></Node>
<StgValue><ssdm name="tmp_36_8_5"/></StgValue>
</operation>

<operation id="1708" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1321  %dx_8_6 = fsub double %p_x_8_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_8_6"/></StgValue>
</operation>

<operation id="1709" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1322  %dy_8_6 = fsub double %p_y_8_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_8_6"/></StgValue>
</operation>

<operation id="1710" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1339  %dx_8_7 = fsub double %p_x_8_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_8_7"/></StgValue>
</operation>

<operation id="1711" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1340  %dy_8_7 = fsub double %p_y_8_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_8_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1712" st_id="26" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="1713" st_id="26" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="1714" st_id="26" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="1715" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:79  %pre_sqrt_0_4 = fadd double %tmp_37_0_4, %tmp_38_0_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_4"/></StgValue>
</operation>

<operation id="1716" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:99  %tmp_37_0_5 = fadd double %tmp_35_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="tmp_37_0_5"/></StgValue>
</operation>

<operation id="1717" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:100  %tmp_38_0_5 = fmul double %dz_0_5, %dz_0_5

]]></Node>
<StgValue><ssdm name="tmp_38_0_5"/></StgValue>
</operation>

<operation id="1718" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:118  %dz_0_6 = fsub double %p_z_0_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_0_6"/></StgValue>
</operation>

<operation id="1719" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:119  %tmp_35_0_6 = fmul double %dx_0_6, %dx_0_6

]]></Node>
<StgValue><ssdm name="tmp_35_0_6"/></StgValue>
</operation>

<operation id="1720" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:120  %tmp_36_0_6 = fmul double %dy_0_6, %dy_0_6

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>

<operation id="1721" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:136  %dx_0_7 = fsub double %p_x_0_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_0_7"/></StgValue>
</operation>

<operation id="1722" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:138  %dy_0_7 = fsub double %p_y_0_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_0_7"/></StgValue>
</operation>

<operation id="1723" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:158  %dx_0_8 = fsub double %p_x_0_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_0_8"/></StgValue>
</operation>

<operation id="1724" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:160  %dy_0_8 = fsub double %p_y_0_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_0_8"/></StgValue>
</operation>

<operation id="1725" st_id="26" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="1726" st_id="26" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="1727" st_id="26" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="1728" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:244  %pre_sqrt_1_4 = fadd double %tmp_37_1_4, %tmp_38_1_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_4"/></StgValue>
</operation>

<operation id="1729" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:260  %tmp_37_1_5 = fadd double %tmp_35_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="tmp_37_1_5"/></StgValue>
</operation>

<operation id="1730" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:261  %tmp_38_1_5 = fmul double %dz_1_5, %dz_1_5

]]></Node>
<StgValue><ssdm name="tmp_38_1_5"/></StgValue>
</operation>

<operation id="1731" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:275  %dz_1_6 = fsub double %p_z_1_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_1_6"/></StgValue>
</operation>

<operation id="1732" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:276  %tmp_35_1_6 = fmul double %dx_1_6, %dx_1_6

]]></Node>
<StgValue><ssdm name="tmp_35_1_6"/></StgValue>
</operation>

<operation id="1733" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:277  %tmp_36_1_6 = fmul double %dy_1_6, %dy_1_6

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>

<operation id="1734" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:291  %dx_1_7 = fsub double %p_x_1_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_1_7"/></StgValue>
</operation>

<operation id="1735" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:292  %dy_1_7 = fsub double %p_y_1_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_1_7"/></StgValue>
</operation>

<operation id="1736" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:309  %dx_1_8 = fsub double %p_x_1_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_1_8"/></StgValue>
</operation>

<operation id="1737" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:310  %dy_1_8 = fsub double %p_y_1_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_1_8"/></StgValue>
</operation>

<operation id="1738" st_id="26" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="1739" st_id="26" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="1740" st_id="26" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="1741" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:391  %pre_sqrt_2_4 = fadd double %tmp_37_2_4, %tmp_38_2_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_4"/></StgValue>
</operation>

<operation id="1742" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:407  %tmp_37_2_5 = fadd double %tmp_35_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="tmp_37_2_5"/></StgValue>
</operation>

<operation id="1743" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:408  %tmp_38_2_5 = fmul double %dz_2_5, %dz_2_5

]]></Node>
<StgValue><ssdm name="tmp_38_2_5"/></StgValue>
</operation>

<operation id="1744" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:422  %dz_2_6 = fsub double %p_z_2_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_2_6"/></StgValue>
</operation>

<operation id="1745" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:423  %tmp_35_2_6 = fmul double %dx_2_6, %dx_2_6

]]></Node>
<StgValue><ssdm name="tmp_35_2_6"/></StgValue>
</operation>

<operation id="1746" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:424  %tmp_36_2_6 = fmul double %dy_2_6, %dy_2_6

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>

<operation id="1747" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:438  %dx_2_7 = fsub double %p_x_2_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_2_7"/></StgValue>
</operation>

<operation id="1748" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:439  %dy_2_7 = fsub double %p_y_2_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_2_7"/></StgValue>
</operation>

<operation id="1749" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:456  %dx_2_8 = fsub double %p_x_2_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_2_8"/></StgValue>
</operation>

<operation id="1750" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:457  %dy_2_8 = fsub double %p_y_2_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_2_8"/></StgValue>
</operation>

<operation id="1751" st_id="26" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="1752" st_id="26" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="1753" st_id="26" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="1754" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:538  %pre_sqrt_3_4 = fadd double %tmp_37_3_4, %tmp_38_3_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_4"/></StgValue>
</operation>

<operation id="1755" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:554  %tmp_37_3_5 = fadd double %tmp_35_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="tmp_37_3_5"/></StgValue>
</operation>

<operation id="1756" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:555  %tmp_38_3_5 = fmul double %dz_3_5, %dz_3_5

]]></Node>
<StgValue><ssdm name="tmp_38_3_5"/></StgValue>
</operation>

<operation id="1757" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:569  %dz_3_6 = fsub double %p_z_3_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_3_6"/></StgValue>
</operation>

<operation id="1758" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:570  %tmp_35_3_6 = fmul double %dx_3_6, %dx_3_6

]]></Node>
<StgValue><ssdm name="tmp_35_3_6"/></StgValue>
</operation>

<operation id="1759" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:571  %tmp_36_3_6 = fmul double %dy_3_6, %dy_3_6

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>

<operation id="1760" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:585  %dx_3_7 = fsub double %p_x_3_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_3_7"/></StgValue>
</operation>

<operation id="1761" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:586  %dy_3_7 = fsub double %p_y_3_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_3_7"/></StgValue>
</operation>

<operation id="1762" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:603  %dx_3_8 = fsub double %p_x_3_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_3_8"/></StgValue>
</operation>

<operation id="1763" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:604  %dy_3_8 = fsub double %p_y_3_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_3_8"/></StgValue>
</operation>

<operation id="1764" st_id="26" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="1765" st_id="26" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="1766" st_id="26" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="1767" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:685  %pre_sqrt_4_3 = fadd double %tmp_37_4_3, %tmp_38_4_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_3"/></StgValue>
</operation>

<operation id="1768" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:701  %tmp_37_4_5 = fadd double %tmp_35_4_5, %tmp_36_4_5

]]></Node>
<StgValue><ssdm name="tmp_37_4_5"/></StgValue>
</operation>

<operation id="1769" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:702  %tmp_38_4_5 = fmul double %dz_4_5, %dz_4_5

]]></Node>
<StgValue><ssdm name="tmp_38_4_5"/></StgValue>
</operation>

<operation id="1770" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:716  %dz_4_6 = fsub double %p_z_4_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_4_6"/></StgValue>
</operation>

<operation id="1771" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:717  %tmp_35_4_6 = fmul double %dx_4_6, %dx_4_6

]]></Node>
<StgValue><ssdm name="tmp_35_4_6"/></StgValue>
</operation>

<operation id="1772" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:718  %tmp_36_4_6 = fmul double %dy_4_6, %dy_4_6

]]></Node>
<StgValue><ssdm name="tmp_36_4_6"/></StgValue>
</operation>

<operation id="1773" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:732  %dx_4_7 = fsub double %p_x_4_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_4_7"/></StgValue>
</operation>

<operation id="1774" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:733  %dy_4_7 = fsub double %p_y_4_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_4_7"/></StgValue>
</operation>

<operation id="1775" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:750  %dx_4_8 = fsub double %p_x_4_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_4_8"/></StgValue>
</operation>

<operation id="1776" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:751  %dy_4_8 = fsub double %p_y_4_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_4_8"/></StgValue>
</operation>

<operation id="1777" st_id="26" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="1778" st_id="26" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="1779" st_id="26" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="1780" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:832  %pre_sqrt_5_3 = fadd double %tmp_37_5_3, %tmp_38_5_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_3"/></StgValue>
</operation>

<operation id="1781" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:848  %tmp_37_5_4 = fadd double %tmp_35_5_4, %tmp_36_5_4

]]></Node>
<StgValue><ssdm name="tmp_37_5_4"/></StgValue>
</operation>

<operation id="1782" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:849  %tmp_38_5_4 = fmul double %dz_5_4, %dz_5_4

]]></Node>
<StgValue><ssdm name="tmp_38_5_4"/></StgValue>
</operation>

<operation id="1783" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:863  %dz_5_6 = fsub double %p_z_5_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_5_6"/></StgValue>
</operation>

<operation id="1784" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:864  %tmp_35_5_6 = fmul double %dx_5_6, %dx_5_6

]]></Node>
<StgValue><ssdm name="tmp_35_5_6"/></StgValue>
</operation>

<operation id="1785" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:865  %tmp_36_5_6 = fmul double %dy_5_6, %dy_5_6

]]></Node>
<StgValue><ssdm name="tmp_36_5_6"/></StgValue>
</operation>

<operation id="1786" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:879  %dx_5_7 = fsub double %p_x_5_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_5_7"/></StgValue>
</operation>

<operation id="1787" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:880  %dy_5_7 = fsub double %p_y_5_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_5_7"/></StgValue>
</operation>

<operation id="1788" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:897  %dx_5_8 = fsub double %p_x_5_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_5_8"/></StgValue>
</operation>

<operation id="1789" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:898  %dy_5_8 = fsub double %p_y_5_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_5_8"/></StgValue>
</operation>

<operation id="1790" st_id="26" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="1791" st_id="26" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="1792" st_id="26" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="1793" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:979  %pre_sqrt_6_3 = fadd double %tmp_37_6_3, %tmp_38_6_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_3"/></StgValue>
</operation>

<operation id="1794" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:995  %tmp_37_6_4 = fadd double %tmp_35_6_4, %tmp_36_6_4

]]></Node>
<StgValue><ssdm name="tmp_37_6_4"/></StgValue>
</operation>

<operation id="1795" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:996  %tmp_38_6_4 = fmul double %dz_6_4, %dz_6_4

]]></Node>
<StgValue><ssdm name="tmp_38_6_4"/></StgValue>
</operation>

<operation id="1796" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1010  %dz_6_5 = fsub double %p_z_6_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_6_5"/></StgValue>
</operation>

<operation id="1797" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1011  %tmp_35_6_5 = fmul double %dx_6_5, %dx_6_5

]]></Node>
<StgValue><ssdm name="tmp_35_6_5"/></StgValue>
</operation>

<operation id="1798" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1012  %tmp_36_6_5 = fmul double %dy_6_5, %dy_6_5

]]></Node>
<StgValue><ssdm name="tmp_36_6_5"/></StgValue>
</operation>

<operation id="1799" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1026  %dx_6_7 = fsub double %p_x_6_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_6_7"/></StgValue>
</operation>

<operation id="1800" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1027  %dy_6_7 = fsub double %p_y_6_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_6_7"/></StgValue>
</operation>

<operation id="1801" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1044  %dx_6_8 = fsub double %p_x_6_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_6_8"/></StgValue>
</operation>

<operation id="1802" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1045  %dy_6_8 = fsub double %p_y_6_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_6_8"/></StgValue>
</operation>

<operation id="1803" st_id="26" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="1804" st_id="26" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="1805" st_id="26" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="1806" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1126  %pre_sqrt_7_3 = fadd double %tmp_37_7_3, %tmp_38_7_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_3"/></StgValue>
</operation>

<operation id="1807" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1142  %tmp_37_7_4 = fadd double %tmp_35_7_4, %tmp_36_7_4

]]></Node>
<StgValue><ssdm name="tmp_37_7_4"/></StgValue>
</operation>

<operation id="1808" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1143  %tmp_38_7_4 = fmul double %dz_7_4, %dz_7_4

]]></Node>
<StgValue><ssdm name="tmp_38_7_4"/></StgValue>
</operation>

<operation id="1809" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1157  %dz_7_5 = fsub double %p_z_7_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_7_5"/></StgValue>
</operation>

<operation id="1810" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1158  %tmp_35_7_5 = fmul double %dx_7_5, %dx_7_5

]]></Node>
<StgValue><ssdm name="tmp_35_7_5"/></StgValue>
</operation>

<operation id="1811" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1159  %tmp_36_7_5 = fmul double %dy_7_5, %dy_7_5

]]></Node>
<StgValue><ssdm name="tmp_36_7_5"/></StgValue>
</operation>

<operation id="1812" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1173  %dx_7_6 = fsub double %p_x_7_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_7_6"/></StgValue>
</operation>

<operation id="1813" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1174  %dy_7_6 = fsub double %p_y_7_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_7_6"/></StgValue>
</operation>

<operation id="1814" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1192  %dx_7_8 = fsub double %p_x_7_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_7_8"/></StgValue>
</operation>

<operation id="1815" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1193  %dy_7_8 = fsub double %p_y_7_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_7_8"/></StgValue>
</operation>

<operation id="1816" st_id="26" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="1817" st_id="26" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="1818" st_id="26" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="1819" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1274  %pre_sqrt_8_3 = fadd double %tmp_37_8_3, %tmp_38_8_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_3"/></StgValue>
</operation>

<operation id="1820" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1290  %tmp_37_8_4 = fadd double %tmp_35_8_4, %tmp_36_8_4

]]></Node>
<StgValue><ssdm name="tmp_37_8_4"/></StgValue>
</operation>

<operation id="1821" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1291  %tmp_38_8_4 = fmul double %dz_8_4, %dz_8_4

]]></Node>
<StgValue><ssdm name="tmp_38_8_4"/></StgValue>
</operation>

<operation id="1822" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1305  %dz_8_5 = fsub double %p_z_8_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_8_5"/></StgValue>
</operation>

<operation id="1823" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1306  %tmp_35_8_5 = fmul double %dx_8_5, %dx_8_5

]]></Node>
<StgValue><ssdm name="tmp_35_8_5"/></StgValue>
</operation>

<operation id="1824" st_id="26" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1307  %tmp_36_8_5 = fmul double %dy_8_5, %dy_8_5

]]></Node>
<StgValue><ssdm name="tmp_36_8_5"/></StgValue>
</operation>

<operation id="1825" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1321  %dx_8_6 = fsub double %p_x_8_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_8_6"/></StgValue>
</operation>

<operation id="1826" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1322  %dy_8_6 = fsub double %p_y_8_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_8_6"/></StgValue>
</operation>

<operation id="1827" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1339  %dx_8_7 = fsub double %p_x_8_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_8_7"/></StgValue>
</operation>

<operation id="1828" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1340  %dy_8_7 = fsub double %p_y_8_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_8_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1829" st_id="27" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="1830" st_id="27" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="1831" st_id="27" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="1832" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:79  %pre_sqrt_0_4 = fadd double %tmp_37_0_4, %tmp_38_0_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_4"/></StgValue>
</operation>

<operation id="1833" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:99  %tmp_37_0_5 = fadd double %tmp_35_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="tmp_37_0_5"/></StgValue>
</operation>

<operation id="1834" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:100  %tmp_38_0_5 = fmul double %dz_0_5, %dz_0_5

]]></Node>
<StgValue><ssdm name="tmp_38_0_5"/></StgValue>
</operation>

<operation id="1835" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:118  %dz_0_6 = fsub double %p_z_0_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_0_6"/></StgValue>
</operation>

<operation id="1836" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:119  %tmp_35_0_6 = fmul double %dx_0_6, %dx_0_6

]]></Node>
<StgValue><ssdm name="tmp_35_0_6"/></StgValue>
</operation>

<operation id="1837" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:120  %tmp_36_0_6 = fmul double %dy_0_6, %dy_0_6

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>

<operation id="1838" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:136  %dx_0_7 = fsub double %p_x_0_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_0_7"/></StgValue>
</operation>

<operation id="1839" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:138  %dy_0_7 = fsub double %p_y_0_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_0_7"/></StgValue>
</operation>

<operation id="1840" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:158  %dx_0_8 = fsub double %p_x_0_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_0_8"/></StgValue>
</operation>

<operation id="1841" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:160  %dy_0_8 = fsub double %p_y_0_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_0_8"/></StgValue>
</operation>

<operation id="1842" st_id="27" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="1843" st_id="27" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="1844" st_id="27" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="1845" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:244  %pre_sqrt_1_4 = fadd double %tmp_37_1_4, %tmp_38_1_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_4"/></StgValue>
</operation>

<operation id="1846" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:260  %tmp_37_1_5 = fadd double %tmp_35_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="tmp_37_1_5"/></StgValue>
</operation>

<operation id="1847" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:261  %tmp_38_1_5 = fmul double %dz_1_5, %dz_1_5

]]></Node>
<StgValue><ssdm name="tmp_38_1_5"/></StgValue>
</operation>

<operation id="1848" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:275  %dz_1_6 = fsub double %p_z_1_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_1_6"/></StgValue>
</operation>

<operation id="1849" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:276  %tmp_35_1_6 = fmul double %dx_1_6, %dx_1_6

]]></Node>
<StgValue><ssdm name="tmp_35_1_6"/></StgValue>
</operation>

<operation id="1850" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:277  %tmp_36_1_6 = fmul double %dy_1_6, %dy_1_6

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>

<operation id="1851" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:291  %dx_1_7 = fsub double %p_x_1_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_1_7"/></StgValue>
</operation>

<operation id="1852" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:292  %dy_1_7 = fsub double %p_y_1_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_1_7"/></StgValue>
</operation>

<operation id="1853" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:309  %dx_1_8 = fsub double %p_x_1_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_1_8"/></StgValue>
</operation>

<operation id="1854" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:310  %dy_1_8 = fsub double %p_y_1_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_1_8"/></StgValue>
</operation>

<operation id="1855" st_id="27" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="1856" st_id="27" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="1857" st_id="27" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="1858" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:391  %pre_sqrt_2_4 = fadd double %tmp_37_2_4, %tmp_38_2_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_4"/></StgValue>
</operation>

<operation id="1859" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:407  %tmp_37_2_5 = fadd double %tmp_35_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="tmp_37_2_5"/></StgValue>
</operation>

<operation id="1860" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:408  %tmp_38_2_5 = fmul double %dz_2_5, %dz_2_5

]]></Node>
<StgValue><ssdm name="tmp_38_2_5"/></StgValue>
</operation>

<operation id="1861" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:422  %dz_2_6 = fsub double %p_z_2_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_2_6"/></StgValue>
</operation>

<operation id="1862" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:423  %tmp_35_2_6 = fmul double %dx_2_6, %dx_2_6

]]></Node>
<StgValue><ssdm name="tmp_35_2_6"/></StgValue>
</operation>

<operation id="1863" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:424  %tmp_36_2_6 = fmul double %dy_2_6, %dy_2_6

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>

<operation id="1864" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:438  %dx_2_7 = fsub double %p_x_2_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_2_7"/></StgValue>
</operation>

<operation id="1865" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:439  %dy_2_7 = fsub double %p_y_2_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_2_7"/></StgValue>
</operation>

<operation id="1866" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:456  %dx_2_8 = fsub double %p_x_2_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_2_8"/></StgValue>
</operation>

<operation id="1867" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:457  %dy_2_8 = fsub double %p_y_2_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_2_8"/></StgValue>
</operation>

<operation id="1868" st_id="27" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="1869" st_id="27" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="1870" st_id="27" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="1871" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:538  %pre_sqrt_3_4 = fadd double %tmp_37_3_4, %tmp_38_3_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_4"/></StgValue>
</operation>

<operation id="1872" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:554  %tmp_37_3_5 = fadd double %tmp_35_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="tmp_37_3_5"/></StgValue>
</operation>

<operation id="1873" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:555  %tmp_38_3_5 = fmul double %dz_3_5, %dz_3_5

]]></Node>
<StgValue><ssdm name="tmp_38_3_5"/></StgValue>
</operation>

<operation id="1874" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:569  %dz_3_6 = fsub double %p_z_3_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_3_6"/></StgValue>
</operation>

<operation id="1875" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:570  %tmp_35_3_6 = fmul double %dx_3_6, %dx_3_6

]]></Node>
<StgValue><ssdm name="tmp_35_3_6"/></StgValue>
</operation>

<operation id="1876" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:571  %tmp_36_3_6 = fmul double %dy_3_6, %dy_3_6

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>

<operation id="1877" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:585  %dx_3_7 = fsub double %p_x_3_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_3_7"/></StgValue>
</operation>

<operation id="1878" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:586  %dy_3_7 = fsub double %p_y_3_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_3_7"/></StgValue>
</operation>

<operation id="1879" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:603  %dx_3_8 = fsub double %p_x_3_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_3_8"/></StgValue>
</operation>

<operation id="1880" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:604  %dy_3_8 = fsub double %p_y_3_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_3_8"/></StgValue>
</operation>

<operation id="1881" st_id="27" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="1882" st_id="27" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="1883" st_id="27" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="1884" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:685  %pre_sqrt_4_3 = fadd double %tmp_37_4_3, %tmp_38_4_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_3"/></StgValue>
</operation>

<operation id="1885" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:701  %tmp_37_4_5 = fadd double %tmp_35_4_5, %tmp_36_4_5

]]></Node>
<StgValue><ssdm name="tmp_37_4_5"/></StgValue>
</operation>

<operation id="1886" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:702  %tmp_38_4_5 = fmul double %dz_4_5, %dz_4_5

]]></Node>
<StgValue><ssdm name="tmp_38_4_5"/></StgValue>
</operation>

<operation id="1887" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:716  %dz_4_6 = fsub double %p_z_4_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_4_6"/></StgValue>
</operation>

<operation id="1888" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:717  %tmp_35_4_6 = fmul double %dx_4_6, %dx_4_6

]]></Node>
<StgValue><ssdm name="tmp_35_4_6"/></StgValue>
</operation>

<operation id="1889" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:718  %tmp_36_4_6 = fmul double %dy_4_6, %dy_4_6

]]></Node>
<StgValue><ssdm name="tmp_36_4_6"/></StgValue>
</operation>

<operation id="1890" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:732  %dx_4_7 = fsub double %p_x_4_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_4_7"/></StgValue>
</operation>

<operation id="1891" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:733  %dy_4_7 = fsub double %p_y_4_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_4_7"/></StgValue>
</operation>

<operation id="1892" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:750  %dx_4_8 = fsub double %p_x_4_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_4_8"/></StgValue>
</operation>

<operation id="1893" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:751  %dy_4_8 = fsub double %p_y_4_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_4_8"/></StgValue>
</operation>

<operation id="1894" st_id="27" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="1895" st_id="27" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="1896" st_id="27" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="1897" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:832  %pre_sqrt_5_3 = fadd double %tmp_37_5_3, %tmp_38_5_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_3"/></StgValue>
</operation>

<operation id="1898" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:848  %tmp_37_5_4 = fadd double %tmp_35_5_4, %tmp_36_5_4

]]></Node>
<StgValue><ssdm name="tmp_37_5_4"/></StgValue>
</operation>

<operation id="1899" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:849  %tmp_38_5_4 = fmul double %dz_5_4, %dz_5_4

]]></Node>
<StgValue><ssdm name="tmp_38_5_4"/></StgValue>
</operation>

<operation id="1900" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:863  %dz_5_6 = fsub double %p_z_5_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_5_6"/></StgValue>
</operation>

<operation id="1901" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:864  %tmp_35_5_6 = fmul double %dx_5_6, %dx_5_6

]]></Node>
<StgValue><ssdm name="tmp_35_5_6"/></StgValue>
</operation>

<operation id="1902" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:865  %tmp_36_5_6 = fmul double %dy_5_6, %dy_5_6

]]></Node>
<StgValue><ssdm name="tmp_36_5_6"/></StgValue>
</operation>

<operation id="1903" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:879  %dx_5_7 = fsub double %p_x_5_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_5_7"/></StgValue>
</operation>

<operation id="1904" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:880  %dy_5_7 = fsub double %p_y_5_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_5_7"/></StgValue>
</operation>

<operation id="1905" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:897  %dx_5_8 = fsub double %p_x_5_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_5_8"/></StgValue>
</operation>

<operation id="1906" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:898  %dy_5_8 = fsub double %p_y_5_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_5_8"/></StgValue>
</operation>

<operation id="1907" st_id="27" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="1908" st_id="27" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="1909" st_id="27" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="1910" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:979  %pre_sqrt_6_3 = fadd double %tmp_37_6_3, %tmp_38_6_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_3"/></StgValue>
</operation>

<operation id="1911" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:995  %tmp_37_6_4 = fadd double %tmp_35_6_4, %tmp_36_6_4

]]></Node>
<StgValue><ssdm name="tmp_37_6_4"/></StgValue>
</operation>

<operation id="1912" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:996  %tmp_38_6_4 = fmul double %dz_6_4, %dz_6_4

]]></Node>
<StgValue><ssdm name="tmp_38_6_4"/></StgValue>
</operation>

<operation id="1913" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1010  %dz_6_5 = fsub double %p_z_6_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_6_5"/></StgValue>
</operation>

<operation id="1914" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1011  %tmp_35_6_5 = fmul double %dx_6_5, %dx_6_5

]]></Node>
<StgValue><ssdm name="tmp_35_6_5"/></StgValue>
</operation>

<operation id="1915" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1012  %tmp_36_6_5 = fmul double %dy_6_5, %dy_6_5

]]></Node>
<StgValue><ssdm name="tmp_36_6_5"/></StgValue>
</operation>

<operation id="1916" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1026  %dx_6_7 = fsub double %p_x_6_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_6_7"/></StgValue>
</operation>

<operation id="1917" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1027  %dy_6_7 = fsub double %p_y_6_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_6_7"/></StgValue>
</operation>

<operation id="1918" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1044  %dx_6_8 = fsub double %p_x_6_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_6_8"/></StgValue>
</operation>

<operation id="1919" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1045  %dy_6_8 = fsub double %p_y_6_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_6_8"/></StgValue>
</operation>

<operation id="1920" st_id="27" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="1921" st_id="27" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="1922" st_id="27" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="1923" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1126  %pre_sqrt_7_3 = fadd double %tmp_37_7_3, %tmp_38_7_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_3"/></StgValue>
</operation>

<operation id="1924" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1142  %tmp_37_7_4 = fadd double %tmp_35_7_4, %tmp_36_7_4

]]></Node>
<StgValue><ssdm name="tmp_37_7_4"/></StgValue>
</operation>

<operation id="1925" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1143  %tmp_38_7_4 = fmul double %dz_7_4, %dz_7_4

]]></Node>
<StgValue><ssdm name="tmp_38_7_4"/></StgValue>
</operation>

<operation id="1926" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1157  %dz_7_5 = fsub double %p_z_7_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_7_5"/></StgValue>
</operation>

<operation id="1927" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1158  %tmp_35_7_5 = fmul double %dx_7_5, %dx_7_5

]]></Node>
<StgValue><ssdm name="tmp_35_7_5"/></StgValue>
</operation>

<operation id="1928" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1159  %tmp_36_7_5 = fmul double %dy_7_5, %dy_7_5

]]></Node>
<StgValue><ssdm name="tmp_36_7_5"/></StgValue>
</operation>

<operation id="1929" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1173  %dx_7_6 = fsub double %p_x_7_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_7_6"/></StgValue>
</operation>

<operation id="1930" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1174  %dy_7_6 = fsub double %p_y_7_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_7_6"/></StgValue>
</operation>

<operation id="1931" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1192  %dx_7_8 = fsub double %p_x_7_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_7_8"/></StgValue>
</operation>

<operation id="1932" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1193  %dy_7_8 = fsub double %p_y_7_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_7_8"/></StgValue>
</operation>

<operation id="1933" st_id="27" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="1934" st_id="27" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="1935" st_id="27" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="1936" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1274  %pre_sqrt_8_3 = fadd double %tmp_37_8_3, %tmp_38_8_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_3"/></StgValue>
</operation>

<operation id="1937" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1290  %tmp_37_8_4 = fadd double %tmp_35_8_4, %tmp_36_8_4

]]></Node>
<StgValue><ssdm name="tmp_37_8_4"/></StgValue>
</operation>

<operation id="1938" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1291  %tmp_38_8_4 = fmul double %dz_8_4, %dz_8_4

]]></Node>
<StgValue><ssdm name="tmp_38_8_4"/></StgValue>
</operation>

<operation id="1939" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1305  %dz_8_5 = fsub double %p_z_8_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_8_5"/></StgValue>
</operation>

<operation id="1940" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1306  %tmp_35_8_5 = fmul double %dx_8_5, %dx_8_5

]]></Node>
<StgValue><ssdm name="tmp_35_8_5"/></StgValue>
</operation>

<operation id="1941" st_id="27" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1307  %tmp_36_8_5 = fmul double %dy_8_5, %dy_8_5

]]></Node>
<StgValue><ssdm name="tmp_36_8_5"/></StgValue>
</operation>

<operation id="1942" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1321  %dx_8_6 = fsub double %p_x_8_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_8_6"/></StgValue>
</operation>

<operation id="1943" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1322  %dy_8_6 = fsub double %p_y_8_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_8_6"/></StgValue>
</operation>

<operation id="1944" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1339  %dx_8_7 = fsub double %p_x_8_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_8_7"/></StgValue>
</operation>

<operation id="1945" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1340  %dy_8_7 = fsub double %p_y_8_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_8_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1946" st_id="28" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="1947" st_id="28" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="1948" st_id="28" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="1949" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:79  %pre_sqrt_0_4 = fadd double %tmp_37_0_4, %tmp_38_0_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_4"/></StgValue>
</operation>

<operation id="1950" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:99  %tmp_37_0_5 = fadd double %tmp_35_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="tmp_37_0_5"/></StgValue>
</operation>

<operation id="1951" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:100  %tmp_38_0_5 = fmul double %dz_0_5, %dz_0_5

]]></Node>
<StgValue><ssdm name="tmp_38_0_5"/></StgValue>
</operation>

<operation id="1952" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:118  %dz_0_6 = fsub double %p_z_0_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_0_6"/></StgValue>
</operation>

<operation id="1953" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:119  %tmp_35_0_6 = fmul double %dx_0_6, %dx_0_6

]]></Node>
<StgValue><ssdm name="tmp_35_0_6"/></StgValue>
</operation>

<operation id="1954" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:120  %tmp_36_0_6 = fmul double %dy_0_6, %dy_0_6

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>

<operation id="1955" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:136  %dx_0_7 = fsub double %p_x_0_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_0_7"/></StgValue>
</operation>

<operation id="1956" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:138  %dy_0_7 = fsub double %p_y_0_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_0_7"/></StgValue>
</operation>

<operation id="1957" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:158  %dx_0_8 = fsub double %p_x_0_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_0_8"/></StgValue>
</operation>

<operation id="1958" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:160  %dy_0_8 = fsub double %p_y_0_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_0_8"/></StgValue>
</operation>

<operation id="1959" st_id="28" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="1960" st_id="28" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="1961" st_id="28" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="1962" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:244  %pre_sqrt_1_4 = fadd double %tmp_37_1_4, %tmp_38_1_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_4"/></StgValue>
</operation>

<operation id="1963" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:260  %tmp_37_1_5 = fadd double %tmp_35_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="tmp_37_1_5"/></StgValue>
</operation>

<operation id="1964" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:261  %tmp_38_1_5 = fmul double %dz_1_5, %dz_1_5

]]></Node>
<StgValue><ssdm name="tmp_38_1_5"/></StgValue>
</operation>

<operation id="1965" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:275  %dz_1_6 = fsub double %p_z_1_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_1_6"/></StgValue>
</operation>

<operation id="1966" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:276  %tmp_35_1_6 = fmul double %dx_1_6, %dx_1_6

]]></Node>
<StgValue><ssdm name="tmp_35_1_6"/></StgValue>
</operation>

<operation id="1967" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:277  %tmp_36_1_6 = fmul double %dy_1_6, %dy_1_6

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>

<operation id="1968" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:291  %dx_1_7 = fsub double %p_x_1_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_1_7"/></StgValue>
</operation>

<operation id="1969" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:292  %dy_1_7 = fsub double %p_y_1_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_1_7"/></StgValue>
</operation>

<operation id="1970" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:309  %dx_1_8 = fsub double %p_x_1_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_1_8"/></StgValue>
</operation>

<operation id="1971" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:310  %dy_1_8 = fsub double %p_y_1_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_1_8"/></StgValue>
</operation>

<operation id="1972" st_id="28" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="1973" st_id="28" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="1974" st_id="28" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="1975" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:391  %pre_sqrt_2_4 = fadd double %tmp_37_2_4, %tmp_38_2_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_4"/></StgValue>
</operation>

<operation id="1976" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:407  %tmp_37_2_5 = fadd double %tmp_35_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="tmp_37_2_5"/></StgValue>
</operation>

<operation id="1977" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:408  %tmp_38_2_5 = fmul double %dz_2_5, %dz_2_5

]]></Node>
<StgValue><ssdm name="tmp_38_2_5"/></StgValue>
</operation>

<operation id="1978" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:422  %dz_2_6 = fsub double %p_z_2_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_2_6"/></StgValue>
</operation>

<operation id="1979" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:423  %tmp_35_2_6 = fmul double %dx_2_6, %dx_2_6

]]></Node>
<StgValue><ssdm name="tmp_35_2_6"/></StgValue>
</operation>

<operation id="1980" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:424  %tmp_36_2_6 = fmul double %dy_2_6, %dy_2_6

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>

<operation id="1981" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:438  %dx_2_7 = fsub double %p_x_2_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_2_7"/></StgValue>
</operation>

<operation id="1982" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:439  %dy_2_7 = fsub double %p_y_2_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_2_7"/></StgValue>
</operation>

<operation id="1983" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:456  %dx_2_8 = fsub double %p_x_2_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_2_8"/></StgValue>
</operation>

<operation id="1984" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:457  %dy_2_8 = fsub double %p_y_2_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_2_8"/></StgValue>
</operation>

<operation id="1985" st_id="28" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="1986" st_id="28" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="1987" st_id="28" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="1988" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:538  %pre_sqrt_3_4 = fadd double %tmp_37_3_4, %tmp_38_3_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_4"/></StgValue>
</operation>

<operation id="1989" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:554  %tmp_37_3_5 = fadd double %tmp_35_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="tmp_37_3_5"/></StgValue>
</operation>

<operation id="1990" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:555  %tmp_38_3_5 = fmul double %dz_3_5, %dz_3_5

]]></Node>
<StgValue><ssdm name="tmp_38_3_5"/></StgValue>
</operation>

<operation id="1991" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:569  %dz_3_6 = fsub double %p_z_3_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_3_6"/></StgValue>
</operation>

<operation id="1992" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:570  %tmp_35_3_6 = fmul double %dx_3_6, %dx_3_6

]]></Node>
<StgValue><ssdm name="tmp_35_3_6"/></StgValue>
</operation>

<operation id="1993" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:571  %tmp_36_3_6 = fmul double %dy_3_6, %dy_3_6

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>

<operation id="1994" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:585  %dx_3_7 = fsub double %p_x_3_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_3_7"/></StgValue>
</operation>

<operation id="1995" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:586  %dy_3_7 = fsub double %p_y_3_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_3_7"/></StgValue>
</operation>

<operation id="1996" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:603  %dx_3_8 = fsub double %p_x_3_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_3_8"/></StgValue>
</operation>

<operation id="1997" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:604  %dy_3_8 = fsub double %p_y_3_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_3_8"/></StgValue>
</operation>

<operation id="1998" st_id="28" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="1999" st_id="28" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="2000" st_id="28" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="2001" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:685  %pre_sqrt_4_3 = fadd double %tmp_37_4_3, %tmp_38_4_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_3"/></StgValue>
</operation>

<operation id="2002" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:701  %tmp_37_4_5 = fadd double %tmp_35_4_5, %tmp_36_4_5

]]></Node>
<StgValue><ssdm name="tmp_37_4_5"/></StgValue>
</operation>

<operation id="2003" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:702  %tmp_38_4_5 = fmul double %dz_4_5, %dz_4_5

]]></Node>
<StgValue><ssdm name="tmp_38_4_5"/></StgValue>
</operation>

<operation id="2004" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:716  %dz_4_6 = fsub double %p_z_4_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_4_6"/></StgValue>
</operation>

<operation id="2005" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:717  %tmp_35_4_6 = fmul double %dx_4_6, %dx_4_6

]]></Node>
<StgValue><ssdm name="tmp_35_4_6"/></StgValue>
</operation>

<operation id="2006" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:718  %tmp_36_4_6 = fmul double %dy_4_6, %dy_4_6

]]></Node>
<StgValue><ssdm name="tmp_36_4_6"/></StgValue>
</operation>

<operation id="2007" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:732  %dx_4_7 = fsub double %p_x_4_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_4_7"/></StgValue>
</operation>

<operation id="2008" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:733  %dy_4_7 = fsub double %p_y_4_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_4_7"/></StgValue>
</operation>

<operation id="2009" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:750  %dx_4_8 = fsub double %p_x_4_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_4_8"/></StgValue>
</operation>

<operation id="2010" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:751  %dy_4_8 = fsub double %p_y_4_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_4_8"/></StgValue>
</operation>

<operation id="2011" st_id="28" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="2012" st_id="28" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="2013" st_id="28" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="2014" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:832  %pre_sqrt_5_3 = fadd double %tmp_37_5_3, %tmp_38_5_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_3"/></StgValue>
</operation>

<operation id="2015" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:848  %tmp_37_5_4 = fadd double %tmp_35_5_4, %tmp_36_5_4

]]></Node>
<StgValue><ssdm name="tmp_37_5_4"/></StgValue>
</operation>

<operation id="2016" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:849  %tmp_38_5_4 = fmul double %dz_5_4, %dz_5_4

]]></Node>
<StgValue><ssdm name="tmp_38_5_4"/></StgValue>
</operation>

<operation id="2017" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:863  %dz_5_6 = fsub double %p_z_5_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_5_6"/></StgValue>
</operation>

<operation id="2018" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:864  %tmp_35_5_6 = fmul double %dx_5_6, %dx_5_6

]]></Node>
<StgValue><ssdm name="tmp_35_5_6"/></StgValue>
</operation>

<operation id="2019" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:865  %tmp_36_5_6 = fmul double %dy_5_6, %dy_5_6

]]></Node>
<StgValue><ssdm name="tmp_36_5_6"/></StgValue>
</operation>

<operation id="2020" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:879  %dx_5_7 = fsub double %p_x_5_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_5_7"/></StgValue>
</operation>

<operation id="2021" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:880  %dy_5_7 = fsub double %p_y_5_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_5_7"/></StgValue>
</operation>

<operation id="2022" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:897  %dx_5_8 = fsub double %p_x_5_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_5_8"/></StgValue>
</operation>

<operation id="2023" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:898  %dy_5_8 = fsub double %p_y_5_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_5_8"/></StgValue>
</operation>

<operation id="2024" st_id="28" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="2025" st_id="28" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="2026" st_id="28" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="2027" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:979  %pre_sqrt_6_3 = fadd double %tmp_37_6_3, %tmp_38_6_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_3"/></StgValue>
</operation>

<operation id="2028" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:995  %tmp_37_6_4 = fadd double %tmp_35_6_4, %tmp_36_6_4

]]></Node>
<StgValue><ssdm name="tmp_37_6_4"/></StgValue>
</operation>

<operation id="2029" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:996  %tmp_38_6_4 = fmul double %dz_6_4, %dz_6_4

]]></Node>
<StgValue><ssdm name="tmp_38_6_4"/></StgValue>
</operation>

<operation id="2030" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1010  %dz_6_5 = fsub double %p_z_6_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_6_5"/></StgValue>
</operation>

<operation id="2031" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1011  %tmp_35_6_5 = fmul double %dx_6_5, %dx_6_5

]]></Node>
<StgValue><ssdm name="tmp_35_6_5"/></StgValue>
</operation>

<operation id="2032" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1012  %tmp_36_6_5 = fmul double %dy_6_5, %dy_6_5

]]></Node>
<StgValue><ssdm name="tmp_36_6_5"/></StgValue>
</operation>

<operation id="2033" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1026  %dx_6_7 = fsub double %p_x_6_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_6_7"/></StgValue>
</operation>

<operation id="2034" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1027  %dy_6_7 = fsub double %p_y_6_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_6_7"/></StgValue>
</operation>

<operation id="2035" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1044  %dx_6_8 = fsub double %p_x_6_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_6_8"/></StgValue>
</operation>

<operation id="2036" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1045  %dy_6_8 = fsub double %p_y_6_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_6_8"/></StgValue>
</operation>

<operation id="2037" st_id="28" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="2038" st_id="28" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="2039" st_id="28" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="2040" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1126  %pre_sqrt_7_3 = fadd double %tmp_37_7_3, %tmp_38_7_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_3"/></StgValue>
</operation>

<operation id="2041" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1142  %tmp_37_7_4 = fadd double %tmp_35_7_4, %tmp_36_7_4

]]></Node>
<StgValue><ssdm name="tmp_37_7_4"/></StgValue>
</operation>

<operation id="2042" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1143  %tmp_38_7_4 = fmul double %dz_7_4, %dz_7_4

]]></Node>
<StgValue><ssdm name="tmp_38_7_4"/></StgValue>
</operation>

<operation id="2043" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1157  %dz_7_5 = fsub double %p_z_7_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_7_5"/></StgValue>
</operation>

<operation id="2044" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1158  %tmp_35_7_5 = fmul double %dx_7_5, %dx_7_5

]]></Node>
<StgValue><ssdm name="tmp_35_7_5"/></StgValue>
</operation>

<operation id="2045" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1159  %tmp_36_7_5 = fmul double %dy_7_5, %dy_7_5

]]></Node>
<StgValue><ssdm name="tmp_36_7_5"/></StgValue>
</operation>

<operation id="2046" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1173  %dx_7_6 = fsub double %p_x_7_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_7_6"/></StgValue>
</operation>

<operation id="2047" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1174  %dy_7_6 = fsub double %p_y_7_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_7_6"/></StgValue>
</operation>

<operation id="2048" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1192  %dx_7_8 = fsub double %p_x_7_load, %p_x_8_load

]]></Node>
<StgValue><ssdm name="dx_7_8"/></StgValue>
</operation>

<operation id="2049" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1193  %dy_7_8 = fsub double %p_y_7_load, %p_y_8_load

]]></Node>
<StgValue><ssdm name="dy_7_8"/></StgValue>
</operation>

<operation id="2050" st_id="28" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="2051" st_id="28" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="2052" st_id="28" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="2053" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1274  %pre_sqrt_8_3 = fadd double %tmp_37_8_3, %tmp_38_8_3

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_3"/></StgValue>
</operation>

<operation id="2054" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1290  %tmp_37_8_4 = fadd double %tmp_35_8_4, %tmp_36_8_4

]]></Node>
<StgValue><ssdm name="tmp_37_8_4"/></StgValue>
</operation>

<operation id="2055" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1291  %tmp_38_8_4 = fmul double %dz_8_4, %dz_8_4

]]></Node>
<StgValue><ssdm name="tmp_38_8_4"/></StgValue>
</operation>

<operation id="2056" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1305  %dz_8_5 = fsub double %p_z_8_load, %p_z_5_load

]]></Node>
<StgValue><ssdm name="dz_8_5"/></StgValue>
</operation>

<operation id="2057" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1306  %tmp_35_8_5 = fmul double %dx_8_5, %dx_8_5

]]></Node>
<StgValue><ssdm name="tmp_35_8_5"/></StgValue>
</operation>

<operation id="2058" st_id="28" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1307  %tmp_36_8_5 = fmul double %dy_8_5, %dy_8_5

]]></Node>
<StgValue><ssdm name="tmp_36_8_5"/></StgValue>
</operation>

<operation id="2059" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1321  %dx_8_6 = fsub double %p_x_8_load, %p_x_6_load

]]></Node>
<StgValue><ssdm name="dx_8_6"/></StgValue>
</operation>

<operation id="2060" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1322  %dy_8_6 = fsub double %p_y_8_load, %p_y_6_load

]]></Node>
<StgValue><ssdm name="dy_8_6"/></StgValue>
</operation>

<operation id="2061" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1339  %dx_8_7 = fsub double %p_x_8_load, %p_x_7_load

]]></Node>
<StgValue><ssdm name="dx_8_7"/></StgValue>
</operation>

<operation id="2062" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1340  %dy_8_7 = fsub double %p_y_8_load, %p_y_7_load

]]></Node>
<StgValue><ssdm name="dy_8_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2063" st_id="29" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="2064" st_id="29" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="2065" st_id="29" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="2066" st_id="29" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="2067" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:101  %pre_sqrt_0_5 = fadd double %tmp_37_0_5, %tmp_38_0_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_5"/></StgValue>
</operation>

<operation id="2068" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:121  %tmp_37_0_6 = fadd double %tmp_35_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="tmp_37_0_6"/></StgValue>
</operation>

<operation id="2069" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:122  %tmp_38_0_6 = fmul double %dz_0_6, %dz_0_6

]]></Node>
<StgValue><ssdm name="tmp_38_0_6"/></StgValue>
</operation>

<operation id="2070" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:140  %dz_0_7 = fsub double %p_z_0_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_0_7"/></StgValue>
</operation>

<operation id="2071" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:141  %tmp_35_0_7 = fmul double %dx_0_7, %dx_0_7

]]></Node>
<StgValue><ssdm name="tmp_35_0_7"/></StgValue>
</operation>

<operation id="2072" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:142  %tmp_36_0_7 = fmul double %dy_0_7, %dy_0_7

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>

<operation id="2073" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:162  %dz_0_8 = fsub double %p_z_0_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_0_8"/></StgValue>
</operation>

<operation id="2074" st_id="29" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="2075" st_id="29" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="2076" st_id="29" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="2077" st_id="29" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="2078" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:262  %pre_sqrt_1_5 = fadd double %tmp_37_1_5, %tmp_38_1_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_5"/></StgValue>
</operation>

<operation id="2079" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:278  %tmp_37_1_6 = fadd double %tmp_35_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="tmp_37_1_6"/></StgValue>
</operation>

<operation id="2080" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:279  %tmp_38_1_6 = fmul double %dz_1_6, %dz_1_6

]]></Node>
<StgValue><ssdm name="tmp_38_1_6"/></StgValue>
</operation>

<operation id="2081" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:293  %dz_1_7 = fsub double %p_z_1_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_1_7"/></StgValue>
</operation>

<operation id="2082" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:294  %tmp_35_1_7 = fmul double %dx_1_7, %dx_1_7

]]></Node>
<StgValue><ssdm name="tmp_35_1_7"/></StgValue>
</operation>

<operation id="2083" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:295  %tmp_36_1_7 = fmul double %dy_1_7, %dy_1_7

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>

<operation id="2084" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:311  %dz_1_8 = fsub double %p_z_1_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_1_8"/></StgValue>
</operation>

<operation id="2085" st_id="29" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="2086" st_id="29" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="2087" st_id="29" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="2088" st_id="29" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="2089" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:409  %pre_sqrt_2_5 = fadd double %tmp_37_2_5, %tmp_38_2_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_5"/></StgValue>
</operation>

<operation id="2090" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:425  %tmp_37_2_6 = fadd double %tmp_35_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="tmp_37_2_6"/></StgValue>
</operation>

<operation id="2091" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:426  %tmp_38_2_6 = fmul double %dz_2_6, %dz_2_6

]]></Node>
<StgValue><ssdm name="tmp_38_2_6"/></StgValue>
</operation>

<operation id="2092" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:440  %dz_2_7 = fsub double %p_z_2_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_2_7"/></StgValue>
</operation>

<operation id="2093" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:441  %tmp_35_2_7 = fmul double %dx_2_7, %dx_2_7

]]></Node>
<StgValue><ssdm name="tmp_35_2_7"/></StgValue>
</operation>

<operation id="2094" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:442  %tmp_36_2_7 = fmul double %dy_2_7, %dy_2_7

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>

<operation id="2095" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:458  %dz_2_8 = fsub double %p_z_2_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_2_8"/></StgValue>
</operation>

<operation id="2096" st_id="29" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="2097" st_id="29" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="2098" st_id="29" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="2099" st_id="29" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="2100" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:556  %pre_sqrt_3_5 = fadd double %tmp_37_3_5, %tmp_38_3_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_5"/></StgValue>
</operation>

<operation id="2101" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:572  %tmp_37_3_6 = fadd double %tmp_35_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="tmp_37_3_6"/></StgValue>
</operation>

<operation id="2102" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:573  %tmp_38_3_6 = fmul double %dz_3_6, %dz_3_6

]]></Node>
<StgValue><ssdm name="tmp_38_3_6"/></StgValue>
</operation>

<operation id="2103" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:587  %dz_3_7 = fsub double %p_z_3_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_3_7"/></StgValue>
</operation>

<operation id="2104" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:588  %tmp_35_3_7 = fmul double %dx_3_7, %dx_3_7

]]></Node>
<StgValue><ssdm name="tmp_35_3_7"/></StgValue>
</operation>

<operation id="2105" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:589  %tmp_36_3_7 = fmul double %dy_3_7, %dy_3_7

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>

<operation id="2106" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:605  %dz_3_8 = fsub double %p_z_3_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_3_8"/></StgValue>
</operation>

<operation id="2107" st_id="29" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="2108" st_id="29" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="2109" st_id="29" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="2110" st_id="29" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="2111" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:703  %pre_sqrt_4_5 = fadd double %tmp_37_4_5, %tmp_38_4_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_5"/></StgValue>
</operation>

<operation id="2112" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:719  %tmp_37_4_6 = fadd double %tmp_35_4_6, %tmp_36_4_6

]]></Node>
<StgValue><ssdm name="tmp_37_4_6"/></StgValue>
</operation>

<operation id="2113" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:720  %tmp_38_4_6 = fmul double %dz_4_6, %dz_4_6

]]></Node>
<StgValue><ssdm name="tmp_38_4_6"/></StgValue>
</operation>

<operation id="2114" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:734  %dz_4_7 = fsub double %p_z_4_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_4_7"/></StgValue>
</operation>

<operation id="2115" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:735  %tmp_35_4_7 = fmul double %dx_4_7, %dx_4_7

]]></Node>
<StgValue><ssdm name="tmp_35_4_7"/></StgValue>
</operation>

<operation id="2116" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:736  %tmp_36_4_7 = fmul double %dy_4_7, %dy_4_7

]]></Node>
<StgValue><ssdm name="tmp_36_4_7"/></StgValue>
</operation>

<operation id="2117" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:752  %dz_4_8 = fsub double %p_z_4_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_4_8"/></StgValue>
</operation>

<operation id="2118" st_id="29" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="2119" st_id="29" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="2120" st_id="29" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="2121" st_id="29" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="2122" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:850  %pre_sqrt_5_4 = fadd double %tmp_37_5_4, %tmp_38_5_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_4"/></StgValue>
</operation>

<operation id="2123" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:866  %tmp_37_5_6 = fadd double %tmp_35_5_6, %tmp_36_5_6

]]></Node>
<StgValue><ssdm name="tmp_37_5_6"/></StgValue>
</operation>

<operation id="2124" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:867  %tmp_38_5_6 = fmul double %dz_5_6, %dz_5_6

]]></Node>
<StgValue><ssdm name="tmp_38_5_6"/></StgValue>
</operation>

<operation id="2125" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:881  %dz_5_7 = fsub double %p_z_5_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_5_7"/></StgValue>
</operation>

<operation id="2126" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:882  %tmp_35_5_7 = fmul double %dx_5_7, %dx_5_7

]]></Node>
<StgValue><ssdm name="tmp_35_5_7"/></StgValue>
</operation>

<operation id="2127" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:883  %tmp_36_5_7 = fmul double %dy_5_7, %dy_5_7

]]></Node>
<StgValue><ssdm name="tmp_36_5_7"/></StgValue>
</operation>

<operation id="2128" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:899  %dz_5_8 = fsub double %p_z_5_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_5_8"/></StgValue>
</operation>

<operation id="2129" st_id="29" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="2130" st_id="29" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="2131" st_id="29" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="2132" st_id="29" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="2133" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:997  %pre_sqrt_6_4 = fadd double %tmp_37_6_4, %tmp_38_6_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_4"/></StgValue>
</operation>

<operation id="2134" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1013  %tmp_37_6_5 = fadd double %tmp_35_6_5, %tmp_36_6_5

]]></Node>
<StgValue><ssdm name="tmp_37_6_5"/></StgValue>
</operation>

<operation id="2135" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1014  %tmp_38_6_5 = fmul double %dz_6_5, %dz_6_5

]]></Node>
<StgValue><ssdm name="tmp_38_6_5"/></StgValue>
</operation>

<operation id="2136" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1028  %dz_6_7 = fsub double %p_z_6_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_6_7"/></StgValue>
</operation>

<operation id="2137" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1029  %tmp_35_6_7 = fmul double %dx_6_7, %dx_6_7

]]></Node>
<StgValue><ssdm name="tmp_35_6_7"/></StgValue>
</operation>

<operation id="2138" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1030  %tmp_36_6_7 = fmul double %dy_6_7, %dy_6_7

]]></Node>
<StgValue><ssdm name="tmp_36_6_7"/></StgValue>
</operation>

<operation id="2139" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1046  %dz_6_8 = fsub double %p_z_6_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_6_8"/></StgValue>
</operation>

<operation id="2140" st_id="29" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="2141" st_id="29" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="2142" st_id="29" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="2143" st_id="29" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="2144" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1144  %pre_sqrt_7_4 = fadd double %tmp_37_7_4, %tmp_38_7_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_4"/></StgValue>
</operation>

<operation id="2145" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1160  %tmp_37_7_5 = fadd double %tmp_35_7_5, %tmp_36_7_5

]]></Node>
<StgValue><ssdm name="tmp_37_7_5"/></StgValue>
</operation>

<operation id="2146" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1161  %tmp_38_7_5 = fmul double %dz_7_5, %dz_7_5

]]></Node>
<StgValue><ssdm name="tmp_38_7_5"/></StgValue>
</operation>

<operation id="2147" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1175  %dz_7_6 = fsub double %p_z_7_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_7_6"/></StgValue>
</operation>

<operation id="2148" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1176  %tmp_35_7_6 = fmul double %dx_7_6, %dx_7_6

]]></Node>
<StgValue><ssdm name="tmp_35_7_6"/></StgValue>
</operation>

<operation id="2149" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1177  %tmp_36_7_6 = fmul double %dy_7_6, %dy_7_6

]]></Node>
<StgValue><ssdm name="tmp_36_7_6"/></StgValue>
</operation>

<operation id="2150" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1194  %dz_7_8 = fsub double %p_z_7_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_7_8"/></StgValue>
</operation>

<operation id="2151" st_id="29" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="2152" st_id="29" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="2153" st_id="29" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="2154" st_id="29" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="2155" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1292  %pre_sqrt_8_4 = fadd double %tmp_37_8_4, %tmp_38_8_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_4"/></StgValue>
</operation>

<operation id="2156" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1308  %tmp_37_8_5 = fadd double %tmp_35_8_5, %tmp_36_8_5

]]></Node>
<StgValue><ssdm name="tmp_37_8_5"/></StgValue>
</operation>

<operation id="2157" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1309  %tmp_38_8_5 = fmul double %dz_8_5, %dz_8_5

]]></Node>
<StgValue><ssdm name="tmp_38_8_5"/></StgValue>
</operation>

<operation id="2158" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1323  %dz_8_6 = fsub double %p_z_8_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_8_6"/></StgValue>
</operation>

<operation id="2159" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1324  %tmp_35_8_6 = fmul double %dx_8_6, %dx_8_6

]]></Node>
<StgValue><ssdm name="tmp_35_8_6"/></StgValue>
</operation>

<operation id="2160" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1325  %tmp_36_8_6 = fmul double %dy_8_6, %dy_8_6

]]></Node>
<StgValue><ssdm name="tmp_36_8_6"/></StgValue>
</operation>

<operation id="2161" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1341  %dz_8_7 = fsub double %p_z_8_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_8_7"/></StgValue>
</operation>

<operation id="2162" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1342  %tmp_35_8_7 = fmul double %dx_8_7, %dx_8_7

]]></Node>
<StgValue><ssdm name="tmp_35_8_7"/></StgValue>
</operation>

<operation id="2163" st_id="29" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1343  %tmp_36_8_7 = fmul double %dy_8_7, %dy_8_7

]]></Node>
<StgValue><ssdm name="tmp_36_8_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2164" st_id="30" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:14  %p_r_0_1 = call double @llvm.sqrt.f64(double %pre_sqrt_0_1)

]]></Node>
<StgValue><ssdm name="p_r_0_1"/></StgValue>
</operation>

<operation id="2165" st_id="30" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="2166" st_id="30" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="2167" st_id="30" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="2168" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:101  %pre_sqrt_0_5 = fadd double %tmp_37_0_5, %tmp_38_0_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_5"/></StgValue>
</operation>

<operation id="2169" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:121  %tmp_37_0_6 = fadd double %tmp_35_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="tmp_37_0_6"/></StgValue>
</operation>

<operation id="2170" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:122  %tmp_38_0_6 = fmul double %dz_0_6, %dz_0_6

]]></Node>
<StgValue><ssdm name="tmp_38_0_6"/></StgValue>
</operation>

<operation id="2171" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:140  %dz_0_7 = fsub double %p_z_0_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_0_7"/></StgValue>
</operation>

<operation id="2172" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:141  %tmp_35_0_7 = fmul double %dx_0_7, %dx_0_7

]]></Node>
<StgValue><ssdm name="tmp_35_0_7"/></StgValue>
</operation>

<operation id="2173" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:142  %tmp_36_0_7 = fmul double %dy_0_7, %dy_0_7

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>

<operation id="2174" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:162  %dz_0_8 = fsub double %p_z_0_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_0_8"/></StgValue>
</operation>

<operation id="2175" st_id="30" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:190  %p_r_1 = call double @llvm.sqrt.f64(double %pre_sqrt_1)

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="2176" st_id="30" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="2177" st_id="30" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="2178" st_id="30" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="2179" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:262  %pre_sqrt_1_5 = fadd double %tmp_37_1_5, %tmp_38_1_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_5"/></StgValue>
</operation>

<operation id="2180" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:278  %tmp_37_1_6 = fadd double %tmp_35_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="tmp_37_1_6"/></StgValue>
</operation>

<operation id="2181" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:279  %tmp_38_1_6 = fmul double %dz_1_6, %dz_1_6

]]></Node>
<StgValue><ssdm name="tmp_38_1_6"/></StgValue>
</operation>

<operation id="2182" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:293  %dz_1_7 = fsub double %p_z_1_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_1_7"/></StgValue>
</operation>

<operation id="2183" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:294  %tmp_35_1_7 = fmul double %dx_1_7, %dx_1_7

]]></Node>
<StgValue><ssdm name="tmp_35_1_7"/></StgValue>
</operation>

<operation id="2184" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:295  %tmp_36_1_7 = fmul double %dy_1_7, %dy_1_7

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>

<operation id="2185" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:311  %dz_1_8 = fsub double %p_z_1_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_1_8"/></StgValue>
</operation>

<operation id="2186" st_id="30" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:338  %p_r_2 = call double @llvm.sqrt.f64(double %pre_sqrt_2)

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="2187" st_id="30" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="2188" st_id="30" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="2189" st_id="30" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="2190" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:409  %pre_sqrt_2_5 = fadd double %tmp_37_2_5, %tmp_38_2_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_5"/></StgValue>
</operation>

<operation id="2191" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:425  %tmp_37_2_6 = fadd double %tmp_35_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="tmp_37_2_6"/></StgValue>
</operation>

<operation id="2192" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:426  %tmp_38_2_6 = fmul double %dz_2_6, %dz_2_6

]]></Node>
<StgValue><ssdm name="tmp_38_2_6"/></StgValue>
</operation>

<operation id="2193" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:440  %dz_2_7 = fsub double %p_z_2_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_2_7"/></StgValue>
</operation>

<operation id="2194" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:441  %tmp_35_2_7 = fmul double %dx_2_7, %dx_2_7

]]></Node>
<StgValue><ssdm name="tmp_35_2_7"/></StgValue>
</operation>

<operation id="2195" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:442  %tmp_36_2_7 = fmul double %dy_2_7, %dy_2_7

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>

<operation id="2196" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:458  %dz_2_8 = fsub double %p_z_2_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_2_8"/></StgValue>
</operation>

<operation id="2197" st_id="30" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:485  %p_r_3 = call double @llvm.sqrt.f64(double %pre_sqrt_3)

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="2198" st_id="30" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="2199" st_id="30" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="2200" st_id="30" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="2201" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:556  %pre_sqrt_3_5 = fadd double %tmp_37_3_5, %tmp_38_3_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_5"/></StgValue>
</operation>

<operation id="2202" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:572  %tmp_37_3_6 = fadd double %tmp_35_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="tmp_37_3_6"/></StgValue>
</operation>

<operation id="2203" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:573  %tmp_38_3_6 = fmul double %dz_3_6, %dz_3_6

]]></Node>
<StgValue><ssdm name="tmp_38_3_6"/></StgValue>
</operation>

<operation id="2204" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:587  %dz_3_7 = fsub double %p_z_3_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_3_7"/></StgValue>
</operation>

<operation id="2205" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:588  %tmp_35_3_7 = fmul double %dx_3_7, %dx_3_7

]]></Node>
<StgValue><ssdm name="tmp_35_3_7"/></StgValue>
</operation>

<operation id="2206" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:589  %tmp_36_3_7 = fmul double %dy_3_7, %dy_3_7

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>

<operation id="2207" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:605  %dz_3_8 = fsub double %p_z_3_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_3_8"/></StgValue>
</operation>

<operation id="2208" st_id="30" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:632  %p_r_4 = call double @llvm.sqrt.f64(double %pre_sqrt_4)

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="2209" st_id="30" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="2210" st_id="30" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="2211" st_id="30" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="2212" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:703  %pre_sqrt_4_5 = fadd double %tmp_37_4_5, %tmp_38_4_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_5"/></StgValue>
</operation>

<operation id="2213" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:719  %tmp_37_4_6 = fadd double %tmp_35_4_6, %tmp_36_4_6

]]></Node>
<StgValue><ssdm name="tmp_37_4_6"/></StgValue>
</operation>

<operation id="2214" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:720  %tmp_38_4_6 = fmul double %dz_4_6, %dz_4_6

]]></Node>
<StgValue><ssdm name="tmp_38_4_6"/></StgValue>
</operation>

<operation id="2215" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:734  %dz_4_7 = fsub double %p_z_4_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_4_7"/></StgValue>
</operation>

<operation id="2216" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:735  %tmp_35_4_7 = fmul double %dx_4_7, %dx_4_7

]]></Node>
<StgValue><ssdm name="tmp_35_4_7"/></StgValue>
</operation>

<operation id="2217" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:736  %tmp_36_4_7 = fmul double %dy_4_7, %dy_4_7

]]></Node>
<StgValue><ssdm name="tmp_36_4_7"/></StgValue>
</operation>

<operation id="2218" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:752  %dz_4_8 = fsub double %p_z_4_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_4_8"/></StgValue>
</operation>

<operation id="2219" st_id="30" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:779  %p_r_5 = call double @llvm.sqrt.f64(double %pre_sqrt_5)

]]></Node>
<StgValue><ssdm name="p_r_5"/></StgValue>
</operation>

<operation id="2220" st_id="30" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="2221" st_id="30" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="2222" st_id="30" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="2223" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:850  %pre_sqrt_5_4 = fadd double %tmp_37_5_4, %tmp_38_5_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_4"/></StgValue>
</operation>

<operation id="2224" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:866  %tmp_37_5_6 = fadd double %tmp_35_5_6, %tmp_36_5_6

]]></Node>
<StgValue><ssdm name="tmp_37_5_6"/></StgValue>
</operation>

<operation id="2225" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:867  %tmp_38_5_6 = fmul double %dz_5_6, %dz_5_6

]]></Node>
<StgValue><ssdm name="tmp_38_5_6"/></StgValue>
</operation>

<operation id="2226" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:881  %dz_5_7 = fsub double %p_z_5_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_5_7"/></StgValue>
</operation>

<operation id="2227" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:882  %tmp_35_5_7 = fmul double %dx_5_7, %dx_5_7

]]></Node>
<StgValue><ssdm name="tmp_35_5_7"/></StgValue>
</operation>

<operation id="2228" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:883  %tmp_36_5_7 = fmul double %dy_5_7, %dy_5_7

]]></Node>
<StgValue><ssdm name="tmp_36_5_7"/></StgValue>
</operation>

<operation id="2229" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:899  %dz_5_8 = fsub double %p_z_5_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_5_8"/></StgValue>
</operation>

<operation id="2230" st_id="30" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:926  %p_r_6 = call double @llvm.sqrt.f64(double %pre_sqrt_6)

]]></Node>
<StgValue><ssdm name="p_r_6"/></StgValue>
</operation>

<operation id="2231" st_id="30" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="2232" st_id="30" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="2233" st_id="30" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="2234" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:997  %pre_sqrt_6_4 = fadd double %tmp_37_6_4, %tmp_38_6_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_4"/></StgValue>
</operation>

<operation id="2235" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1013  %tmp_37_6_5 = fadd double %tmp_35_6_5, %tmp_36_6_5

]]></Node>
<StgValue><ssdm name="tmp_37_6_5"/></StgValue>
</operation>

<operation id="2236" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1014  %tmp_38_6_5 = fmul double %dz_6_5, %dz_6_5

]]></Node>
<StgValue><ssdm name="tmp_38_6_5"/></StgValue>
</operation>

<operation id="2237" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1028  %dz_6_7 = fsub double %p_z_6_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_6_7"/></StgValue>
</operation>

<operation id="2238" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1029  %tmp_35_6_7 = fmul double %dx_6_7, %dx_6_7

]]></Node>
<StgValue><ssdm name="tmp_35_6_7"/></StgValue>
</operation>

<operation id="2239" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1030  %tmp_36_6_7 = fmul double %dy_6_7, %dy_6_7

]]></Node>
<StgValue><ssdm name="tmp_36_6_7"/></StgValue>
</operation>

<operation id="2240" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1046  %dz_6_8 = fsub double %p_z_6_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_6_8"/></StgValue>
</operation>

<operation id="2241" st_id="30" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1073  %p_r_7 = call double @llvm.sqrt.f64(double %pre_sqrt_7)

]]></Node>
<StgValue><ssdm name="p_r_7"/></StgValue>
</operation>

<operation id="2242" st_id="30" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="2243" st_id="30" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="2244" st_id="30" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="2245" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1144  %pre_sqrt_7_4 = fadd double %tmp_37_7_4, %tmp_38_7_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_4"/></StgValue>
</operation>

<operation id="2246" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1160  %tmp_37_7_5 = fadd double %tmp_35_7_5, %tmp_36_7_5

]]></Node>
<StgValue><ssdm name="tmp_37_7_5"/></StgValue>
</operation>

<operation id="2247" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1161  %tmp_38_7_5 = fmul double %dz_7_5, %dz_7_5

]]></Node>
<StgValue><ssdm name="tmp_38_7_5"/></StgValue>
</operation>

<operation id="2248" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1175  %dz_7_6 = fsub double %p_z_7_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_7_6"/></StgValue>
</operation>

<operation id="2249" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1176  %tmp_35_7_6 = fmul double %dx_7_6, %dx_7_6

]]></Node>
<StgValue><ssdm name="tmp_35_7_6"/></StgValue>
</operation>

<operation id="2250" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1177  %tmp_36_7_6 = fmul double %dy_7_6, %dy_7_6

]]></Node>
<StgValue><ssdm name="tmp_36_7_6"/></StgValue>
</operation>

<operation id="2251" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1194  %dz_7_8 = fsub double %p_z_7_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_7_8"/></StgValue>
</operation>

<operation id="2252" st_id="30" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1221  %p_r_8 = call double @llvm.sqrt.f64(double %pre_sqrt_8)

]]></Node>
<StgValue><ssdm name="p_r_8"/></StgValue>
</operation>

<operation id="2253" st_id="30" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="2254" st_id="30" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="2255" st_id="30" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="2256" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1292  %pre_sqrt_8_4 = fadd double %tmp_37_8_4, %tmp_38_8_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_4"/></StgValue>
</operation>

<operation id="2257" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1308  %tmp_37_8_5 = fadd double %tmp_35_8_5, %tmp_36_8_5

]]></Node>
<StgValue><ssdm name="tmp_37_8_5"/></StgValue>
</operation>

<operation id="2258" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1309  %tmp_38_8_5 = fmul double %dz_8_5, %dz_8_5

]]></Node>
<StgValue><ssdm name="tmp_38_8_5"/></StgValue>
</operation>

<operation id="2259" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1323  %dz_8_6 = fsub double %p_z_8_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_8_6"/></StgValue>
</operation>

<operation id="2260" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1324  %tmp_35_8_6 = fmul double %dx_8_6, %dx_8_6

]]></Node>
<StgValue><ssdm name="tmp_35_8_6"/></StgValue>
</operation>

<operation id="2261" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1325  %tmp_36_8_6 = fmul double %dy_8_6, %dy_8_6

]]></Node>
<StgValue><ssdm name="tmp_36_8_6"/></StgValue>
</operation>

<operation id="2262" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1341  %dz_8_7 = fsub double %p_z_8_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_8_7"/></StgValue>
</operation>

<operation id="2263" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1342  %tmp_35_8_7 = fmul double %dx_8_7, %dx_8_7

]]></Node>
<StgValue><ssdm name="tmp_35_8_7"/></StgValue>
</operation>

<operation id="2264" st_id="30" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1343  %tmp_36_8_7 = fmul double %dy_8_7, %dy_8_7

]]></Node>
<StgValue><ssdm name="tmp_36_8_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2265" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:15  %tmp_39_0_1 = fmul double %pre_sqrt_0_1, %p_r_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2266" st_id="31" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="2267" st_id="31" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="2268" st_id="31" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="2269" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:101  %pre_sqrt_0_5 = fadd double %tmp_37_0_5, %tmp_38_0_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_5"/></StgValue>
</operation>

<operation id="2270" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:121  %tmp_37_0_6 = fadd double %tmp_35_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="tmp_37_0_6"/></StgValue>
</operation>

<operation id="2271" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:122  %tmp_38_0_6 = fmul double %dz_0_6, %dz_0_6

]]></Node>
<StgValue><ssdm name="tmp_38_0_6"/></StgValue>
</operation>

<operation id="2272" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:140  %dz_0_7 = fsub double %p_z_0_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_0_7"/></StgValue>
</operation>

<operation id="2273" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:141  %tmp_35_0_7 = fmul double %dx_0_7, %dx_0_7

]]></Node>
<StgValue><ssdm name="tmp_35_0_7"/></StgValue>
</operation>

<operation id="2274" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:142  %tmp_36_0_7 = fmul double %dy_0_7, %dy_0_7

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>

<operation id="2275" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:162  %dz_0_8 = fsub double %p_z_0_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_0_8"/></StgValue>
</operation>

<operation id="2276" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:191  %tmp_39_1 = fmul double %pre_sqrt_1, %p_r_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="2277" st_id="31" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="2278" st_id="31" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="2279" st_id="31" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="2280" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:262  %pre_sqrt_1_5 = fadd double %tmp_37_1_5, %tmp_38_1_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_5"/></StgValue>
</operation>

<operation id="2281" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:278  %tmp_37_1_6 = fadd double %tmp_35_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="tmp_37_1_6"/></StgValue>
</operation>

<operation id="2282" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:279  %tmp_38_1_6 = fmul double %dz_1_6, %dz_1_6

]]></Node>
<StgValue><ssdm name="tmp_38_1_6"/></StgValue>
</operation>

<operation id="2283" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:293  %dz_1_7 = fsub double %p_z_1_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_1_7"/></StgValue>
</operation>

<operation id="2284" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:294  %tmp_35_1_7 = fmul double %dx_1_7, %dx_1_7

]]></Node>
<StgValue><ssdm name="tmp_35_1_7"/></StgValue>
</operation>

<operation id="2285" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:295  %tmp_36_1_7 = fmul double %dy_1_7, %dy_1_7

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>

<operation id="2286" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:311  %dz_1_8 = fsub double %p_z_1_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_1_8"/></StgValue>
</operation>

<operation id="2287" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:339  %tmp_39_2 = fmul double %pre_sqrt_2, %p_r_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="2288" st_id="31" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="2289" st_id="31" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="2290" st_id="31" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="2291" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:409  %pre_sqrt_2_5 = fadd double %tmp_37_2_5, %tmp_38_2_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_5"/></StgValue>
</operation>

<operation id="2292" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:425  %tmp_37_2_6 = fadd double %tmp_35_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="tmp_37_2_6"/></StgValue>
</operation>

<operation id="2293" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:426  %tmp_38_2_6 = fmul double %dz_2_6, %dz_2_6

]]></Node>
<StgValue><ssdm name="tmp_38_2_6"/></StgValue>
</operation>

<operation id="2294" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:440  %dz_2_7 = fsub double %p_z_2_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_2_7"/></StgValue>
</operation>

<operation id="2295" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:441  %tmp_35_2_7 = fmul double %dx_2_7, %dx_2_7

]]></Node>
<StgValue><ssdm name="tmp_35_2_7"/></StgValue>
</operation>

<operation id="2296" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:442  %tmp_36_2_7 = fmul double %dy_2_7, %dy_2_7

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>

<operation id="2297" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:458  %dz_2_8 = fsub double %p_z_2_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_2_8"/></StgValue>
</operation>

<operation id="2298" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:486  %tmp_39_3 = fmul double %pre_sqrt_3, %p_r_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="2299" st_id="31" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="2300" st_id="31" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="2301" st_id="31" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="2302" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:556  %pre_sqrt_3_5 = fadd double %tmp_37_3_5, %tmp_38_3_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_5"/></StgValue>
</operation>

<operation id="2303" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:572  %tmp_37_3_6 = fadd double %tmp_35_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="tmp_37_3_6"/></StgValue>
</operation>

<operation id="2304" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:573  %tmp_38_3_6 = fmul double %dz_3_6, %dz_3_6

]]></Node>
<StgValue><ssdm name="tmp_38_3_6"/></StgValue>
</operation>

<operation id="2305" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:587  %dz_3_7 = fsub double %p_z_3_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_3_7"/></StgValue>
</operation>

<operation id="2306" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:588  %tmp_35_3_7 = fmul double %dx_3_7, %dx_3_7

]]></Node>
<StgValue><ssdm name="tmp_35_3_7"/></StgValue>
</operation>

<operation id="2307" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:589  %tmp_36_3_7 = fmul double %dy_3_7, %dy_3_7

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>

<operation id="2308" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:605  %dz_3_8 = fsub double %p_z_3_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_3_8"/></StgValue>
</operation>

<operation id="2309" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:633  %tmp_39_4 = fmul double %pre_sqrt_4, %p_r_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="2310" st_id="31" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="2311" st_id="31" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="2312" st_id="31" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="2313" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:703  %pre_sqrt_4_5 = fadd double %tmp_37_4_5, %tmp_38_4_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_5"/></StgValue>
</operation>

<operation id="2314" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:719  %tmp_37_4_6 = fadd double %tmp_35_4_6, %tmp_36_4_6

]]></Node>
<StgValue><ssdm name="tmp_37_4_6"/></StgValue>
</operation>

<operation id="2315" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:720  %tmp_38_4_6 = fmul double %dz_4_6, %dz_4_6

]]></Node>
<StgValue><ssdm name="tmp_38_4_6"/></StgValue>
</operation>

<operation id="2316" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:734  %dz_4_7 = fsub double %p_z_4_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_4_7"/></StgValue>
</operation>

<operation id="2317" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:735  %tmp_35_4_7 = fmul double %dx_4_7, %dx_4_7

]]></Node>
<StgValue><ssdm name="tmp_35_4_7"/></StgValue>
</operation>

<operation id="2318" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:736  %tmp_36_4_7 = fmul double %dy_4_7, %dy_4_7

]]></Node>
<StgValue><ssdm name="tmp_36_4_7"/></StgValue>
</operation>

<operation id="2319" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:752  %dz_4_8 = fsub double %p_z_4_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_4_8"/></StgValue>
</operation>

<operation id="2320" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:780  %tmp_39_5 = fmul double %pre_sqrt_5, %p_r_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="2321" st_id="31" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="2322" st_id="31" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="2323" st_id="31" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="2324" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:850  %pre_sqrt_5_4 = fadd double %tmp_37_5_4, %tmp_38_5_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_4"/></StgValue>
</operation>

<operation id="2325" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:866  %tmp_37_5_6 = fadd double %tmp_35_5_6, %tmp_36_5_6

]]></Node>
<StgValue><ssdm name="tmp_37_5_6"/></StgValue>
</operation>

<operation id="2326" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:867  %tmp_38_5_6 = fmul double %dz_5_6, %dz_5_6

]]></Node>
<StgValue><ssdm name="tmp_38_5_6"/></StgValue>
</operation>

<operation id="2327" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:881  %dz_5_7 = fsub double %p_z_5_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_5_7"/></StgValue>
</operation>

<operation id="2328" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:882  %tmp_35_5_7 = fmul double %dx_5_7, %dx_5_7

]]></Node>
<StgValue><ssdm name="tmp_35_5_7"/></StgValue>
</operation>

<operation id="2329" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:883  %tmp_36_5_7 = fmul double %dy_5_7, %dy_5_7

]]></Node>
<StgValue><ssdm name="tmp_36_5_7"/></StgValue>
</operation>

<operation id="2330" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:899  %dz_5_8 = fsub double %p_z_5_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_5_8"/></StgValue>
</operation>

<operation id="2331" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:927  %tmp_39_6 = fmul double %pre_sqrt_6, %p_r_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="2332" st_id="31" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="2333" st_id="31" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="2334" st_id="31" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="2335" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:997  %pre_sqrt_6_4 = fadd double %tmp_37_6_4, %tmp_38_6_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_4"/></StgValue>
</operation>

<operation id="2336" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1013  %tmp_37_6_5 = fadd double %tmp_35_6_5, %tmp_36_6_5

]]></Node>
<StgValue><ssdm name="tmp_37_6_5"/></StgValue>
</operation>

<operation id="2337" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1014  %tmp_38_6_5 = fmul double %dz_6_5, %dz_6_5

]]></Node>
<StgValue><ssdm name="tmp_38_6_5"/></StgValue>
</operation>

<operation id="2338" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1028  %dz_6_7 = fsub double %p_z_6_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_6_7"/></StgValue>
</operation>

<operation id="2339" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1029  %tmp_35_6_7 = fmul double %dx_6_7, %dx_6_7

]]></Node>
<StgValue><ssdm name="tmp_35_6_7"/></StgValue>
</operation>

<operation id="2340" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1030  %tmp_36_6_7 = fmul double %dy_6_7, %dy_6_7

]]></Node>
<StgValue><ssdm name="tmp_36_6_7"/></StgValue>
</operation>

<operation id="2341" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1046  %dz_6_8 = fsub double %p_z_6_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_6_8"/></StgValue>
</operation>

<operation id="2342" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1074  %tmp_39_7 = fmul double %pre_sqrt_7, %p_r_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="2343" st_id="31" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="2344" st_id="31" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="2345" st_id="31" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="2346" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1144  %pre_sqrt_7_4 = fadd double %tmp_37_7_4, %tmp_38_7_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_4"/></StgValue>
</operation>

<operation id="2347" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1160  %tmp_37_7_5 = fadd double %tmp_35_7_5, %tmp_36_7_5

]]></Node>
<StgValue><ssdm name="tmp_37_7_5"/></StgValue>
</operation>

<operation id="2348" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1161  %tmp_38_7_5 = fmul double %dz_7_5, %dz_7_5

]]></Node>
<StgValue><ssdm name="tmp_38_7_5"/></StgValue>
</operation>

<operation id="2349" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1175  %dz_7_6 = fsub double %p_z_7_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_7_6"/></StgValue>
</operation>

<operation id="2350" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1176  %tmp_35_7_6 = fmul double %dx_7_6, %dx_7_6

]]></Node>
<StgValue><ssdm name="tmp_35_7_6"/></StgValue>
</operation>

<operation id="2351" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1177  %tmp_36_7_6 = fmul double %dy_7_6, %dy_7_6

]]></Node>
<StgValue><ssdm name="tmp_36_7_6"/></StgValue>
</operation>

<operation id="2352" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1194  %dz_7_8 = fsub double %p_z_7_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_7_8"/></StgValue>
</operation>

<operation id="2353" st_id="31" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1222  %tmp_39_8 = fmul double %pre_sqrt_8, %p_r_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="2354" st_id="31" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="2355" st_id="31" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="2356" st_id="31" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="2357" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1292  %pre_sqrt_8_4 = fadd double %tmp_37_8_4, %tmp_38_8_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_4"/></StgValue>
</operation>

<operation id="2358" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1308  %tmp_37_8_5 = fadd double %tmp_35_8_5, %tmp_36_8_5

]]></Node>
<StgValue><ssdm name="tmp_37_8_5"/></StgValue>
</operation>

<operation id="2359" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1309  %tmp_38_8_5 = fmul double %dz_8_5, %dz_8_5

]]></Node>
<StgValue><ssdm name="tmp_38_8_5"/></StgValue>
</operation>

<operation id="2360" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1323  %dz_8_6 = fsub double %p_z_8_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_8_6"/></StgValue>
</operation>

<operation id="2361" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1324  %tmp_35_8_6 = fmul double %dx_8_6, %dx_8_6

]]></Node>
<StgValue><ssdm name="tmp_35_8_6"/></StgValue>
</operation>

<operation id="2362" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1325  %tmp_36_8_6 = fmul double %dy_8_6, %dy_8_6

]]></Node>
<StgValue><ssdm name="tmp_36_8_6"/></StgValue>
</operation>

<operation id="2363" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1341  %dz_8_7 = fsub double %p_z_8_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_8_7"/></StgValue>
</operation>

<operation id="2364" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1342  %tmp_35_8_7 = fmul double %dx_8_7, %dx_8_7

]]></Node>
<StgValue><ssdm name="tmp_35_8_7"/></StgValue>
</operation>

<operation id="2365" st_id="31" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1343  %tmp_36_8_7 = fmul double %dy_8_7, %dy_8_7

]]></Node>
<StgValue><ssdm name="tmp_36_8_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2366" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:15  %tmp_39_0_1 = fmul double %pre_sqrt_0_1, %p_r_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2367" st_id="32" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="2368" st_id="32" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="2369" st_id="32" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="2370" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:101  %pre_sqrt_0_5 = fadd double %tmp_37_0_5, %tmp_38_0_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_5"/></StgValue>
</operation>

<operation id="2371" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:121  %tmp_37_0_6 = fadd double %tmp_35_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="tmp_37_0_6"/></StgValue>
</operation>

<operation id="2372" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:122  %tmp_38_0_6 = fmul double %dz_0_6, %dz_0_6

]]></Node>
<StgValue><ssdm name="tmp_38_0_6"/></StgValue>
</operation>

<operation id="2373" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:140  %dz_0_7 = fsub double %p_z_0_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_0_7"/></StgValue>
</operation>

<operation id="2374" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:141  %tmp_35_0_7 = fmul double %dx_0_7, %dx_0_7

]]></Node>
<StgValue><ssdm name="tmp_35_0_7"/></StgValue>
</operation>

<operation id="2375" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:142  %tmp_36_0_7 = fmul double %dy_0_7, %dy_0_7

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>

<operation id="2376" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:162  %dz_0_8 = fsub double %p_z_0_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_0_8"/></StgValue>
</operation>

<operation id="2377" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:191  %tmp_39_1 = fmul double %pre_sqrt_1, %p_r_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="2378" st_id="32" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="2379" st_id="32" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="2380" st_id="32" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="2381" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:262  %pre_sqrt_1_5 = fadd double %tmp_37_1_5, %tmp_38_1_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_5"/></StgValue>
</operation>

<operation id="2382" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:278  %tmp_37_1_6 = fadd double %tmp_35_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="tmp_37_1_6"/></StgValue>
</operation>

<operation id="2383" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:279  %tmp_38_1_6 = fmul double %dz_1_6, %dz_1_6

]]></Node>
<StgValue><ssdm name="tmp_38_1_6"/></StgValue>
</operation>

<operation id="2384" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:293  %dz_1_7 = fsub double %p_z_1_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_1_7"/></StgValue>
</operation>

<operation id="2385" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:294  %tmp_35_1_7 = fmul double %dx_1_7, %dx_1_7

]]></Node>
<StgValue><ssdm name="tmp_35_1_7"/></StgValue>
</operation>

<operation id="2386" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:295  %tmp_36_1_7 = fmul double %dy_1_7, %dy_1_7

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>

<operation id="2387" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:311  %dz_1_8 = fsub double %p_z_1_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_1_8"/></StgValue>
</operation>

<operation id="2388" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:339  %tmp_39_2 = fmul double %pre_sqrt_2, %p_r_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="2389" st_id="32" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="2390" st_id="32" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="2391" st_id="32" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="2392" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:409  %pre_sqrt_2_5 = fadd double %tmp_37_2_5, %tmp_38_2_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_5"/></StgValue>
</operation>

<operation id="2393" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:425  %tmp_37_2_6 = fadd double %tmp_35_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="tmp_37_2_6"/></StgValue>
</operation>

<operation id="2394" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:426  %tmp_38_2_6 = fmul double %dz_2_6, %dz_2_6

]]></Node>
<StgValue><ssdm name="tmp_38_2_6"/></StgValue>
</operation>

<operation id="2395" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:440  %dz_2_7 = fsub double %p_z_2_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_2_7"/></StgValue>
</operation>

<operation id="2396" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:441  %tmp_35_2_7 = fmul double %dx_2_7, %dx_2_7

]]></Node>
<StgValue><ssdm name="tmp_35_2_7"/></StgValue>
</operation>

<operation id="2397" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:442  %tmp_36_2_7 = fmul double %dy_2_7, %dy_2_7

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>

<operation id="2398" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:458  %dz_2_8 = fsub double %p_z_2_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_2_8"/></StgValue>
</operation>

<operation id="2399" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:486  %tmp_39_3 = fmul double %pre_sqrt_3, %p_r_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="2400" st_id="32" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="2401" st_id="32" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="2402" st_id="32" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="2403" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:556  %pre_sqrt_3_5 = fadd double %tmp_37_3_5, %tmp_38_3_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_5"/></StgValue>
</operation>

<operation id="2404" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:572  %tmp_37_3_6 = fadd double %tmp_35_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="tmp_37_3_6"/></StgValue>
</operation>

<operation id="2405" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:573  %tmp_38_3_6 = fmul double %dz_3_6, %dz_3_6

]]></Node>
<StgValue><ssdm name="tmp_38_3_6"/></StgValue>
</operation>

<operation id="2406" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:587  %dz_3_7 = fsub double %p_z_3_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_3_7"/></StgValue>
</operation>

<operation id="2407" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:588  %tmp_35_3_7 = fmul double %dx_3_7, %dx_3_7

]]></Node>
<StgValue><ssdm name="tmp_35_3_7"/></StgValue>
</operation>

<operation id="2408" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:589  %tmp_36_3_7 = fmul double %dy_3_7, %dy_3_7

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>

<operation id="2409" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:605  %dz_3_8 = fsub double %p_z_3_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_3_8"/></StgValue>
</operation>

<operation id="2410" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:633  %tmp_39_4 = fmul double %pre_sqrt_4, %p_r_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="2411" st_id="32" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="2412" st_id="32" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="2413" st_id="32" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="2414" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:703  %pre_sqrt_4_5 = fadd double %tmp_37_4_5, %tmp_38_4_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_5"/></StgValue>
</operation>

<operation id="2415" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:719  %tmp_37_4_6 = fadd double %tmp_35_4_6, %tmp_36_4_6

]]></Node>
<StgValue><ssdm name="tmp_37_4_6"/></StgValue>
</operation>

<operation id="2416" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:720  %tmp_38_4_6 = fmul double %dz_4_6, %dz_4_6

]]></Node>
<StgValue><ssdm name="tmp_38_4_6"/></StgValue>
</operation>

<operation id="2417" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:734  %dz_4_7 = fsub double %p_z_4_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_4_7"/></StgValue>
</operation>

<operation id="2418" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:735  %tmp_35_4_7 = fmul double %dx_4_7, %dx_4_7

]]></Node>
<StgValue><ssdm name="tmp_35_4_7"/></StgValue>
</operation>

<operation id="2419" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:736  %tmp_36_4_7 = fmul double %dy_4_7, %dy_4_7

]]></Node>
<StgValue><ssdm name="tmp_36_4_7"/></StgValue>
</operation>

<operation id="2420" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:752  %dz_4_8 = fsub double %p_z_4_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_4_8"/></StgValue>
</operation>

<operation id="2421" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:780  %tmp_39_5 = fmul double %pre_sqrt_5, %p_r_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="2422" st_id="32" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="2423" st_id="32" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="2424" st_id="32" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="2425" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:850  %pre_sqrt_5_4 = fadd double %tmp_37_5_4, %tmp_38_5_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_4"/></StgValue>
</operation>

<operation id="2426" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:866  %tmp_37_5_6 = fadd double %tmp_35_5_6, %tmp_36_5_6

]]></Node>
<StgValue><ssdm name="tmp_37_5_6"/></StgValue>
</operation>

<operation id="2427" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:867  %tmp_38_5_6 = fmul double %dz_5_6, %dz_5_6

]]></Node>
<StgValue><ssdm name="tmp_38_5_6"/></StgValue>
</operation>

<operation id="2428" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:881  %dz_5_7 = fsub double %p_z_5_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_5_7"/></StgValue>
</operation>

<operation id="2429" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:882  %tmp_35_5_7 = fmul double %dx_5_7, %dx_5_7

]]></Node>
<StgValue><ssdm name="tmp_35_5_7"/></StgValue>
</operation>

<operation id="2430" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:883  %tmp_36_5_7 = fmul double %dy_5_7, %dy_5_7

]]></Node>
<StgValue><ssdm name="tmp_36_5_7"/></StgValue>
</operation>

<operation id="2431" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:899  %dz_5_8 = fsub double %p_z_5_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_5_8"/></StgValue>
</operation>

<operation id="2432" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:927  %tmp_39_6 = fmul double %pre_sqrt_6, %p_r_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="2433" st_id="32" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="2434" st_id="32" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="2435" st_id="32" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="2436" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:997  %pre_sqrt_6_4 = fadd double %tmp_37_6_4, %tmp_38_6_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_4"/></StgValue>
</operation>

<operation id="2437" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1013  %tmp_37_6_5 = fadd double %tmp_35_6_5, %tmp_36_6_5

]]></Node>
<StgValue><ssdm name="tmp_37_6_5"/></StgValue>
</operation>

<operation id="2438" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1014  %tmp_38_6_5 = fmul double %dz_6_5, %dz_6_5

]]></Node>
<StgValue><ssdm name="tmp_38_6_5"/></StgValue>
</operation>

<operation id="2439" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1028  %dz_6_7 = fsub double %p_z_6_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_6_7"/></StgValue>
</operation>

<operation id="2440" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1029  %tmp_35_6_7 = fmul double %dx_6_7, %dx_6_7

]]></Node>
<StgValue><ssdm name="tmp_35_6_7"/></StgValue>
</operation>

<operation id="2441" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1030  %tmp_36_6_7 = fmul double %dy_6_7, %dy_6_7

]]></Node>
<StgValue><ssdm name="tmp_36_6_7"/></StgValue>
</operation>

<operation id="2442" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1046  %dz_6_8 = fsub double %p_z_6_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_6_8"/></StgValue>
</operation>

<operation id="2443" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1074  %tmp_39_7 = fmul double %pre_sqrt_7, %p_r_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="2444" st_id="32" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="2445" st_id="32" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="2446" st_id="32" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="2447" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1144  %pre_sqrt_7_4 = fadd double %tmp_37_7_4, %tmp_38_7_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_4"/></StgValue>
</operation>

<operation id="2448" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1160  %tmp_37_7_5 = fadd double %tmp_35_7_5, %tmp_36_7_5

]]></Node>
<StgValue><ssdm name="tmp_37_7_5"/></StgValue>
</operation>

<operation id="2449" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1161  %tmp_38_7_5 = fmul double %dz_7_5, %dz_7_5

]]></Node>
<StgValue><ssdm name="tmp_38_7_5"/></StgValue>
</operation>

<operation id="2450" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1175  %dz_7_6 = fsub double %p_z_7_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_7_6"/></StgValue>
</operation>

<operation id="2451" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1176  %tmp_35_7_6 = fmul double %dx_7_6, %dx_7_6

]]></Node>
<StgValue><ssdm name="tmp_35_7_6"/></StgValue>
</operation>

<operation id="2452" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1177  %tmp_36_7_6 = fmul double %dy_7_6, %dy_7_6

]]></Node>
<StgValue><ssdm name="tmp_36_7_6"/></StgValue>
</operation>

<operation id="2453" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1194  %dz_7_8 = fsub double %p_z_7_load, %p_z_8_load

]]></Node>
<StgValue><ssdm name="dz_7_8"/></StgValue>
</operation>

<operation id="2454" st_id="32" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1222  %tmp_39_8 = fmul double %pre_sqrt_8, %p_r_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="2455" st_id="32" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="2456" st_id="32" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="2457" st_id="32" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="2458" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1292  %pre_sqrt_8_4 = fadd double %tmp_37_8_4, %tmp_38_8_4

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_4"/></StgValue>
</operation>

<operation id="2459" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1308  %tmp_37_8_5 = fadd double %tmp_35_8_5, %tmp_36_8_5

]]></Node>
<StgValue><ssdm name="tmp_37_8_5"/></StgValue>
</operation>

<operation id="2460" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1309  %tmp_38_8_5 = fmul double %dz_8_5, %dz_8_5

]]></Node>
<StgValue><ssdm name="tmp_38_8_5"/></StgValue>
</operation>

<operation id="2461" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1323  %dz_8_6 = fsub double %p_z_8_load, %p_z_6_load

]]></Node>
<StgValue><ssdm name="dz_8_6"/></StgValue>
</operation>

<operation id="2462" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1324  %tmp_35_8_6 = fmul double %dx_8_6, %dx_8_6

]]></Node>
<StgValue><ssdm name="tmp_35_8_6"/></StgValue>
</operation>

<operation id="2463" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1325  %tmp_36_8_6 = fmul double %dy_8_6, %dy_8_6

]]></Node>
<StgValue><ssdm name="tmp_36_8_6"/></StgValue>
</operation>

<operation id="2464" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1341  %dz_8_7 = fsub double %p_z_8_load, %p_z_7_load

]]></Node>
<StgValue><ssdm name="dz_8_7"/></StgValue>
</operation>

<operation id="2465" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1342  %tmp_35_8_7 = fmul double %dx_8_7, %dx_8_7

]]></Node>
<StgValue><ssdm name="tmp_35_8_7"/></StgValue>
</operation>

<operation id="2466" st_id="32" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1343  %tmp_36_8_7 = fmul double %dy_8_7, %dy_8_7

]]></Node>
<StgValue><ssdm name="tmp_36_8_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2467" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:15  %tmp_39_0_1 = fmul double %pre_sqrt_0_1, %p_r_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2468" st_id="33" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="2469" st_id="33" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="2470" st_id="33" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="2471" st_id="33" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="2472" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:123  %pre_sqrt_0_6 = fadd double %tmp_37_0_6, %tmp_38_0_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_6"/></StgValue>
</operation>

<operation id="2473" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:143  %tmp_37_0_7 = fadd double %tmp_35_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="tmp_37_0_7"/></StgValue>
</operation>

<operation id="2474" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:144  %tmp_38_0_7 = fmul double %dz_0_7, %dz_0_7

]]></Node>
<StgValue><ssdm name="tmp_38_0_7"/></StgValue>
</operation>

<operation id="2475" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:163  %tmp_35_0_8 = fmul double %dx_0_8, %dx_0_8

]]></Node>
<StgValue><ssdm name="tmp_35_0_8"/></StgValue>
</operation>

<operation id="2476" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:164  %tmp_36_0_8 = fmul double %dy_0_8, %dy_0_8

]]></Node>
<StgValue><ssdm name="tmp_36_0_8"/></StgValue>
</operation>

<operation id="2477" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:191  %tmp_39_1 = fmul double %pre_sqrt_1, %p_r_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="2478" st_id="33" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="2479" st_id="33" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="2480" st_id="33" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="2481" st_id="33" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="2482" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:280  %pre_sqrt_1_6 = fadd double %tmp_37_1_6, %tmp_38_1_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_6"/></StgValue>
</operation>

<operation id="2483" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:296  %tmp_37_1_7 = fadd double %tmp_35_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="tmp_37_1_7"/></StgValue>
</operation>

<operation id="2484" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:297  %tmp_38_1_7 = fmul double %dz_1_7, %dz_1_7

]]></Node>
<StgValue><ssdm name="tmp_38_1_7"/></StgValue>
</operation>

<operation id="2485" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:312  %tmp_35_1_8 = fmul double %dx_1_8, %dx_1_8

]]></Node>
<StgValue><ssdm name="tmp_35_1_8"/></StgValue>
</operation>

<operation id="2486" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:313  %tmp_36_1_8 = fmul double %dy_1_8, %dy_1_8

]]></Node>
<StgValue><ssdm name="tmp_36_1_8"/></StgValue>
</operation>

<operation id="2487" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:339  %tmp_39_2 = fmul double %pre_sqrt_2, %p_r_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="2488" st_id="33" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="2489" st_id="33" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="2490" st_id="33" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="2491" st_id="33" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="2492" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:427  %pre_sqrt_2_6 = fadd double %tmp_37_2_6, %tmp_38_2_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_6"/></StgValue>
</operation>

<operation id="2493" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:443  %tmp_37_2_7 = fadd double %tmp_35_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="tmp_37_2_7"/></StgValue>
</operation>

<operation id="2494" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:444  %tmp_38_2_7 = fmul double %dz_2_7, %dz_2_7

]]></Node>
<StgValue><ssdm name="tmp_38_2_7"/></StgValue>
</operation>

<operation id="2495" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:459  %tmp_35_2_8 = fmul double %dx_2_8, %dx_2_8

]]></Node>
<StgValue><ssdm name="tmp_35_2_8"/></StgValue>
</operation>

<operation id="2496" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:460  %tmp_36_2_8 = fmul double %dy_2_8, %dy_2_8

]]></Node>
<StgValue><ssdm name="tmp_36_2_8"/></StgValue>
</operation>

<operation id="2497" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:486  %tmp_39_3 = fmul double %pre_sqrt_3, %p_r_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="2498" st_id="33" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="2499" st_id="33" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="2500" st_id="33" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="2501" st_id="33" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="2502" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:574  %pre_sqrt_3_6 = fadd double %tmp_37_3_6, %tmp_38_3_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_6"/></StgValue>
</operation>

<operation id="2503" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:590  %tmp_37_3_7 = fadd double %tmp_35_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="tmp_37_3_7"/></StgValue>
</operation>

<operation id="2504" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:591  %tmp_38_3_7 = fmul double %dz_3_7, %dz_3_7

]]></Node>
<StgValue><ssdm name="tmp_38_3_7"/></StgValue>
</operation>

<operation id="2505" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:606  %tmp_35_3_8 = fmul double %dx_3_8, %dx_3_8

]]></Node>
<StgValue><ssdm name="tmp_35_3_8"/></StgValue>
</operation>

<operation id="2506" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:607  %tmp_36_3_8 = fmul double %dy_3_8, %dy_3_8

]]></Node>
<StgValue><ssdm name="tmp_36_3_8"/></StgValue>
</operation>

<operation id="2507" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:633  %tmp_39_4 = fmul double %pre_sqrt_4, %p_r_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="2508" st_id="33" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="2509" st_id="33" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="2510" st_id="33" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="2511" st_id="33" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="2512" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:721  %pre_sqrt_4_6 = fadd double %tmp_37_4_6, %tmp_38_4_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_6"/></StgValue>
</operation>

<operation id="2513" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:737  %tmp_37_4_7 = fadd double %tmp_35_4_7, %tmp_36_4_7

]]></Node>
<StgValue><ssdm name="tmp_37_4_7"/></StgValue>
</operation>

<operation id="2514" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:738  %tmp_38_4_7 = fmul double %dz_4_7, %dz_4_7

]]></Node>
<StgValue><ssdm name="tmp_38_4_7"/></StgValue>
</operation>

<operation id="2515" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:753  %tmp_35_4_8 = fmul double %dx_4_8, %dx_4_8

]]></Node>
<StgValue><ssdm name="tmp_35_4_8"/></StgValue>
</operation>

<operation id="2516" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:754  %tmp_36_4_8 = fmul double %dy_4_8, %dy_4_8

]]></Node>
<StgValue><ssdm name="tmp_36_4_8"/></StgValue>
</operation>

<operation id="2517" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:780  %tmp_39_5 = fmul double %pre_sqrt_5, %p_r_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="2518" st_id="33" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="2519" st_id="33" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="2520" st_id="33" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="2521" st_id="33" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="2522" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:868  %pre_sqrt_5_6 = fadd double %tmp_37_5_6, %tmp_38_5_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_6"/></StgValue>
</operation>

<operation id="2523" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:884  %tmp_37_5_7 = fadd double %tmp_35_5_7, %tmp_36_5_7

]]></Node>
<StgValue><ssdm name="tmp_37_5_7"/></StgValue>
</operation>

<operation id="2524" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:885  %tmp_38_5_7 = fmul double %dz_5_7, %dz_5_7

]]></Node>
<StgValue><ssdm name="tmp_38_5_7"/></StgValue>
</operation>

<operation id="2525" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:900  %tmp_35_5_8 = fmul double %dx_5_8, %dx_5_8

]]></Node>
<StgValue><ssdm name="tmp_35_5_8"/></StgValue>
</operation>

<operation id="2526" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:901  %tmp_36_5_8 = fmul double %dy_5_8, %dy_5_8

]]></Node>
<StgValue><ssdm name="tmp_36_5_8"/></StgValue>
</operation>

<operation id="2527" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:927  %tmp_39_6 = fmul double %pre_sqrt_6, %p_r_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="2528" st_id="33" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="2529" st_id="33" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="2530" st_id="33" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="2531" st_id="33" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="2532" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1015  %pre_sqrt_6_5 = fadd double %tmp_37_6_5, %tmp_38_6_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_5"/></StgValue>
</operation>

<operation id="2533" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1031  %tmp_37_6_7 = fadd double %tmp_35_6_7, %tmp_36_6_7

]]></Node>
<StgValue><ssdm name="tmp_37_6_7"/></StgValue>
</operation>

<operation id="2534" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1032  %tmp_38_6_7 = fmul double %dz_6_7, %dz_6_7

]]></Node>
<StgValue><ssdm name="tmp_38_6_7"/></StgValue>
</operation>

<operation id="2535" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1047  %tmp_35_6_8 = fmul double %dx_6_8, %dx_6_8

]]></Node>
<StgValue><ssdm name="tmp_35_6_8"/></StgValue>
</operation>

<operation id="2536" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1048  %tmp_36_6_8 = fmul double %dy_6_8, %dy_6_8

]]></Node>
<StgValue><ssdm name="tmp_36_6_8"/></StgValue>
</operation>

<operation id="2537" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1074  %tmp_39_7 = fmul double %pre_sqrt_7, %p_r_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="2538" st_id="33" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="2539" st_id="33" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="2540" st_id="33" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="2541" st_id="33" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="2542" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1162  %pre_sqrt_7_5 = fadd double %tmp_37_7_5, %tmp_38_7_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_5"/></StgValue>
</operation>

<operation id="2543" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1178  %tmp_37_7_6 = fadd double %tmp_35_7_6, %tmp_36_7_6

]]></Node>
<StgValue><ssdm name="tmp_37_7_6"/></StgValue>
</operation>

<operation id="2544" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1179  %tmp_38_7_6 = fmul double %dz_7_6, %dz_7_6

]]></Node>
<StgValue><ssdm name="tmp_38_7_6"/></StgValue>
</operation>

<operation id="2545" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1195  %tmp_35_7_8 = fmul double %dx_7_8, %dx_7_8

]]></Node>
<StgValue><ssdm name="tmp_35_7_8"/></StgValue>
</operation>

<operation id="2546" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1196  %tmp_36_7_8 = fmul double %dy_7_8, %dy_7_8

]]></Node>
<StgValue><ssdm name="tmp_36_7_8"/></StgValue>
</operation>

<operation id="2547" st_id="33" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1222  %tmp_39_8 = fmul double %pre_sqrt_8, %p_r_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="2548" st_id="33" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="2549" st_id="33" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="2550" st_id="33" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="2551" st_id="33" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="2552" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1310  %pre_sqrt_8_5 = fadd double %tmp_37_8_5, %tmp_38_8_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_5"/></StgValue>
</operation>

<operation id="2553" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1326  %tmp_37_8_6 = fadd double %tmp_35_8_6, %tmp_36_8_6

]]></Node>
<StgValue><ssdm name="tmp_37_8_6"/></StgValue>
</operation>

<operation id="2554" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1327  %tmp_38_8_6 = fmul double %dz_8_6, %dz_8_6

]]></Node>
<StgValue><ssdm name="tmp_38_8_6"/></StgValue>
</operation>

<operation id="2555" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1344  %tmp_37_8_7 = fadd double %tmp_35_8_7, %tmp_36_8_7

]]></Node>
<StgValue><ssdm name="tmp_37_8_7"/></StgValue>
</operation>

<operation id="2556" st_id="33" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1345  %tmp_38_8_7 = fmul double %dz_8_7, %dz_8_7

]]></Node>
<StgValue><ssdm name="tmp_38_8_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2557" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:15  %tmp_39_0_1 = fmul double %pre_sqrt_0_1, %p_r_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_0_1"/></StgValue>
</operation>

<operation id="2558" st_id="34" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:36  %p_r_0_2 = call double @llvm.sqrt.f64(double %pre_sqrt_0_2)

]]></Node>
<StgValue><ssdm name="p_r_0_2"/></StgValue>
</operation>

<operation id="2559" st_id="34" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="2560" st_id="34" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="2561" st_id="34" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="2562" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:123  %pre_sqrt_0_6 = fadd double %tmp_37_0_6, %tmp_38_0_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_6"/></StgValue>
</operation>

<operation id="2563" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:143  %tmp_37_0_7 = fadd double %tmp_35_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="tmp_37_0_7"/></StgValue>
</operation>

<operation id="2564" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:144  %tmp_38_0_7 = fmul double %dz_0_7, %dz_0_7

]]></Node>
<StgValue><ssdm name="tmp_38_0_7"/></StgValue>
</operation>

<operation id="2565" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:163  %tmp_35_0_8 = fmul double %dx_0_8, %dx_0_8

]]></Node>
<StgValue><ssdm name="tmp_35_0_8"/></StgValue>
</operation>

<operation id="2566" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:164  %tmp_36_0_8 = fmul double %dy_0_8, %dy_0_8

]]></Node>
<StgValue><ssdm name="tmp_36_0_8"/></StgValue>
</operation>

<operation id="2567" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:191  %tmp_39_1 = fmul double %pre_sqrt_1, %p_r_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="2568" st_id="34" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:209  %p_r_1_2 = call double @llvm.sqrt.f64(double %pre_sqrt_1_2)

]]></Node>
<StgValue><ssdm name="p_r_1_2"/></StgValue>
</operation>

<operation id="2569" st_id="34" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="2570" st_id="34" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="2571" st_id="34" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="2572" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:280  %pre_sqrt_1_6 = fadd double %tmp_37_1_6, %tmp_38_1_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_6"/></StgValue>
</operation>

<operation id="2573" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:296  %tmp_37_1_7 = fadd double %tmp_35_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="tmp_37_1_7"/></StgValue>
</operation>

<operation id="2574" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:297  %tmp_38_1_7 = fmul double %dz_1_7, %dz_1_7

]]></Node>
<StgValue><ssdm name="tmp_38_1_7"/></StgValue>
</operation>

<operation id="2575" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:312  %tmp_35_1_8 = fmul double %dx_1_8, %dx_1_8

]]></Node>
<StgValue><ssdm name="tmp_35_1_8"/></StgValue>
</operation>

<operation id="2576" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:313  %tmp_36_1_8 = fmul double %dy_1_8, %dy_1_8

]]></Node>
<StgValue><ssdm name="tmp_36_1_8"/></StgValue>
</operation>

<operation id="2577" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:339  %tmp_39_2 = fmul double %pre_sqrt_2, %p_r_2

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="2578" st_id="34" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:356  %p_r_2_1 = call double @llvm.sqrt.f64(double %pre_sqrt_2_1)

]]></Node>
<StgValue><ssdm name="p_r_2_1"/></StgValue>
</operation>

<operation id="2579" st_id="34" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="2580" st_id="34" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="2581" st_id="34" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="2582" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:427  %pre_sqrt_2_6 = fadd double %tmp_37_2_6, %tmp_38_2_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_6"/></StgValue>
</operation>

<operation id="2583" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:443  %tmp_37_2_7 = fadd double %tmp_35_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="tmp_37_2_7"/></StgValue>
</operation>

<operation id="2584" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:444  %tmp_38_2_7 = fmul double %dz_2_7, %dz_2_7

]]></Node>
<StgValue><ssdm name="tmp_38_2_7"/></StgValue>
</operation>

<operation id="2585" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:459  %tmp_35_2_8 = fmul double %dx_2_8, %dx_2_8

]]></Node>
<StgValue><ssdm name="tmp_35_2_8"/></StgValue>
</operation>

<operation id="2586" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:460  %tmp_36_2_8 = fmul double %dy_2_8, %dy_2_8

]]></Node>
<StgValue><ssdm name="tmp_36_2_8"/></StgValue>
</operation>

<operation id="2587" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:486  %tmp_39_3 = fmul double %pre_sqrt_3, %p_r_3

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="2588" st_id="34" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:503  %p_r_3_1 = call double @llvm.sqrt.f64(double %pre_sqrt_3_1)

]]></Node>
<StgValue><ssdm name="p_r_3_1"/></StgValue>
</operation>

<operation id="2589" st_id="34" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="2590" st_id="34" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="2591" st_id="34" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="2592" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:574  %pre_sqrt_3_6 = fadd double %tmp_37_3_6, %tmp_38_3_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_6"/></StgValue>
</operation>

<operation id="2593" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:590  %tmp_37_3_7 = fadd double %tmp_35_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="tmp_37_3_7"/></StgValue>
</operation>

<operation id="2594" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:591  %tmp_38_3_7 = fmul double %dz_3_7, %dz_3_7

]]></Node>
<StgValue><ssdm name="tmp_38_3_7"/></StgValue>
</operation>

<operation id="2595" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:606  %tmp_35_3_8 = fmul double %dx_3_8, %dx_3_8

]]></Node>
<StgValue><ssdm name="tmp_35_3_8"/></StgValue>
</operation>

<operation id="2596" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:607  %tmp_36_3_8 = fmul double %dy_3_8, %dy_3_8

]]></Node>
<StgValue><ssdm name="tmp_36_3_8"/></StgValue>
</operation>

<operation id="2597" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:633  %tmp_39_4 = fmul double %pre_sqrt_4, %p_r_4

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="2598" st_id="34" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:650  %p_r_4_1 = call double @llvm.sqrt.f64(double %pre_sqrt_4_1)

]]></Node>
<StgValue><ssdm name="p_r_4_1"/></StgValue>
</operation>

<operation id="2599" st_id="34" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="2600" st_id="34" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="2601" st_id="34" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="2602" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:721  %pre_sqrt_4_6 = fadd double %tmp_37_4_6, %tmp_38_4_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_6"/></StgValue>
</operation>

<operation id="2603" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:737  %tmp_37_4_7 = fadd double %tmp_35_4_7, %tmp_36_4_7

]]></Node>
<StgValue><ssdm name="tmp_37_4_7"/></StgValue>
</operation>

<operation id="2604" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:738  %tmp_38_4_7 = fmul double %dz_4_7, %dz_4_7

]]></Node>
<StgValue><ssdm name="tmp_38_4_7"/></StgValue>
</operation>

<operation id="2605" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:753  %tmp_35_4_8 = fmul double %dx_4_8, %dx_4_8

]]></Node>
<StgValue><ssdm name="tmp_35_4_8"/></StgValue>
</operation>

<operation id="2606" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:754  %tmp_36_4_8 = fmul double %dy_4_8, %dy_4_8

]]></Node>
<StgValue><ssdm name="tmp_36_4_8"/></StgValue>
</operation>

<operation id="2607" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:780  %tmp_39_5 = fmul double %pre_sqrt_5, %p_r_5

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="2608" st_id="34" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:797  %p_r_5_1 = call double @llvm.sqrt.f64(double %pre_sqrt_5_1)

]]></Node>
<StgValue><ssdm name="p_r_5_1"/></StgValue>
</operation>

<operation id="2609" st_id="34" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="2610" st_id="34" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="2611" st_id="34" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="2612" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:868  %pre_sqrt_5_6 = fadd double %tmp_37_5_6, %tmp_38_5_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_6"/></StgValue>
</operation>

<operation id="2613" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:884  %tmp_37_5_7 = fadd double %tmp_35_5_7, %tmp_36_5_7

]]></Node>
<StgValue><ssdm name="tmp_37_5_7"/></StgValue>
</operation>

<operation id="2614" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:885  %tmp_38_5_7 = fmul double %dz_5_7, %dz_5_7

]]></Node>
<StgValue><ssdm name="tmp_38_5_7"/></StgValue>
</operation>

<operation id="2615" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:900  %tmp_35_5_8 = fmul double %dx_5_8, %dx_5_8

]]></Node>
<StgValue><ssdm name="tmp_35_5_8"/></StgValue>
</operation>

<operation id="2616" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:901  %tmp_36_5_8 = fmul double %dy_5_8, %dy_5_8

]]></Node>
<StgValue><ssdm name="tmp_36_5_8"/></StgValue>
</operation>

<operation id="2617" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:927  %tmp_39_6 = fmul double %pre_sqrt_6, %p_r_6

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="2618" st_id="34" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:944  %p_r_6_1 = call double @llvm.sqrt.f64(double %pre_sqrt_6_1)

]]></Node>
<StgValue><ssdm name="p_r_6_1"/></StgValue>
</operation>

<operation id="2619" st_id="34" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="2620" st_id="34" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="2621" st_id="34" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="2622" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1015  %pre_sqrt_6_5 = fadd double %tmp_37_6_5, %tmp_38_6_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_5"/></StgValue>
</operation>

<operation id="2623" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1031  %tmp_37_6_7 = fadd double %tmp_35_6_7, %tmp_36_6_7

]]></Node>
<StgValue><ssdm name="tmp_37_6_7"/></StgValue>
</operation>

<operation id="2624" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1032  %tmp_38_6_7 = fmul double %dz_6_7, %dz_6_7

]]></Node>
<StgValue><ssdm name="tmp_38_6_7"/></StgValue>
</operation>

<operation id="2625" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1047  %tmp_35_6_8 = fmul double %dx_6_8, %dx_6_8

]]></Node>
<StgValue><ssdm name="tmp_35_6_8"/></StgValue>
</operation>

<operation id="2626" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1048  %tmp_36_6_8 = fmul double %dy_6_8, %dy_6_8

]]></Node>
<StgValue><ssdm name="tmp_36_6_8"/></StgValue>
</operation>

<operation id="2627" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1074  %tmp_39_7 = fmul double %pre_sqrt_7, %p_r_7

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="2628" st_id="34" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1091  %p_r_7_1 = call double @llvm.sqrt.f64(double %pre_sqrt_7_1)

]]></Node>
<StgValue><ssdm name="p_r_7_1"/></StgValue>
</operation>

<operation id="2629" st_id="34" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="2630" st_id="34" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="2631" st_id="34" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="2632" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1162  %pre_sqrt_7_5 = fadd double %tmp_37_7_5, %tmp_38_7_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_5"/></StgValue>
</operation>

<operation id="2633" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1178  %tmp_37_7_6 = fadd double %tmp_35_7_6, %tmp_36_7_6

]]></Node>
<StgValue><ssdm name="tmp_37_7_6"/></StgValue>
</operation>

<operation id="2634" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1179  %tmp_38_7_6 = fmul double %dz_7_6, %dz_7_6

]]></Node>
<StgValue><ssdm name="tmp_38_7_6"/></StgValue>
</operation>

<operation id="2635" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1195  %tmp_35_7_8 = fmul double %dx_7_8, %dx_7_8

]]></Node>
<StgValue><ssdm name="tmp_35_7_8"/></StgValue>
</operation>

<operation id="2636" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1196  %tmp_36_7_8 = fmul double %dy_7_8, %dy_7_8

]]></Node>
<StgValue><ssdm name="tmp_36_7_8"/></StgValue>
</operation>

<operation id="2637" st_id="34" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1222  %tmp_39_8 = fmul double %pre_sqrt_8, %p_r_8

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="2638" st_id="34" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1239  %p_r_8_1 = call double @llvm.sqrt.f64(double %pre_sqrt_8_1)

]]></Node>
<StgValue><ssdm name="p_r_8_1"/></StgValue>
</operation>

<operation id="2639" st_id="34" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="2640" st_id="34" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="2641" st_id="34" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="2642" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1310  %pre_sqrt_8_5 = fadd double %tmp_37_8_5, %tmp_38_8_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_5"/></StgValue>
</operation>

<operation id="2643" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1326  %tmp_37_8_6 = fadd double %tmp_35_8_6, %tmp_36_8_6

]]></Node>
<StgValue><ssdm name="tmp_37_8_6"/></StgValue>
</operation>

<operation id="2644" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1327  %tmp_38_8_6 = fmul double %dz_8_6, %dz_8_6

]]></Node>
<StgValue><ssdm name="tmp_38_8_6"/></StgValue>
</operation>

<operation id="2645" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1344  %tmp_37_8_7 = fadd double %tmp_35_8_7, %tmp_36_8_7

]]></Node>
<StgValue><ssdm name="tmp_37_8_7"/></StgValue>
</operation>

<operation id="2646" st_id="34" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1345  %tmp_38_8_7 = fmul double %dz_8_7, %dz_8_7

]]></Node>
<StgValue><ssdm name="tmp_38_8_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2647" st_id="35" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="2648" st_id="35" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:37  %tmp_39_0_2 = fmul double %pre_sqrt_0_2, %p_r_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2649" st_id="35" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="2650" st_id="35" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="2651" st_id="35" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="2652" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:123  %pre_sqrt_0_6 = fadd double %tmp_37_0_6, %tmp_38_0_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_6"/></StgValue>
</operation>

<operation id="2653" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:143  %tmp_37_0_7 = fadd double %tmp_35_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="tmp_37_0_7"/></StgValue>
</operation>

<operation id="2654" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:144  %tmp_38_0_7 = fmul double %dz_0_7, %dz_0_7

]]></Node>
<StgValue><ssdm name="tmp_38_0_7"/></StgValue>
</operation>

<operation id="2655" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:163  %tmp_35_0_8 = fmul double %dx_0_8, %dx_0_8

]]></Node>
<StgValue><ssdm name="tmp_35_0_8"/></StgValue>
</operation>

<operation id="2656" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:164  %tmp_36_0_8 = fmul double %dy_0_8, %dy_0_8

]]></Node>
<StgValue><ssdm name="tmp_36_0_8"/></StgValue>
</operation>

<operation id="2657" st_id="35" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="2658" st_id="35" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:210  %tmp_39_1_2 = fmul double %pre_sqrt_1_2, %p_r_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2659" st_id="35" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="2660" st_id="35" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="2661" st_id="35" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="2662" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:280  %pre_sqrt_1_6 = fadd double %tmp_37_1_6, %tmp_38_1_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_6"/></StgValue>
</operation>

<operation id="2663" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:296  %tmp_37_1_7 = fadd double %tmp_35_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="tmp_37_1_7"/></StgValue>
</operation>

<operation id="2664" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:297  %tmp_38_1_7 = fmul double %dz_1_7, %dz_1_7

]]></Node>
<StgValue><ssdm name="tmp_38_1_7"/></StgValue>
</operation>

<operation id="2665" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:312  %tmp_35_1_8 = fmul double %dx_1_8, %dx_1_8

]]></Node>
<StgValue><ssdm name="tmp_35_1_8"/></StgValue>
</operation>

<operation id="2666" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:313  %tmp_36_1_8 = fmul double %dy_1_8, %dy_1_8

]]></Node>
<StgValue><ssdm name="tmp_36_1_8"/></StgValue>
</operation>

<operation id="2667" st_id="35" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="2668" st_id="35" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:357  %tmp_39_2_1 = fmul double %pre_sqrt_2_1, %p_r_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2669" st_id="35" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="2670" st_id="35" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="2671" st_id="35" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="2672" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:427  %pre_sqrt_2_6 = fadd double %tmp_37_2_6, %tmp_38_2_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_6"/></StgValue>
</operation>

<operation id="2673" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:443  %tmp_37_2_7 = fadd double %tmp_35_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="tmp_37_2_7"/></StgValue>
</operation>

<operation id="2674" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:444  %tmp_38_2_7 = fmul double %dz_2_7, %dz_2_7

]]></Node>
<StgValue><ssdm name="tmp_38_2_7"/></StgValue>
</operation>

<operation id="2675" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:459  %tmp_35_2_8 = fmul double %dx_2_8, %dx_2_8

]]></Node>
<StgValue><ssdm name="tmp_35_2_8"/></StgValue>
</operation>

<operation id="2676" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:460  %tmp_36_2_8 = fmul double %dy_2_8, %dy_2_8

]]></Node>
<StgValue><ssdm name="tmp_36_2_8"/></StgValue>
</operation>

<operation id="2677" st_id="35" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="2678" st_id="35" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:504  %tmp_39_3_1 = fmul double %pre_sqrt_3_1, %p_r_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2679" st_id="35" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="2680" st_id="35" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="2681" st_id="35" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="2682" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:574  %pre_sqrt_3_6 = fadd double %tmp_37_3_6, %tmp_38_3_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_6"/></StgValue>
</operation>

<operation id="2683" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:590  %tmp_37_3_7 = fadd double %tmp_35_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="tmp_37_3_7"/></StgValue>
</operation>

<operation id="2684" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:591  %tmp_38_3_7 = fmul double %dz_3_7, %dz_3_7

]]></Node>
<StgValue><ssdm name="tmp_38_3_7"/></StgValue>
</operation>

<operation id="2685" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:606  %tmp_35_3_8 = fmul double %dx_3_8, %dx_3_8

]]></Node>
<StgValue><ssdm name="tmp_35_3_8"/></StgValue>
</operation>

<operation id="2686" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:607  %tmp_36_3_8 = fmul double %dy_3_8, %dy_3_8

]]></Node>
<StgValue><ssdm name="tmp_36_3_8"/></StgValue>
</operation>

<operation id="2687" st_id="35" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="2688" st_id="35" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:651  %tmp_39_4_1 = fmul double %pre_sqrt_4_1, %p_r_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2689" st_id="35" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="2690" st_id="35" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="2691" st_id="35" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="2692" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:721  %pre_sqrt_4_6 = fadd double %tmp_37_4_6, %tmp_38_4_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_6"/></StgValue>
</operation>

<operation id="2693" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:737  %tmp_37_4_7 = fadd double %tmp_35_4_7, %tmp_36_4_7

]]></Node>
<StgValue><ssdm name="tmp_37_4_7"/></StgValue>
</operation>

<operation id="2694" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:738  %tmp_38_4_7 = fmul double %dz_4_7, %dz_4_7

]]></Node>
<StgValue><ssdm name="tmp_38_4_7"/></StgValue>
</operation>

<operation id="2695" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:753  %tmp_35_4_8 = fmul double %dx_4_8, %dx_4_8

]]></Node>
<StgValue><ssdm name="tmp_35_4_8"/></StgValue>
</operation>

<operation id="2696" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:754  %tmp_36_4_8 = fmul double %dy_4_8, %dy_4_8

]]></Node>
<StgValue><ssdm name="tmp_36_4_8"/></StgValue>
</operation>

<operation id="2697" st_id="35" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="2698" st_id="35" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:798  %tmp_39_5_1 = fmul double %pre_sqrt_5_1, %p_r_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2699" st_id="35" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="2700" st_id="35" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="2701" st_id="35" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="2702" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:868  %pre_sqrt_5_6 = fadd double %tmp_37_5_6, %tmp_38_5_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_6"/></StgValue>
</operation>

<operation id="2703" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:884  %tmp_37_5_7 = fadd double %tmp_35_5_7, %tmp_36_5_7

]]></Node>
<StgValue><ssdm name="tmp_37_5_7"/></StgValue>
</operation>

<operation id="2704" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:885  %tmp_38_5_7 = fmul double %dz_5_7, %dz_5_7

]]></Node>
<StgValue><ssdm name="tmp_38_5_7"/></StgValue>
</operation>

<operation id="2705" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:900  %tmp_35_5_8 = fmul double %dx_5_8, %dx_5_8

]]></Node>
<StgValue><ssdm name="tmp_35_5_8"/></StgValue>
</operation>

<operation id="2706" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:901  %tmp_36_5_8 = fmul double %dy_5_8, %dy_5_8

]]></Node>
<StgValue><ssdm name="tmp_36_5_8"/></StgValue>
</operation>

<operation id="2707" st_id="35" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="2708" st_id="35" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:945  %tmp_39_6_1 = fmul double %pre_sqrt_6_1, %p_r_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="2709" st_id="35" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="2710" st_id="35" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="2711" st_id="35" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="2712" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1015  %pre_sqrt_6_5 = fadd double %tmp_37_6_5, %tmp_38_6_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_5"/></StgValue>
</operation>

<operation id="2713" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1031  %tmp_37_6_7 = fadd double %tmp_35_6_7, %tmp_36_6_7

]]></Node>
<StgValue><ssdm name="tmp_37_6_7"/></StgValue>
</operation>

<operation id="2714" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1032  %tmp_38_6_7 = fmul double %dz_6_7, %dz_6_7

]]></Node>
<StgValue><ssdm name="tmp_38_6_7"/></StgValue>
</operation>

<operation id="2715" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1047  %tmp_35_6_8 = fmul double %dx_6_8, %dx_6_8

]]></Node>
<StgValue><ssdm name="tmp_35_6_8"/></StgValue>
</operation>

<operation id="2716" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1048  %tmp_36_6_8 = fmul double %dy_6_8, %dy_6_8

]]></Node>
<StgValue><ssdm name="tmp_36_6_8"/></StgValue>
</operation>

<operation id="2717" st_id="35" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="2718" st_id="35" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1092  %tmp_39_7_1 = fmul double %pre_sqrt_7_1, %p_r_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="2719" st_id="35" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="2720" st_id="35" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="2721" st_id="35" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="2722" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1162  %pre_sqrt_7_5 = fadd double %tmp_37_7_5, %tmp_38_7_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_5"/></StgValue>
</operation>

<operation id="2723" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1178  %tmp_37_7_6 = fadd double %tmp_35_7_6, %tmp_36_7_6

]]></Node>
<StgValue><ssdm name="tmp_37_7_6"/></StgValue>
</operation>

<operation id="2724" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1179  %tmp_38_7_6 = fmul double %dz_7_6, %dz_7_6

]]></Node>
<StgValue><ssdm name="tmp_38_7_6"/></StgValue>
</operation>

<operation id="2725" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1195  %tmp_35_7_8 = fmul double %dx_7_8, %dx_7_8

]]></Node>
<StgValue><ssdm name="tmp_35_7_8"/></StgValue>
</operation>

<operation id="2726" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1196  %tmp_36_7_8 = fmul double %dy_7_8, %dy_7_8

]]></Node>
<StgValue><ssdm name="tmp_36_7_8"/></StgValue>
</operation>

<operation id="2727" st_id="35" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="2728" st_id="35" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1240  %tmp_39_8_1 = fmul double %pre_sqrt_8_1, %p_r_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="2729" st_id="35" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="2730" st_id="35" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="2731" st_id="35" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="2732" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1310  %pre_sqrt_8_5 = fadd double %tmp_37_8_5, %tmp_38_8_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_5"/></StgValue>
</operation>

<operation id="2733" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1326  %tmp_37_8_6 = fadd double %tmp_35_8_6, %tmp_36_8_6

]]></Node>
<StgValue><ssdm name="tmp_37_8_6"/></StgValue>
</operation>

<operation id="2734" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1327  %tmp_38_8_6 = fmul double %dz_8_6, %dz_8_6

]]></Node>
<StgValue><ssdm name="tmp_38_8_6"/></StgValue>
</operation>

<operation id="2735" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1344  %tmp_37_8_7 = fadd double %tmp_35_8_7, %tmp_36_8_7

]]></Node>
<StgValue><ssdm name="tmp_37_8_7"/></StgValue>
</operation>

<operation id="2736" st_id="35" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1345  %tmp_38_8_7 = fmul double %dz_8_7, %dz_8_7

]]></Node>
<StgValue><ssdm name="tmp_38_8_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2737" st_id="36" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="2738" st_id="36" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:37  %tmp_39_0_2 = fmul double %pre_sqrt_0_2, %p_r_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2739" st_id="36" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="2740" st_id="36" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="2741" st_id="36" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="2742" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:123  %pre_sqrt_0_6 = fadd double %tmp_37_0_6, %tmp_38_0_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_6"/></StgValue>
</operation>

<operation id="2743" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:143  %tmp_37_0_7 = fadd double %tmp_35_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="tmp_37_0_7"/></StgValue>
</operation>

<operation id="2744" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:144  %tmp_38_0_7 = fmul double %dz_0_7, %dz_0_7

]]></Node>
<StgValue><ssdm name="tmp_38_0_7"/></StgValue>
</operation>

<operation id="2745" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:163  %tmp_35_0_8 = fmul double %dx_0_8, %dx_0_8

]]></Node>
<StgValue><ssdm name="tmp_35_0_8"/></StgValue>
</operation>

<operation id="2746" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:164  %tmp_36_0_8 = fmul double %dy_0_8, %dy_0_8

]]></Node>
<StgValue><ssdm name="tmp_36_0_8"/></StgValue>
</operation>

<operation id="2747" st_id="36" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="2748" st_id="36" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:210  %tmp_39_1_2 = fmul double %pre_sqrt_1_2, %p_r_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2749" st_id="36" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="2750" st_id="36" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="2751" st_id="36" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="2752" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:280  %pre_sqrt_1_6 = fadd double %tmp_37_1_6, %tmp_38_1_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_6"/></StgValue>
</operation>

<operation id="2753" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:296  %tmp_37_1_7 = fadd double %tmp_35_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="tmp_37_1_7"/></StgValue>
</operation>

<operation id="2754" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:297  %tmp_38_1_7 = fmul double %dz_1_7, %dz_1_7

]]></Node>
<StgValue><ssdm name="tmp_38_1_7"/></StgValue>
</operation>

<operation id="2755" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:312  %tmp_35_1_8 = fmul double %dx_1_8, %dx_1_8

]]></Node>
<StgValue><ssdm name="tmp_35_1_8"/></StgValue>
</operation>

<operation id="2756" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:313  %tmp_36_1_8 = fmul double %dy_1_8, %dy_1_8

]]></Node>
<StgValue><ssdm name="tmp_36_1_8"/></StgValue>
</operation>

<operation id="2757" st_id="36" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="2758" st_id="36" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:357  %tmp_39_2_1 = fmul double %pre_sqrt_2_1, %p_r_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2759" st_id="36" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="2760" st_id="36" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="2761" st_id="36" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="2762" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:427  %pre_sqrt_2_6 = fadd double %tmp_37_2_6, %tmp_38_2_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_6"/></StgValue>
</operation>

<operation id="2763" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:443  %tmp_37_2_7 = fadd double %tmp_35_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="tmp_37_2_7"/></StgValue>
</operation>

<operation id="2764" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:444  %tmp_38_2_7 = fmul double %dz_2_7, %dz_2_7

]]></Node>
<StgValue><ssdm name="tmp_38_2_7"/></StgValue>
</operation>

<operation id="2765" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:459  %tmp_35_2_8 = fmul double %dx_2_8, %dx_2_8

]]></Node>
<StgValue><ssdm name="tmp_35_2_8"/></StgValue>
</operation>

<operation id="2766" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:460  %tmp_36_2_8 = fmul double %dy_2_8, %dy_2_8

]]></Node>
<StgValue><ssdm name="tmp_36_2_8"/></StgValue>
</operation>

<operation id="2767" st_id="36" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="2768" st_id="36" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:504  %tmp_39_3_1 = fmul double %pre_sqrt_3_1, %p_r_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2769" st_id="36" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="2770" st_id="36" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="2771" st_id="36" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="2772" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:574  %pre_sqrt_3_6 = fadd double %tmp_37_3_6, %tmp_38_3_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_6"/></StgValue>
</operation>

<operation id="2773" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:590  %tmp_37_3_7 = fadd double %tmp_35_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="tmp_37_3_7"/></StgValue>
</operation>

<operation id="2774" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:591  %tmp_38_3_7 = fmul double %dz_3_7, %dz_3_7

]]></Node>
<StgValue><ssdm name="tmp_38_3_7"/></StgValue>
</operation>

<operation id="2775" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:606  %tmp_35_3_8 = fmul double %dx_3_8, %dx_3_8

]]></Node>
<StgValue><ssdm name="tmp_35_3_8"/></StgValue>
</operation>

<operation id="2776" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:607  %tmp_36_3_8 = fmul double %dy_3_8, %dy_3_8

]]></Node>
<StgValue><ssdm name="tmp_36_3_8"/></StgValue>
</operation>

<operation id="2777" st_id="36" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="2778" st_id="36" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:651  %tmp_39_4_1 = fmul double %pre_sqrt_4_1, %p_r_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2779" st_id="36" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="2780" st_id="36" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="2781" st_id="36" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="2782" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:721  %pre_sqrt_4_6 = fadd double %tmp_37_4_6, %tmp_38_4_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_6"/></StgValue>
</operation>

<operation id="2783" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:737  %tmp_37_4_7 = fadd double %tmp_35_4_7, %tmp_36_4_7

]]></Node>
<StgValue><ssdm name="tmp_37_4_7"/></StgValue>
</operation>

<operation id="2784" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:738  %tmp_38_4_7 = fmul double %dz_4_7, %dz_4_7

]]></Node>
<StgValue><ssdm name="tmp_38_4_7"/></StgValue>
</operation>

<operation id="2785" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:753  %tmp_35_4_8 = fmul double %dx_4_8, %dx_4_8

]]></Node>
<StgValue><ssdm name="tmp_35_4_8"/></StgValue>
</operation>

<operation id="2786" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:754  %tmp_36_4_8 = fmul double %dy_4_8, %dy_4_8

]]></Node>
<StgValue><ssdm name="tmp_36_4_8"/></StgValue>
</operation>

<operation id="2787" st_id="36" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="2788" st_id="36" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:798  %tmp_39_5_1 = fmul double %pre_sqrt_5_1, %p_r_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2789" st_id="36" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="2790" st_id="36" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="2791" st_id="36" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="2792" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:868  %pre_sqrt_5_6 = fadd double %tmp_37_5_6, %tmp_38_5_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_6"/></StgValue>
</operation>

<operation id="2793" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:884  %tmp_37_5_7 = fadd double %tmp_35_5_7, %tmp_36_5_7

]]></Node>
<StgValue><ssdm name="tmp_37_5_7"/></StgValue>
</operation>

<operation id="2794" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:885  %tmp_38_5_7 = fmul double %dz_5_7, %dz_5_7

]]></Node>
<StgValue><ssdm name="tmp_38_5_7"/></StgValue>
</operation>

<operation id="2795" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:900  %tmp_35_5_8 = fmul double %dx_5_8, %dx_5_8

]]></Node>
<StgValue><ssdm name="tmp_35_5_8"/></StgValue>
</operation>

<operation id="2796" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:901  %tmp_36_5_8 = fmul double %dy_5_8, %dy_5_8

]]></Node>
<StgValue><ssdm name="tmp_36_5_8"/></StgValue>
</operation>

<operation id="2797" st_id="36" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="2798" st_id="36" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:945  %tmp_39_6_1 = fmul double %pre_sqrt_6_1, %p_r_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="2799" st_id="36" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="2800" st_id="36" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="2801" st_id="36" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="2802" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1015  %pre_sqrt_6_5 = fadd double %tmp_37_6_5, %tmp_38_6_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_5"/></StgValue>
</operation>

<operation id="2803" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1031  %tmp_37_6_7 = fadd double %tmp_35_6_7, %tmp_36_6_7

]]></Node>
<StgValue><ssdm name="tmp_37_6_7"/></StgValue>
</operation>

<operation id="2804" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1032  %tmp_38_6_7 = fmul double %dz_6_7, %dz_6_7

]]></Node>
<StgValue><ssdm name="tmp_38_6_7"/></StgValue>
</operation>

<operation id="2805" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1047  %tmp_35_6_8 = fmul double %dx_6_8, %dx_6_8

]]></Node>
<StgValue><ssdm name="tmp_35_6_8"/></StgValue>
</operation>

<operation id="2806" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1048  %tmp_36_6_8 = fmul double %dy_6_8, %dy_6_8

]]></Node>
<StgValue><ssdm name="tmp_36_6_8"/></StgValue>
</operation>

<operation id="2807" st_id="36" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="2808" st_id="36" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1092  %tmp_39_7_1 = fmul double %pre_sqrt_7_1, %p_r_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="2809" st_id="36" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="2810" st_id="36" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="2811" st_id="36" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="2812" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1162  %pre_sqrt_7_5 = fadd double %tmp_37_7_5, %tmp_38_7_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_5"/></StgValue>
</operation>

<operation id="2813" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1178  %tmp_37_7_6 = fadd double %tmp_35_7_6, %tmp_36_7_6

]]></Node>
<StgValue><ssdm name="tmp_37_7_6"/></StgValue>
</operation>

<operation id="2814" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1179  %tmp_38_7_6 = fmul double %dz_7_6, %dz_7_6

]]></Node>
<StgValue><ssdm name="tmp_38_7_6"/></StgValue>
</operation>

<operation id="2815" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1195  %tmp_35_7_8 = fmul double %dx_7_8, %dx_7_8

]]></Node>
<StgValue><ssdm name="tmp_35_7_8"/></StgValue>
</operation>

<operation id="2816" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1196  %tmp_36_7_8 = fmul double %dy_7_8, %dy_7_8

]]></Node>
<StgValue><ssdm name="tmp_36_7_8"/></StgValue>
</operation>

<operation id="2817" st_id="36" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="2818" st_id="36" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1240  %tmp_39_8_1 = fmul double %pre_sqrt_8_1, %p_r_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="2819" st_id="36" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="2820" st_id="36" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="2821" st_id="36" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="2822" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1310  %pre_sqrt_8_5 = fadd double %tmp_37_8_5, %tmp_38_8_5

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_5"/></StgValue>
</operation>

<operation id="2823" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1326  %tmp_37_8_6 = fadd double %tmp_35_8_6, %tmp_36_8_6

]]></Node>
<StgValue><ssdm name="tmp_37_8_6"/></StgValue>
</operation>

<operation id="2824" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1327  %tmp_38_8_6 = fmul double %dz_8_6, %dz_8_6

]]></Node>
<StgValue><ssdm name="tmp_38_8_6"/></StgValue>
</operation>

<operation id="2825" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1344  %tmp_37_8_7 = fadd double %tmp_35_8_7, %tmp_36_8_7

]]></Node>
<StgValue><ssdm name="tmp_37_8_7"/></StgValue>
</operation>

<operation id="2826" st_id="36" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1345  %tmp_38_8_7 = fmul double %dz_8_7, %dz_8_7

]]></Node>
<StgValue><ssdm name="tmp_38_8_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2827" st_id="37" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="2828" st_id="37" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:37  %tmp_39_0_2 = fmul double %pre_sqrt_0_2, %p_r_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2829" st_id="37" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="2830" st_id="37" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="2831" st_id="37" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="2832" st_id="37" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="2833" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:145  %pre_sqrt_0_7 = fadd double %tmp_37_0_7, %tmp_38_0_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_7"/></StgValue>
</operation>

<operation id="2834" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:165  %tmp_37_0_8 = fadd double %tmp_35_0_8, %tmp_36_0_8

]]></Node>
<StgValue><ssdm name="tmp_37_0_8"/></StgValue>
</operation>

<operation id="2835" st_id="37" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:166  %tmp_38_0_8 = fmul double %dz_0_8, %dz_0_8

]]></Node>
<StgValue><ssdm name="tmp_38_0_8"/></StgValue>
</operation>

<operation id="2836" st_id="37" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="2837" st_id="37" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:210  %tmp_39_1_2 = fmul double %pre_sqrt_1_2, %p_r_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2838" st_id="37" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="2839" st_id="37" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="2840" st_id="37" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="2841" st_id="37" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="2842" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:298  %pre_sqrt_1_7 = fadd double %tmp_37_1_7, %tmp_38_1_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_7"/></StgValue>
</operation>

<operation id="2843" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:314  %tmp_37_1_8 = fadd double %tmp_35_1_8, %tmp_36_1_8

]]></Node>
<StgValue><ssdm name="tmp_37_1_8"/></StgValue>
</operation>

<operation id="2844" st_id="37" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:315  %tmp_38_1_8 = fmul double %dz_1_8, %dz_1_8

]]></Node>
<StgValue><ssdm name="tmp_38_1_8"/></StgValue>
</operation>

<operation id="2845" st_id="37" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="2846" st_id="37" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:357  %tmp_39_2_1 = fmul double %pre_sqrt_2_1, %p_r_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2847" st_id="37" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="2848" st_id="37" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="2849" st_id="37" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="2850" st_id="37" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="2851" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:445  %pre_sqrt_2_7 = fadd double %tmp_37_2_7, %tmp_38_2_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_7"/></StgValue>
</operation>

<operation id="2852" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:461  %tmp_37_2_8 = fadd double %tmp_35_2_8, %tmp_36_2_8

]]></Node>
<StgValue><ssdm name="tmp_37_2_8"/></StgValue>
</operation>

<operation id="2853" st_id="37" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:462  %tmp_38_2_8 = fmul double %dz_2_8, %dz_2_8

]]></Node>
<StgValue><ssdm name="tmp_38_2_8"/></StgValue>
</operation>

<operation id="2854" st_id="37" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="2855" st_id="37" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:504  %tmp_39_3_1 = fmul double %pre_sqrt_3_1, %p_r_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2856" st_id="37" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="2857" st_id="37" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="2858" st_id="37" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="2859" st_id="37" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="2860" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:592  %pre_sqrt_3_7 = fadd double %tmp_37_3_7, %tmp_38_3_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_7"/></StgValue>
</operation>

<operation id="2861" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:608  %tmp_37_3_8 = fadd double %tmp_35_3_8, %tmp_36_3_8

]]></Node>
<StgValue><ssdm name="tmp_37_3_8"/></StgValue>
</operation>

<operation id="2862" st_id="37" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:609  %tmp_38_3_8 = fmul double %dz_3_8, %dz_3_8

]]></Node>
<StgValue><ssdm name="tmp_38_3_8"/></StgValue>
</operation>

<operation id="2863" st_id="37" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="2864" st_id="37" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:651  %tmp_39_4_1 = fmul double %pre_sqrt_4_1, %p_r_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2865" st_id="37" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="2866" st_id="37" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="2867" st_id="37" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="2868" st_id="37" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="2869" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:739  %pre_sqrt_4_7 = fadd double %tmp_37_4_7, %tmp_38_4_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_7"/></StgValue>
</operation>

<operation id="2870" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:755  %tmp_37_4_8 = fadd double %tmp_35_4_8, %tmp_36_4_8

]]></Node>
<StgValue><ssdm name="tmp_37_4_8"/></StgValue>
</operation>

<operation id="2871" st_id="37" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:756  %tmp_38_4_8 = fmul double %dz_4_8, %dz_4_8

]]></Node>
<StgValue><ssdm name="tmp_38_4_8"/></StgValue>
</operation>

<operation id="2872" st_id="37" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="2873" st_id="37" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:798  %tmp_39_5_1 = fmul double %pre_sqrt_5_1, %p_r_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2874" st_id="37" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="2875" st_id="37" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="2876" st_id="37" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="2877" st_id="37" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="2878" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:886  %pre_sqrt_5_7 = fadd double %tmp_37_5_7, %tmp_38_5_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_7"/></StgValue>
</operation>

<operation id="2879" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:902  %tmp_37_5_8 = fadd double %tmp_35_5_8, %tmp_36_5_8

]]></Node>
<StgValue><ssdm name="tmp_37_5_8"/></StgValue>
</operation>

<operation id="2880" st_id="37" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:903  %tmp_38_5_8 = fmul double %dz_5_8, %dz_5_8

]]></Node>
<StgValue><ssdm name="tmp_38_5_8"/></StgValue>
</operation>

<operation id="2881" st_id="37" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="2882" st_id="37" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:945  %tmp_39_6_1 = fmul double %pre_sqrt_6_1, %p_r_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="2883" st_id="37" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="2884" st_id="37" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="2885" st_id="37" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="2886" st_id="37" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="2887" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1033  %pre_sqrt_6_7 = fadd double %tmp_37_6_7, %tmp_38_6_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_7"/></StgValue>
</operation>

<operation id="2888" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1049  %tmp_37_6_8 = fadd double %tmp_35_6_8, %tmp_36_6_8

]]></Node>
<StgValue><ssdm name="tmp_37_6_8"/></StgValue>
</operation>

<operation id="2889" st_id="37" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1050  %tmp_38_6_8 = fmul double %dz_6_8, %dz_6_8

]]></Node>
<StgValue><ssdm name="tmp_38_6_8"/></StgValue>
</operation>

<operation id="2890" st_id="37" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="2891" st_id="37" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1092  %tmp_39_7_1 = fmul double %pre_sqrt_7_1, %p_r_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="2892" st_id="37" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="2893" st_id="37" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="2894" st_id="37" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="2895" st_id="37" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="2896" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1180  %pre_sqrt_7_6 = fadd double %tmp_37_7_6, %tmp_38_7_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_6"/></StgValue>
</operation>

<operation id="2897" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1197  %tmp_37_7_8 = fadd double %tmp_35_7_8, %tmp_36_7_8

]]></Node>
<StgValue><ssdm name="tmp_37_7_8"/></StgValue>
</operation>

<operation id="2898" st_id="37" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1198  %tmp_38_7_8 = fmul double %dz_7_8, %dz_7_8

]]></Node>
<StgValue><ssdm name="tmp_38_7_8"/></StgValue>
</operation>

<operation id="2899" st_id="37" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="2900" st_id="37" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1240  %tmp_39_8_1 = fmul double %pre_sqrt_8_1, %p_r_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="2901" st_id="37" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="2902" st_id="37" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="2903" st_id="37" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="2904" st_id="37" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="2905" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1328  %pre_sqrt_8_6 = fadd double %tmp_37_8_6, %tmp_38_8_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_6"/></StgValue>
</operation>

<operation id="2906" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1346  %pre_sqrt_8_7 = fadd double %tmp_37_8_7, %tmp_38_8_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2907" st_id="38" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="2908" st_id="38" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:37  %tmp_39_0_2 = fmul double %pre_sqrt_0_2, %p_r_0_2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="2909" st_id="38" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:58  %p_r_0_3 = call double @llvm.sqrt.f64(double %pre_sqrt_0_3)

]]></Node>
<StgValue><ssdm name="p_r_0_3"/></StgValue>
</operation>

<operation id="2910" st_id="38" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="2911" st_id="38" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="2912" st_id="38" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="2913" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:145  %pre_sqrt_0_7 = fadd double %tmp_37_0_7, %tmp_38_0_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_7"/></StgValue>
</operation>

<operation id="2914" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:165  %tmp_37_0_8 = fadd double %tmp_35_0_8, %tmp_36_0_8

]]></Node>
<StgValue><ssdm name="tmp_37_0_8"/></StgValue>
</operation>

<operation id="2915" st_id="38" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:166  %tmp_38_0_8 = fmul double %dz_0_8, %dz_0_8

]]></Node>
<StgValue><ssdm name="tmp_38_0_8"/></StgValue>
</operation>

<operation id="2916" st_id="38" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="2917" st_id="38" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:210  %tmp_39_1_2 = fmul double %pre_sqrt_1_2, %p_r_1_2

]]></Node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="2918" st_id="38" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:227  %p_r_1_3 = call double @llvm.sqrt.f64(double %pre_sqrt_1_3)

]]></Node>
<StgValue><ssdm name="p_r_1_3"/></StgValue>
</operation>

<operation id="2919" st_id="38" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="2920" st_id="38" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="2921" st_id="38" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="2922" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:298  %pre_sqrt_1_7 = fadd double %tmp_37_1_7, %tmp_38_1_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_7"/></StgValue>
</operation>

<operation id="2923" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:314  %tmp_37_1_8 = fadd double %tmp_35_1_8, %tmp_36_1_8

]]></Node>
<StgValue><ssdm name="tmp_37_1_8"/></StgValue>
</operation>

<operation id="2924" st_id="38" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:315  %tmp_38_1_8 = fmul double %dz_1_8, %dz_1_8

]]></Node>
<StgValue><ssdm name="tmp_38_1_8"/></StgValue>
</operation>

<operation id="2925" st_id="38" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="2926" st_id="38" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:357  %tmp_39_2_1 = fmul double %pre_sqrt_2_1, %p_r_2_1

]]></Node>
<StgValue><ssdm name="tmp_39_2_1"/></StgValue>
</operation>

<operation id="2927" st_id="38" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:374  %p_r_2_3 = call double @llvm.sqrt.f64(double %pre_sqrt_2_3)

]]></Node>
<StgValue><ssdm name="p_r_2_3"/></StgValue>
</operation>

<operation id="2928" st_id="38" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="2929" st_id="38" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="2930" st_id="38" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="2931" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:445  %pre_sqrt_2_7 = fadd double %tmp_37_2_7, %tmp_38_2_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_7"/></StgValue>
</operation>

<operation id="2932" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:461  %tmp_37_2_8 = fadd double %tmp_35_2_8, %tmp_36_2_8

]]></Node>
<StgValue><ssdm name="tmp_37_2_8"/></StgValue>
</operation>

<operation id="2933" st_id="38" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:462  %tmp_38_2_8 = fmul double %dz_2_8, %dz_2_8

]]></Node>
<StgValue><ssdm name="tmp_38_2_8"/></StgValue>
</operation>

<operation id="2934" st_id="38" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="2935" st_id="38" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:504  %tmp_39_3_1 = fmul double %pre_sqrt_3_1, %p_r_3_1

]]></Node>
<StgValue><ssdm name="tmp_39_3_1"/></StgValue>
</operation>

<operation id="2936" st_id="38" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:521  %p_r_3_2 = call double @llvm.sqrt.f64(double %pre_sqrt_3_2)

]]></Node>
<StgValue><ssdm name="p_r_3_2"/></StgValue>
</operation>

<operation id="2937" st_id="38" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="2938" st_id="38" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="2939" st_id="38" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="2940" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:592  %pre_sqrt_3_7 = fadd double %tmp_37_3_7, %tmp_38_3_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_7"/></StgValue>
</operation>

<operation id="2941" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:608  %tmp_37_3_8 = fadd double %tmp_35_3_8, %tmp_36_3_8

]]></Node>
<StgValue><ssdm name="tmp_37_3_8"/></StgValue>
</operation>

<operation id="2942" st_id="38" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:609  %tmp_38_3_8 = fmul double %dz_3_8, %dz_3_8

]]></Node>
<StgValue><ssdm name="tmp_38_3_8"/></StgValue>
</operation>

<operation id="2943" st_id="38" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="2944" st_id="38" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:651  %tmp_39_4_1 = fmul double %pre_sqrt_4_1, %p_r_4_1

]]></Node>
<StgValue><ssdm name="tmp_39_4_1"/></StgValue>
</operation>

<operation id="2945" st_id="38" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:668  %p_r_4_2 = call double @llvm.sqrt.f64(double %pre_sqrt_4_2)

]]></Node>
<StgValue><ssdm name="p_r_4_2"/></StgValue>
</operation>

<operation id="2946" st_id="38" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="2947" st_id="38" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="2948" st_id="38" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="2949" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:739  %pre_sqrt_4_7 = fadd double %tmp_37_4_7, %tmp_38_4_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_7"/></StgValue>
</operation>

<operation id="2950" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:755  %tmp_37_4_8 = fadd double %tmp_35_4_8, %tmp_36_4_8

]]></Node>
<StgValue><ssdm name="tmp_37_4_8"/></StgValue>
</operation>

<operation id="2951" st_id="38" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:756  %tmp_38_4_8 = fmul double %dz_4_8, %dz_4_8

]]></Node>
<StgValue><ssdm name="tmp_38_4_8"/></StgValue>
</operation>

<operation id="2952" st_id="38" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="2953" st_id="38" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:798  %tmp_39_5_1 = fmul double %pre_sqrt_5_1, %p_r_5_1

]]></Node>
<StgValue><ssdm name="tmp_39_5_1"/></StgValue>
</operation>

<operation id="2954" st_id="38" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:815  %p_r_5_2 = call double @llvm.sqrt.f64(double %pre_sqrt_5_2)

]]></Node>
<StgValue><ssdm name="p_r_5_2"/></StgValue>
</operation>

<operation id="2955" st_id="38" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="2956" st_id="38" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="2957" st_id="38" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="2958" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:886  %pre_sqrt_5_7 = fadd double %tmp_37_5_7, %tmp_38_5_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_7"/></StgValue>
</operation>

<operation id="2959" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:902  %tmp_37_5_8 = fadd double %tmp_35_5_8, %tmp_36_5_8

]]></Node>
<StgValue><ssdm name="tmp_37_5_8"/></StgValue>
</operation>

<operation id="2960" st_id="38" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:903  %tmp_38_5_8 = fmul double %dz_5_8, %dz_5_8

]]></Node>
<StgValue><ssdm name="tmp_38_5_8"/></StgValue>
</operation>

<operation id="2961" st_id="38" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="2962" st_id="38" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:945  %tmp_39_6_1 = fmul double %pre_sqrt_6_1, %p_r_6_1

]]></Node>
<StgValue><ssdm name="tmp_39_6_1"/></StgValue>
</operation>

<operation id="2963" st_id="38" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:962  %p_r_6_2 = call double @llvm.sqrt.f64(double %pre_sqrt_6_2)

]]></Node>
<StgValue><ssdm name="p_r_6_2"/></StgValue>
</operation>

<operation id="2964" st_id="38" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="2965" st_id="38" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="2966" st_id="38" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="2967" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1033  %pre_sqrt_6_7 = fadd double %tmp_37_6_7, %tmp_38_6_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_7"/></StgValue>
</operation>

<operation id="2968" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1049  %tmp_37_6_8 = fadd double %tmp_35_6_8, %tmp_36_6_8

]]></Node>
<StgValue><ssdm name="tmp_37_6_8"/></StgValue>
</operation>

<operation id="2969" st_id="38" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1050  %tmp_38_6_8 = fmul double %dz_6_8, %dz_6_8

]]></Node>
<StgValue><ssdm name="tmp_38_6_8"/></StgValue>
</operation>

<operation id="2970" st_id="38" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="2971" st_id="38" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1092  %tmp_39_7_1 = fmul double %pre_sqrt_7_1, %p_r_7_1

]]></Node>
<StgValue><ssdm name="tmp_39_7_1"/></StgValue>
</operation>

<operation id="2972" st_id="38" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1109  %p_r_7_2 = call double @llvm.sqrt.f64(double %pre_sqrt_7_2)

]]></Node>
<StgValue><ssdm name="p_r_7_2"/></StgValue>
</operation>

<operation id="2973" st_id="38" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="2974" st_id="38" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="2975" st_id="38" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="2976" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1180  %pre_sqrt_7_6 = fadd double %tmp_37_7_6, %tmp_38_7_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_6"/></StgValue>
</operation>

<operation id="2977" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1197  %tmp_37_7_8 = fadd double %tmp_35_7_8, %tmp_36_7_8

]]></Node>
<StgValue><ssdm name="tmp_37_7_8"/></StgValue>
</operation>

<operation id="2978" st_id="38" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1198  %tmp_38_7_8 = fmul double %dz_7_8, %dz_7_8

]]></Node>
<StgValue><ssdm name="tmp_38_7_8"/></StgValue>
</operation>

<operation id="2979" st_id="38" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="2980" st_id="38" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1240  %tmp_39_8_1 = fmul double %pre_sqrt_8_1, %p_r_8_1

]]></Node>
<StgValue><ssdm name="tmp_39_8_1"/></StgValue>
</operation>

<operation id="2981" st_id="38" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1257  %p_r_8_2 = call double @llvm.sqrt.f64(double %pre_sqrt_8_2)

]]></Node>
<StgValue><ssdm name="p_r_8_2"/></StgValue>
</operation>

<operation id="2982" st_id="38" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="2983" st_id="38" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="2984" st_id="38" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="2985" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1328  %pre_sqrt_8_6 = fadd double %tmp_37_8_6, %tmp_38_8_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_6"/></StgValue>
</operation>

<operation id="2986" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1346  %pre_sqrt_8_7 = fadd double %tmp_37_8_7, %tmp_38_8_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2987" st_id="39" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="2988" st_id="39" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="2989" st_id="39" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:59  %tmp_39_0_3 = fmul double %pre_sqrt_0_3, %p_r_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="2990" st_id="39" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="2991" st_id="39" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="2992" st_id="39" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="2993" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:145  %pre_sqrt_0_7 = fadd double %tmp_37_0_7, %tmp_38_0_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_7"/></StgValue>
</operation>

<operation id="2994" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:165  %tmp_37_0_8 = fadd double %tmp_35_0_8, %tmp_36_0_8

]]></Node>
<StgValue><ssdm name="tmp_37_0_8"/></StgValue>
</operation>

<operation id="2995" st_id="39" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:166  %tmp_38_0_8 = fmul double %dz_0_8, %dz_0_8

]]></Node>
<StgValue><ssdm name="tmp_38_0_8"/></StgValue>
</operation>

<operation id="2996" st_id="39" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="2997" st_id="39" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="2998" st_id="39" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:228  %tmp_39_1_3 = fmul double %pre_sqrt_1_3, %p_r_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="2999" st_id="39" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="3000" st_id="39" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="3001" st_id="39" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3002" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:298  %pre_sqrt_1_7 = fadd double %tmp_37_1_7, %tmp_38_1_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_7"/></StgValue>
</operation>

<operation id="3003" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:314  %tmp_37_1_8 = fadd double %tmp_35_1_8, %tmp_36_1_8

]]></Node>
<StgValue><ssdm name="tmp_37_1_8"/></StgValue>
</operation>

<operation id="3004" st_id="39" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:315  %tmp_38_1_8 = fmul double %dz_1_8, %dz_1_8

]]></Node>
<StgValue><ssdm name="tmp_38_1_8"/></StgValue>
</operation>

<operation id="3005" st_id="39" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3006" st_id="39" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3007" st_id="39" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:375  %tmp_39_2_3 = fmul double %pre_sqrt_2_3, %p_r_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3008" st_id="39" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="3009" st_id="39" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="3010" st_id="39" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3011" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:445  %pre_sqrt_2_7 = fadd double %tmp_37_2_7, %tmp_38_2_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_7"/></StgValue>
</operation>

<operation id="3012" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:461  %tmp_37_2_8 = fadd double %tmp_35_2_8, %tmp_36_2_8

]]></Node>
<StgValue><ssdm name="tmp_37_2_8"/></StgValue>
</operation>

<operation id="3013" st_id="39" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:462  %tmp_38_2_8 = fmul double %dz_2_8, %dz_2_8

]]></Node>
<StgValue><ssdm name="tmp_38_2_8"/></StgValue>
</operation>

<operation id="3014" st_id="39" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3015" st_id="39" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3016" st_id="39" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:522  %tmp_39_3_2 = fmul double %pre_sqrt_3_2, %p_r_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3017" st_id="39" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="3018" st_id="39" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="3019" st_id="39" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3020" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:592  %pre_sqrt_3_7 = fadd double %tmp_37_3_7, %tmp_38_3_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_7"/></StgValue>
</operation>

<operation id="3021" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:608  %tmp_37_3_8 = fadd double %tmp_35_3_8, %tmp_36_3_8

]]></Node>
<StgValue><ssdm name="tmp_37_3_8"/></StgValue>
</operation>

<operation id="3022" st_id="39" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:609  %tmp_38_3_8 = fmul double %dz_3_8, %dz_3_8

]]></Node>
<StgValue><ssdm name="tmp_38_3_8"/></StgValue>
</operation>

<operation id="3023" st_id="39" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3024" st_id="39" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3025" st_id="39" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:669  %tmp_39_4_2 = fmul double %pre_sqrt_4_2, %p_r_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3026" st_id="39" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="3027" st_id="39" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="3028" st_id="39" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3029" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:739  %pre_sqrt_4_7 = fadd double %tmp_37_4_7, %tmp_38_4_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_7"/></StgValue>
</operation>

<operation id="3030" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:755  %tmp_37_4_8 = fadd double %tmp_35_4_8, %tmp_36_4_8

]]></Node>
<StgValue><ssdm name="tmp_37_4_8"/></StgValue>
</operation>

<operation id="3031" st_id="39" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:756  %tmp_38_4_8 = fmul double %dz_4_8, %dz_4_8

]]></Node>
<StgValue><ssdm name="tmp_38_4_8"/></StgValue>
</operation>

<operation id="3032" st_id="39" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3033" st_id="39" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3034" st_id="39" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:816  %tmp_39_5_2 = fmul double %pre_sqrt_5_2, %p_r_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3035" st_id="39" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="3036" st_id="39" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="3037" st_id="39" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3038" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:886  %pre_sqrt_5_7 = fadd double %tmp_37_5_7, %tmp_38_5_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_7"/></StgValue>
</operation>

<operation id="3039" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:902  %tmp_37_5_8 = fadd double %tmp_35_5_8, %tmp_36_5_8

]]></Node>
<StgValue><ssdm name="tmp_37_5_8"/></StgValue>
</operation>

<operation id="3040" st_id="39" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:903  %tmp_38_5_8 = fmul double %dz_5_8, %dz_5_8

]]></Node>
<StgValue><ssdm name="tmp_38_5_8"/></StgValue>
</operation>

<operation id="3041" st_id="39" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3042" st_id="39" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3043" st_id="39" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:963  %tmp_39_6_2 = fmul double %pre_sqrt_6_2, %p_r_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3044" st_id="39" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="3045" st_id="39" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="3046" st_id="39" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3047" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1033  %pre_sqrt_6_7 = fadd double %tmp_37_6_7, %tmp_38_6_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_7"/></StgValue>
</operation>

<operation id="3048" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1049  %tmp_37_6_8 = fadd double %tmp_35_6_8, %tmp_36_6_8

]]></Node>
<StgValue><ssdm name="tmp_37_6_8"/></StgValue>
</operation>

<operation id="3049" st_id="39" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1050  %tmp_38_6_8 = fmul double %dz_6_8, %dz_6_8

]]></Node>
<StgValue><ssdm name="tmp_38_6_8"/></StgValue>
</operation>

<operation id="3050" st_id="39" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3051" st_id="39" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3052" st_id="39" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1110  %tmp_39_7_2 = fmul double %pre_sqrt_7_2, %p_r_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3053" st_id="39" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="3054" st_id="39" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="3055" st_id="39" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3056" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1180  %pre_sqrt_7_6 = fadd double %tmp_37_7_6, %tmp_38_7_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_6"/></StgValue>
</operation>

<operation id="3057" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1197  %tmp_37_7_8 = fadd double %tmp_35_7_8, %tmp_36_7_8

]]></Node>
<StgValue><ssdm name="tmp_37_7_8"/></StgValue>
</operation>

<operation id="3058" st_id="39" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1198  %tmp_38_7_8 = fmul double %dz_7_8, %dz_7_8

]]></Node>
<StgValue><ssdm name="tmp_38_7_8"/></StgValue>
</operation>

<operation id="3059" st_id="39" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3060" st_id="39" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3061" st_id="39" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1258  %tmp_39_8_2 = fmul double %pre_sqrt_8_2, %p_r_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3062" st_id="39" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="3063" st_id="39" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="3064" st_id="39" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3065" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1328  %pre_sqrt_8_6 = fadd double %tmp_37_8_6, %tmp_38_8_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_6"/></StgValue>
</operation>

<operation id="3066" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1346  %pre_sqrt_8_7 = fadd double %tmp_37_8_7, %tmp_38_8_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="3067" st_id="40" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3068" st_id="40" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3069" st_id="40" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:59  %tmp_39_0_3 = fmul double %pre_sqrt_0_3, %p_r_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="3070" st_id="40" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="3071" st_id="40" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="3072" st_id="40" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="3073" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:145  %pre_sqrt_0_7 = fadd double %tmp_37_0_7, %tmp_38_0_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_7"/></StgValue>
</operation>

<operation id="3074" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:165  %tmp_37_0_8 = fadd double %tmp_35_0_8, %tmp_36_0_8

]]></Node>
<StgValue><ssdm name="tmp_37_0_8"/></StgValue>
</operation>

<operation id="3075" st_id="40" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:166  %tmp_38_0_8 = fmul double %dz_0_8, %dz_0_8

]]></Node>
<StgValue><ssdm name="tmp_38_0_8"/></StgValue>
</operation>

<operation id="3076" st_id="40" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3077" st_id="40" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3078" st_id="40" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:228  %tmp_39_1_3 = fmul double %pre_sqrt_1_3, %p_r_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="3079" st_id="40" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="3080" st_id="40" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="3081" st_id="40" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3082" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:298  %pre_sqrt_1_7 = fadd double %tmp_37_1_7, %tmp_38_1_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_7"/></StgValue>
</operation>

<operation id="3083" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:314  %tmp_37_1_8 = fadd double %tmp_35_1_8, %tmp_36_1_8

]]></Node>
<StgValue><ssdm name="tmp_37_1_8"/></StgValue>
</operation>

<operation id="3084" st_id="40" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:315  %tmp_38_1_8 = fmul double %dz_1_8, %dz_1_8

]]></Node>
<StgValue><ssdm name="tmp_38_1_8"/></StgValue>
</operation>

<operation id="3085" st_id="40" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3086" st_id="40" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3087" st_id="40" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:375  %tmp_39_2_3 = fmul double %pre_sqrt_2_3, %p_r_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3088" st_id="40" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="3089" st_id="40" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="3090" st_id="40" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3091" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:445  %pre_sqrt_2_7 = fadd double %tmp_37_2_7, %tmp_38_2_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_7"/></StgValue>
</operation>

<operation id="3092" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:461  %tmp_37_2_8 = fadd double %tmp_35_2_8, %tmp_36_2_8

]]></Node>
<StgValue><ssdm name="tmp_37_2_8"/></StgValue>
</operation>

<operation id="3093" st_id="40" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:462  %tmp_38_2_8 = fmul double %dz_2_8, %dz_2_8

]]></Node>
<StgValue><ssdm name="tmp_38_2_8"/></StgValue>
</operation>

<operation id="3094" st_id="40" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3095" st_id="40" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3096" st_id="40" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:522  %tmp_39_3_2 = fmul double %pre_sqrt_3_2, %p_r_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3097" st_id="40" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="3098" st_id="40" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="3099" st_id="40" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3100" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:592  %pre_sqrt_3_7 = fadd double %tmp_37_3_7, %tmp_38_3_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_7"/></StgValue>
</operation>

<operation id="3101" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:608  %tmp_37_3_8 = fadd double %tmp_35_3_8, %tmp_36_3_8

]]></Node>
<StgValue><ssdm name="tmp_37_3_8"/></StgValue>
</operation>

<operation id="3102" st_id="40" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:609  %tmp_38_3_8 = fmul double %dz_3_8, %dz_3_8

]]></Node>
<StgValue><ssdm name="tmp_38_3_8"/></StgValue>
</operation>

<operation id="3103" st_id="40" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3104" st_id="40" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3105" st_id="40" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:669  %tmp_39_4_2 = fmul double %pre_sqrt_4_2, %p_r_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3106" st_id="40" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="3107" st_id="40" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="3108" st_id="40" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3109" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:739  %pre_sqrt_4_7 = fadd double %tmp_37_4_7, %tmp_38_4_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_7"/></StgValue>
</operation>

<operation id="3110" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:755  %tmp_37_4_8 = fadd double %tmp_35_4_8, %tmp_36_4_8

]]></Node>
<StgValue><ssdm name="tmp_37_4_8"/></StgValue>
</operation>

<operation id="3111" st_id="40" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:756  %tmp_38_4_8 = fmul double %dz_4_8, %dz_4_8

]]></Node>
<StgValue><ssdm name="tmp_38_4_8"/></StgValue>
</operation>

<operation id="3112" st_id="40" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3113" st_id="40" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3114" st_id="40" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:816  %tmp_39_5_2 = fmul double %pre_sqrt_5_2, %p_r_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3115" st_id="40" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="3116" st_id="40" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="3117" st_id="40" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3118" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:886  %pre_sqrt_5_7 = fadd double %tmp_37_5_7, %tmp_38_5_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_7"/></StgValue>
</operation>

<operation id="3119" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:902  %tmp_37_5_8 = fadd double %tmp_35_5_8, %tmp_36_5_8

]]></Node>
<StgValue><ssdm name="tmp_37_5_8"/></StgValue>
</operation>

<operation id="3120" st_id="40" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:903  %tmp_38_5_8 = fmul double %dz_5_8, %dz_5_8

]]></Node>
<StgValue><ssdm name="tmp_38_5_8"/></StgValue>
</operation>

<operation id="3121" st_id="40" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3122" st_id="40" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3123" st_id="40" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:963  %tmp_39_6_2 = fmul double %pre_sqrt_6_2, %p_r_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3124" st_id="40" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="3125" st_id="40" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="3126" st_id="40" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3127" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1033  %pre_sqrt_6_7 = fadd double %tmp_37_6_7, %tmp_38_6_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_7"/></StgValue>
</operation>

<operation id="3128" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1049  %tmp_37_6_8 = fadd double %tmp_35_6_8, %tmp_36_6_8

]]></Node>
<StgValue><ssdm name="tmp_37_6_8"/></StgValue>
</operation>

<operation id="3129" st_id="40" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1050  %tmp_38_6_8 = fmul double %dz_6_8, %dz_6_8

]]></Node>
<StgValue><ssdm name="tmp_38_6_8"/></StgValue>
</operation>

<operation id="3130" st_id="40" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3131" st_id="40" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3132" st_id="40" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1110  %tmp_39_7_2 = fmul double %pre_sqrt_7_2, %p_r_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3133" st_id="40" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="3134" st_id="40" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="3135" st_id="40" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3136" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1180  %pre_sqrt_7_6 = fadd double %tmp_37_7_6, %tmp_38_7_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_6"/></StgValue>
</operation>

<operation id="3137" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1197  %tmp_37_7_8 = fadd double %tmp_35_7_8, %tmp_36_7_8

]]></Node>
<StgValue><ssdm name="tmp_37_7_8"/></StgValue>
</operation>

<operation id="3138" st_id="40" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1198  %tmp_38_7_8 = fmul double %dz_7_8, %dz_7_8

]]></Node>
<StgValue><ssdm name="tmp_38_7_8"/></StgValue>
</operation>

<operation id="3139" st_id="40" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3140" st_id="40" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3141" st_id="40" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1258  %tmp_39_8_2 = fmul double %pre_sqrt_8_2, %p_r_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3142" st_id="40" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="3143" st_id="40" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="3144" st_id="40" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3145" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1328  %pre_sqrt_8_6 = fadd double %tmp_37_8_6, %tmp_38_8_6

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_6"/></StgValue>
</operation>

<operation id="3146" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1346  %pre_sqrt_8_7 = fadd double %tmp_37_8_7, %tmp_38_8_7

]]></Node>
<StgValue><ssdm name="pre_sqrt_8_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="3147" st_id="41" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3148" st_id="41" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3149" st_id="41" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:59  %tmp_39_0_3 = fmul double %pre_sqrt_0_3, %p_r_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="3150" st_id="41" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="3151" st_id="41" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="3152" st_id="41" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="3153" st_id="41" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3154" st_id="41" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:167  %pre_sqrt_0_8 = fadd double %tmp_37_0_8, %tmp_38_0_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_8"/></StgValue>
</operation>

<operation id="3155" st_id="41" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3156" st_id="41" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3157" st_id="41" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:228  %tmp_39_1_3 = fmul double %pre_sqrt_1_3, %p_r_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="3158" st_id="41" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="3159" st_id="41" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="3160" st_id="41" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3161" st_id="41" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3162" st_id="41" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:316  %pre_sqrt_1_8 = fadd double %tmp_37_1_8, %tmp_38_1_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_8"/></StgValue>
</operation>

<operation id="3163" st_id="41" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3164" st_id="41" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3165" st_id="41" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:375  %tmp_39_2_3 = fmul double %pre_sqrt_2_3, %p_r_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3166" st_id="41" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="3167" st_id="41" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="3168" st_id="41" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3169" st_id="41" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3170" st_id="41" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:463  %pre_sqrt_2_8 = fadd double %tmp_37_2_8, %tmp_38_2_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_8"/></StgValue>
</operation>

<operation id="3171" st_id="41" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3172" st_id="41" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3173" st_id="41" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:522  %tmp_39_3_2 = fmul double %pre_sqrt_3_2, %p_r_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3174" st_id="41" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="3175" st_id="41" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="3176" st_id="41" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3177" st_id="41" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3178" st_id="41" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:610  %pre_sqrt_3_8 = fadd double %tmp_37_3_8, %tmp_38_3_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_8"/></StgValue>
</operation>

<operation id="3179" st_id="41" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3180" st_id="41" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3181" st_id="41" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:669  %tmp_39_4_2 = fmul double %pre_sqrt_4_2, %p_r_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3182" st_id="41" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="3183" st_id="41" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="3184" st_id="41" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3185" st_id="41" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3186" st_id="41" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:757  %pre_sqrt_4_8 = fadd double %tmp_37_4_8, %tmp_38_4_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_8"/></StgValue>
</operation>

<operation id="3187" st_id="41" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3188" st_id="41" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3189" st_id="41" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:816  %tmp_39_5_2 = fmul double %pre_sqrt_5_2, %p_r_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3190" st_id="41" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="3191" st_id="41" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="3192" st_id="41" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3193" st_id="41" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3194" st_id="41" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:904  %pre_sqrt_5_8 = fadd double %tmp_37_5_8, %tmp_38_5_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_8"/></StgValue>
</operation>

<operation id="3195" st_id="41" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3196" st_id="41" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3197" st_id="41" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:963  %tmp_39_6_2 = fmul double %pre_sqrt_6_2, %p_r_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3198" st_id="41" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="3199" st_id="41" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="3200" st_id="41" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3201" st_id="41" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3202" st_id="41" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1051  %pre_sqrt_6_8 = fadd double %tmp_37_6_8, %tmp_38_6_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_8"/></StgValue>
</operation>

<operation id="3203" st_id="41" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3204" st_id="41" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3205" st_id="41" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1110  %tmp_39_7_2 = fmul double %pre_sqrt_7_2, %p_r_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3206" st_id="41" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="3207" st_id="41" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="3208" st_id="41" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3209" st_id="41" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="3210" st_id="41" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1199  %pre_sqrt_7_8 = fadd double %tmp_37_7_8, %tmp_38_7_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_8"/></StgValue>
</operation>

<operation id="3211" st_id="41" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3212" st_id="41" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3213" st_id="41" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1258  %tmp_39_8_2 = fmul double %pre_sqrt_8_2, %p_r_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3214" st_id="41" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="3215" st_id="41" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="3216" st_id="41" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3217" st_id="41" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="3218" st_id="41" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="3219" st_id="42" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3220" st_id="42" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3221" st_id="42" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:59  %tmp_39_0_3 = fmul double %pre_sqrt_0_3, %p_r_0_3

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="3222" st_id="42" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:80  %p_r_0_4 = call double @llvm.sqrt.f64(double %pre_sqrt_0_4)

]]></Node>
<StgValue><ssdm name="p_r_0_4"/></StgValue>
</operation>

<operation id="3223" st_id="42" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="3224" st_id="42" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="3225" st_id="42" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3226" st_id="42" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:167  %pre_sqrt_0_8 = fadd double %tmp_37_0_8, %tmp_38_0_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_8"/></StgValue>
</operation>

<operation id="3227" st_id="42" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3228" st_id="42" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3229" st_id="42" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:228  %tmp_39_1_3 = fmul double %pre_sqrt_1_3, %p_r_1_3

]]></Node>
<StgValue><ssdm name="tmp_39_1_3"/></StgValue>
</operation>

<operation id="3230" st_id="42" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:245  %p_r_1_4 = call double @llvm.sqrt.f64(double %pre_sqrt_1_4)

]]></Node>
<StgValue><ssdm name="p_r_1_4"/></StgValue>
</operation>

<operation id="3231" st_id="42" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="3232" st_id="42" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3233" st_id="42" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3234" st_id="42" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:316  %pre_sqrt_1_8 = fadd double %tmp_37_1_8, %tmp_38_1_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_8"/></StgValue>
</operation>

<operation id="3235" st_id="42" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3236" st_id="42" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3237" st_id="42" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:375  %tmp_39_2_3 = fmul double %pre_sqrt_2_3, %p_r_2_3

]]></Node>
<StgValue><ssdm name="tmp_39_2_3"/></StgValue>
</operation>

<operation id="3238" st_id="42" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:392  %p_r_2_4 = call double @llvm.sqrt.f64(double %pre_sqrt_2_4)

]]></Node>
<StgValue><ssdm name="p_r_2_4"/></StgValue>
</operation>

<operation id="3239" st_id="42" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="3240" st_id="42" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3241" st_id="42" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3242" st_id="42" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:463  %pre_sqrt_2_8 = fadd double %tmp_37_2_8, %tmp_38_2_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_8"/></StgValue>
</operation>

<operation id="3243" st_id="42" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3244" st_id="42" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3245" st_id="42" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:522  %tmp_39_3_2 = fmul double %pre_sqrt_3_2, %p_r_3_2

]]></Node>
<StgValue><ssdm name="tmp_39_3_2"/></StgValue>
</operation>

<operation id="3246" st_id="42" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:539  %p_r_3_4 = call double @llvm.sqrt.f64(double %pre_sqrt_3_4)

]]></Node>
<StgValue><ssdm name="p_r_3_4"/></StgValue>
</operation>

<operation id="3247" st_id="42" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="3248" st_id="42" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3249" st_id="42" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3250" st_id="42" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:610  %pre_sqrt_3_8 = fadd double %tmp_37_3_8, %tmp_38_3_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_8"/></StgValue>
</operation>

<operation id="3251" st_id="42" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3252" st_id="42" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3253" st_id="42" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:669  %tmp_39_4_2 = fmul double %pre_sqrt_4_2, %p_r_4_2

]]></Node>
<StgValue><ssdm name="tmp_39_4_2"/></StgValue>
</operation>

<operation id="3254" st_id="42" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:686  %p_r_4_3 = call double @llvm.sqrt.f64(double %pre_sqrt_4_3)

]]></Node>
<StgValue><ssdm name="p_r_4_3"/></StgValue>
</operation>

<operation id="3255" st_id="42" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="3256" st_id="42" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3257" st_id="42" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3258" st_id="42" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:757  %pre_sqrt_4_8 = fadd double %tmp_37_4_8, %tmp_38_4_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_8"/></StgValue>
</operation>

<operation id="3259" st_id="42" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3260" st_id="42" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3261" st_id="42" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:816  %tmp_39_5_2 = fmul double %pre_sqrt_5_2, %p_r_5_2

]]></Node>
<StgValue><ssdm name="tmp_39_5_2"/></StgValue>
</operation>

<operation id="3262" st_id="42" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:833  %p_r_5_3 = call double @llvm.sqrt.f64(double %pre_sqrt_5_3)

]]></Node>
<StgValue><ssdm name="p_r_5_3"/></StgValue>
</operation>

<operation id="3263" st_id="42" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="3264" st_id="42" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3265" st_id="42" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3266" st_id="42" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:904  %pre_sqrt_5_8 = fadd double %tmp_37_5_8, %tmp_38_5_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_8"/></StgValue>
</operation>

<operation id="3267" st_id="42" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3268" st_id="42" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3269" st_id="42" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:963  %tmp_39_6_2 = fmul double %pre_sqrt_6_2, %p_r_6_2

]]></Node>
<StgValue><ssdm name="tmp_39_6_2"/></StgValue>
</operation>

<operation id="3270" st_id="42" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:980  %p_r_6_3 = call double @llvm.sqrt.f64(double %pre_sqrt_6_3)

]]></Node>
<StgValue><ssdm name="p_r_6_3"/></StgValue>
</operation>

<operation id="3271" st_id="42" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="3272" st_id="42" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3273" st_id="42" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3274" st_id="42" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1051  %pre_sqrt_6_8 = fadd double %tmp_37_6_8, %tmp_38_6_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_8"/></StgValue>
</operation>

<operation id="3275" st_id="42" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3276" st_id="42" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3277" st_id="42" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1110  %tmp_39_7_2 = fmul double %pre_sqrt_7_2, %p_r_7_2

]]></Node>
<StgValue><ssdm name="tmp_39_7_2"/></StgValue>
</operation>

<operation id="3278" st_id="42" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1127  %p_r_7_3 = call double @llvm.sqrt.f64(double %pre_sqrt_7_3)

]]></Node>
<StgValue><ssdm name="p_r_7_3"/></StgValue>
</operation>

<operation id="3279" st_id="42" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="3280" st_id="42" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3281" st_id="42" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="3282" st_id="42" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1199  %pre_sqrt_7_8 = fadd double %tmp_37_7_8, %tmp_38_7_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_8"/></StgValue>
</operation>

<operation id="3283" st_id="42" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3284" st_id="42" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3285" st_id="42" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1258  %tmp_39_8_2 = fmul double %pre_sqrt_8_2, %p_r_8_2

]]></Node>
<StgValue><ssdm name="tmp_39_8_2"/></StgValue>
</operation>

<operation id="3286" st_id="42" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1275  %p_r_8_3 = call double @llvm.sqrt.f64(double %pre_sqrt_8_3)

]]></Node>
<StgValue><ssdm name="p_r_8_3"/></StgValue>
</operation>

<operation id="3287" st_id="42" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="3288" st_id="42" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3289" st_id="42" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="3290" st_id="42" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="3291" st_id="43" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3292" st_id="43" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3293" st_id="43" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="3294" st_id="43" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:81  %tmp_39_0_4 = fmul double %pre_sqrt_0_4, %p_r_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="3295" st_id="43" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="3296" st_id="43" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="3297" st_id="43" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3298" st_id="43" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:167  %pre_sqrt_0_8 = fadd double %tmp_37_0_8, %tmp_38_0_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_8"/></StgValue>
</operation>

<operation id="3299" st_id="43" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3300" st_id="43" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3301" st_id="43" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="3302" st_id="43" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:246  %tmp_39_1_4 = fmul double %pre_sqrt_1_4, %p_r_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="3303" st_id="43" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="3304" st_id="43" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3305" st_id="43" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3306" st_id="43" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:316  %pre_sqrt_1_8 = fadd double %tmp_37_1_8, %tmp_38_1_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_8"/></StgValue>
</operation>

<operation id="3307" st_id="43" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3308" st_id="43" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3309" st_id="43" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="3310" st_id="43" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:393  %tmp_39_2_4 = fmul double %pre_sqrt_2_4, %p_r_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3311" st_id="43" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="3312" st_id="43" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3313" st_id="43" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3314" st_id="43" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:463  %pre_sqrt_2_8 = fadd double %tmp_37_2_8, %tmp_38_2_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_8"/></StgValue>
</operation>

<operation id="3315" st_id="43" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3316" st_id="43" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3317" st_id="43" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="3318" st_id="43" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:540  %tmp_39_3_4 = fmul double %pre_sqrt_3_4, %p_r_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3319" st_id="43" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="3320" st_id="43" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3321" st_id="43" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3322" st_id="43" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:610  %pre_sqrt_3_8 = fadd double %tmp_37_3_8, %tmp_38_3_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_8"/></StgValue>
</operation>

<operation id="3323" st_id="43" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3324" st_id="43" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3325" st_id="43" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="3326" st_id="43" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:687  %tmp_39_4_3 = fmul double %pre_sqrt_4_3, %p_r_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3327" st_id="43" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="3328" st_id="43" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3329" st_id="43" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3330" st_id="43" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:757  %pre_sqrt_4_8 = fadd double %tmp_37_4_8, %tmp_38_4_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_8"/></StgValue>
</operation>

<operation id="3331" st_id="43" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3332" st_id="43" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3333" st_id="43" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="3334" st_id="43" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:834  %tmp_39_5_3 = fmul double %pre_sqrt_5_3, %p_r_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3335" st_id="43" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="3336" st_id="43" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3337" st_id="43" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3338" st_id="43" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:904  %pre_sqrt_5_8 = fadd double %tmp_37_5_8, %tmp_38_5_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_8"/></StgValue>
</operation>

<operation id="3339" st_id="43" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3340" st_id="43" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3341" st_id="43" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="3342" st_id="43" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:981  %tmp_39_6_3 = fmul double %pre_sqrt_6_3, %p_r_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3343" st_id="43" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="3344" st_id="43" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3345" st_id="43" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3346" st_id="43" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1051  %pre_sqrt_6_8 = fadd double %tmp_37_6_8, %tmp_38_6_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_8"/></StgValue>
</operation>

<operation id="3347" st_id="43" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3348" st_id="43" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3349" st_id="43" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="3350" st_id="43" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1128  %tmp_39_7_3 = fmul double %pre_sqrt_7_3, %p_r_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3351" st_id="43" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="3352" st_id="43" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3353" st_id="43" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="3354" st_id="43" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1199  %pre_sqrt_7_8 = fadd double %tmp_37_7_8, %tmp_38_7_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_8"/></StgValue>
</operation>

<operation id="3355" st_id="43" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3356" st_id="43" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3357" st_id="43" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="3358" st_id="43" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1276  %tmp_39_8_3 = fmul double %pre_sqrt_8_3, %p_r_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3359" st_id="43" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="3360" st_id="43" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3361" st_id="43" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="3362" st_id="43" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="3363" st_id="44" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3364" st_id="44" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3365" st_id="44" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="3366" st_id="44" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:81  %tmp_39_0_4 = fmul double %pre_sqrt_0_4, %p_r_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="3367" st_id="44" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="3368" st_id="44" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="3369" st_id="44" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3370" st_id="44" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:167  %pre_sqrt_0_8 = fadd double %tmp_37_0_8, %tmp_38_0_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_0_8"/></StgValue>
</operation>

<operation id="3371" st_id="44" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3372" st_id="44" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3373" st_id="44" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="3374" st_id="44" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:246  %tmp_39_1_4 = fmul double %pre_sqrt_1_4, %p_r_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="3375" st_id="44" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="3376" st_id="44" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3377" st_id="44" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3378" st_id="44" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:316  %pre_sqrt_1_8 = fadd double %tmp_37_1_8, %tmp_38_1_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_1_8"/></StgValue>
</operation>

<operation id="3379" st_id="44" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3380" st_id="44" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3381" st_id="44" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="3382" st_id="44" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:393  %tmp_39_2_4 = fmul double %pre_sqrt_2_4, %p_r_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3383" st_id="44" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="3384" st_id="44" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3385" st_id="44" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3386" st_id="44" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:463  %pre_sqrt_2_8 = fadd double %tmp_37_2_8, %tmp_38_2_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_2_8"/></StgValue>
</operation>

<operation id="3387" st_id="44" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3388" st_id="44" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3389" st_id="44" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="3390" st_id="44" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:540  %tmp_39_3_4 = fmul double %pre_sqrt_3_4, %p_r_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3391" st_id="44" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="3392" st_id="44" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3393" st_id="44" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3394" st_id="44" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:610  %pre_sqrt_3_8 = fadd double %tmp_37_3_8, %tmp_38_3_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_3_8"/></StgValue>
</operation>

<operation id="3395" st_id="44" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3396" st_id="44" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3397" st_id="44" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="3398" st_id="44" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:687  %tmp_39_4_3 = fmul double %pre_sqrt_4_3, %p_r_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3399" st_id="44" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="3400" st_id="44" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3401" st_id="44" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3402" st_id="44" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:757  %pre_sqrt_4_8 = fadd double %tmp_37_4_8, %tmp_38_4_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_4_8"/></StgValue>
</operation>

<operation id="3403" st_id="44" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3404" st_id="44" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3405" st_id="44" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="3406" st_id="44" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:834  %tmp_39_5_3 = fmul double %pre_sqrt_5_3, %p_r_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3407" st_id="44" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="3408" st_id="44" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3409" st_id="44" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3410" st_id="44" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:904  %pre_sqrt_5_8 = fadd double %tmp_37_5_8, %tmp_38_5_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_5_8"/></StgValue>
</operation>

<operation id="3411" st_id="44" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3412" st_id="44" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3413" st_id="44" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="3414" st_id="44" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:981  %tmp_39_6_3 = fmul double %pre_sqrt_6_3, %p_r_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3415" st_id="44" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="3416" st_id="44" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3417" st_id="44" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3418" st_id="44" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1051  %pre_sqrt_6_8 = fadd double %tmp_37_6_8, %tmp_38_6_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_6_8"/></StgValue>
</operation>

<operation id="3419" st_id="44" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3420" st_id="44" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3421" st_id="44" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="3422" st_id="44" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1128  %tmp_39_7_3 = fmul double %pre_sqrt_7_3, %p_r_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3423" st_id="44" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="3424" st_id="44" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3425" st_id="44" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="3426" st_id="44" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1199  %pre_sqrt_7_8 = fadd double %tmp_37_7_8, %tmp_38_7_8

]]></Node>
<StgValue><ssdm name="pre_sqrt_7_8"/></StgValue>
</operation>

<operation id="3427" st_id="44" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3428" st_id="44" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3429" st_id="44" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="3430" st_id="44" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1276  %tmp_39_8_3 = fmul double %pre_sqrt_8_3, %p_r_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3431" st_id="44" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="3432" st_id="44" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3433" st_id="44" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="3434" st_id="44" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="3435" st_id="45" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3436" st_id="45" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3437" st_id="45" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="3438" st_id="45" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:81  %tmp_39_0_4 = fmul double %pre_sqrt_0_4, %p_r_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="3439" st_id="45" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="3440" st_id="45" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="3441" st_id="45" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3442" st_id="45" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="3443" st_id="45" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3444" st_id="45" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3445" st_id="45" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="3446" st_id="45" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:246  %tmp_39_1_4 = fmul double %pre_sqrt_1_4, %p_r_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="3447" st_id="45" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="3448" st_id="45" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3449" st_id="45" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3450" st_id="45" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="3451" st_id="45" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3452" st_id="45" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3453" st_id="45" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="3454" st_id="45" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:393  %tmp_39_2_4 = fmul double %pre_sqrt_2_4, %p_r_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3455" st_id="45" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="3456" st_id="45" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3457" st_id="45" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3458" st_id="45" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="3459" st_id="45" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3460" st_id="45" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3461" st_id="45" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="3462" st_id="45" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:540  %tmp_39_3_4 = fmul double %pre_sqrt_3_4, %p_r_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3463" st_id="45" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="3464" st_id="45" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3465" st_id="45" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3466" st_id="45" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="3467" st_id="45" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3468" st_id="45" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3469" st_id="45" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="3470" st_id="45" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:687  %tmp_39_4_3 = fmul double %pre_sqrt_4_3, %p_r_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3471" st_id="45" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="3472" st_id="45" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3473" st_id="45" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3474" st_id="45" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="3475" st_id="45" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3476" st_id="45" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3477" st_id="45" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="3478" st_id="45" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:834  %tmp_39_5_3 = fmul double %pre_sqrt_5_3, %p_r_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3479" st_id="45" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="3480" st_id="45" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3481" st_id="45" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3482" st_id="45" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="3483" st_id="45" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3484" st_id="45" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3485" st_id="45" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="3486" st_id="45" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:981  %tmp_39_6_3 = fmul double %pre_sqrt_6_3, %p_r_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3487" st_id="45" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="3488" st_id="45" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3489" st_id="45" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3490" st_id="45" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="3491" st_id="45" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3492" st_id="45" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3493" st_id="45" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="3494" st_id="45" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1128  %tmp_39_7_3 = fmul double %pre_sqrt_7_3, %p_r_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3495" st_id="45" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="3496" st_id="45" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3497" st_id="45" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="3498" st_id="45" stage="14" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="3499" st_id="45" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3500" st_id="45" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3501" st_id="45" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="3502" st_id="45" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1276  %tmp_39_8_3 = fmul double %pre_sqrt_8_3, %p_r_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3503" st_id="45" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="3504" st_id="45" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3505" st_id="45" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="3506" st_id="45" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="3507" st_id="46" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3508" st_id="46" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3509" st_id="46" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="3510" st_id="46" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:81  %tmp_39_0_4 = fmul double %pre_sqrt_0_4, %p_r_0_4

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="3511" st_id="46" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:102  %p_r_0_5 = call double @llvm.sqrt.f64(double %pre_sqrt_0_5)

]]></Node>
<StgValue><ssdm name="p_r_0_5"/></StgValue>
</operation>

<operation id="3512" st_id="46" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="3513" st_id="46" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3514" st_id="46" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="3515" st_id="46" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3516" st_id="46" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3517" st_id="46" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="3518" st_id="46" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:246  %tmp_39_1_4 = fmul double %pre_sqrt_1_4, %p_r_1_4

]]></Node>
<StgValue><ssdm name="tmp_39_1_4"/></StgValue>
</operation>

<operation id="3519" st_id="46" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:263  %p_r_1_5 = call double @llvm.sqrt.f64(double %pre_sqrt_1_5)

]]></Node>
<StgValue><ssdm name="p_r_1_5"/></StgValue>
</operation>

<operation id="3520" st_id="46" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3521" st_id="46" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3522" st_id="46" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="3523" st_id="46" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3524" st_id="46" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3525" st_id="46" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="3526" st_id="46" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:393  %tmp_39_2_4 = fmul double %pre_sqrt_2_4, %p_r_2_4

]]></Node>
<StgValue><ssdm name="tmp_39_2_4"/></StgValue>
</operation>

<operation id="3527" st_id="46" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:410  %p_r_2_5 = call double @llvm.sqrt.f64(double %pre_sqrt_2_5)

]]></Node>
<StgValue><ssdm name="p_r_2_5"/></StgValue>
</operation>

<operation id="3528" st_id="46" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3529" st_id="46" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3530" st_id="46" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="3531" st_id="46" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3532" st_id="46" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3533" st_id="46" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="3534" st_id="46" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:540  %tmp_39_3_4 = fmul double %pre_sqrt_3_4, %p_r_3_4

]]></Node>
<StgValue><ssdm name="tmp_39_3_4"/></StgValue>
</operation>

<operation id="3535" st_id="46" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:557  %p_r_3_5 = call double @llvm.sqrt.f64(double %pre_sqrt_3_5)

]]></Node>
<StgValue><ssdm name="p_r_3_5"/></StgValue>
</operation>

<operation id="3536" st_id="46" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3537" st_id="46" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3538" st_id="46" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="3539" st_id="46" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3540" st_id="46" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3541" st_id="46" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="3542" st_id="46" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:687  %tmp_39_4_3 = fmul double %pre_sqrt_4_3, %p_r_4_3

]]></Node>
<StgValue><ssdm name="tmp_39_4_3"/></StgValue>
</operation>

<operation id="3543" st_id="46" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:704  %p_r_4_5 = call double @llvm.sqrt.f64(double %pre_sqrt_4_5)

]]></Node>
<StgValue><ssdm name="p_r_4_5"/></StgValue>
</operation>

<operation id="3544" st_id="46" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3545" st_id="46" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3546" st_id="46" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="3547" st_id="46" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3548" st_id="46" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3549" st_id="46" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="3550" st_id="46" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:834  %tmp_39_5_3 = fmul double %pre_sqrt_5_3, %p_r_5_3

]]></Node>
<StgValue><ssdm name="tmp_39_5_3"/></StgValue>
</operation>

<operation id="3551" st_id="46" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:851  %p_r_5_4 = call double @llvm.sqrt.f64(double %pre_sqrt_5_4)

]]></Node>
<StgValue><ssdm name="p_r_5_4"/></StgValue>
</operation>

<operation id="3552" st_id="46" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3553" st_id="46" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3554" st_id="46" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="3555" st_id="46" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3556" st_id="46" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3557" st_id="46" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="3558" st_id="46" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:981  %tmp_39_6_3 = fmul double %pre_sqrt_6_3, %p_r_6_3

]]></Node>
<StgValue><ssdm name="tmp_39_6_3"/></StgValue>
</operation>

<operation id="3559" st_id="46" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:998  %p_r_6_4 = call double @llvm.sqrt.f64(double %pre_sqrt_6_4)

]]></Node>
<StgValue><ssdm name="p_r_6_4"/></StgValue>
</operation>

<operation id="3560" st_id="46" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3561" st_id="46" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3562" st_id="46" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="3563" st_id="46" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3564" st_id="46" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3565" st_id="46" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="3566" st_id="46" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1128  %tmp_39_7_3 = fmul double %pre_sqrt_7_3, %p_r_7_3

]]></Node>
<StgValue><ssdm name="tmp_39_7_3"/></StgValue>
</operation>

<operation id="3567" st_id="46" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1145  %p_r_7_4 = call double @llvm.sqrt.f64(double %pre_sqrt_7_4)

]]></Node>
<StgValue><ssdm name="p_r_7_4"/></StgValue>
</operation>

<operation id="3568" st_id="46" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3569" st_id="46" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="3570" st_id="46" stage="13" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="3571" st_id="46" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3572" st_id="46" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3573" st_id="46" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="3574" st_id="46" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1276  %tmp_39_8_3 = fmul double %pre_sqrt_8_3, %p_r_8_3

]]></Node>
<StgValue><ssdm name="tmp_39_8_3"/></StgValue>
</operation>

<operation id="3575" st_id="46" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1293  %p_r_8_4 = call double @llvm.sqrt.f64(double %pre_sqrt_8_4)

]]></Node>
<StgValue><ssdm name="p_r_8_4"/></StgValue>
</operation>

<operation id="3576" st_id="46" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3577" st_id="46" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="3578" st_id="46" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="3579" st_id="47" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3580" st_id="47" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3581" st_id="47" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="3582" st_id="47" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="3583" st_id="47" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:103  %tmp_39_0_5 = fmul double %pre_sqrt_0_5, %p_r_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="3584" st_id="47" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="3585" st_id="47" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3586" st_id="47" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="3587" st_id="47" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3588" st_id="47" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3589" st_id="47" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="3590" st_id="47" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="3591" st_id="47" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:264  %tmp_39_1_5 = fmul double %pre_sqrt_1_5, %p_r_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="3592" st_id="47" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3593" st_id="47" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3594" st_id="47" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="3595" st_id="47" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3596" st_id="47" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3597" st_id="47" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="3598" st_id="47" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="3599" st_id="47" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:411  %tmp_39_2_5 = fmul double %pre_sqrt_2_5, %p_r_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3600" st_id="47" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3601" st_id="47" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3602" st_id="47" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="3603" st_id="47" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3604" st_id="47" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3605" st_id="47" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="3606" st_id="47" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="3607" st_id="47" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:558  %tmp_39_3_5 = fmul double %pre_sqrt_3_5, %p_r_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3608" st_id="47" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3609" st_id="47" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3610" st_id="47" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="3611" st_id="47" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3612" st_id="47" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3613" st_id="47" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="3614" st_id="47" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="3615" st_id="47" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:705  %tmp_39_4_5 = fmul double %pre_sqrt_4_5, %p_r_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3616" st_id="47" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3617" st_id="47" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3618" st_id="47" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="3619" st_id="47" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3620" st_id="47" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3621" st_id="47" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="3622" st_id="47" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="3623" st_id="47" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:852  %tmp_39_5_4 = fmul double %pre_sqrt_5_4, %p_r_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3624" st_id="47" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3625" st_id="47" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3626" st_id="47" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="3627" st_id="47" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3628" st_id="47" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3629" st_id="47" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="3630" st_id="47" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="3631" st_id="47" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:999  %tmp_39_6_4 = fmul double %pre_sqrt_6_4, %p_r_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3632" st_id="47" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3633" st_id="47" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3634" st_id="47" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="3635" st_id="47" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3636" st_id="47" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3637" st_id="47" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="3638" st_id="47" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="3639" st_id="47" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1146  %tmp_39_7_4 = fmul double %pre_sqrt_7_4, %p_r_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3640" st_id="47" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3641" st_id="47" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="3642" st_id="47" stage="12" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="3643" st_id="47" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3644" st_id="47" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3645" st_id="47" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="3646" st_id="47" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="3647" st_id="47" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1294  %tmp_39_8_4 = fmul double %pre_sqrt_8_4, %p_r_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3648" st_id="47" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3649" st_id="47" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="3650" st_id="47" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="3651" st_id="48" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3652" st_id="48" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3653" st_id="48" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="3654" st_id="48" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="3655" st_id="48" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:103  %tmp_39_0_5 = fmul double %pre_sqrt_0_5, %p_r_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="3656" st_id="48" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="3657" st_id="48" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3658" st_id="48" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="3659" st_id="48" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3660" st_id="48" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3661" st_id="48" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="3662" st_id="48" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="3663" st_id="48" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:264  %tmp_39_1_5 = fmul double %pre_sqrt_1_5, %p_r_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="3664" st_id="48" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3665" st_id="48" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3666" st_id="48" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="3667" st_id="48" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3668" st_id="48" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3669" st_id="48" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="3670" st_id="48" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="3671" st_id="48" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:411  %tmp_39_2_5 = fmul double %pre_sqrt_2_5, %p_r_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3672" st_id="48" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3673" st_id="48" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3674" st_id="48" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="3675" st_id="48" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3676" st_id="48" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3677" st_id="48" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="3678" st_id="48" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="3679" st_id="48" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:558  %tmp_39_3_5 = fmul double %pre_sqrt_3_5, %p_r_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3680" st_id="48" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3681" st_id="48" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3682" st_id="48" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="3683" st_id="48" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3684" st_id="48" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3685" st_id="48" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="3686" st_id="48" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="3687" st_id="48" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:705  %tmp_39_4_5 = fmul double %pre_sqrt_4_5, %p_r_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3688" st_id="48" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3689" st_id="48" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3690" st_id="48" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="3691" st_id="48" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3692" st_id="48" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3693" st_id="48" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="3694" st_id="48" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="3695" st_id="48" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:852  %tmp_39_5_4 = fmul double %pre_sqrt_5_4, %p_r_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3696" st_id="48" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3697" st_id="48" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3698" st_id="48" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="3699" st_id="48" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3700" st_id="48" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3701" st_id="48" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="3702" st_id="48" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="3703" st_id="48" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:999  %tmp_39_6_4 = fmul double %pre_sqrt_6_4, %p_r_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3704" st_id="48" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3705" st_id="48" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3706" st_id="48" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="3707" st_id="48" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3708" st_id="48" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3709" st_id="48" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="3710" st_id="48" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="3711" st_id="48" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1146  %tmp_39_7_4 = fmul double %pre_sqrt_7_4, %p_r_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3712" st_id="48" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3713" st_id="48" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="3714" st_id="48" stage="11" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="3715" st_id="48" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3716" st_id="48" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3717" st_id="48" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="3718" st_id="48" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="3719" st_id="48" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1294  %tmp_39_8_4 = fmul double %pre_sqrt_8_4, %p_r_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3720" st_id="48" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3721" st_id="48" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="3722" st_id="48" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="3723" st_id="49" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3724" st_id="49" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3725" st_id="49" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="3726" st_id="49" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="3727" st_id="49" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:103  %tmp_39_0_5 = fmul double %pre_sqrt_0_5, %p_r_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="3728" st_id="49" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="3729" st_id="49" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3730" st_id="49" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="3731" st_id="49" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3732" st_id="49" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3733" st_id="49" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="3734" st_id="49" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="3735" st_id="49" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:264  %tmp_39_1_5 = fmul double %pre_sqrt_1_5, %p_r_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="3736" st_id="49" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3737" st_id="49" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3738" st_id="49" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="3739" st_id="49" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3740" st_id="49" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3741" st_id="49" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="3742" st_id="49" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="3743" st_id="49" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:411  %tmp_39_2_5 = fmul double %pre_sqrt_2_5, %p_r_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3744" st_id="49" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3745" st_id="49" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3746" st_id="49" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="3747" st_id="49" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3748" st_id="49" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3749" st_id="49" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="3750" st_id="49" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="3751" st_id="49" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:558  %tmp_39_3_5 = fmul double %pre_sqrt_3_5, %p_r_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3752" st_id="49" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3753" st_id="49" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3754" st_id="49" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="3755" st_id="49" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3756" st_id="49" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3757" st_id="49" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="3758" st_id="49" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="3759" st_id="49" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:705  %tmp_39_4_5 = fmul double %pre_sqrt_4_5, %p_r_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3760" st_id="49" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3761" st_id="49" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3762" st_id="49" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="3763" st_id="49" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3764" st_id="49" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3765" st_id="49" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="3766" st_id="49" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="3767" st_id="49" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:852  %tmp_39_5_4 = fmul double %pre_sqrt_5_4, %p_r_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3768" st_id="49" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3769" st_id="49" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3770" st_id="49" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="3771" st_id="49" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3772" st_id="49" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3773" st_id="49" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="3774" st_id="49" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="3775" st_id="49" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:999  %tmp_39_6_4 = fmul double %pre_sqrt_6_4, %p_r_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3776" st_id="49" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3777" st_id="49" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3778" st_id="49" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="3779" st_id="49" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3780" st_id="49" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3781" st_id="49" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="3782" st_id="49" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="3783" st_id="49" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1146  %tmp_39_7_4 = fmul double %pre_sqrt_7_4, %p_r_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3784" st_id="49" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3785" st_id="49" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="3786" st_id="49" stage="10" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="3787" st_id="49" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3788" st_id="49" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3789" st_id="49" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="3790" st_id="49" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="3791" st_id="49" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1294  %tmp_39_8_4 = fmul double %pre_sqrt_8_4, %p_r_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3792" st_id="49" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3793" st_id="49" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="3794" st_id="49" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="3795" st_id="50" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3796" st_id="50" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3797" st_id="50" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="3798" st_id="50" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="3799" st_id="50" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:103  %tmp_39_0_5 = fmul double %pre_sqrt_0_5, %p_r_0_5

]]></Node>
<StgValue><ssdm name="tmp_39_0_5"/></StgValue>
</operation>

<operation id="3800" st_id="50" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:124  %p_r_0_6 = call double @llvm.sqrt.f64(double %pre_sqrt_0_6)

]]></Node>
<StgValue><ssdm name="p_r_0_6"/></StgValue>
</operation>

<operation id="3801" st_id="50" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3802" st_id="50" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="3803" st_id="50" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3804" st_id="50" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3805" st_id="50" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="3806" st_id="50" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="3807" st_id="50" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:264  %tmp_39_1_5 = fmul double %pre_sqrt_1_5, %p_r_1_5

]]></Node>
<StgValue><ssdm name="tmp_39_1_5"/></StgValue>
</operation>

<operation id="3808" st_id="50" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:281  %p_r_1_6 = call double @llvm.sqrt.f64(double %pre_sqrt_1_6)

]]></Node>
<StgValue><ssdm name="p_r_1_6"/></StgValue>
</operation>

<operation id="3809" st_id="50" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3810" st_id="50" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="3811" st_id="50" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3812" st_id="50" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3813" st_id="50" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="3814" st_id="50" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="3815" st_id="50" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:411  %tmp_39_2_5 = fmul double %pre_sqrt_2_5, %p_r_2_5

]]></Node>
<StgValue><ssdm name="tmp_39_2_5"/></StgValue>
</operation>

<operation id="3816" st_id="50" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:428  %p_r_2_6 = call double @llvm.sqrt.f64(double %pre_sqrt_2_6)

]]></Node>
<StgValue><ssdm name="p_r_2_6"/></StgValue>
</operation>

<operation id="3817" st_id="50" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3818" st_id="50" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="3819" st_id="50" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3820" st_id="50" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3821" st_id="50" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="3822" st_id="50" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="3823" st_id="50" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:558  %tmp_39_3_5 = fmul double %pre_sqrt_3_5, %p_r_3_5

]]></Node>
<StgValue><ssdm name="tmp_39_3_5"/></StgValue>
</operation>

<operation id="3824" st_id="50" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:575  %p_r_3_6 = call double @llvm.sqrt.f64(double %pre_sqrt_3_6)

]]></Node>
<StgValue><ssdm name="p_r_3_6"/></StgValue>
</operation>

<operation id="3825" st_id="50" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3826" st_id="50" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="3827" st_id="50" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3828" st_id="50" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3829" st_id="50" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="3830" st_id="50" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="3831" st_id="50" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:705  %tmp_39_4_5 = fmul double %pre_sqrt_4_5, %p_r_4_5

]]></Node>
<StgValue><ssdm name="tmp_39_4_5"/></StgValue>
</operation>

<operation id="3832" st_id="50" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:722  %p_r_4_6 = call double @llvm.sqrt.f64(double %pre_sqrt_4_6)

]]></Node>
<StgValue><ssdm name="p_r_4_6"/></StgValue>
</operation>

<operation id="3833" st_id="50" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3834" st_id="50" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="3835" st_id="50" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3836" st_id="50" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3837" st_id="50" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="3838" st_id="50" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="3839" st_id="50" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:852  %tmp_39_5_4 = fmul double %pre_sqrt_5_4, %p_r_5_4

]]></Node>
<StgValue><ssdm name="tmp_39_5_4"/></StgValue>
</operation>

<operation id="3840" st_id="50" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:869  %p_r_5_6 = call double @llvm.sqrt.f64(double %pre_sqrt_5_6)

]]></Node>
<StgValue><ssdm name="p_r_5_6"/></StgValue>
</operation>

<operation id="3841" st_id="50" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3842" st_id="50" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="3843" st_id="50" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3844" st_id="50" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3845" st_id="50" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="3846" st_id="50" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="3847" st_id="50" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:999  %tmp_39_6_4 = fmul double %pre_sqrt_6_4, %p_r_6_4

]]></Node>
<StgValue><ssdm name="tmp_39_6_4"/></StgValue>
</operation>

<operation id="3848" st_id="50" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1016  %p_r_6_5 = call double @llvm.sqrt.f64(double %pre_sqrt_6_5)

]]></Node>
<StgValue><ssdm name="p_r_6_5"/></StgValue>
</operation>

<operation id="3849" st_id="50" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3850" st_id="50" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="3851" st_id="50" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3852" st_id="50" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3853" st_id="50" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="3854" st_id="50" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="3855" st_id="50" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1146  %tmp_39_7_4 = fmul double %pre_sqrt_7_4, %p_r_7_4

]]></Node>
<StgValue><ssdm name="tmp_39_7_4"/></StgValue>
</operation>

<operation id="3856" st_id="50" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1163  %p_r_7_5 = call double @llvm.sqrt.f64(double %pre_sqrt_7_5)

]]></Node>
<StgValue><ssdm name="p_r_7_5"/></StgValue>
</operation>

<operation id="3857" st_id="50" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="3858" st_id="50" stage="9" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="3859" st_id="50" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3860" st_id="50" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3861" st_id="50" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="3862" st_id="50" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="3863" st_id="50" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1294  %tmp_39_8_4 = fmul double %pre_sqrt_8_4, %p_r_8_4

]]></Node>
<StgValue><ssdm name="tmp_39_8_4"/></StgValue>
</operation>

<operation id="3864" st_id="50" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1311  %p_r_8_5 = call double @llvm.sqrt.f64(double %pre_sqrt_8_5)

]]></Node>
<StgValue><ssdm name="p_r_8_5"/></StgValue>
</operation>

<operation id="3865" st_id="50" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="3866" st_id="50" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="3867" st_id="51" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:16  %tmp_40_0_1 = fdiv double -1.000000e+00, %tmp_39_0_1

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="3868" st_id="51" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3869" st_id="51" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="3870" st_id="51" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="3871" st_id="51" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="3872" st_id="51" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:125  %tmp_39_0_6 = fmul double %pre_sqrt_0_6, %p_r_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3873" st_id="51" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3874" st_id="51" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="3875" st_id="51" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:192  %tmp_40_1 = fdiv double -1.000000e+00, %tmp_39_1

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="3876" st_id="51" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3877" st_id="51" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="3878" st_id="51" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="3879" st_id="51" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="3880" st_id="51" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:282  %tmp_39_1_6 = fmul double %pre_sqrt_1_6, %p_r_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3881" st_id="51" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3882" st_id="51" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="3883" st_id="51" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:340  %tmp_40_2 = fdiv double -1.000000e+00, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="3884" st_id="51" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3885" st_id="51" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="3886" st_id="51" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="3887" st_id="51" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="3888" st_id="51" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:429  %tmp_39_2_6 = fmul double %pre_sqrt_2_6, %p_r_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3889" st_id="51" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3890" st_id="51" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="3891" st_id="51" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:487  %tmp_40_3 = fdiv double -1.000000e+00, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="3892" st_id="51" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3893" st_id="51" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="3894" st_id="51" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="3895" st_id="51" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="3896" st_id="51" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:576  %tmp_39_3_6 = fmul double %pre_sqrt_3_6, %p_r_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3897" st_id="51" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3898" st_id="51" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="3899" st_id="51" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:634  %tmp_40_4 = fdiv double -1.000000e+00, %tmp_39_4

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="3900" st_id="51" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3901" st_id="51" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="3902" st_id="51" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="3903" st_id="51" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="3904" st_id="51" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:723  %tmp_39_4_6 = fmul double %pre_sqrt_4_6, %p_r_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3905" st_id="51" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3906" st_id="51" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="3907" st_id="51" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:781  %tmp_40_5 = fdiv double -1.000000e+00, %tmp_39_5

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="3908" st_id="51" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3909" st_id="51" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="3910" st_id="51" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="3911" st_id="51" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="3912" st_id="51" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:870  %tmp_39_5_6 = fmul double %pre_sqrt_5_6, %p_r_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3913" st_id="51" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3914" st_id="51" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="3915" st_id="51" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:928  %tmp_40_6 = fdiv double -1.000000e+00, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="3916" st_id="51" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3917" st_id="51" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="3918" st_id="51" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="3919" st_id="51" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="3920" st_id="51" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1017  %tmp_39_6_5 = fmul double %pre_sqrt_6_5, %p_r_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3921" st_id="51" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3922" st_id="51" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="3923" st_id="51" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1075  %tmp_40_7 = fdiv double -1.000000e+00, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="3924" st_id="51" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3925" st_id="51" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="3926" st_id="51" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="3927" st_id="51" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="3928" st_id="51" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1164  %tmp_39_7_5 = fmul double %pre_sqrt_7_5, %p_r_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="3929" st_id="51" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="3930" st_id="51" stage="8" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="3931" st_id="51" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1223  %tmp_40_8 = fdiv double -1.000000e+00, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="3932" st_id="51" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="3933" st_id="51" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="3934" st_id="51" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="3935" st_id="51" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="3936" st_id="51" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1312  %tmp_39_8_5 = fmul double %pre_sqrt_8_5, %p_r_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="3937" st_id="51" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="3938" st_id="51" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="3939" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:17  %p_m_1_load = load double* @p_m_1, align 8

]]></Node>
<StgValue><ssdm name="p_m_1_load"/></StgValue>
</operation>

<operation id="3940" st_id="52" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:18  %prefact_0_1 = fmul double %tmp_40_0_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_0_1"/></StgValue>
</operation>

<operation id="3941" st_id="52" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="3942" st_id="52" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="3943" st_id="52" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="3944" st_id="52" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="3945" st_id="52" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:125  %tmp_39_0_6 = fmul double %pre_sqrt_0_6, %p_r_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="3946" st_id="52" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="3947" st_id="52" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="3948" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:193  %p_m_0_load = load double* @p_m_0, align 16

]]></Node>
<StgValue><ssdm name="p_m_0_load"/></StgValue>
</operation>

<operation id="3949" st_id="52" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:194  %prefact_1 = fmul double %tmp_40_1, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_1"/></StgValue>
</operation>

<operation id="3950" st_id="52" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="3951" st_id="52" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="3952" st_id="52" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="3953" st_id="52" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="3954" st_id="52" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:282  %tmp_39_1_6 = fmul double %pre_sqrt_1_6, %p_r_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="3955" st_id="52" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="3956" st_id="52" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="3957" st_id="52" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:341  %prefact_2 = fmul double %tmp_40_2, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_2"/></StgValue>
</operation>

<operation id="3958" st_id="52" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="3959" st_id="52" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="3960" st_id="52" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="3961" st_id="52" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="3962" st_id="52" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:429  %tmp_39_2_6 = fmul double %pre_sqrt_2_6, %p_r_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="3963" st_id="52" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="3964" st_id="52" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="3965" st_id="52" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:488  %prefact_3 = fmul double %tmp_40_3, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_3"/></StgValue>
</operation>

<operation id="3966" st_id="52" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="3967" st_id="52" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="3968" st_id="52" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="3969" st_id="52" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="3970" st_id="52" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:576  %tmp_39_3_6 = fmul double %pre_sqrt_3_6, %p_r_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="3971" st_id="52" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="3972" st_id="52" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="3973" st_id="52" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:635  %prefact_4 = fmul double %tmp_40_4, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_4"/></StgValue>
</operation>

<operation id="3974" st_id="52" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="3975" st_id="52" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="3976" st_id="52" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="3977" st_id="52" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="3978" st_id="52" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:723  %tmp_39_4_6 = fmul double %pre_sqrt_4_6, %p_r_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="3979" st_id="52" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="3980" st_id="52" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="3981" st_id="52" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:782  %prefact_5 = fmul double %tmp_40_5, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_5"/></StgValue>
</operation>

<operation id="3982" st_id="52" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="3983" st_id="52" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="3984" st_id="52" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="3985" st_id="52" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="3986" st_id="52" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:870  %tmp_39_5_6 = fmul double %pre_sqrt_5_6, %p_r_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="3987" st_id="52" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="3988" st_id="52" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="3989" st_id="52" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:929  %prefact_6 = fmul double %tmp_40_6, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_6"/></StgValue>
</operation>

<operation id="3990" st_id="52" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="3991" st_id="52" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="3992" st_id="52" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="3993" st_id="52" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="3994" st_id="52" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1017  %tmp_39_6_5 = fmul double %pre_sqrt_6_5, %p_r_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="3995" st_id="52" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="3996" st_id="52" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="3997" st_id="52" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1076  %prefact_7 = fmul double %tmp_40_7, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_7"/></StgValue>
</operation>

<operation id="3998" st_id="52" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="3999" st_id="52" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="4000" st_id="52" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="4001" st_id="52" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="4002" st_id="52" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1164  %tmp_39_7_5 = fmul double %pre_sqrt_7_5, %p_r_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="4003" st_id="52" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="4004" st_id="52" stage="7" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="4005" st_id="52" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1224  %prefact_8 = fmul double %tmp_40_8, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_8"/></StgValue>
</operation>

<operation id="4006" st_id="52" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="4007" st_id="52" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="4008" st_id="52" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="4009" st_id="52" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="4010" st_id="52" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1312  %tmp_39_8_5 = fmul double %pre_sqrt_8_5, %p_r_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="4011" st_id="52" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="4012" st_id="52" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="4013" st_id="53" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:18  %prefact_0_1 = fmul double %tmp_40_0_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_0_1"/></StgValue>
</operation>

<operation id="4014" st_id="53" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="4015" st_id="53" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="4016" st_id="53" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="4017" st_id="53" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="4018" st_id="53" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:125  %tmp_39_0_6 = fmul double %pre_sqrt_0_6, %p_r_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="4019" st_id="53" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="4020" st_id="53" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="4021" st_id="53" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:194  %prefact_1 = fmul double %tmp_40_1, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_1"/></StgValue>
</operation>

<operation id="4022" st_id="53" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="4023" st_id="53" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="4024" st_id="53" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="4025" st_id="53" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="4026" st_id="53" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:282  %tmp_39_1_6 = fmul double %pre_sqrt_1_6, %p_r_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="4027" st_id="53" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="4028" st_id="53" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="4029" st_id="53" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:341  %prefact_2 = fmul double %tmp_40_2, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_2"/></StgValue>
</operation>

<operation id="4030" st_id="53" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="4031" st_id="53" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="4032" st_id="53" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="4033" st_id="53" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="4034" st_id="53" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:429  %tmp_39_2_6 = fmul double %pre_sqrt_2_6, %p_r_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="4035" st_id="53" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="4036" st_id="53" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="4037" st_id="53" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:488  %prefact_3 = fmul double %tmp_40_3, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_3"/></StgValue>
</operation>

<operation id="4038" st_id="53" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="4039" st_id="53" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="4040" st_id="53" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="4041" st_id="53" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="4042" st_id="53" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:576  %tmp_39_3_6 = fmul double %pre_sqrt_3_6, %p_r_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="4043" st_id="53" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="4044" st_id="53" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="4045" st_id="53" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:635  %prefact_4 = fmul double %tmp_40_4, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_4"/></StgValue>
</operation>

<operation id="4046" st_id="53" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="4047" st_id="53" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="4048" st_id="53" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="4049" st_id="53" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="4050" st_id="53" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:723  %tmp_39_4_6 = fmul double %pre_sqrt_4_6, %p_r_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="4051" st_id="53" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="4052" st_id="53" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="4053" st_id="53" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:782  %prefact_5 = fmul double %tmp_40_5, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_5"/></StgValue>
</operation>

<operation id="4054" st_id="53" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="4055" st_id="53" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="4056" st_id="53" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="4057" st_id="53" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="4058" st_id="53" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:870  %tmp_39_5_6 = fmul double %pre_sqrt_5_6, %p_r_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="4059" st_id="53" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="4060" st_id="53" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="4061" st_id="53" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:929  %prefact_6 = fmul double %tmp_40_6, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_6"/></StgValue>
</operation>

<operation id="4062" st_id="53" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="4063" st_id="53" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="4064" st_id="53" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="4065" st_id="53" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="4066" st_id="53" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1017  %tmp_39_6_5 = fmul double %pre_sqrt_6_5, %p_r_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="4067" st_id="53" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="4068" st_id="53" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="4069" st_id="53" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1076  %prefact_7 = fmul double %tmp_40_7, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_7"/></StgValue>
</operation>

<operation id="4070" st_id="53" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="4071" st_id="53" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="4072" st_id="53" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="4073" st_id="53" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="4074" st_id="53" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1164  %tmp_39_7_5 = fmul double %pre_sqrt_7_5, %p_r_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="4075" st_id="53" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="4076" st_id="53" stage="6" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="4077" st_id="53" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1224  %prefact_8 = fmul double %tmp_40_8, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_8"/></StgValue>
</operation>

<operation id="4078" st_id="53" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="4079" st_id="53" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="4080" st_id="53" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="4081" st_id="53" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="4082" st_id="53" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1312  %tmp_39_8_5 = fmul double %pre_sqrt_8_5, %p_r_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="4083" st_id="53" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="4084" st_id="53" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="4085" st_id="54" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:18  %prefact_0_1 = fmul double %tmp_40_0_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_0_1"/></StgValue>
</operation>

<operation id="4086" st_id="54" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="4087" st_id="54" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="4088" st_id="54" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="4089" st_id="54" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="4090" st_id="54" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:125  %tmp_39_0_6 = fmul double %pre_sqrt_0_6, %p_r_0_6

]]></Node>
<StgValue><ssdm name="tmp_39_0_6"/></StgValue>
</operation>

<operation id="4091" st_id="54" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:146  %p_r_0_7 = call double @llvm.sqrt.f64(double %pre_sqrt_0_7)

]]></Node>
<StgValue><ssdm name="p_r_0_7"/></StgValue>
</operation>

<operation id="4092" st_id="54" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="4093" st_id="54" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:194  %prefact_1 = fmul double %tmp_40_1, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_1"/></StgValue>
</operation>

<operation id="4094" st_id="54" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="4095" st_id="54" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="4096" st_id="54" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="4097" st_id="54" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="4098" st_id="54" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:282  %tmp_39_1_6 = fmul double %pre_sqrt_1_6, %p_r_1_6

]]></Node>
<StgValue><ssdm name="tmp_39_1_6"/></StgValue>
</operation>

<operation id="4099" st_id="54" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:299  %p_r_1_7 = call double @llvm.sqrt.f64(double %pre_sqrt_1_7)

]]></Node>
<StgValue><ssdm name="p_r_1_7"/></StgValue>
</operation>

<operation id="4100" st_id="54" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="4101" st_id="54" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:341  %prefact_2 = fmul double %tmp_40_2, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_2"/></StgValue>
</operation>

<operation id="4102" st_id="54" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="4103" st_id="54" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="4104" st_id="54" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="4105" st_id="54" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="4106" st_id="54" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:429  %tmp_39_2_6 = fmul double %pre_sqrt_2_6, %p_r_2_6

]]></Node>
<StgValue><ssdm name="tmp_39_2_6"/></StgValue>
</operation>

<operation id="4107" st_id="54" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:446  %p_r_2_7 = call double @llvm.sqrt.f64(double %pre_sqrt_2_7)

]]></Node>
<StgValue><ssdm name="p_r_2_7"/></StgValue>
</operation>

<operation id="4108" st_id="54" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="4109" st_id="54" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:488  %prefact_3 = fmul double %tmp_40_3, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_3"/></StgValue>
</operation>

<operation id="4110" st_id="54" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="4111" st_id="54" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="4112" st_id="54" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="4113" st_id="54" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="4114" st_id="54" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:576  %tmp_39_3_6 = fmul double %pre_sqrt_3_6, %p_r_3_6

]]></Node>
<StgValue><ssdm name="tmp_39_3_6"/></StgValue>
</operation>

<operation id="4115" st_id="54" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:593  %p_r_3_7 = call double @llvm.sqrt.f64(double %pre_sqrt_3_7)

]]></Node>
<StgValue><ssdm name="p_r_3_7"/></StgValue>
</operation>

<operation id="4116" st_id="54" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="4117" st_id="54" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:635  %prefact_4 = fmul double %tmp_40_4, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_4"/></StgValue>
</operation>

<operation id="4118" st_id="54" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="4119" st_id="54" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="4120" st_id="54" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="4121" st_id="54" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="4122" st_id="54" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:723  %tmp_39_4_6 = fmul double %pre_sqrt_4_6, %p_r_4_6

]]></Node>
<StgValue><ssdm name="tmp_39_4_6"/></StgValue>
</operation>

<operation id="4123" st_id="54" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:740  %p_r_4_7 = call double @llvm.sqrt.f64(double %pre_sqrt_4_7)

]]></Node>
<StgValue><ssdm name="p_r_4_7"/></StgValue>
</operation>

<operation id="4124" st_id="54" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="4125" st_id="54" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:782  %prefact_5 = fmul double %tmp_40_5, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_5"/></StgValue>
</operation>

<operation id="4126" st_id="54" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="4127" st_id="54" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="4128" st_id="54" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="4129" st_id="54" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="4130" st_id="54" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:870  %tmp_39_5_6 = fmul double %pre_sqrt_5_6, %p_r_5_6

]]></Node>
<StgValue><ssdm name="tmp_39_5_6"/></StgValue>
</operation>

<operation id="4131" st_id="54" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:887  %p_r_5_7 = call double @llvm.sqrt.f64(double %pre_sqrt_5_7)

]]></Node>
<StgValue><ssdm name="p_r_5_7"/></StgValue>
</operation>

<operation id="4132" st_id="54" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="4133" st_id="54" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:929  %prefact_6 = fmul double %tmp_40_6, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_6"/></StgValue>
</operation>

<operation id="4134" st_id="54" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="4135" st_id="54" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="4136" st_id="54" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="4137" st_id="54" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="4138" st_id="54" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1017  %tmp_39_6_5 = fmul double %pre_sqrt_6_5, %p_r_6_5

]]></Node>
<StgValue><ssdm name="tmp_39_6_5"/></StgValue>
</operation>

<operation id="4139" st_id="54" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1034  %p_r_6_7 = call double @llvm.sqrt.f64(double %pre_sqrt_6_7)

]]></Node>
<StgValue><ssdm name="p_r_6_7"/></StgValue>
</operation>

<operation id="4140" st_id="54" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="4141" st_id="54" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1076  %prefact_7 = fmul double %tmp_40_7, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_7"/></StgValue>
</operation>

<operation id="4142" st_id="54" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="4143" st_id="54" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="4144" st_id="54" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="4145" st_id="54" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="4146" st_id="54" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1164  %tmp_39_7_5 = fmul double %pre_sqrt_7_5, %p_r_7_5

]]></Node>
<StgValue><ssdm name="tmp_39_7_5"/></StgValue>
</operation>

<operation id="4147" st_id="54" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1181  %p_r_7_6 = call double @llvm.sqrt.f64(double %pre_sqrt_7_6)

]]></Node>
<StgValue><ssdm name="p_r_7_6"/></StgValue>
</operation>

<operation id="4148" st_id="54" stage="5" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="4149" st_id="54" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1224  %prefact_8 = fmul double %tmp_40_8, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_8"/></StgValue>
</operation>

<operation id="4150" st_id="54" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="4151" st_id="54" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="4152" st_id="54" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="4153" st_id="54" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="4154" st_id="54" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1312  %tmp_39_8_5 = fmul double %pre_sqrt_8_5, %p_r_8_5

]]></Node>
<StgValue><ssdm name="tmp_39_8_5"/></StgValue>
</operation>

<operation id="4155" st_id="54" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1329  %p_r_8_6 = call double @llvm.sqrt.f64(double %pre_sqrt_8_6)

]]></Node>
<StgValue><ssdm name="p_r_8_6"/></StgValue>
</operation>

<operation id="4156" st_id="54" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1347  %p_r_8_7 = call double @llvm.sqrt.f64(double %pre_sqrt_8_7)

]]></Node>
<StgValue><ssdm name="p_r_8_7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="4157" st_id="55" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:18  %prefact_0_1 = fmul double %tmp_40_0_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_0_1"/></StgValue>
</operation>

<operation id="4158" st_id="55" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:38  %tmp_40_0_2 = fdiv double -1.000000e+00, %tmp_39_0_2

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="4159" st_id="55" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="4160" st_id="55" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="4161" st_id="55" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="4162" st_id="55" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="4163" st_id="55" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:147  %tmp_39_0_7 = fmul double %pre_sqrt_0_7, %p_r_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="4164" st_id="55" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="4165" st_id="55" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:194  %prefact_1 = fmul double %tmp_40_1, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_1"/></StgValue>
</operation>

<operation id="4166" st_id="55" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:211  %tmp_40_1_2 = fdiv double -1.000000e+00, %tmp_39_1_2

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="4167" st_id="55" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="4168" st_id="55" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="4169" st_id="55" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="4170" st_id="55" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="4171" st_id="55" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:300  %tmp_39_1_7 = fmul double %pre_sqrt_1_7, %p_r_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="4172" st_id="55" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="4173" st_id="55" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:341  %prefact_2 = fmul double %tmp_40_2, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_2"/></StgValue>
</operation>

<operation id="4174" st_id="55" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:358  %tmp_40_2_1 = fdiv double -1.000000e+00, %tmp_39_2_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="4175" st_id="55" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="4176" st_id="55" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="4177" st_id="55" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="4178" st_id="55" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="4179" st_id="55" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:447  %tmp_39_2_7 = fmul double %pre_sqrt_2_7, %p_r_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="4180" st_id="55" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="4181" st_id="55" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:488  %prefact_3 = fmul double %tmp_40_3, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_3"/></StgValue>
</operation>

<operation id="4182" st_id="55" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:505  %tmp_40_3_1 = fdiv double -1.000000e+00, %tmp_39_3_1

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>

<operation id="4183" st_id="55" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="4184" st_id="55" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="4185" st_id="55" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="4186" st_id="55" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="4187" st_id="55" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:594  %tmp_39_3_7 = fmul double %pre_sqrt_3_7, %p_r_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="4188" st_id="55" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="4189" st_id="55" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:635  %prefact_4 = fmul double %tmp_40_4, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_4"/></StgValue>
</operation>

<operation id="4190" st_id="55" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:652  %tmp_40_4_1 = fdiv double -1.000000e+00, %tmp_39_4_1

]]></Node>
<StgValue><ssdm name="tmp_40_4_1"/></StgValue>
</operation>

<operation id="4191" st_id="55" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="4192" st_id="55" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="4193" st_id="55" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="4194" st_id="55" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="4195" st_id="55" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:741  %tmp_39_4_7 = fmul double %pre_sqrt_4_7, %p_r_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="4196" st_id="55" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="4197" st_id="55" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:782  %prefact_5 = fmul double %tmp_40_5, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_5"/></StgValue>
</operation>

<operation id="4198" st_id="55" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:799  %tmp_40_5_1 = fdiv double -1.000000e+00, %tmp_39_5_1

]]></Node>
<StgValue><ssdm name="tmp_40_5_1"/></StgValue>
</operation>

<operation id="4199" st_id="55" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="4200" st_id="55" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="4201" st_id="55" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="4202" st_id="55" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="4203" st_id="55" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:888  %tmp_39_5_7 = fmul double %pre_sqrt_5_7, %p_r_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="4204" st_id="55" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="4205" st_id="55" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:929  %prefact_6 = fmul double %tmp_40_6, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_6"/></StgValue>
</operation>

<operation id="4206" st_id="55" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:946  %tmp_40_6_1 = fdiv double -1.000000e+00, %tmp_39_6_1

]]></Node>
<StgValue><ssdm name="tmp_40_6_1"/></StgValue>
</operation>

<operation id="4207" st_id="55" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="4208" st_id="55" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="4209" st_id="55" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="4210" st_id="55" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="4211" st_id="55" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1035  %tmp_39_6_7 = fmul double %pre_sqrt_6_7, %p_r_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="4212" st_id="55" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="4213" st_id="55" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1076  %prefact_7 = fmul double %tmp_40_7, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_7"/></StgValue>
</operation>

<operation id="4214" st_id="55" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1093  %tmp_40_7_1 = fdiv double -1.000000e+00, %tmp_39_7_1

]]></Node>
<StgValue><ssdm name="tmp_40_7_1"/></StgValue>
</operation>

<operation id="4215" st_id="55" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="4216" st_id="55" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="4217" st_id="55" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="4218" st_id="55" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="4219" st_id="55" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1182  %tmp_39_7_6 = fmul double %pre_sqrt_7_6, %p_r_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="4220" st_id="55" stage="4" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="4221" st_id="55" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1224  %prefact_8 = fmul double %tmp_40_8, %p_m_0_load

]]></Node>
<StgValue><ssdm name="prefact_8"/></StgValue>
</operation>

<operation id="4222" st_id="55" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1241  %tmp_40_8_1 = fdiv double -1.000000e+00, %tmp_39_8_1

]]></Node>
<StgValue><ssdm name="tmp_40_8_1"/></StgValue>
</operation>

<operation id="4223" st_id="55" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="4224" st_id="55" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="4225" st_id="55" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="4226" st_id="55" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="4227" st_id="55" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1330  %tmp_39_8_6 = fmul double %pre_sqrt_8_6, %p_r_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="4228" st_id="55" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1348  %tmp_39_8_7 = fmul double %pre_sqrt_8_7, %p_r_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="4229" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:19  %tmp_41_0_1 = fmul double %prefact_0_1, %dx_0_1

]]></Node>
<StgValue><ssdm name="tmp_41_0_1"/></StgValue>
</operation>

<operation id="4230" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:21  %tmp_43_0_1 = fmul double %prefact_0_1, %dy_0_1

]]></Node>
<StgValue><ssdm name="tmp_43_0_1"/></StgValue>
</operation>

<operation id="4231" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:23  %tmp_45_0_1 = fmul double %prefact_0_1, %dz_0_1

]]></Node>
<StgValue><ssdm name="tmp_45_0_1"/></StgValue>
</operation>

<operation id="4232" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:39  %p_m_2_load = load double* @p_m_2, align 16

]]></Node>
<StgValue><ssdm name="p_m_2_load"/></StgValue>
</operation>

<operation id="4233" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:40  %prefact_0_2 = fmul double %tmp_40_0_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_0_2"/></StgValue>
</operation>

<operation id="4234" st_id="56" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="4235" st_id="56" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="4236" st_id="56" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="4237" st_id="56" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="4238" st_id="56" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:147  %tmp_39_0_7 = fmul double %pre_sqrt_0_7, %p_r_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="4239" st_id="56" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="4240" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:195  %tmp_41_1 = fmul double %prefact_1, %dx_1

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="4241" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:197  %tmp_43_1 = fmul double %prefact_1, %dy_1

]]></Node>
<StgValue><ssdm name="tmp_43_1"/></StgValue>
</operation>

<operation id="4242" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:199  %tmp_45_1 = fmul double %prefact_1, %dz_1

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="4243" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:212  %prefact_1_2 = fmul double %tmp_40_1_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_1_2"/></StgValue>
</operation>

<operation id="4244" st_id="56" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="4245" st_id="56" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="4246" st_id="56" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="4247" st_id="56" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="4248" st_id="56" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:300  %tmp_39_1_7 = fmul double %pre_sqrt_1_7, %p_r_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="4249" st_id="56" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="4250" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:342  %tmp_41_2 = fmul double %prefact_2, %dx_2

]]></Node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="4251" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:344  %tmp_43_2 = fmul double %prefact_2, %dy_2

]]></Node>
<StgValue><ssdm name="tmp_43_2"/></StgValue>
</operation>

<operation id="4252" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:346  %tmp_45_2 = fmul double %prefact_2, %dz_2

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="4253" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:359  %prefact_2_1 = fmul double %tmp_40_2_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_2_1"/></StgValue>
</operation>

<operation id="4254" st_id="56" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="4255" st_id="56" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="4256" st_id="56" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="4257" st_id="56" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="4258" st_id="56" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:447  %tmp_39_2_7 = fmul double %pre_sqrt_2_7, %p_r_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="4259" st_id="56" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="4260" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:489  %tmp_41_3 = fmul double %prefact_3, %dx_3

]]></Node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="4261" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:491  %tmp_43_3 = fmul double %prefact_3, %dy_3

]]></Node>
<StgValue><ssdm name="tmp_43_3"/></StgValue>
</operation>

<operation id="4262" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:493  %tmp_45_3 = fmul double %prefact_3, %dz_3

]]></Node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="4263" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:506  %prefact_3_1 = fmul double %tmp_40_3_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_3_1"/></StgValue>
</operation>

<operation id="4264" st_id="56" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="4265" st_id="56" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="4266" st_id="56" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="4267" st_id="56" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="4268" st_id="56" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:594  %tmp_39_3_7 = fmul double %pre_sqrt_3_7, %p_r_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="4269" st_id="56" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="4270" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:636  %tmp_41_4 = fmul double %prefact_4, %dx_4

]]></Node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="4271" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:638  %tmp_43_4 = fmul double %prefact_4, %dy_4

]]></Node>
<StgValue><ssdm name="tmp_43_4"/></StgValue>
</operation>

<operation id="4272" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:640  %tmp_45_4 = fmul double %prefact_4, %dz_4

]]></Node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="4273" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:653  %prefact_4_1 = fmul double %tmp_40_4_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_4_1"/></StgValue>
</operation>

<operation id="4274" st_id="56" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="4275" st_id="56" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="4276" st_id="56" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="4277" st_id="56" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="4278" st_id="56" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:741  %tmp_39_4_7 = fmul double %pre_sqrt_4_7, %p_r_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="4279" st_id="56" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="4280" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:783  %tmp_41_5 = fmul double %prefact_5, %dx_5

]]></Node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="4281" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:785  %tmp_43_5 = fmul double %prefact_5, %dy_5

]]></Node>
<StgValue><ssdm name="tmp_43_5"/></StgValue>
</operation>

<operation id="4282" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:787  %tmp_45_5 = fmul double %prefact_5, %dz_5

]]></Node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="4283" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:800  %prefact_5_1 = fmul double %tmp_40_5_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_5_1"/></StgValue>
</operation>

<operation id="4284" st_id="56" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="4285" st_id="56" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="4286" st_id="56" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="4287" st_id="56" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="4288" st_id="56" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:888  %tmp_39_5_7 = fmul double %pre_sqrt_5_7, %p_r_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="4289" st_id="56" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="4290" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:930  %tmp_41_6 = fmul double %prefact_6, %dx_6

]]></Node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="4291" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:932  %tmp_43_6 = fmul double %prefact_6, %dy_6

]]></Node>
<StgValue><ssdm name="tmp_43_6"/></StgValue>
</operation>

<operation id="4292" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:934  %tmp_45_6 = fmul double %prefact_6, %dz_6

]]></Node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="4293" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:947  %prefact_6_1 = fmul double %tmp_40_6_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_6_1"/></StgValue>
</operation>

<operation id="4294" st_id="56" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="4295" st_id="56" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="4296" st_id="56" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="4297" st_id="56" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="4298" st_id="56" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1035  %tmp_39_6_7 = fmul double %pre_sqrt_6_7, %p_r_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="4299" st_id="56" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="4300" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1077  %tmp_41_7 = fmul double %prefact_7, %dx_7

]]></Node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="4301" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1079  %tmp_43_7 = fmul double %prefact_7, %dy_7

]]></Node>
<StgValue><ssdm name="tmp_43_7"/></StgValue>
</operation>

<operation id="4302" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1081  %tmp_45_7 = fmul double %prefact_7, %dz_7

]]></Node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="4303" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1094  %prefact_7_1 = fmul double %tmp_40_7_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_7_1"/></StgValue>
</operation>

<operation id="4304" st_id="56" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="4305" st_id="56" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="4306" st_id="56" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="4307" st_id="56" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="4308" st_id="56" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1182  %tmp_39_7_6 = fmul double %pre_sqrt_7_6, %p_r_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="4309" st_id="56" stage="3" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="4310" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1225  %tmp_41_8 = fmul double %prefact_8, %dx_8

]]></Node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="4311" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1227  %tmp_43_8 = fmul double %prefact_8, %dy_8

]]></Node>
<StgValue><ssdm name="tmp_43_8"/></StgValue>
</operation>

<operation id="4312" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1229  %tmp_45_8 = fmul double %prefact_8, %dz_8

]]></Node>
<StgValue><ssdm name="tmp_45_8"/></StgValue>
</operation>

<operation id="4313" st_id="56" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1242  %prefact_8_1 = fmul double %tmp_40_8_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_8_1"/></StgValue>
</operation>

<operation id="4314" st_id="56" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="4315" st_id="56" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="4316" st_id="56" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="4317" st_id="56" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="4318" st_id="56" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1330  %tmp_39_8_6 = fmul double %pre_sqrt_8_6, %p_r_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="4319" st_id="56" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1348  %tmp_39_8_7 = fmul double %pre_sqrt_8_7, %p_r_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="4320" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:19  %tmp_41_0_1 = fmul double %prefact_0_1, %dx_0_1

]]></Node>
<StgValue><ssdm name="tmp_41_0_1"/></StgValue>
</operation>

<operation id="4321" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:21  %tmp_43_0_1 = fmul double %prefact_0_1, %dy_0_1

]]></Node>
<StgValue><ssdm name="tmp_43_0_1"/></StgValue>
</operation>

<operation id="4322" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:23  %tmp_45_0_1 = fmul double %prefact_0_1, %dz_0_1

]]></Node>
<StgValue><ssdm name="tmp_45_0_1"/></StgValue>
</operation>

<operation id="4323" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:40  %prefact_0_2 = fmul double %tmp_40_0_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_0_2"/></StgValue>
</operation>

<operation id="4324" st_id="57" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="4325" st_id="57" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="4326" st_id="57" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="4327" st_id="57" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="4328" st_id="57" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:147  %tmp_39_0_7 = fmul double %pre_sqrt_0_7, %p_r_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="4329" st_id="57" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="4330" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:195  %tmp_41_1 = fmul double %prefact_1, %dx_1

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="4331" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:197  %tmp_43_1 = fmul double %prefact_1, %dy_1

]]></Node>
<StgValue><ssdm name="tmp_43_1"/></StgValue>
</operation>

<operation id="4332" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:199  %tmp_45_1 = fmul double %prefact_1, %dz_1

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="4333" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:212  %prefact_1_2 = fmul double %tmp_40_1_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_1_2"/></StgValue>
</operation>

<operation id="4334" st_id="57" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="4335" st_id="57" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="4336" st_id="57" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="4337" st_id="57" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="4338" st_id="57" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:300  %tmp_39_1_7 = fmul double %pre_sqrt_1_7, %p_r_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="4339" st_id="57" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="4340" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:342  %tmp_41_2 = fmul double %prefact_2, %dx_2

]]></Node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="4341" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:344  %tmp_43_2 = fmul double %prefact_2, %dy_2

]]></Node>
<StgValue><ssdm name="tmp_43_2"/></StgValue>
</operation>

<operation id="4342" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:346  %tmp_45_2 = fmul double %prefact_2, %dz_2

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="4343" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:359  %prefact_2_1 = fmul double %tmp_40_2_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_2_1"/></StgValue>
</operation>

<operation id="4344" st_id="57" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="4345" st_id="57" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="4346" st_id="57" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="4347" st_id="57" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="4348" st_id="57" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:447  %tmp_39_2_7 = fmul double %pre_sqrt_2_7, %p_r_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="4349" st_id="57" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="4350" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:489  %tmp_41_3 = fmul double %prefact_3, %dx_3

]]></Node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="4351" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:491  %tmp_43_3 = fmul double %prefact_3, %dy_3

]]></Node>
<StgValue><ssdm name="tmp_43_3"/></StgValue>
</operation>

<operation id="4352" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:493  %tmp_45_3 = fmul double %prefact_3, %dz_3

]]></Node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="4353" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:506  %prefact_3_1 = fmul double %tmp_40_3_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_3_1"/></StgValue>
</operation>

<operation id="4354" st_id="57" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="4355" st_id="57" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="4356" st_id="57" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="4357" st_id="57" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="4358" st_id="57" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:594  %tmp_39_3_7 = fmul double %pre_sqrt_3_7, %p_r_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="4359" st_id="57" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="4360" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:636  %tmp_41_4 = fmul double %prefact_4, %dx_4

]]></Node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="4361" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:638  %tmp_43_4 = fmul double %prefact_4, %dy_4

]]></Node>
<StgValue><ssdm name="tmp_43_4"/></StgValue>
</operation>

<operation id="4362" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:640  %tmp_45_4 = fmul double %prefact_4, %dz_4

]]></Node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="4363" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:653  %prefact_4_1 = fmul double %tmp_40_4_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_4_1"/></StgValue>
</operation>

<operation id="4364" st_id="57" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="4365" st_id="57" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="4366" st_id="57" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="4367" st_id="57" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="4368" st_id="57" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:741  %tmp_39_4_7 = fmul double %pre_sqrt_4_7, %p_r_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="4369" st_id="57" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="4370" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:783  %tmp_41_5 = fmul double %prefact_5, %dx_5

]]></Node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="4371" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:785  %tmp_43_5 = fmul double %prefact_5, %dy_5

]]></Node>
<StgValue><ssdm name="tmp_43_5"/></StgValue>
</operation>

<operation id="4372" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:787  %tmp_45_5 = fmul double %prefact_5, %dz_5

]]></Node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="4373" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:800  %prefact_5_1 = fmul double %tmp_40_5_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_5_1"/></StgValue>
</operation>

<operation id="4374" st_id="57" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="4375" st_id="57" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="4376" st_id="57" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="4377" st_id="57" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="4378" st_id="57" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:888  %tmp_39_5_7 = fmul double %pre_sqrt_5_7, %p_r_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="4379" st_id="57" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="4380" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:930  %tmp_41_6 = fmul double %prefact_6, %dx_6

]]></Node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="4381" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:932  %tmp_43_6 = fmul double %prefact_6, %dy_6

]]></Node>
<StgValue><ssdm name="tmp_43_6"/></StgValue>
</operation>

<operation id="4382" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:934  %tmp_45_6 = fmul double %prefact_6, %dz_6

]]></Node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="4383" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:947  %prefact_6_1 = fmul double %tmp_40_6_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_6_1"/></StgValue>
</operation>

<operation id="4384" st_id="57" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="4385" st_id="57" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="4386" st_id="57" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="4387" st_id="57" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="4388" st_id="57" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1035  %tmp_39_6_7 = fmul double %pre_sqrt_6_7, %p_r_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="4389" st_id="57" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="4390" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1077  %tmp_41_7 = fmul double %prefact_7, %dx_7

]]></Node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="4391" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1079  %tmp_43_7 = fmul double %prefact_7, %dy_7

]]></Node>
<StgValue><ssdm name="tmp_43_7"/></StgValue>
</operation>

<operation id="4392" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1081  %tmp_45_7 = fmul double %prefact_7, %dz_7

]]></Node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="4393" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1094  %prefact_7_1 = fmul double %tmp_40_7_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_7_1"/></StgValue>
</operation>

<operation id="4394" st_id="57" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="4395" st_id="57" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="4396" st_id="57" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="4397" st_id="57" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="4398" st_id="57" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1182  %tmp_39_7_6 = fmul double %pre_sqrt_7_6, %p_r_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="4399" st_id="57" stage="2" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="4400" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1225  %tmp_41_8 = fmul double %prefact_8, %dx_8

]]></Node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="4401" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1227  %tmp_43_8 = fmul double %prefact_8, %dy_8

]]></Node>
<StgValue><ssdm name="tmp_43_8"/></StgValue>
</operation>

<operation id="4402" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1229  %tmp_45_8 = fmul double %prefact_8, %dz_8

]]></Node>
<StgValue><ssdm name="tmp_45_8"/></StgValue>
</operation>

<operation id="4403" st_id="57" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1242  %prefact_8_1 = fmul double %tmp_40_8_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_8_1"/></StgValue>
</operation>

<operation id="4404" st_id="57" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="4405" st_id="57" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="4406" st_id="57" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="4407" st_id="57" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="4408" st_id="57" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1330  %tmp_39_8_6 = fmul double %pre_sqrt_8_6, %p_r_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="4409" st_id="57" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1348  %tmp_39_8_7 = fmul double %pre_sqrt_8_7, %p_r_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="4410" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:19  %tmp_41_0_1 = fmul double %prefact_0_1, %dx_0_1

]]></Node>
<StgValue><ssdm name="tmp_41_0_1"/></StgValue>
</operation>

<operation id="4411" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:21  %tmp_43_0_1 = fmul double %prefact_0_1, %dy_0_1

]]></Node>
<StgValue><ssdm name="tmp_43_0_1"/></StgValue>
</operation>

<operation id="4412" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:23  %tmp_45_0_1 = fmul double %prefact_0_1, %dz_0_1

]]></Node>
<StgValue><ssdm name="tmp_45_0_1"/></StgValue>
</operation>

<operation id="4413" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:40  %prefact_0_2 = fmul double %tmp_40_0_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_0_2"/></StgValue>
</operation>

<operation id="4414" st_id="58" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="4415" st_id="58" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="4416" st_id="58" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="4417" st_id="58" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="4418" st_id="58" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:147  %tmp_39_0_7 = fmul double %pre_sqrt_0_7, %p_r_0_7

]]></Node>
<StgValue><ssdm name="tmp_39_0_7"/></StgValue>
</operation>

<operation id="4419" st_id="58" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:168  %p_r_0_8 = call double @llvm.sqrt.f64(double %pre_sqrt_0_8)

]]></Node>
<StgValue><ssdm name="p_r_0_8"/></StgValue>
</operation>

<operation id="4420" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:195  %tmp_41_1 = fmul double %prefact_1, %dx_1

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="4421" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:197  %tmp_43_1 = fmul double %prefact_1, %dy_1

]]></Node>
<StgValue><ssdm name="tmp_43_1"/></StgValue>
</operation>

<operation id="4422" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:199  %tmp_45_1 = fmul double %prefact_1, %dz_1

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="4423" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:212  %prefact_1_2 = fmul double %tmp_40_1_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_1_2"/></StgValue>
</operation>

<operation id="4424" st_id="58" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="4425" st_id="58" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="4426" st_id="58" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="4427" st_id="58" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="4428" st_id="58" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:300  %tmp_39_1_7 = fmul double %pre_sqrt_1_7, %p_r_1_7

]]></Node>
<StgValue><ssdm name="tmp_39_1_7"/></StgValue>
</operation>

<operation id="4429" st_id="58" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:317  %p_r_1_8 = call double @llvm.sqrt.f64(double %pre_sqrt_1_8)

]]></Node>
<StgValue><ssdm name="p_r_1_8"/></StgValue>
</operation>

<operation id="4430" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:342  %tmp_41_2 = fmul double %prefact_2, %dx_2

]]></Node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="4431" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:344  %tmp_43_2 = fmul double %prefact_2, %dy_2

]]></Node>
<StgValue><ssdm name="tmp_43_2"/></StgValue>
</operation>

<operation id="4432" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:346  %tmp_45_2 = fmul double %prefact_2, %dz_2

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="4433" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:359  %prefact_2_1 = fmul double %tmp_40_2_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_2_1"/></StgValue>
</operation>

<operation id="4434" st_id="58" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="4435" st_id="58" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="4436" st_id="58" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="4437" st_id="58" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="4438" st_id="58" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:447  %tmp_39_2_7 = fmul double %pre_sqrt_2_7, %p_r_2_7

]]></Node>
<StgValue><ssdm name="tmp_39_2_7"/></StgValue>
</operation>

<operation id="4439" st_id="58" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:464  %p_r_2_8 = call double @llvm.sqrt.f64(double %pre_sqrt_2_8)

]]></Node>
<StgValue><ssdm name="p_r_2_8"/></StgValue>
</operation>

<operation id="4440" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:489  %tmp_41_3 = fmul double %prefact_3, %dx_3

]]></Node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="4441" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:491  %tmp_43_3 = fmul double %prefact_3, %dy_3

]]></Node>
<StgValue><ssdm name="tmp_43_3"/></StgValue>
</operation>

<operation id="4442" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:493  %tmp_45_3 = fmul double %prefact_3, %dz_3

]]></Node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="4443" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:506  %prefact_3_1 = fmul double %tmp_40_3_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_3_1"/></StgValue>
</operation>

<operation id="4444" st_id="58" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="4445" st_id="58" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="4446" st_id="58" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="4447" st_id="58" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="4448" st_id="58" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:594  %tmp_39_3_7 = fmul double %pre_sqrt_3_7, %p_r_3_7

]]></Node>
<StgValue><ssdm name="tmp_39_3_7"/></StgValue>
</operation>

<operation id="4449" st_id="58" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:611  %p_r_3_8 = call double @llvm.sqrt.f64(double %pre_sqrt_3_8)

]]></Node>
<StgValue><ssdm name="p_r_3_8"/></StgValue>
</operation>

<operation id="4450" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:636  %tmp_41_4 = fmul double %prefact_4, %dx_4

]]></Node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="4451" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:638  %tmp_43_4 = fmul double %prefact_4, %dy_4

]]></Node>
<StgValue><ssdm name="tmp_43_4"/></StgValue>
</operation>

<operation id="4452" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:640  %tmp_45_4 = fmul double %prefact_4, %dz_4

]]></Node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="4453" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:653  %prefact_4_1 = fmul double %tmp_40_4_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_4_1"/></StgValue>
</operation>

<operation id="4454" st_id="58" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="4455" st_id="58" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="4456" st_id="58" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="4457" st_id="58" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="4458" st_id="58" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:741  %tmp_39_4_7 = fmul double %pre_sqrt_4_7, %p_r_4_7

]]></Node>
<StgValue><ssdm name="tmp_39_4_7"/></StgValue>
</operation>

<operation id="4459" st_id="58" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:758  %p_r_4_8 = call double @llvm.sqrt.f64(double %pre_sqrt_4_8)

]]></Node>
<StgValue><ssdm name="p_r_4_8"/></StgValue>
</operation>

<operation id="4460" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:783  %tmp_41_5 = fmul double %prefact_5, %dx_5

]]></Node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="4461" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:785  %tmp_43_5 = fmul double %prefact_5, %dy_5

]]></Node>
<StgValue><ssdm name="tmp_43_5"/></StgValue>
</operation>

<operation id="4462" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:787  %tmp_45_5 = fmul double %prefact_5, %dz_5

]]></Node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="4463" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:800  %prefact_5_1 = fmul double %tmp_40_5_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_5_1"/></StgValue>
</operation>

<operation id="4464" st_id="58" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="4465" st_id="58" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="4466" st_id="58" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="4467" st_id="58" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="4468" st_id="58" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:888  %tmp_39_5_7 = fmul double %pre_sqrt_5_7, %p_r_5_7

]]></Node>
<StgValue><ssdm name="tmp_39_5_7"/></StgValue>
</operation>

<operation id="4469" st_id="58" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:905  %p_r_5_8 = call double @llvm.sqrt.f64(double %pre_sqrt_5_8)

]]></Node>
<StgValue><ssdm name="p_r_5_8"/></StgValue>
</operation>

<operation id="4470" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:930  %tmp_41_6 = fmul double %prefact_6, %dx_6

]]></Node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="4471" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:932  %tmp_43_6 = fmul double %prefact_6, %dy_6

]]></Node>
<StgValue><ssdm name="tmp_43_6"/></StgValue>
</operation>

<operation id="4472" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:934  %tmp_45_6 = fmul double %prefact_6, %dz_6

]]></Node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="4473" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:947  %prefact_6_1 = fmul double %tmp_40_6_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_6_1"/></StgValue>
</operation>

<operation id="4474" st_id="58" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="4475" st_id="58" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="4476" st_id="58" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="4477" st_id="58" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="4478" st_id="58" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1035  %tmp_39_6_7 = fmul double %pre_sqrt_6_7, %p_r_6_7

]]></Node>
<StgValue><ssdm name="tmp_39_6_7"/></StgValue>
</operation>

<operation id="4479" st_id="58" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1052  %p_r_6_8 = call double @llvm.sqrt.f64(double %pre_sqrt_6_8)

]]></Node>
<StgValue><ssdm name="p_r_6_8"/></StgValue>
</operation>

<operation id="4480" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1077  %tmp_41_7 = fmul double %prefact_7, %dx_7

]]></Node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="4481" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1079  %tmp_43_7 = fmul double %prefact_7, %dy_7

]]></Node>
<StgValue><ssdm name="tmp_43_7"/></StgValue>
</operation>

<operation id="4482" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1081  %tmp_45_7 = fmul double %prefact_7, %dz_7

]]></Node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="4483" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1094  %prefact_7_1 = fmul double %tmp_40_7_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_7_1"/></StgValue>
</operation>

<operation id="4484" st_id="58" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="4485" st_id="58" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="4486" st_id="58" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="4487" st_id="58" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="4488" st_id="58" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1182  %tmp_39_7_6 = fmul double %pre_sqrt_7_6, %p_r_7_6

]]></Node>
<StgValue><ssdm name="tmp_39_7_6"/></StgValue>
</operation>

<operation id="4489" st_id="58" stage="1" lat="14">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1200  %p_r_7_8 = call double @llvm.sqrt.f64(double %pre_sqrt_7_8)

]]></Node>
<StgValue><ssdm name="p_r_7_8"/></StgValue>
</operation>

<operation id="4490" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1225  %tmp_41_8 = fmul double %prefact_8, %dx_8

]]></Node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="4491" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1227  %tmp_43_8 = fmul double %prefact_8, %dy_8

]]></Node>
<StgValue><ssdm name="tmp_43_8"/></StgValue>
</operation>

<operation id="4492" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1229  %tmp_45_8 = fmul double %prefact_8, %dz_8

]]></Node>
<StgValue><ssdm name="tmp_45_8"/></StgValue>
</operation>

<operation id="4493" st_id="58" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1242  %prefact_8_1 = fmul double %tmp_40_8_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_8_1"/></StgValue>
</operation>

<operation id="4494" st_id="58" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="4495" st_id="58" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="4496" st_id="58" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="4497" st_id="58" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="4498" st_id="58" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1330  %tmp_39_8_6 = fmul double %pre_sqrt_8_6, %p_r_8_6

]]></Node>
<StgValue><ssdm name="tmp_39_8_6"/></StgValue>
</operation>

<operation id="4499" st_id="58" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1348  %tmp_39_8_7 = fmul double %pre_sqrt_8_7, %p_r_8_7

]]></Node>
<StgValue><ssdm name="tmp_39_8_7"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="4500" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:19  %tmp_41_0_1 = fmul double %prefact_0_1, %dx_0_1

]]></Node>
<StgValue><ssdm name="tmp_41_0_1"/></StgValue>
</operation>

<operation id="4501" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:21  %tmp_43_0_1 = fmul double %prefact_0_1, %dy_0_1

]]></Node>
<StgValue><ssdm name="tmp_43_0_1"/></StgValue>
</operation>

<operation id="4502" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:23  %tmp_45_0_1 = fmul double %prefact_0_1, %dz_0_1

]]></Node>
<StgValue><ssdm name="tmp_45_0_1"/></StgValue>
</operation>

<operation id="4503" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:40  %prefact_0_2 = fmul double %tmp_40_0_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_0_2"/></StgValue>
</operation>

<operation id="4504" st_id="59" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:60  %tmp_40_0_3 = fdiv double -1.000000e+00, %tmp_39_0_3

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="4505" st_id="59" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="4506" st_id="59" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="4507" st_id="59" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="4508" st_id="59" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="4509" st_id="59" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:169  %tmp_39_0_8 = fmul double %pre_sqrt_0_8, %p_r_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="4510" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:195  %tmp_41_1 = fmul double %prefact_1, %dx_1

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="4511" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:197  %tmp_43_1 = fmul double %prefact_1, %dy_1

]]></Node>
<StgValue><ssdm name="tmp_43_1"/></StgValue>
</operation>

<operation id="4512" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:199  %tmp_45_1 = fmul double %prefact_1, %dz_1

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="4513" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:212  %prefact_1_2 = fmul double %tmp_40_1_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_1_2"/></StgValue>
</operation>

<operation id="4514" st_id="59" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:229  %tmp_40_1_3 = fdiv double -1.000000e+00, %tmp_39_1_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="4515" st_id="59" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="4516" st_id="59" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="4517" st_id="59" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="4518" st_id="59" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="4519" st_id="59" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:318  %tmp_39_1_8 = fmul double %pre_sqrt_1_8, %p_r_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="4520" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:342  %tmp_41_2 = fmul double %prefact_2, %dx_2

]]></Node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="4521" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:344  %tmp_43_2 = fmul double %prefact_2, %dy_2

]]></Node>
<StgValue><ssdm name="tmp_43_2"/></StgValue>
</operation>

<operation id="4522" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:346  %tmp_45_2 = fmul double %prefact_2, %dz_2

]]></Node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="4523" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:359  %prefact_2_1 = fmul double %tmp_40_2_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_2_1"/></StgValue>
</operation>

<operation id="4524" st_id="59" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:376  %tmp_40_2_3 = fdiv double -1.000000e+00, %tmp_39_2_3

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="4525" st_id="59" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="4526" st_id="59" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="4527" st_id="59" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="4528" st_id="59" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="4529" st_id="59" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:465  %tmp_39_2_8 = fmul double %pre_sqrt_2_8, %p_r_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="4530" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:489  %tmp_41_3 = fmul double %prefact_3, %dx_3

]]></Node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="4531" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:491  %tmp_43_3 = fmul double %prefact_3, %dy_3

]]></Node>
<StgValue><ssdm name="tmp_43_3"/></StgValue>
</operation>

<operation id="4532" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:493  %tmp_45_3 = fmul double %prefact_3, %dz_3

]]></Node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="4533" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:506  %prefact_3_1 = fmul double %tmp_40_3_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_3_1"/></StgValue>
</operation>

<operation id="4534" st_id="59" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:523  %tmp_40_3_2 = fdiv double -1.000000e+00, %tmp_39_3_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="4535" st_id="59" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="4536" st_id="59" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="4537" st_id="59" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="4538" st_id="59" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="4539" st_id="59" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:612  %tmp_39_3_8 = fmul double %pre_sqrt_3_8, %p_r_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="4540" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:636  %tmp_41_4 = fmul double %prefact_4, %dx_4

]]></Node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="4541" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:638  %tmp_43_4 = fmul double %prefact_4, %dy_4

]]></Node>
<StgValue><ssdm name="tmp_43_4"/></StgValue>
</operation>

<operation id="4542" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:640  %tmp_45_4 = fmul double %prefact_4, %dz_4

]]></Node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="4543" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:653  %prefact_4_1 = fmul double %tmp_40_4_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_4_1"/></StgValue>
</operation>

<operation id="4544" st_id="59" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:670  %tmp_40_4_2 = fdiv double -1.000000e+00, %tmp_39_4_2

]]></Node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="4545" st_id="59" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="4546" st_id="59" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="4547" st_id="59" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="4548" st_id="59" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="4549" st_id="59" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:759  %tmp_39_4_8 = fmul double %pre_sqrt_4_8, %p_r_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="4550" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:783  %tmp_41_5 = fmul double %prefact_5, %dx_5

]]></Node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="4551" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:785  %tmp_43_5 = fmul double %prefact_5, %dy_5

]]></Node>
<StgValue><ssdm name="tmp_43_5"/></StgValue>
</operation>

<operation id="4552" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:787  %tmp_45_5 = fmul double %prefact_5, %dz_5

]]></Node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="4553" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:800  %prefact_5_1 = fmul double %tmp_40_5_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_5_1"/></StgValue>
</operation>

<operation id="4554" st_id="59" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:817  %tmp_40_5_2 = fdiv double -1.000000e+00, %tmp_39_5_2

]]></Node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="4555" st_id="59" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="4556" st_id="59" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="4557" st_id="59" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="4558" st_id="59" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="4559" st_id="59" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:906  %tmp_39_5_8 = fmul double %pre_sqrt_5_8, %p_r_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="4560" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:930  %tmp_41_6 = fmul double %prefact_6, %dx_6

]]></Node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="4561" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:932  %tmp_43_6 = fmul double %prefact_6, %dy_6

]]></Node>
<StgValue><ssdm name="tmp_43_6"/></StgValue>
</operation>

<operation id="4562" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:934  %tmp_45_6 = fmul double %prefact_6, %dz_6

]]></Node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="4563" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:947  %prefact_6_1 = fmul double %tmp_40_6_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_6_1"/></StgValue>
</operation>

<operation id="4564" st_id="59" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:964  %tmp_40_6_2 = fdiv double -1.000000e+00, %tmp_39_6_2

]]></Node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="4565" st_id="59" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="4566" st_id="59" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="4567" st_id="59" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="4568" st_id="59" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="4569" st_id="59" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1053  %tmp_39_6_8 = fmul double %pre_sqrt_6_8, %p_r_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="4570" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1077  %tmp_41_7 = fmul double %prefact_7, %dx_7

]]></Node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="4571" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1079  %tmp_43_7 = fmul double %prefact_7, %dy_7

]]></Node>
<StgValue><ssdm name="tmp_43_7"/></StgValue>
</operation>

<operation id="4572" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1081  %tmp_45_7 = fmul double %prefact_7, %dz_7

]]></Node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="4573" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1094  %prefact_7_1 = fmul double %tmp_40_7_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_7_1"/></StgValue>
</operation>

<operation id="4574" st_id="59" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1111  %tmp_40_7_2 = fdiv double -1.000000e+00, %tmp_39_7_2

]]></Node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="4575" st_id="59" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="4576" st_id="59" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="4577" st_id="59" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="4578" st_id="59" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="4579" st_id="59" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1201  %tmp_39_7_8 = fmul double %pre_sqrt_7_8, %p_r_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="4580" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1225  %tmp_41_8 = fmul double %prefact_8, %dx_8

]]></Node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="4581" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1227  %tmp_43_8 = fmul double %prefact_8, %dy_8

]]></Node>
<StgValue><ssdm name="tmp_43_8"/></StgValue>
</operation>

<operation id="4582" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1229  %tmp_45_8 = fmul double %prefact_8, %dz_8

]]></Node>
<StgValue><ssdm name="tmp_45_8"/></StgValue>
</operation>

<operation id="4583" st_id="59" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1242  %prefact_8_1 = fmul double %tmp_40_8_1, %p_m_1_load

]]></Node>
<StgValue><ssdm name="prefact_8_1"/></StgValue>
</operation>

<operation id="4584" st_id="59" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1259  %tmp_40_8_2 = fdiv double -1.000000e+00, %tmp_39_8_2

]]></Node>
<StgValue><ssdm name="tmp_40_8_2"/></StgValue>
</operation>

<operation id="4585" st_id="59" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="4586" st_id="59" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="4587" st_id="59" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="4588" st_id="59" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="4589" st_id="59" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="4590" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:20  %tmp_42_0_1 = fadd double %tmp_41_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_0_1"/></StgValue>
</operation>

<operation id="4591" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:22  %tmp_44_0_1 = fadd double %tmp_43_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_0_1"/></StgValue>
</operation>

<operation id="4592" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:24  %tmp_46_0_1 = fadd double %tmp_45_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_0_1"/></StgValue>
</operation>

<operation id="4593" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:41  %tmp_41_0_2 = fmul double %prefact_0_2, %dx_0_2

]]></Node>
<StgValue><ssdm name="tmp_41_0_2"/></StgValue>
</operation>

<operation id="4594" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:43  %tmp_43_0_2 = fmul double %prefact_0_2, %dy_0_2

]]></Node>
<StgValue><ssdm name="tmp_43_0_2"/></StgValue>
</operation>

<operation id="4595" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:45  %tmp_45_0_2 = fmul double %prefact_0_2, %dz_0_2

]]></Node>
<StgValue><ssdm name="tmp_45_0_2"/></StgValue>
</operation>

<operation id="4596" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:61  %p_m_3_load = load double* @p_m_3, align 8

]]></Node>
<StgValue><ssdm name="p_m_3_load"/></StgValue>
</operation>

<operation id="4597" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:62  %prefact_0_3 = fmul double %tmp_40_0_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_0_3"/></StgValue>
</operation>

<operation id="4598" st_id="60" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="4599" st_id="60" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="4600" st_id="60" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="4601" st_id="60" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="4602" st_id="60" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:169  %tmp_39_0_8 = fmul double %pre_sqrt_0_8, %p_r_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="4603" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:196  %tmp_42_1 = fadd double %tmp_41_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="4604" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:198  %tmp_44_1 = fadd double %tmp_43_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="4605" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:200  %tmp_46_1 = fadd double %tmp_45_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="4606" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:213  %tmp_41_1_2 = fmul double %prefact_1_2, %dx_1_2

]]></Node>
<StgValue><ssdm name="tmp_41_1_2"/></StgValue>
</operation>

<operation id="4607" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:215  %tmp_43_1_2 = fmul double %prefact_1_2, %dy_1_2

]]></Node>
<StgValue><ssdm name="tmp_43_1_2"/></StgValue>
</operation>

<operation id="4608" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:217  %tmp_45_1_2 = fmul double %prefact_1_2, %dz_1_2

]]></Node>
<StgValue><ssdm name="tmp_45_1_2"/></StgValue>
</operation>

<operation id="4609" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:230  %prefact_1_3 = fmul double %tmp_40_1_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_1_3"/></StgValue>
</operation>

<operation id="4610" st_id="60" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="4611" st_id="60" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="4612" st_id="60" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="4613" st_id="60" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="4614" st_id="60" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:318  %tmp_39_1_8 = fmul double %pre_sqrt_1_8, %p_r_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="4615" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:343  %tmp_42_2 = fadd double %tmp_41_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="4616" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:345  %tmp_44_2 = fadd double %tmp_43_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="4617" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:347  %tmp_46_2 = fadd double %tmp_45_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="4618" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:360  %tmp_41_2_1 = fmul double %prefact_2_1, %dx_2_1

]]></Node>
<StgValue><ssdm name="tmp_41_2_1"/></StgValue>
</operation>

<operation id="4619" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:362  %tmp_43_2_1 = fmul double %prefact_2_1, %dy_2_1

]]></Node>
<StgValue><ssdm name="tmp_43_2_1"/></StgValue>
</operation>

<operation id="4620" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:364  %tmp_45_2_1 = fmul double %prefact_2_1, %dz_2_1

]]></Node>
<StgValue><ssdm name="tmp_45_2_1"/></StgValue>
</operation>

<operation id="4621" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:377  %prefact_2_3 = fmul double %tmp_40_2_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_2_3"/></StgValue>
</operation>

<operation id="4622" st_id="60" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="4623" st_id="60" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="4624" st_id="60" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="4625" st_id="60" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="4626" st_id="60" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:465  %tmp_39_2_8 = fmul double %pre_sqrt_2_8, %p_r_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="4627" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:490  %tmp_42_3 = fadd double %tmp_41_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="4628" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:492  %tmp_44_3 = fadd double %tmp_43_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="4629" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:494  %tmp_46_3 = fadd double %tmp_45_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="4630" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:507  %tmp_41_3_1 = fmul double %prefact_3_1, %dx_3_1

]]></Node>
<StgValue><ssdm name="tmp_41_3_1"/></StgValue>
</operation>

<operation id="4631" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:509  %tmp_43_3_1 = fmul double %prefact_3_1, %dy_3_1

]]></Node>
<StgValue><ssdm name="tmp_43_3_1"/></StgValue>
</operation>

<operation id="4632" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:511  %tmp_45_3_1 = fmul double %prefact_3_1, %dz_3_1

]]></Node>
<StgValue><ssdm name="tmp_45_3_1"/></StgValue>
</operation>

<operation id="4633" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:524  %prefact_3_2 = fmul double %tmp_40_3_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_3_2"/></StgValue>
</operation>

<operation id="4634" st_id="60" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="4635" st_id="60" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="4636" st_id="60" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="4637" st_id="60" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="4638" st_id="60" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:612  %tmp_39_3_8 = fmul double %pre_sqrt_3_8, %p_r_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="4639" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:637  %tmp_42_4 = fadd double %tmp_41_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="4640" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:639  %tmp_44_4 = fadd double %tmp_43_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="4641" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:641  %tmp_46_4 = fadd double %tmp_45_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="4642" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:654  %tmp_41_4_1 = fmul double %prefact_4_1, %dx_4_1

]]></Node>
<StgValue><ssdm name="tmp_41_4_1"/></StgValue>
</operation>

<operation id="4643" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:656  %tmp_43_4_1 = fmul double %prefact_4_1, %dy_4_1

]]></Node>
<StgValue><ssdm name="tmp_43_4_1"/></StgValue>
</operation>

<operation id="4644" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:658  %tmp_45_4_1 = fmul double %prefact_4_1, %dz_4_1

]]></Node>
<StgValue><ssdm name="tmp_45_4_1"/></StgValue>
</operation>

<operation id="4645" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:671  %prefact_4_2 = fmul double %tmp_40_4_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_4_2"/></StgValue>
</operation>

<operation id="4646" st_id="60" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="4647" st_id="60" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="4648" st_id="60" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="4649" st_id="60" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="4650" st_id="60" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:759  %tmp_39_4_8 = fmul double %pre_sqrt_4_8, %p_r_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="4651" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:784  %tmp_42_5 = fadd double %tmp_41_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="4652" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:786  %tmp_44_5 = fadd double %tmp_43_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="4653" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:788  %tmp_46_5 = fadd double %tmp_45_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="4654" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:801  %tmp_41_5_1 = fmul double %prefact_5_1, %dx_5_1

]]></Node>
<StgValue><ssdm name="tmp_41_5_1"/></StgValue>
</operation>

<operation id="4655" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:803  %tmp_43_5_1 = fmul double %prefact_5_1, %dy_5_1

]]></Node>
<StgValue><ssdm name="tmp_43_5_1"/></StgValue>
</operation>

<operation id="4656" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:805  %tmp_45_5_1 = fmul double %prefact_5_1, %dz_5_1

]]></Node>
<StgValue><ssdm name="tmp_45_5_1"/></StgValue>
</operation>

<operation id="4657" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:818  %prefact_5_2 = fmul double %tmp_40_5_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_5_2"/></StgValue>
</operation>

<operation id="4658" st_id="60" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="4659" st_id="60" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="4660" st_id="60" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="4661" st_id="60" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="4662" st_id="60" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:906  %tmp_39_5_8 = fmul double %pre_sqrt_5_8, %p_r_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="4663" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:931  %tmp_42_6 = fadd double %tmp_41_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="4664" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:933  %tmp_44_6 = fadd double %tmp_43_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="4665" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:935  %tmp_46_6 = fadd double %tmp_45_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="4666" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:948  %tmp_41_6_1 = fmul double %prefact_6_1, %dx_6_1

]]></Node>
<StgValue><ssdm name="tmp_41_6_1"/></StgValue>
</operation>

<operation id="4667" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:950  %tmp_43_6_1 = fmul double %prefact_6_1, %dy_6_1

]]></Node>
<StgValue><ssdm name="tmp_43_6_1"/></StgValue>
</operation>

<operation id="4668" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:952  %tmp_45_6_1 = fmul double %prefact_6_1, %dz_6_1

]]></Node>
<StgValue><ssdm name="tmp_45_6_1"/></StgValue>
</operation>

<operation id="4669" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:965  %prefact_6_2 = fmul double %tmp_40_6_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_6_2"/></StgValue>
</operation>

<operation id="4670" st_id="60" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="4671" st_id="60" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="4672" st_id="60" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="4673" st_id="60" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="4674" st_id="60" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1053  %tmp_39_6_8 = fmul double %pre_sqrt_6_8, %p_r_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="4675" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1078  %tmp_42_7 = fadd double %tmp_41_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="4676" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1080  %tmp_44_7 = fadd double %tmp_43_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="4677" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1082  %tmp_46_7 = fadd double %tmp_45_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="4678" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1095  %tmp_41_7_1 = fmul double %prefact_7_1, %dx_7_1

]]></Node>
<StgValue><ssdm name="tmp_41_7_1"/></StgValue>
</operation>

<operation id="4679" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1097  %tmp_43_7_1 = fmul double %prefact_7_1, %dy_7_1

]]></Node>
<StgValue><ssdm name="tmp_43_7_1"/></StgValue>
</operation>

<operation id="4680" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1099  %tmp_45_7_1 = fmul double %prefact_7_1, %dz_7_1

]]></Node>
<StgValue><ssdm name="tmp_45_7_1"/></StgValue>
</operation>

<operation id="4681" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1112  %prefact_7_2 = fmul double %tmp_40_7_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_7_2"/></StgValue>
</operation>

<operation id="4682" st_id="60" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="4683" st_id="60" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="4684" st_id="60" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="4685" st_id="60" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="4686" st_id="60" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1201  %tmp_39_7_8 = fmul double %pre_sqrt_7_8, %p_r_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="4687" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1226  %tmp_42_8 = fadd double %tmp_41_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="4688" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1228  %tmp_44_8 = fadd double %tmp_43_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="4689" st_id="60" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1230  %tmp_46_8 = fadd double %tmp_45_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="4690" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1243  %tmp_41_8_1 = fmul double %prefact_8_1, %dx_8_1

]]></Node>
<StgValue><ssdm name="tmp_41_8_1"/></StgValue>
</operation>

<operation id="4691" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1245  %tmp_43_8_1 = fmul double %prefact_8_1, %dy_8_1

]]></Node>
<StgValue><ssdm name="tmp_43_8_1"/></StgValue>
</operation>

<operation id="4692" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1247  %tmp_45_8_1 = fmul double %prefact_8_1, %dz_8_1

]]></Node>
<StgValue><ssdm name="tmp_45_8_1"/></StgValue>
</operation>

<operation id="4693" st_id="60" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1260  %prefact_8_2 = fmul double %tmp_40_8_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_8_2"/></StgValue>
</operation>

<operation id="4694" st_id="60" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="4695" st_id="60" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="4696" st_id="60" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="4697" st_id="60" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="4698" st_id="60" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="4699" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:20  %tmp_42_0_1 = fadd double %tmp_41_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_0_1"/></StgValue>
</operation>

<operation id="4700" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:22  %tmp_44_0_1 = fadd double %tmp_43_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_0_1"/></StgValue>
</operation>

<operation id="4701" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:24  %tmp_46_0_1 = fadd double %tmp_45_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_0_1"/></StgValue>
</operation>

<operation id="4702" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:41  %tmp_41_0_2 = fmul double %prefact_0_2, %dx_0_2

]]></Node>
<StgValue><ssdm name="tmp_41_0_2"/></StgValue>
</operation>

<operation id="4703" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:43  %tmp_43_0_2 = fmul double %prefact_0_2, %dy_0_2

]]></Node>
<StgValue><ssdm name="tmp_43_0_2"/></StgValue>
</operation>

<operation id="4704" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:45  %tmp_45_0_2 = fmul double %prefact_0_2, %dz_0_2

]]></Node>
<StgValue><ssdm name="tmp_45_0_2"/></StgValue>
</operation>

<operation id="4705" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:62  %prefact_0_3 = fmul double %tmp_40_0_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_0_3"/></StgValue>
</operation>

<operation id="4706" st_id="61" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="4707" st_id="61" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="4708" st_id="61" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="4709" st_id="61" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="4710" st_id="61" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:169  %tmp_39_0_8 = fmul double %pre_sqrt_0_8, %p_r_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="4711" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:196  %tmp_42_1 = fadd double %tmp_41_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="4712" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:198  %tmp_44_1 = fadd double %tmp_43_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="4713" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:200  %tmp_46_1 = fadd double %tmp_45_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="4714" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:213  %tmp_41_1_2 = fmul double %prefact_1_2, %dx_1_2

]]></Node>
<StgValue><ssdm name="tmp_41_1_2"/></StgValue>
</operation>

<operation id="4715" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:215  %tmp_43_1_2 = fmul double %prefact_1_2, %dy_1_2

]]></Node>
<StgValue><ssdm name="tmp_43_1_2"/></StgValue>
</operation>

<operation id="4716" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:217  %tmp_45_1_2 = fmul double %prefact_1_2, %dz_1_2

]]></Node>
<StgValue><ssdm name="tmp_45_1_2"/></StgValue>
</operation>

<operation id="4717" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:230  %prefact_1_3 = fmul double %tmp_40_1_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_1_3"/></StgValue>
</operation>

<operation id="4718" st_id="61" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="4719" st_id="61" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="4720" st_id="61" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="4721" st_id="61" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="4722" st_id="61" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:318  %tmp_39_1_8 = fmul double %pre_sqrt_1_8, %p_r_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="4723" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:343  %tmp_42_2 = fadd double %tmp_41_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="4724" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:345  %tmp_44_2 = fadd double %tmp_43_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="4725" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:347  %tmp_46_2 = fadd double %tmp_45_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="4726" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:360  %tmp_41_2_1 = fmul double %prefact_2_1, %dx_2_1

]]></Node>
<StgValue><ssdm name="tmp_41_2_1"/></StgValue>
</operation>

<operation id="4727" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:362  %tmp_43_2_1 = fmul double %prefact_2_1, %dy_2_1

]]></Node>
<StgValue><ssdm name="tmp_43_2_1"/></StgValue>
</operation>

<operation id="4728" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:364  %tmp_45_2_1 = fmul double %prefact_2_1, %dz_2_1

]]></Node>
<StgValue><ssdm name="tmp_45_2_1"/></StgValue>
</operation>

<operation id="4729" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:377  %prefact_2_3 = fmul double %tmp_40_2_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_2_3"/></StgValue>
</operation>

<operation id="4730" st_id="61" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="4731" st_id="61" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="4732" st_id="61" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="4733" st_id="61" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="4734" st_id="61" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:465  %tmp_39_2_8 = fmul double %pre_sqrt_2_8, %p_r_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="4735" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:490  %tmp_42_3 = fadd double %tmp_41_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="4736" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:492  %tmp_44_3 = fadd double %tmp_43_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="4737" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:494  %tmp_46_3 = fadd double %tmp_45_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="4738" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:507  %tmp_41_3_1 = fmul double %prefact_3_1, %dx_3_1

]]></Node>
<StgValue><ssdm name="tmp_41_3_1"/></StgValue>
</operation>

<operation id="4739" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:509  %tmp_43_3_1 = fmul double %prefact_3_1, %dy_3_1

]]></Node>
<StgValue><ssdm name="tmp_43_3_1"/></StgValue>
</operation>

<operation id="4740" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:511  %tmp_45_3_1 = fmul double %prefact_3_1, %dz_3_1

]]></Node>
<StgValue><ssdm name="tmp_45_3_1"/></StgValue>
</operation>

<operation id="4741" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:524  %prefact_3_2 = fmul double %tmp_40_3_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_3_2"/></StgValue>
</operation>

<operation id="4742" st_id="61" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="4743" st_id="61" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="4744" st_id="61" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="4745" st_id="61" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="4746" st_id="61" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:612  %tmp_39_3_8 = fmul double %pre_sqrt_3_8, %p_r_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="4747" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:637  %tmp_42_4 = fadd double %tmp_41_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="4748" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:639  %tmp_44_4 = fadd double %tmp_43_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="4749" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:641  %tmp_46_4 = fadd double %tmp_45_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="4750" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:654  %tmp_41_4_1 = fmul double %prefact_4_1, %dx_4_1

]]></Node>
<StgValue><ssdm name="tmp_41_4_1"/></StgValue>
</operation>

<operation id="4751" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:656  %tmp_43_4_1 = fmul double %prefact_4_1, %dy_4_1

]]></Node>
<StgValue><ssdm name="tmp_43_4_1"/></StgValue>
</operation>

<operation id="4752" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:658  %tmp_45_4_1 = fmul double %prefact_4_1, %dz_4_1

]]></Node>
<StgValue><ssdm name="tmp_45_4_1"/></StgValue>
</operation>

<operation id="4753" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:671  %prefact_4_2 = fmul double %tmp_40_4_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_4_2"/></StgValue>
</operation>

<operation id="4754" st_id="61" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="4755" st_id="61" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="4756" st_id="61" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="4757" st_id="61" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="4758" st_id="61" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:759  %tmp_39_4_8 = fmul double %pre_sqrt_4_8, %p_r_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="4759" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:784  %tmp_42_5 = fadd double %tmp_41_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="4760" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:786  %tmp_44_5 = fadd double %tmp_43_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="4761" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:788  %tmp_46_5 = fadd double %tmp_45_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="4762" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:801  %tmp_41_5_1 = fmul double %prefact_5_1, %dx_5_1

]]></Node>
<StgValue><ssdm name="tmp_41_5_1"/></StgValue>
</operation>

<operation id="4763" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:803  %tmp_43_5_1 = fmul double %prefact_5_1, %dy_5_1

]]></Node>
<StgValue><ssdm name="tmp_43_5_1"/></StgValue>
</operation>

<operation id="4764" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:805  %tmp_45_5_1 = fmul double %prefact_5_1, %dz_5_1

]]></Node>
<StgValue><ssdm name="tmp_45_5_1"/></StgValue>
</operation>

<operation id="4765" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:818  %prefact_5_2 = fmul double %tmp_40_5_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_5_2"/></StgValue>
</operation>

<operation id="4766" st_id="61" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="4767" st_id="61" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="4768" st_id="61" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="4769" st_id="61" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="4770" st_id="61" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:906  %tmp_39_5_8 = fmul double %pre_sqrt_5_8, %p_r_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="4771" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:931  %tmp_42_6 = fadd double %tmp_41_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="4772" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:933  %tmp_44_6 = fadd double %tmp_43_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="4773" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:935  %tmp_46_6 = fadd double %tmp_45_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="4774" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:948  %tmp_41_6_1 = fmul double %prefact_6_1, %dx_6_1

]]></Node>
<StgValue><ssdm name="tmp_41_6_1"/></StgValue>
</operation>

<operation id="4775" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:950  %tmp_43_6_1 = fmul double %prefact_6_1, %dy_6_1

]]></Node>
<StgValue><ssdm name="tmp_43_6_1"/></StgValue>
</operation>

<operation id="4776" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:952  %tmp_45_6_1 = fmul double %prefact_6_1, %dz_6_1

]]></Node>
<StgValue><ssdm name="tmp_45_6_1"/></StgValue>
</operation>

<operation id="4777" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:965  %prefact_6_2 = fmul double %tmp_40_6_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_6_2"/></StgValue>
</operation>

<operation id="4778" st_id="61" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="4779" st_id="61" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="4780" st_id="61" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="4781" st_id="61" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="4782" st_id="61" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1053  %tmp_39_6_8 = fmul double %pre_sqrt_6_8, %p_r_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="4783" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1078  %tmp_42_7 = fadd double %tmp_41_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="4784" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1080  %tmp_44_7 = fadd double %tmp_43_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="4785" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1082  %tmp_46_7 = fadd double %tmp_45_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="4786" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1095  %tmp_41_7_1 = fmul double %prefact_7_1, %dx_7_1

]]></Node>
<StgValue><ssdm name="tmp_41_7_1"/></StgValue>
</operation>

<operation id="4787" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1097  %tmp_43_7_1 = fmul double %prefact_7_1, %dy_7_1

]]></Node>
<StgValue><ssdm name="tmp_43_7_1"/></StgValue>
</operation>

<operation id="4788" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1099  %tmp_45_7_1 = fmul double %prefact_7_1, %dz_7_1

]]></Node>
<StgValue><ssdm name="tmp_45_7_1"/></StgValue>
</operation>

<operation id="4789" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1112  %prefact_7_2 = fmul double %tmp_40_7_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_7_2"/></StgValue>
</operation>

<operation id="4790" st_id="61" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="4791" st_id="61" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="4792" st_id="61" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="4793" st_id="61" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="4794" st_id="61" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1201  %tmp_39_7_8 = fmul double %pre_sqrt_7_8, %p_r_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="4795" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1226  %tmp_42_8 = fadd double %tmp_41_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="4796" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1228  %tmp_44_8 = fadd double %tmp_43_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="4797" st_id="61" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1230  %tmp_46_8 = fadd double %tmp_45_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="4798" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1243  %tmp_41_8_1 = fmul double %prefact_8_1, %dx_8_1

]]></Node>
<StgValue><ssdm name="tmp_41_8_1"/></StgValue>
</operation>

<operation id="4799" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1245  %tmp_43_8_1 = fmul double %prefact_8_1, %dy_8_1

]]></Node>
<StgValue><ssdm name="tmp_43_8_1"/></StgValue>
</operation>

<operation id="4800" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1247  %tmp_45_8_1 = fmul double %prefact_8_1, %dz_8_1

]]></Node>
<StgValue><ssdm name="tmp_45_8_1"/></StgValue>
</operation>

<operation id="4801" st_id="61" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1260  %prefact_8_2 = fmul double %tmp_40_8_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_8_2"/></StgValue>
</operation>

<operation id="4802" st_id="61" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="4803" st_id="61" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="4804" st_id="61" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="4805" st_id="61" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="4806" st_id="61" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="4807" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:20  %tmp_42_0_1 = fadd double %tmp_41_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_0_1"/></StgValue>
</operation>

<operation id="4808" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:22  %tmp_44_0_1 = fadd double %tmp_43_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_0_1"/></StgValue>
</operation>

<operation id="4809" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:24  %tmp_46_0_1 = fadd double %tmp_45_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_0_1"/></StgValue>
</operation>

<operation id="4810" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:41  %tmp_41_0_2 = fmul double %prefact_0_2, %dx_0_2

]]></Node>
<StgValue><ssdm name="tmp_41_0_2"/></StgValue>
</operation>

<operation id="4811" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:43  %tmp_43_0_2 = fmul double %prefact_0_2, %dy_0_2

]]></Node>
<StgValue><ssdm name="tmp_43_0_2"/></StgValue>
</operation>

<operation id="4812" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:45  %tmp_45_0_2 = fmul double %prefact_0_2, %dz_0_2

]]></Node>
<StgValue><ssdm name="tmp_45_0_2"/></StgValue>
</operation>

<operation id="4813" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:62  %prefact_0_3 = fmul double %tmp_40_0_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_0_3"/></StgValue>
</operation>

<operation id="4814" st_id="62" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="4815" st_id="62" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="4816" st_id="62" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="4817" st_id="62" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="4818" st_id="62" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:169  %tmp_39_0_8 = fmul double %pre_sqrt_0_8, %p_r_0_8

]]></Node>
<StgValue><ssdm name="tmp_39_0_8"/></StgValue>
</operation>

<operation id="4819" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:196  %tmp_42_1 = fadd double %tmp_41_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="4820" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:198  %tmp_44_1 = fadd double %tmp_43_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="4821" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:200  %tmp_46_1 = fadd double %tmp_45_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="4822" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:213  %tmp_41_1_2 = fmul double %prefact_1_2, %dx_1_2

]]></Node>
<StgValue><ssdm name="tmp_41_1_2"/></StgValue>
</operation>

<operation id="4823" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:215  %tmp_43_1_2 = fmul double %prefact_1_2, %dy_1_2

]]></Node>
<StgValue><ssdm name="tmp_43_1_2"/></StgValue>
</operation>

<operation id="4824" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:217  %tmp_45_1_2 = fmul double %prefact_1_2, %dz_1_2

]]></Node>
<StgValue><ssdm name="tmp_45_1_2"/></StgValue>
</operation>

<operation id="4825" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:230  %prefact_1_3 = fmul double %tmp_40_1_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_1_3"/></StgValue>
</operation>

<operation id="4826" st_id="62" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="4827" st_id="62" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="4828" st_id="62" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="4829" st_id="62" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="4830" st_id="62" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:318  %tmp_39_1_8 = fmul double %pre_sqrt_1_8, %p_r_1_8

]]></Node>
<StgValue><ssdm name="tmp_39_1_8"/></StgValue>
</operation>

<operation id="4831" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:343  %tmp_42_2 = fadd double %tmp_41_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="4832" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:345  %tmp_44_2 = fadd double %tmp_43_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="4833" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:347  %tmp_46_2 = fadd double %tmp_45_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="4834" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:360  %tmp_41_2_1 = fmul double %prefact_2_1, %dx_2_1

]]></Node>
<StgValue><ssdm name="tmp_41_2_1"/></StgValue>
</operation>

<operation id="4835" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:362  %tmp_43_2_1 = fmul double %prefact_2_1, %dy_2_1

]]></Node>
<StgValue><ssdm name="tmp_43_2_1"/></StgValue>
</operation>

<operation id="4836" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:364  %tmp_45_2_1 = fmul double %prefact_2_1, %dz_2_1

]]></Node>
<StgValue><ssdm name="tmp_45_2_1"/></StgValue>
</operation>

<operation id="4837" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:377  %prefact_2_3 = fmul double %tmp_40_2_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_2_3"/></StgValue>
</operation>

<operation id="4838" st_id="62" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="4839" st_id="62" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="4840" st_id="62" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="4841" st_id="62" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="4842" st_id="62" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:465  %tmp_39_2_8 = fmul double %pre_sqrt_2_8, %p_r_2_8

]]></Node>
<StgValue><ssdm name="tmp_39_2_8"/></StgValue>
</operation>

<operation id="4843" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:490  %tmp_42_3 = fadd double %tmp_41_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="4844" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:492  %tmp_44_3 = fadd double %tmp_43_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="4845" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:494  %tmp_46_3 = fadd double %tmp_45_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="4846" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:507  %tmp_41_3_1 = fmul double %prefact_3_1, %dx_3_1

]]></Node>
<StgValue><ssdm name="tmp_41_3_1"/></StgValue>
</operation>

<operation id="4847" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:509  %tmp_43_3_1 = fmul double %prefact_3_1, %dy_3_1

]]></Node>
<StgValue><ssdm name="tmp_43_3_1"/></StgValue>
</operation>

<operation id="4848" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:511  %tmp_45_3_1 = fmul double %prefact_3_1, %dz_3_1

]]></Node>
<StgValue><ssdm name="tmp_45_3_1"/></StgValue>
</operation>

<operation id="4849" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:524  %prefact_3_2 = fmul double %tmp_40_3_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_3_2"/></StgValue>
</operation>

<operation id="4850" st_id="62" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="4851" st_id="62" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="4852" st_id="62" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="4853" st_id="62" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="4854" st_id="62" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:612  %tmp_39_3_8 = fmul double %pre_sqrt_3_8, %p_r_3_8

]]></Node>
<StgValue><ssdm name="tmp_39_3_8"/></StgValue>
</operation>

<operation id="4855" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:637  %tmp_42_4 = fadd double %tmp_41_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="4856" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:639  %tmp_44_4 = fadd double %tmp_43_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="4857" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:641  %tmp_46_4 = fadd double %tmp_45_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="4858" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:654  %tmp_41_4_1 = fmul double %prefact_4_1, %dx_4_1

]]></Node>
<StgValue><ssdm name="tmp_41_4_1"/></StgValue>
</operation>

<operation id="4859" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:656  %tmp_43_4_1 = fmul double %prefact_4_1, %dy_4_1

]]></Node>
<StgValue><ssdm name="tmp_43_4_1"/></StgValue>
</operation>

<operation id="4860" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:658  %tmp_45_4_1 = fmul double %prefact_4_1, %dz_4_1

]]></Node>
<StgValue><ssdm name="tmp_45_4_1"/></StgValue>
</operation>

<operation id="4861" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:671  %prefact_4_2 = fmul double %tmp_40_4_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_4_2"/></StgValue>
</operation>

<operation id="4862" st_id="62" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="4863" st_id="62" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="4864" st_id="62" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="4865" st_id="62" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="4866" st_id="62" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:759  %tmp_39_4_8 = fmul double %pre_sqrt_4_8, %p_r_4_8

]]></Node>
<StgValue><ssdm name="tmp_39_4_8"/></StgValue>
</operation>

<operation id="4867" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:784  %tmp_42_5 = fadd double %tmp_41_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="4868" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:786  %tmp_44_5 = fadd double %tmp_43_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="4869" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:788  %tmp_46_5 = fadd double %tmp_45_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="4870" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:801  %tmp_41_5_1 = fmul double %prefact_5_1, %dx_5_1

]]></Node>
<StgValue><ssdm name="tmp_41_5_1"/></StgValue>
</operation>

<operation id="4871" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:803  %tmp_43_5_1 = fmul double %prefact_5_1, %dy_5_1

]]></Node>
<StgValue><ssdm name="tmp_43_5_1"/></StgValue>
</operation>

<operation id="4872" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:805  %tmp_45_5_1 = fmul double %prefact_5_1, %dz_5_1

]]></Node>
<StgValue><ssdm name="tmp_45_5_1"/></StgValue>
</operation>

<operation id="4873" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:818  %prefact_5_2 = fmul double %tmp_40_5_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_5_2"/></StgValue>
</operation>

<operation id="4874" st_id="62" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="4875" st_id="62" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="4876" st_id="62" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="4877" st_id="62" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="4878" st_id="62" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:906  %tmp_39_5_8 = fmul double %pre_sqrt_5_8, %p_r_5_8

]]></Node>
<StgValue><ssdm name="tmp_39_5_8"/></StgValue>
</operation>

<operation id="4879" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:931  %tmp_42_6 = fadd double %tmp_41_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="4880" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:933  %tmp_44_6 = fadd double %tmp_43_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="4881" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:935  %tmp_46_6 = fadd double %tmp_45_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="4882" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:948  %tmp_41_6_1 = fmul double %prefact_6_1, %dx_6_1

]]></Node>
<StgValue><ssdm name="tmp_41_6_1"/></StgValue>
</operation>

<operation id="4883" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:950  %tmp_43_6_1 = fmul double %prefact_6_1, %dy_6_1

]]></Node>
<StgValue><ssdm name="tmp_43_6_1"/></StgValue>
</operation>

<operation id="4884" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:952  %tmp_45_6_1 = fmul double %prefact_6_1, %dz_6_1

]]></Node>
<StgValue><ssdm name="tmp_45_6_1"/></StgValue>
</operation>

<operation id="4885" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:965  %prefact_6_2 = fmul double %tmp_40_6_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_6_2"/></StgValue>
</operation>

<operation id="4886" st_id="62" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="4887" st_id="62" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="4888" st_id="62" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="4889" st_id="62" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="4890" st_id="62" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1053  %tmp_39_6_8 = fmul double %pre_sqrt_6_8, %p_r_6_8

]]></Node>
<StgValue><ssdm name="tmp_39_6_8"/></StgValue>
</operation>

<operation id="4891" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1078  %tmp_42_7 = fadd double %tmp_41_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="4892" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1080  %tmp_44_7 = fadd double %tmp_43_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="4893" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1082  %tmp_46_7 = fadd double %tmp_45_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="4894" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1095  %tmp_41_7_1 = fmul double %prefact_7_1, %dx_7_1

]]></Node>
<StgValue><ssdm name="tmp_41_7_1"/></StgValue>
</operation>

<operation id="4895" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1097  %tmp_43_7_1 = fmul double %prefact_7_1, %dy_7_1

]]></Node>
<StgValue><ssdm name="tmp_43_7_1"/></StgValue>
</operation>

<operation id="4896" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1099  %tmp_45_7_1 = fmul double %prefact_7_1, %dz_7_1

]]></Node>
<StgValue><ssdm name="tmp_45_7_1"/></StgValue>
</operation>

<operation id="4897" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1112  %prefact_7_2 = fmul double %tmp_40_7_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_7_2"/></StgValue>
</operation>

<operation id="4898" st_id="62" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="4899" st_id="62" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="4900" st_id="62" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="4901" st_id="62" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="4902" st_id="62" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1201  %tmp_39_7_8 = fmul double %pre_sqrt_7_8, %p_r_7_8

]]></Node>
<StgValue><ssdm name="tmp_39_7_8"/></StgValue>
</operation>

<operation id="4903" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1226  %tmp_42_8 = fadd double %tmp_41_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="4904" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1228  %tmp_44_8 = fadd double %tmp_43_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="4905" st_id="62" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1230  %tmp_46_8 = fadd double %tmp_45_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="4906" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1243  %tmp_41_8_1 = fmul double %prefact_8_1, %dx_8_1

]]></Node>
<StgValue><ssdm name="tmp_41_8_1"/></StgValue>
</operation>

<operation id="4907" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1245  %tmp_43_8_1 = fmul double %prefact_8_1, %dy_8_1

]]></Node>
<StgValue><ssdm name="tmp_43_8_1"/></StgValue>
</operation>

<operation id="4908" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1247  %tmp_45_8_1 = fmul double %prefact_8_1, %dz_8_1

]]></Node>
<StgValue><ssdm name="tmp_45_8_1"/></StgValue>
</operation>

<operation id="4909" st_id="62" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1260  %prefact_8_2 = fmul double %tmp_40_8_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_8_2"/></StgValue>
</operation>

<operation id="4910" st_id="62" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="4911" st_id="62" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="4912" st_id="62" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="4913" st_id="62" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="4914" st_id="62" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="4915" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:20  %tmp_42_0_1 = fadd double %tmp_41_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_0_1"/></StgValue>
</operation>

<operation id="4916" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:22  %tmp_44_0_1 = fadd double %tmp_43_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_0_1"/></StgValue>
</operation>

<operation id="4917" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:24  %tmp_46_0_1 = fadd double %tmp_45_0_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_0_1"/></StgValue>
</operation>

<operation id="4918" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:41  %tmp_41_0_2 = fmul double %prefact_0_2, %dx_0_2

]]></Node>
<StgValue><ssdm name="tmp_41_0_2"/></StgValue>
</operation>

<operation id="4919" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:43  %tmp_43_0_2 = fmul double %prefact_0_2, %dy_0_2

]]></Node>
<StgValue><ssdm name="tmp_43_0_2"/></StgValue>
</operation>

<operation id="4920" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:45  %tmp_45_0_2 = fmul double %prefact_0_2, %dz_0_2

]]></Node>
<StgValue><ssdm name="tmp_45_0_2"/></StgValue>
</operation>

<operation id="4921" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:62  %prefact_0_3 = fmul double %tmp_40_0_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_0_3"/></StgValue>
</operation>

<operation id="4922" st_id="63" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:82  %tmp_40_0_4 = fdiv double -1.000000e+00, %tmp_39_0_4

]]></Node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="4923" st_id="63" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="4924" st_id="63" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="4925" st_id="63" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="4926" st_id="63" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="4927" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:196  %tmp_42_1 = fadd double %tmp_41_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="4928" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:198  %tmp_44_1 = fadd double %tmp_43_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="4929" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:200  %tmp_46_1 = fadd double %tmp_45_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="4930" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:213  %tmp_41_1_2 = fmul double %prefact_1_2, %dx_1_2

]]></Node>
<StgValue><ssdm name="tmp_41_1_2"/></StgValue>
</operation>

<operation id="4931" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:215  %tmp_43_1_2 = fmul double %prefact_1_2, %dy_1_2

]]></Node>
<StgValue><ssdm name="tmp_43_1_2"/></StgValue>
</operation>

<operation id="4932" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:217  %tmp_45_1_2 = fmul double %prefact_1_2, %dz_1_2

]]></Node>
<StgValue><ssdm name="tmp_45_1_2"/></StgValue>
</operation>

<operation id="4933" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:230  %prefact_1_3 = fmul double %tmp_40_1_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_1_3"/></StgValue>
</operation>

<operation id="4934" st_id="63" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:247  %tmp_40_1_4 = fdiv double -1.000000e+00, %tmp_39_1_4

]]></Node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="4935" st_id="63" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="4936" st_id="63" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="4937" st_id="63" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="4938" st_id="63" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="4939" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:343  %tmp_42_2 = fadd double %tmp_41_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="4940" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:345  %tmp_44_2 = fadd double %tmp_43_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="4941" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:347  %tmp_46_2 = fadd double %tmp_45_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="4942" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:360  %tmp_41_2_1 = fmul double %prefact_2_1, %dx_2_1

]]></Node>
<StgValue><ssdm name="tmp_41_2_1"/></StgValue>
</operation>

<operation id="4943" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:362  %tmp_43_2_1 = fmul double %prefact_2_1, %dy_2_1

]]></Node>
<StgValue><ssdm name="tmp_43_2_1"/></StgValue>
</operation>

<operation id="4944" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:364  %tmp_45_2_1 = fmul double %prefact_2_1, %dz_2_1

]]></Node>
<StgValue><ssdm name="tmp_45_2_1"/></StgValue>
</operation>

<operation id="4945" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:377  %prefact_2_3 = fmul double %tmp_40_2_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_2_3"/></StgValue>
</operation>

<operation id="4946" st_id="63" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:394  %tmp_40_2_4 = fdiv double -1.000000e+00, %tmp_39_2_4

]]></Node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="4947" st_id="63" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="4948" st_id="63" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="4949" st_id="63" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="4950" st_id="63" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="4951" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:490  %tmp_42_3 = fadd double %tmp_41_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="4952" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:492  %tmp_44_3 = fadd double %tmp_43_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="4953" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:494  %tmp_46_3 = fadd double %tmp_45_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="4954" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:507  %tmp_41_3_1 = fmul double %prefact_3_1, %dx_3_1

]]></Node>
<StgValue><ssdm name="tmp_41_3_1"/></StgValue>
</operation>

<operation id="4955" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:509  %tmp_43_3_1 = fmul double %prefact_3_1, %dy_3_1

]]></Node>
<StgValue><ssdm name="tmp_43_3_1"/></StgValue>
</operation>

<operation id="4956" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:511  %tmp_45_3_1 = fmul double %prefact_3_1, %dz_3_1

]]></Node>
<StgValue><ssdm name="tmp_45_3_1"/></StgValue>
</operation>

<operation id="4957" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:524  %prefact_3_2 = fmul double %tmp_40_3_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_3_2"/></StgValue>
</operation>

<operation id="4958" st_id="63" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:541  %tmp_40_3_4 = fdiv double -1.000000e+00, %tmp_39_3_4

]]></Node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="4959" st_id="63" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="4960" st_id="63" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="4961" st_id="63" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="4962" st_id="63" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="4963" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:637  %tmp_42_4 = fadd double %tmp_41_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="4964" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:639  %tmp_44_4 = fadd double %tmp_43_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="4965" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:641  %tmp_46_4 = fadd double %tmp_45_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="4966" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:654  %tmp_41_4_1 = fmul double %prefact_4_1, %dx_4_1

]]></Node>
<StgValue><ssdm name="tmp_41_4_1"/></StgValue>
</operation>

<operation id="4967" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:656  %tmp_43_4_1 = fmul double %prefact_4_1, %dy_4_1

]]></Node>
<StgValue><ssdm name="tmp_43_4_1"/></StgValue>
</operation>

<operation id="4968" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:658  %tmp_45_4_1 = fmul double %prefact_4_1, %dz_4_1

]]></Node>
<StgValue><ssdm name="tmp_45_4_1"/></StgValue>
</operation>

<operation id="4969" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:671  %prefact_4_2 = fmul double %tmp_40_4_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_4_2"/></StgValue>
</operation>

<operation id="4970" st_id="63" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:688  %tmp_40_4_3 = fdiv double -1.000000e+00, %tmp_39_4_3

]]></Node>
<StgValue><ssdm name="tmp_40_4_3"/></StgValue>
</operation>

<operation id="4971" st_id="63" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="4972" st_id="63" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="4973" st_id="63" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="4974" st_id="63" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="4975" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:784  %tmp_42_5 = fadd double %tmp_41_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="4976" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:786  %tmp_44_5 = fadd double %tmp_43_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="4977" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:788  %tmp_46_5 = fadd double %tmp_45_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="4978" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:801  %tmp_41_5_1 = fmul double %prefact_5_1, %dx_5_1

]]></Node>
<StgValue><ssdm name="tmp_41_5_1"/></StgValue>
</operation>

<operation id="4979" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:803  %tmp_43_5_1 = fmul double %prefact_5_1, %dy_5_1

]]></Node>
<StgValue><ssdm name="tmp_43_5_1"/></StgValue>
</operation>

<operation id="4980" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:805  %tmp_45_5_1 = fmul double %prefact_5_1, %dz_5_1

]]></Node>
<StgValue><ssdm name="tmp_45_5_1"/></StgValue>
</operation>

<operation id="4981" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:818  %prefact_5_2 = fmul double %tmp_40_5_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_5_2"/></StgValue>
</operation>

<operation id="4982" st_id="63" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:835  %tmp_40_5_3 = fdiv double -1.000000e+00, %tmp_39_5_3

]]></Node>
<StgValue><ssdm name="tmp_40_5_3"/></StgValue>
</operation>

<operation id="4983" st_id="63" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="4984" st_id="63" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="4985" st_id="63" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="4986" st_id="63" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="4987" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:931  %tmp_42_6 = fadd double %tmp_41_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="4988" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:933  %tmp_44_6 = fadd double %tmp_43_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="4989" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:935  %tmp_46_6 = fadd double %tmp_45_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="4990" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:948  %tmp_41_6_1 = fmul double %prefact_6_1, %dx_6_1

]]></Node>
<StgValue><ssdm name="tmp_41_6_1"/></StgValue>
</operation>

<operation id="4991" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:950  %tmp_43_6_1 = fmul double %prefact_6_1, %dy_6_1

]]></Node>
<StgValue><ssdm name="tmp_43_6_1"/></StgValue>
</operation>

<operation id="4992" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:952  %tmp_45_6_1 = fmul double %prefact_6_1, %dz_6_1

]]></Node>
<StgValue><ssdm name="tmp_45_6_1"/></StgValue>
</operation>

<operation id="4993" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:965  %prefact_6_2 = fmul double %tmp_40_6_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_6_2"/></StgValue>
</operation>

<operation id="4994" st_id="63" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:982  %tmp_40_6_3 = fdiv double -1.000000e+00, %tmp_39_6_3

]]></Node>
<StgValue><ssdm name="tmp_40_6_3"/></StgValue>
</operation>

<operation id="4995" st_id="63" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="4996" st_id="63" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="4997" st_id="63" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="4998" st_id="63" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="4999" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1078  %tmp_42_7 = fadd double %tmp_41_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="5000" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1080  %tmp_44_7 = fadd double %tmp_43_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="5001" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1082  %tmp_46_7 = fadd double %tmp_45_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="5002" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1095  %tmp_41_7_1 = fmul double %prefact_7_1, %dx_7_1

]]></Node>
<StgValue><ssdm name="tmp_41_7_1"/></StgValue>
</operation>

<operation id="5003" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1097  %tmp_43_7_1 = fmul double %prefact_7_1, %dy_7_1

]]></Node>
<StgValue><ssdm name="tmp_43_7_1"/></StgValue>
</operation>

<operation id="5004" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1099  %tmp_45_7_1 = fmul double %prefact_7_1, %dz_7_1

]]></Node>
<StgValue><ssdm name="tmp_45_7_1"/></StgValue>
</operation>

<operation id="5005" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1112  %prefact_7_2 = fmul double %tmp_40_7_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_7_2"/></StgValue>
</operation>

<operation id="5006" st_id="63" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1129  %tmp_40_7_3 = fdiv double -1.000000e+00, %tmp_39_7_3

]]></Node>
<StgValue><ssdm name="tmp_40_7_3"/></StgValue>
</operation>

<operation id="5007" st_id="63" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="5008" st_id="63" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="5009" st_id="63" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="5010" st_id="63" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="5011" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1226  %tmp_42_8 = fadd double %tmp_41_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="5012" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1228  %tmp_44_8 = fadd double %tmp_43_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="5013" st_id="63" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1230  %tmp_46_8 = fadd double %tmp_45_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="5014" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1243  %tmp_41_8_1 = fmul double %prefact_8_1, %dx_8_1

]]></Node>
<StgValue><ssdm name="tmp_41_8_1"/></StgValue>
</operation>

<operation id="5015" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1245  %tmp_43_8_1 = fmul double %prefact_8_1, %dy_8_1

]]></Node>
<StgValue><ssdm name="tmp_43_8_1"/></StgValue>
</operation>

<operation id="5016" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1247  %tmp_45_8_1 = fmul double %prefact_8_1, %dz_8_1

]]></Node>
<StgValue><ssdm name="tmp_45_8_1"/></StgValue>
</operation>

<operation id="5017" st_id="63" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1260  %prefact_8_2 = fmul double %tmp_40_8_2, %p_m_2_load

]]></Node>
<StgValue><ssdm name="prefact_8_2"/></StgValue>
</operation>

<operation id="5018" st_id="63" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1277  %tmp_40_8_3 = fdiv double -1.000000e+00, %tmp_39_8_3

]]></Node>
<StgValue><ssdm name="tmp_40_8_3"/></StgValue>
</operation>

<operation id="5019" st_id="63" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="5020" st_id="63" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="5021" st_id="63" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="5022" st_id="63" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="5023" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:42  %tmp_42_0_2 = fadd double %tmp_42_0_1, %tmp_41_0_2

]]></Node>
<StgValue><ssdm name="tmp_42_0_2"/></StgValue>
</operation>

<operation id="5024" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:44  %tmp_44_0_2 = fadd double %tmp_44_0_1, %tmp_43_0_2

]]></Node>
<StgValue><ssdm name="tmp_44_0_2"/></StgValue>
</operation>

<operation id="5025" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:46  %tmp_46_0_2 = fadd double %tmp_46_0_1, %tmp_45_0_2

]]></Node>
<StgValue><ssdm name="tmp_46_0_2"/></StgValue>
</operation>

<operation id="5026" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:63  %tmp_41_0_3 = fmul double %prefact_0_3, %dx_0_3

]]></Node>
<StgValue><ssdm name="tmp_41_0_3"/></StgValue>
</operation>

<operation id="5027" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:65  %tmp_43_0_3 = fmul double %prefact_0_3, %dy_0_3

]]></Node>
<StgValue><ssdm name="tmp_43_0_3"/></StgValue>
</operation>

<operation id="5028" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:67  %tmp_45_0_3 = fmul double %prefact_0_3, %dz_0_3

]]></Node>
<StgValue><ssdm name="tmp_45_0_3"/></StgValue>
</operation>

<operation id="5029" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:83  %p_m_4_load = load double* @p_m_4, align 16

]]></Node>
<StgValue><ssdm name="p_m_4_load"/></StgValue>
</operation>

<operation id="5030" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:84  %prefact_0_4 = fmul double %tmp_40_0_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_0_4"/></StgValue>
</operation>

<operation id="5031" st_id="64" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="5032" st_id="64" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="5033" st_id="64" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="5034" st_id="64" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="5035" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:214  %tmp_42_1_2 = fadd double %tmp_42_1, %tmp_41_1_2

]]></Node>
<StgValue><ssdm name="tmp_42_1_2"/></StgValue>
</operation>

<operation id="5036" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:216  %tmp_44_1_2 = fadd double %tmp_44_1, %tmp_43_1_2

]]></Node>
<StgValue><ssdm name="tmp_44_1_2"/></StgValue>
</operation>

<operation id="5037" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:218  %tmp_46_1_2 = fadd double %tmp_46_1, %tmp_45_1_2

]]></Node>
<StgValue><ssdm name="tmp_46_1_2"/></StgValue>
</operation>

<operation id="5038" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:231  %tmp_41_1_3 = fmul double %prefact_1_3, %dx_1_3

]]></Node>
<StgValue><ssdm name="tmp_41_1_3"/></StgValue>
</operation>

<operation id="5039" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:233  %tmp_43_1_3 = fmul double %prefact_1_3, %dy_1_3

]]></Node>
<StgValue><ssdm name="tmp_43_1_3"/></StgValue>
</operation>

<operation id="5040" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:235  %tmp_45_1_3 = fmul double %prefact_1_3, %dz_1_3

]]></Node>
<StgValue><ssdm name="tmp_45_1_3"/></StgValue>
</operation>

<operation id="5041" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:248  %prefact_1_4 = fmul double %tmp_40_1_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_1_4"/></StgValue>
</operation>

<operation id="5042" st_id="64" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="5043" st_id="64" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="5044" st_id="64" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="5045" st_id="64" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="5046" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:361  %tmp_42_2_1 = fadd double %tmp_42_2, %tmp_41_2_1

]]></Node>
<StgValue><ssdm name="tmp_42_2_1"/></StgValue>
</operation>

<operation id="5047" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:363  %tmp_44_2_1 = fadd double %tmp_44_2, %tmp_43_2_1

]]></Node>
<StgValue><ssdm name="tmp_44_2_1"/></StgValue>
</operation>

<operation id="5048" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:365  %tmp_46_2_1 = fadd double %tmp_46_2, %tmp_45_2_1

]]></Node>
<StgValue><ssdm name="tmp_46_2_1"/></StgValue>
</operation>

<operation id="5049" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:378  %tmp_41_2_3 = fmul double %prefact_2_3, %dx_2_3

]]></Node>
<StgValue><ssdm name="tmp_41_2_3"/></StgValue>
</operation>

<operation id="5050" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:380  %tmp_43_2_3 = fmul double %prefact_2_3, %dy_2_3

]]></Node>
<StgValue><ssdm name="tmp_43_2_3"/></StgValue>
</operation>

<operation id="5051" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:382  %tmp_45_2_3 = fmul double %prefact_2_3, %dz_2_3

]]></Node>
<StgValue><ssdm name="tmp_45_2_3"/></StgValue>
</operation>

<operation id="5052" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:395  %prefact_2_4 = fmul double %tmp_40_2_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_2_4"/></StgValue>
</operation>

<operation id="5053" st_id="64" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="5054" st_id="64" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="5055" st_id="64" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="5056" st_id="64" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="5057" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:508  %tmp_42_3_1 = fadd double %tmp_42_3, %tmp_41_3_1

]]></Node>
<StgValue><ssdm name="tmp_42_3_1"/></StgValue>
</operation>

<operation id="5058" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:510  %tmp_44_3_1 = fadd double %tmp_44_3, %tmp_43_3_1

]]></Node>
<StgValue><ssdm name="tmp_44_3_1"/></StgValue>
</operation>

<operation id="5059" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:512  %tmp_46_3_1 = fadd double %tmp_46_3, %tmp_45_3_1

]]></Node>
<StgValue><ssdm name="tmp_46_3_1"/></StgValue>
</operation>

<operation id="5060" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:525  %tmp_41_3_2 = fmul double %prefact_3_2, %dx_3_2

]]></Node>
<StgValue><ssdm name="tmp_41_3_2"/></StgValue>
</operation>

<operation id="5061" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:527  %tmp_43_3_2 = fmul double %prefact_3_2, %dy_3_2

]]></Node>
<StgValue><ssdm name="tmp_43_3_2"/></StgValue>
</operation>

<operation id="5062" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:529  %tmp_45_3_2 = fmul double %prefact_3_2, %dz_3_2

]]></Node>
<StgValue><ssdm name="tmp_45_3_2"/></StgValue>
</operation>

<operation id="5063" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:542  %prefact_3_4 = fmul double %tmp_40_3_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_3_4"/></StgValue>
</operation>

<operation id="5064" st_id="64" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="5065" st_id="64" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="5066" st_id="64" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="5067" st_id="64" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="5068" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:655  %tmp_42_4_1 = fadd double %tmp_42_4, %tmp_41_4_1

]]></Node>
<StgValue><ssdm name="tmp_42_4_1"/></StgValue>
</operation>

<operation id="5069" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:657  %tmp_44_4_1 = fadd double %tmp_44_4, %tmp_43_4_1

]]></Node>
<StgValue><ssdm name="tmp_44_4_1"/></StgValue>
</operation>

<operation id="5070" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:659  %tmp_46_4_1 = fadd double %tmp_46_4, %tmp_45_4_1

]]></Node>
<StgValue><ssdm name="tmp_46_4_1"/></StgValue>
</operation>

<operation id="5071" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:672  %tmp_41_4_2 = fmul double %prefact_4_2, %dx_4_2

]]></Node>
<StgValue><ssdm name="tmp_41_4_2"/></StgValue>
</operation>

<operation id="5072" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:674  %tmp_43_4_2 = fmul double %prefact_4_2, %dy_4_2

]]></Node>
<StgValue><ssdm name="tmp_43_4_2"/></StgValue>
</operation>

<operation id="5073" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:676  %tmp_45_4_2 = fmul double %prefact_4_2, %dz_4_2

]]></Node>
<StgValue><ssdm name="tmp_45_4_2"/></StgValue>
</operation>

<operation id="5074" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:689  %prefact_4_3 = fmul double %tmp_40_4_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_4_3"/></StgValue>
</operation>

<operation id="5075" st_id="64" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="5076" st_id="64" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="5077" st_id="64" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="5078" st_id="64" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="5079" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:802  %tmp_42_5_1 = fadd double %tmp_42_5, %tmp_41_5_1

]]></Node>
<StgValue><ssdm name="tmp_42_5_1"/></StgValue>
</operation>

<operation id="5080" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:804  %tmp_44_5_1 = fadd double %tmp_44_5, %tmp_43_5_1

]]></Node>
<StgValue><ssdm name="tmp_44_5_1"/></StgValue>
</operation>

<operation id="5081" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:806  %tmp_46_5_1 = fadd double %tmp_46_5, %tmp_45_5_1

]]></Node>
<StgValue><ssdm name="tmp_46_5_1"/></StgValue>
</operation>

<operation id="5082" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:819  %tmp_41_5_2 = fmul double %prefact_5_2, %dx_5_2

]]></Node>
<StgValue><ssdm name="tmp_41_5_2"/></StgValue>
</operation>

<operation id="5083" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:821  %tmp_43_5_2 = fmul double %prefact_5_2, %dy_5_2

]]></Node>
<StgValue><ssdm name="tmp_43_5_2"/></StgValue>
</operation>

<operation id="5084" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:823  %tmp_45_5_2 = fmul double %prefact_5_2, %dz_5_2

]]></Node>
<StgValue><ssdm name="tmp_45_5_2"/></StgValue>
</operation>

<operation id="5085" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:836  %prefact_5_3 = fmul double %tmp_40_5_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_5_3"/></StgValue>
</operation>

<operation id="5086" st_id="64" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="5087" st_id="64" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="5088" st_id="64" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="5089" st_id="64" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="5090" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:949  %tmp_42_6_1 = fadd double %tmp_42_6, %tmp_41_6_1

]]></Node>
<StgValue><ssdm name="tmp_42_6_1"/></StgValue>
</operation>

<operation id="5091" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:951  %tmp_44_6_1 = fadd double %tmp_44_6, %tmp_43_6_1

]]></Node>
<StgValue><ssdm name="tmp_44_6_1"/></StgValue>
</operation>

<operation id="5092" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:953  %tmp_46_6_1 = fadd double %tmp_46_6, %tmp_45_6_1

]]></Node>
<StgValue><ssdm name="tmp_46_6_1"/></StgValue>
</operation>

<operation id="5093" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:966  %tmp_41_6_2 = fmul double %prefact_6_2, %dx_6_2

]]></Node>
<StgValue><ssdm name="tmp_41_6_2"/></StgValue>
</operation>

<operation id="5094" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:968  %tmp_43_6_2 = fmul double %prefact_6_2, %dy_6_2

]]></Node>
<StgValue><ssdm name="tmp_43_6_2"/></StgValue>
</operation>

<operation id="5095" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:970  %tmp_45_6_2 = fmul double %prefact_6_2, %dz_6_2

]]></Node>
<StgValue><ssdm name="tmp_45_6_2"/></StgValue>
</operation>

<operation id="5096" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:983  %prefact_6_3 = fmul double %tmp_40_6_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_6_3"/></StgValue>
</operation>

<operation id="5097" st_id="64" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="5098" st_id="64" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="5099" st_id="64" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="5100" st_id="64" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="5101" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1096  %tmp_42_7_1 = fadd double %tmp_42_7, %tmp_41_7_1

]]></Node>
<StgValue><ssdm name="tmp_42_7_1"/></StgValue>
</operation>

<operation id="5102" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1098  %tmp_44_7_1 = fadd double %tmp_44_7, %tmp_43_7_1

]]></Node>
<StgValue><ssdm name="tmp_44_7_1"/></StgValue>
</operation>

<operation id="5103" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1100  %tmp_46_7_1 = fadd double %tmp_46_7, %tmp_45_7_1

]]></Node>
<StgValue><ssdm name="tmp_46_7_1"/></StgValue>
</operation>

<operation id="5104" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1113  %tmp_41_7_2 = fmul double %prefact_7_2, %dx_7_2

]]></Node>
<StgValue><ssdm name="tmp_41_7_2"/></StgValue>
</operation>

<operation id="5105" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1115  %tmp_43_7_2 = fmul double %prefact_7_2, %dy_7_2

]]></Node>
<StgValue><ssdm name="tmp_43_7_2"/></StgValue>
</operation>

<operation id="5106" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1117  %tmp_45_7_2 = fmul double %prefact_7_2, %dz_7_2

]]></Node>
<StgValue><ssdm name="tmp_45_7_2"/></StgValue>
</operation>

<operation id="5107" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1130  %prefact_7_3 = fmul double %tmp_40_7_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_7_3"/></StgValue>
</operation>

<operation id="5108" st_id="64" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="5109" st_id="64" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="5110" st_id="64" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="5111" st_id="64" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="5112" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1244  %tmp_42_8_1 = fadd double %tmp_42_8, %tmp_41_8_1

]]></Node>
<StgValue><ssdm name="tmp_42_8_1"/></StgValue>
</operation>

<operation id="5113" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1246  %tmp_44_8_1 = fadd double %tmp_44_8, %tmp_43_8_1

]]></Node>
<StgValue><ssdm name="tmp_44_8_1"/></StgValue>
</operation>

<operation id="5114" st_id="64" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1248  %tmp_46_8_1 = fadd double %tmp_46_8, %tmp_45_8_1

]]></Node>
<StgValue><ssdm name="tmp_46_8_1"/></StgValue>
</operation>

<operation id="5115" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1261  %tmp_41_8_2 = fmul double %prefact_8_2, %dx_8_2

]]></Node>
<StgValue><ssdm name="tmp_41_8_2"/></StgValue>
</operation>

<operation id="5116" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1263  %tmp_43_8_2 = fmul double %prefact_8_2, %dy_8_2

]]></Node>
<StgValue><ssdm name="tmp_43_8_2"/></StgValue>
</operation>

<operation id="5117" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1265  %tmp_45_8_2 = fmul double %prefact_8_2, %dz_8_2

]]></Node>
<StgValue><ssdm name="tmp_45_8_2"/></StgValue>
</operation>

<operation id="5118" st_id="64" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1278  %prefact_8_3 = fmul double %tmp_40_8_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_8_3"/></StgValue>
</operation>

<operation id="5119" st_id="64" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="5120" st_id="64" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="5121" st_id="64" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="5122" st_id="64" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="5123" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:42  %tmp_42_0_2 = fadd double %tmp_42_0_1, %tmp_41_0_2

]]></Node>
<StgValue><ssdm name="tmp_42_0_2"/></StgValue>
</operation>

<operation id="5124" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:44  %tmp_44_0_2 = fadd double %tmp_44_0_1, %tmp_43_0_2

]]></Node>
<StgValue><ssdm name="tmp_44_0_2"/></StgValue>
</operation>

<operation id="5125" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:46  %tmp_46_0_2 = fadd double %tmp_46_0_1, %tmp_45_0_2

]]></Node>
<StgValue><ssdm name="tmp_46_0_2"/></StgValue>
</operation>

<operation id="5126" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:63  %tmp_41_0_3 = fmul double %prefact_0_3, %dx_0_3

]]></Node>
<StgValue><ssdm name="tmp_41_0_3"/></StgValue>
</operation>

<operation id="5127" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:65  %tmp_43_0_3 = fmul double %prefact_0_3, %dy_0_3

]]></Node>
<StgValue><ssdm name="tmp_43_0_3"/></StgValue>
</operation>

<operation id="5128" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:67  %tmp_45_0_3 = fmul double %prefact_0_3, %dz_0_3

]]></Node>
<StgValue><ssdm name="tmp_45_0_3"/></StgValue>
</operation>

<operation id="5129" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:84  %prefact_0_4 = fmul double %tmp_40_0_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_0_4"/></StgValue>
</operation>

<operation id="5130" st_id="65" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="5131" st_id="65" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="5132" st_id="65" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="5133" st_id="65" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="5134" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:214  %tmp_42_1_2 = fadd double %tmp_42_1, %tmp_41_1_2

]]></Node>
<StgValue><ssdm name="tmp_42_1_2"/></StgValue>
</operation>

<operation id="5135" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:216  %tmp_44_1_2 = fadd double %tmp_44_1, %tmp_43_1_2

]]></Node>
<StgValue><ssdm name="tmp_44_1_2"/></StgValue>
</operation>

<operation id="5136" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:218  %tmp_46_1_2 = fadd double %tmp_46_1, %tmp_45_1_2

]]></Node>
<StgValue><ssdm name="tmp_46_1_2"/></StgValue>
</operation>

<operation id="5137" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:231  %tmp_41_1_3 = fmul double %prefact_1_3, %dx_1_3

]]></Node>
<StgValue><ssdm name="tmp_41_1_3"/></StgValue>
</operation>

<operation id="5138" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:233  %tmp_43_1_3 = fmul double %prefact_1_3, %dy_1_3

]]></Node>
<StgValue><ssdm name="tmp_43_1_3"/></StgValue>
</operation>

<operation id="5139" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:235  %tmp_45_1_3 = fmul double %prefact_1_3, %dz_1_3

]]></Node>
<StgValue><ssdm name="tmp_45_1_3"/></StgValue>
</operation>

<operation id="5140" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:248  %prefact_1_4 = fmul double %tmp_40_1_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_1_4"/></StgValue>
</operation>

<operation id="5141" st_id="65" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="5142" st_id="65" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="5143" st_id="65" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="5144" st_id="65" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="5145" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:361  %tmp_42_2_1 = fadd double %tmp_42_2, %tmp_41_2_1

]]></Node>
<StgValue><ssdm name="tmp_42_2_1"/></StgValue>
</operation>

<operation id="5146" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:363  %tmp_44_2_1 = fadd double %tmp_44_2, %tmp_43_2_1

]]></Node>
<StgValue><ssdm name="tmp_44_2_1"/></StgValue>
</operation>

<operation id="5147" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:365  %tmp_46_2_1 = fadd double %tmp_46_2, %tmp_45_2_1

]]></Node>
<StgValue><ssdm name="tmp_46_2_1"/></StgValue>
</operation>

<operation id="5148" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:378  %tmp_41_2_3 = fmul double %prefact_2_3, %dx_2_3

]]></Node>
<StgValue><ssdm name="tmp_41_2_3"/></StgValue>
</operation>

<operation id="5149" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:380  %tmp_43_2_3 = fmul double %prefact_2_3, %dy_2_3

]]></Node>
<StgValue><ssdm name="tmp_43_2_3"/></StgValue>
</operation>

<operation id="5150" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:382  %tmp_45_2_3 = fmul double %prefact_2_3, %dz_2_3

]]></Node>
<StgValue><ssdm name="tmp_45_2_3"/></StgValue>
</operation>

<operation id="5151" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:395  %prefact_2_4 = fmul double %tmp_40_2_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_2_4"/></StgValue>
</operation>

<operation id="5152" st_id="65" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="5153" st_id="65" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="5154" st_id="65" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="5155" st_id="65" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="5156" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:508  %tmp_42_3_1 = fadd double %tmp_42_3, %tmp_41_3_1

]]></Node>
<StgValue><ssdm name="tmp_42_3_1"/></StgValue>
</operation>

<operation id="5157" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:510  %tmp_44_3_1 = fadd double %tmp_44_3, %tmp_43_3_1

]]></Node>
<StgValue><ssdm name="tmp_44_3_1"/></StgValue>
</operation>

<operation id="5158" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:512  %tmp_46_3_1 = fadd double %tmp_46_3, %tmp_45_3_1

]]></Node>
<StgValue><ssdm name="tmp_46_3_1"/></StgValue>
</operation>

<operation id="5159" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:525  %tmp_41_3_2 = fmul double %prefact_3_2, %dx_3_2

]]></Node>
<StgValue><ssdm name="tmp_41_3_2"/></StgValue>
</operation>

<operation id="5160" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:527  %tmp_43_3_2 = fmul double %prefact_3_2, %dy_3_2

]]></Node>
<StgValue><ssdm name="tmp_43_3_2"/></StgValue>
</operation>

<operation id="5161" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:529  %tmp_45_3_2 = fmul double %prefact_3_2, %dz_3_2

]]></Node>
<StgValue><ssdm name="tmp_45_3_2"/></StgValue>
</operation>

<operation id="5162" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:542  %prefact_3_4 = fmul double %tmp_40_3_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_3_4"/></StgValue>
</operation>

<operation id="5163" st_id="65" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="5164" st_id="65" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="5165" st_id="65" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="5166" st_id="65" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="5167" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:655  %tmp_42_4_1 = fadd double %tmp_42_4, %tmp_41_4_1

]]></Node>
<StgValue><ssdm name="tmp_42_4_1"/></StgValue>
</operation>

<operation id="5168" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:657  %tmp_44_4_1 = fadd double %tmp_44_4, %tmp_43_4_1

]]></Node>
<StgValue><ssdm name="tmp_44_4_1"/></StgValue>
</operation>

<operation id="5169" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:659  %tmp_46_4_1 = fadd double %tmp_46_4, %tmp_45_4_1

]]></Node>
<StgValue><ssdm name="tmp_46_4_1"/></StgValue>
</operation>

<operation id="5170" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:672  %tmp_41_4_2 = fmul double %prefact_4_2, %dx_4_2

]]></Node>
<StgValue><ssdm name="tmp_41_4_2"/></StgValue>
</operation>

<operation id="5171" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:674  %tmp_43_4_2 = fmul double %prefact_4_2, %dy_4_2

]]></Node>
<StgValue><ssdm name="tmp_43_4_2"/></StgValue>
</operation>

<operation id="5172" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:676  %tmp_45_4_2 = fmul double %prefact_4_2, %dz_4_2

]]></Node>
<StgValue><ssdm name="tmp_45_4_2"/></StgValue>
</operation>

<operation id="5173" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:689  %prefact_4_3 = fmul double %tmp_40_4_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_4_3"/></StgValue>
</operation>

<operation id="5174" st_id="65" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="5175" st_id="65" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="5176" st_id="65" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="5177" st_id="65" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="5178" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:802  %tmp_42_5_1 = fadd double %tmp_42_5, %tmp_41_5_1

]]></Node>
<StgValue><ssdm name="tmp_42_5_1"/></StgValue>
</operation>

<operation id="5179" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:804  %tmp_44_5_1 = fadd double %tmp_44_5, %tmp_43_5_1

]]></Node>
<StgValue><ssdm name="tmp_44_5_1"/></StgValue>
</operation>

<operation id="5180" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:806  %tmp_46_5_1 = fadd double %tmp_46_5, %tmp_45_5_1

]]></Node>
<StgValue><ssdm name="tmp_46_5_1"/></StgValue>
</operation>

<operation id="5181" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:819  %tmp_41_5_2 = fmul double %prefact_5_2, %dx_5_2

]]></Node>
<StgValue><ssdm name="tmp_41_5_2"/></StgValue>
</operation>

<operation id="5182" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:821  %tmp_43_5_2 = fmul double %prefact_5_2, %dy_5_2

]]></Node>
<StgValue><ssdm name="tmp_43_5_2"/></StgValue>
</operation>

<operation id="5183" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:823  %tmp_45_5_2 = fmul double %prefact_5_2, %dz_5_2

]]></Node>
<StgValue><ssdm name="tmp_45_5_2"/></StgValue>
</operation>

<operation id="5184" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:836  %prefact_5_3 = fmul double %tmp_40_5_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_5_3"/></StgValue>
</operation>

<operation id="5185" st_id="65" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="5186" st_id="65" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="5187" st_id="65" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="5188" st_id="65" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="5189" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:949  %tmp_42_6_1 = fadd double %tmp_42_6, %tmp_41_6_1

]]></Node>
<StgValue><ssdm name="tmp_42_6_1"/></StgValue>
</operation>

<operation id="5190" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:951  %tmp_44_6_1 = fadd double %tmp_44_6, %tmp_43_6_1

]]></Node>
<StgValue><ssdm name="tmp_44_6_1"/></StgValue>
</operation>

<operation id="5191" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:953  %tmp_46_6_1 = fadd double %tmp_46_6, %tmp_45_6_1

]]></Node>
<StgValue><ssdm name="tmp_46_6_1"/></StgValue>
</operation>

<operation id="5192" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:966  %tmp_41_6_2 = fmul double %prefact_6_2, %dx_6_2

]]></Node>
<StgValue><ssdm name="tmp_41_6_2"/></StgValue>
</operation>

<operation id="5193" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:968  %tmp_43_6_2 = fmul double %prefact_6_2, %dy_6_2

]]></Node>
<StgValue><ssdm name="tmp_43_6_2"/></StgValue>
</operation>

<operation id="5194" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:970  %tmp_45_6_2 = fmul double %prefact_6_2, %dz_6_2

]]></Node>
<StgValue><ssdm name="tmp_45_6_2"/></StgValue>
</operation>

<operation id="5195" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:983  %prefact_6_3 = fmul double %tmp_40_6_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_6_3"/></StgValue>
</operation>

<operation id="5196" st_id="65" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="5197" st_id="65" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="5198" st_id="65" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="5199" st_id="65" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="5200" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1096  %tmp_42_7_1 = fadd double %tmp_42_7, %tmp_41_7_1

]]></Node>
<StgValue><ssdm name="tmp_42_7_1"/></StgValue>
</operation>

<operation id="5201" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1098  %tmp_44_7_1 = fadd double %tmp_44_7, %tmp_43_7_1

]]></Node>
<StgValue><ssdm name="tmp_44_7_1"/></StgValue>
</operation>

<operation id="5202" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1100  %tmp_46_7_1 = fadd double %tmp_46_7, %tmp_45_7_1

]]></Node>
<StgValue><ssdm name="tmp_46_7_1"/></StgValue>
</operation>

<operation id="5203" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1113  %tmp_41_7_2 = fmul double %prefact_7_2, %dx_7_2

]]></Node>
<StgValue><ssdm name="tmp_41_7_2"/></StgValue>
</operation>

<operation id="5204" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1115  %tmp_43_7_2 = fmul double %prefact_7_2, %dy_7_2

]]></Node>
<StgValue><ssdm name="tmp_43_7_2"/></StgValue>
</operation>

<operation id="5205" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1117  %tmp_45_7_2 = fmul double %prefact_7_2, %dz_7_2

]]></Node>
<StgValue><ssdm name="tmp_45_7_2"/></StgValue>
</operation>

<operation id="5206" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1130  %prefact_7_3 = fmul double %tmp_40_7_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_7_3"/></StgValue>
</operation>

<operation id="5207" st_id="65" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="5208" st_id="65" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="5209" st_id="65" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="5210" st_id="65" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="5211" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1244  %tmp_42_8_1 = fadd double %tmp_42_8, %tmp_41_8_1

]]></Node>
<StgValue><ssdm name="tmp_42_8_1"/></StgValue>
</operation>

<operation id="5212" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1246  %tmp_44_8_1 = fadd double %tmp_44_8, %tmp_43_8_1

]]></Node>
<StgValue><ssdm name="tmp_44_8_1"/></StgValue>
</operation>

<operation id="5213" st_id="65" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1248  %tmp_46_8_1 = fadd double %tmp_46_8, %tmp_45_8_1

]]></Node>
<StgValue><ssdm name="tmp_46_8_1"/></StgValue>
</operation>

<operation id="5214" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1261  %tmp_41_8_2 = fmul double %prefact_8_2, %dx_8_2

]]></Node>
<StgValue><ssdm name="tmp_41_8_2"/></StgValue>
</operation>

<operation id="5215" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1263  %tmp_43_8_2 = fmul double %prefact_8_2, %dy_8_2

]]></Node>
<StgValue><ssdm name="tmp_43_8_2"/></StgValue>
</operation>

<operation id="5216" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1265  %tmp_45_8_2 = fmul double %prefact_8_2, %dz_8_2

]]></Node>
<StgValue><ssdm name="tmp_45_8_2"/></StgValue>
</operation>

<operation id="5217" st_id="65" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1278  %prefact_8_3 = fmul double %tmp_40_8_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_8_3"/></StgValue>
</operation>

<operation id="5218" st_id="65" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="5219" st_id="65" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="5220" st_id="65" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="5221" st_id="65" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="5222" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:42  %tmp_42_0_2 = fadd double %tmp_42_0_1, %tmp_41_0_2

]]></Node>
<StgValue><ssdm name="tmp_42_0_2"/></StgValue>
</operation>

<operation id="5223" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:44  %tmp_44_0_2 = fadd double %tmp_44_0_1, %tmp_43_0_2

]]></Node>
<StgValue><ssdm name="tmp_44_0_2"/></StgValue>
</operation>

<operation id="5224" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:46  %tmp_46_0_2 = fadd double %tmp_46_0_1, %tmp_45_0_2

]]></Node>
<StgValue><ssdm name="tmp_46_0_2"/></StgValue>
</operation>

<operation id="5225" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:63  %tmp_41_0_3 = fmul double %prefact_0_3, %dx_0_3

]]></Node>
<StgValue><ssdm name="tmp_41_0_3"/></StgValue>
</operation>

<operation id="5226" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:65  %tmp_43_0_3 = fmul double %prefact_0_3, %dy_0_3

]]></Node>
<StgValue><ssdm name="tmp_43_0_3"/></StgValue>
</operation>

<operation id="5227" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:67  %tmp_45_0_3 = fmul double %prefact_0_3, %dz_0_3

]]></Node>
<StgValue><ssdm name="tmp_45_0_3"/></StgValue>
</operation>

<operation id="5228" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:84  %prefact_0_4 = fmul double %tmp_40_0_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_0_4"/></StgValue>
</operation>

<operation id="5229" st_id="66" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="5230" st_id="66" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="5231" st_id="66" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="5232" st_id="66" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="5233" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:214  %tmp_42_1_2 = fadd double %tmp_42_1, %tmp_41_1_2

]]></Node>
<StgValue><ssdm name="tmp_42_1_2"/></StgValue>
</operation>

<operation id="5234" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:216  %tmp_44_1_2 = fadd double %tmp_44_1, %tmp_43_1_2

]]></Node>
<StgValue><ssdm name="tmp_44_1_2"/></StgValue>
</operation>

<operation id="5235" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:218  %tmp_46_1_2 = fadd double %tmp_46_1, %tmp_45_1_2

]]></Node>
<StgValue><ssdm name="tmp_46_1_2"/></StgValue>
</operation>

<operation id="5236" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:231  %tmp_41_1_3 = fmul double %prefact_1_3, %dx_1_3

]]></Node>
<StgValue><ssdm name="tmp_41_1_3"/></StgValue>
</operation>

<operation id="5237" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:233  %tmp_43_1_3 = fmul double %prefact_1_3, %dy_1_3

]]></Node>
<StgValue><ssdm name="tmp_43_1_3"/></StgValue>
</operation>

<operation id="5238" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:235  %tmp_45_1_3 = fmul double %prefact_1_3, %dz_1_3

]]></Node>
<StgValue><ssdm name="tmp_45_1_3"/></StgValue>
</operation>

<operation id="5239" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:248  %prefact_1_4 = fmul double %tmp_40_1_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_1_4"/></StgValue>
</operation>

<operation id="5240" st_id="66" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="5241" st_id="66" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="5242" st_id="66" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="5243" st_id="66" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="5244" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:361  %tmp_42_2_1 = fadd double %tmp_42_2, %tmp_41_2_1

]]></Node>
<StgValue><ssdm name="tmp_42_2_1"/></StgValue>
</operation>

<operation id="5245" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:363  %tmp_44_2_1 = fadd double %tmp_44_2, %tmp_43_2_1

]]></Node>
<StgValue><ssdm name="tmp_44_2_1"/></StgValue>
</operation>

<operation id="5246" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:365  %tmp_46_2_1 = fadd double %tmp_46_2, %tmp_45_2_1

]]></Node>
<StgValue><ssdm name="tmp_46_2_1"/></StgValue>
</operation>

<operation id="5247" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:378  %tmp_41_2_3 = fmul double %prefact_2_3, %dx_2_3

]]></Node>
<StgValue><ssdm name="tmp_41_2_3"/></StgValue>
</operation>

<operation id="5248" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:380  %tmp_43_2_3 = fmul double %prefact_2_3, %dy_2_3

]]></Node>
<StgValue><ssdm name="tmp_43_2_3"/></StgValue>
</operation>

<operation id="5249" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:382  %tmp_45_2_3 = fmul double %prefact_2_3, %dz_2_3

]]></Node>
<StgValue><ssdm name="tmp_45_2_3"/></StgValue>
</operation>

<operation id="5250" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:395  %prefact_2_4 = fmul double %tmp_40_2_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_2_4"/></StgValue>
</operation>

<operation id="5251" st_id="66" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="5252" st_id="66" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="5253" st_id="66" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="5254" st_id="66" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="5255" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:508  %tmp_42_3_1 = fadd double %tmp_42_3, %tmp_41_3_1

]]></Node>
<StgValue><ssdm name="tmp_42_3_1"/></StgValue>
</operation>

<operation id="5256" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:510  %tmp_44_3_1 = fadd double %tmp_44_3, %tmp_43_3_1

]]></Node>
<StgValue><ssdm name="tmp_44_3_1"/></StgValue>
</operation>

<operation id="5257" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:512  %tmp_46_3_1 = fadd double %tmp_46_3, %tmp_45_3_1

]]></Node>
<StgValue><ssdm name="tmp_46_3_1"/></StgValue>
</operation>

<operation id="5258" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:525  %tmp_41_3_2 = fmul double %prefact_3_2, %dx_3_2

]]></Node>
<StgValue><ssdm name="tmp_41_3_2"/></StgValue>
</operation>

<operation id="5259" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:527  %tmp_43_3_2 = fmul double %prefact_3_2, %dy_3_2

]]></Node>
<StgValue><ssdm name="tmp_43_3_2"/></StgValue>
</operation>

<operation id="5260" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:529  %tmp_45_3_2 = fmul double %prefact_3_2, %dz_3_2

]]></Node>
<StgValue><ssdm name="tmp_45_3_2"/></StgValue>
</operation>

<operation id="5261" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:542  %prefact_3_4 = fmul double %tmp_40_3_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_3_4"/></StgValue>
</operation>

<operation id="5262" st_id="66" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="5263" st_id="66" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="5264" st_id="66" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="5265" st_id="66" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="5266" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:655  %tmp_42_4_1 = fadd double %tmp_42_4, %tmp_41_4_1

]]></Node>
<StgValue><ssdm name="tmp_42_4_1"/></StgValue>
</operation>

<operation id="5267" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:657  %tmp_44_4_1 = fadd double %tmp_44_4, %tmp_43_4_1

]]></Node>
<StgValue><ssdm name="tmp_44_4_1"/></StgValue>
</operation>

<operation id="5268" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:659  %tmp_46_4_1 = fadd double %tmp_46_4, %tmp_45_4_1

]]></Node>
<StgValue><ssdm name="tmp_46_4_1"/></StgValue>
</operation>

<operation id="5269" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:672  %tmp_41_4_2 = fmul double %prefact_4_2, %dx_4_2

]]></Node>
<StgValue><ssdm name="tmp_41_4_2"/></StgValue>
</operation>

<operation id="5270" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:674  %tmp_43_4_2 = fmul double %prefact_4_2, %dy_4_2

]]></Node>
<StgValue><ssdm name="tmp_43_4_2"/></StgValue>
</operation>

<operation id="5271" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:676  %tmp_45_4_2 = fmul double %prefact_4_2, %dz_4_2

]]></Node>
<StgValue><ssdm name="tmp_45_4_2"/></StgValue>
</operation>

<operation id="5272" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:689  %prefact_4_3 = fmul double %tmp_40_4_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_4_3"/></StgValue>
</operation>

<operation id="5273" st_id="66" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="5274" st_id="66" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="5275" st_id="66" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="5276" st_id="66" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="5277" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:802  %tmp_42_5_1 = fadd double %tmp_42_5, %tmp_41_5_1

]]></Node>
<StgValue><ssdm name="tmp_42_5_1"/></StgValue>
</operation>

<operation id="5278" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:804  %tmp_44_5_1 = fadd double %tmp_44_5, %tmp_43_5_1

]]></Node>
<StgValue><ssdm name="tmp_44_5_1"/></StgValue>
</operation>

<operation id="5279" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:806  %tmp_46_5_1 = fadd double %tmp_46_5, %tmp_45_5_1

]]></Node>
<StgValue><ssdm name="tmp_46_5_1"/></StgValue>
</operation>

<operation id="5280" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:819  %tmp_41_5_2 = fmul double %prefact_5_2, %dx_5_2

]]></Node>
<StgValue><ssdm name="tmp_41_5_2"/></StgValue>
</operation>

<operation id="5281" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:821  %tmp_43_5_2 = fmul double %prefact_5_2, %dy_5_2

]]></Node>
<StgValue><ssdm name="tmp_43_5_2"/></StgValue>
</operation>

<operation id="5282" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:823  %tmp_45_5_2 = fmul double %prefact_5_2, %dz_5_2

]]></Node>
<StgValue><ssdm name="tmp_45_5_2"/></StgValue>
</operation>

<operation id="5283" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:836  %prefact_5_3 = fmul double %tmp_40_5_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_5_3"/></StgValue>
</operation>

<operation id="5284" st_id="66" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="5285" st_id="66" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="5286" st_id="66" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="5287" st_id="66" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="5288" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:949  %tmp_42_6_1 = fadd double %tmp_42_6, %tmp_41_6_1

]]></Node>
<StgValue><ssdm name="tmp_42_6_1"/></StgValue>
</operation>

<operation id="5289" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:951  %tmp_44_6_1 = fadd double %tmp_44_6, %tmp_43_6_1

]]></Node>
<StgValue><ssdm name="tmp_44_6_1"/></StgValue>
</operation>

<operation id="5290" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:953  %tmp_46_6_1 = fadd double %tmp_46_6, %tmp_45_6_1

]]></Node>
<StgValue><ssdm name="tmp_46_6_1"/></StgValue>
</operation>

<operation id="5291" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:966  %tmp_41_6_2 = fmul double %prefact_6_2, %dx_6_2

]]></Node>
<StgValue><ssdm name="tmp_41_6_2"/></StgValue>
</operation>

<operation id="5292" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:968  %tmp_43_6_2 = fmul double %prefact_6_2, %dy_6_2

]]></Node>
<StgValue><ssdm name="tmp_43_6_2"/></StgValue>
</operation>

<operation id="5293" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:970  %tmp_45_6_2 = fmul double %prefact_6_2, %dz_6_2

]]></Node>
<StgValue><ssdm name="tmp_45_6_2"/></StgValue>
</operation>

<operation id="5294" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:983  %prefact_6_3 = fmul double %tmp_40_6_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_6_3"/></StgValue>
</operation>

<operation id="5295" st_id="66" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="5296" st_id="66" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="5297" st_id="66" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="5298" st_id="66" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="5299" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1096  %tmp_42_7_1 = fadd double %tmp_42_7, %tmp_41_7_1

]]></Node>
<StgValue><ssdm name="tmp_42_7_1"/></StgValue>
</operation>

<operation id="5300" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1098  %tmp_44_7_1 = fadd double %tmp_44_7, %tmp_43_7_1

]]></Node>
<StgValue><ssdm name="tmp_44_7_1"/></StgValue>
</operation>

<operation id="5301" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1100  %tmp_46_7_1 = fadd double %tmp_46_7, %tmp_45_7_1

]]></Node>
<StgValue><ssdm name="tmp_46_7_1"/></StgValue>
</operation>

<operation id="5302" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1113  %tmp_41_7_2 = fmul double %prefact_7_2, %dx_7_2

]]></Node>
<StgValue><ssdm name="tmp_41_7_2"/></StgValue>
</operation>

<operation id="5303" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1115  %tmp_43_7_2 = fmul double %prefact_7_2, %dy_7_2

]]></Node>
<StgValue><ssdm name="tmp_43_7_2"/></StgValue>
</operation>

<operation id="5304" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1117  %tmp_45_7_2 = fmul double %prefact_7_2, %dz_7_2

]]></Node>
<StgValue><ssdm name="tmp_45_7_2"/></StgValue>
</operation>

<operation id="5305" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1130  %prefact_7_3 = fmul double %tmp_40_7_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_7_3"/></StgValue>
</operation>

<operation id="5306" st_id="66" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="5307" st_id="66" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="5308" st_id="66" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="5309" st_id="66" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="5310" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1244  %tmp_42_8_1 = fadd double %tmp_42_8, %tmp_41_8_1

]]></Node>
<StgValue><ssdm name="tmp_42_8_1"/></StgValue>
</operation>

<operation id="5311" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1246  %tmp_44_8_1 = fadd double %tmp_44_8, %tmp_43_8_1

]]></Node>
<StgValue><ssdm name="tmp_44_8_1"/></StgValue>
</operation>

<operation id="5312" st_id="66" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1248  %tmp_46_8_1 = fadd double %tmp_46_8, %tmp_45_8_1

]]></Node>
<StgValue><ssdm name="tmp_46_8_1"/></StgValue>
</operation>

<operation id="5313" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1261  %tmp_41_8_2 = fmul double %prefact_8_2, %dx_8_2

]]></Node>
<StgValue><ssdm name="tmp_41_8_2"/></StgValue>
</operation>

<operation id="5314" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1263  %tmp_43_8_2 = fmul double %prefact_8_2, %dy_8_2

]]></Node>
<StgValue><ssdm name="tmp_43_8_2"/></StgValue>
</operation>

<operation id="5315" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1265  %tmp_45_8_2 = fmul double %prefact_8_2, %dz_8_2

]]></Node>
<StgValue><ssdm name="tmp_45_8_2"/></StgValue>
</operation>

<operation id="5316" st_id="66" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1278  %prefact_8_3 = fmul double %tmp_40_8_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_8_3"/></StgValue>
</operation>

<operation id="5317" st_id="66" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="5318" st_id="66" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="5319" st_id="66" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="5320" st_id="66" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="5321" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:42  %tmp_42_0_2 = fadd double %tmp_42_0_1, %tmp_41_0_2

]]></Node>
<StgValue><ssdm name="tmp_42_0_2"/></StgValue>
</operation>

<operation id="5322" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:44  %tmp_44_0_2 = fadd double %tmp_44_0_1, %tmp_43_0_2

]]></Node>
<StgValue><ssdm name="tmp_44_0_2"/></StgValue>
</operation>

<operation id="5323" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:46  %tmp_46_0_2 = fadd double %tmp_46_0_1, %tmp_45_0_2

]]></Node>
<StgValue><ssdm name="tmp_46_0_2"/></StgValue>
</operation>

<operation id="5324" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:63  %tmp_41_0_3 = fmul double %prefact_0_3, %dx_0_3

]]></Node>
<StgValue><ssdm name="tmp_41_0_3"/></StgValue>
</operation>

<operation id="5325" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:65  %tmp_43_0_3 = fmul double %prefact_0_3, %dy_0_3

]]></Node>
<StgValue><ssdm name="tmp_43_0_3"/></StgValue>
</operation>

<operation id="5326" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:67  %tmp_45_0_3 = fmul double %prefact_0_3, %dz_0_3

]]></Node>
<StgValue><ssdm name="tmp_45_0_3"/></StgValue>
</operation>

<operation id="5327" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:84  %prefact_0_4 = fmul double %tmp_40_0_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_0_4"/></StgValue>
</operation>

<operation id="5328" st_id="67" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:104  %tmp_40_0_5 = fdiv double -1.000000e+00, %tmp_39_0_5

]]></Node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="5329" st_id="67" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="5330" st_id="67" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="5331" st_id="67" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="5332" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:214  %tmp_42_1_2 = fadd double %tmp_42_1, %tmp_41_1_2

]]></Node>
<StgValue><ssdm name="tmp_42_1_2"/></StgValue>
</operation>

<operation id="5333" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:216  %tmp_44_1_2 = fadd double %tmp_44_1, %tmp_43_1_2

]]></Node>
<StgValue><ssdm name="tmp_44_1_2"/></StgValue>
</operation>

<operation id="5334" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:218  %tmp_46_1_2 = fadd double %tmp_46_1, %tmp_45_1_2

]]></Node>
<StgValue><ssdm name="tmp_46_1_2"/></StgValue>
</operation>

<operation id="5335" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:231  %tmp_41_1_3 = fmul double %prefact_1_3, %dx_1_3

]]></Node>
<StgValue><ssdm name="tmp_41_1_3"/></StgValue>
</operation>

<operation id="5336" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:233  %tmp_43_1_3 = fmul double %prefact_1_3, %dy_1_3

]]></Node>
<StgValue><ssdm name="tmp_43_1_3"/></StgValue>
</operation>

<operation id="5337" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:235  %tmp_45_1_3 = fmul double %prefact_1_3, %dz_1_3

]]></Node>
<StgValue><ssdm name="tmp_45_1_3"/></StgValue>
</operation>

<operation id="5338" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:248  %prefact_1_4 = fmul double %tmp_40_1_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_1_4"/></StgValue>
</operation>

<operation id="5339" st_id="67" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:265  %tmp_40_1_5 = fdiv double -1.000000e+00, %tmp_39_1_5

]]></Node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="5340" st_id="67" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="5341" st_id="67" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="5342" st_id="67" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="5343" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:361  %tmp_42_2_1 = fadd double %tmp_42_2, %tmp_41_2_1

]]></Node>
<StgValue><ssdm name="tmp_42_2_1"/></StgValue>
</operation>

<operation id="5344" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:363  %tmp_44_2_1 = fadd double %tmp_44_2, %tmp_43_2_1

]]></Node>
<StgValue><ssdm name="tmp_44_2_1"/></StgValue>
</operation>

<operation id="5345" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:365  %tmp_46_2_1 = fadd double %tmp_46_2, %tmp_45_2_1

]]></Node>
<StgValue><ssdm name="tmp_46_2_1"/></StgValue>
</operation>

<operation id="5346" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:378  %tmp_41_2_3 = fmul double %prefact_2_3, %dx_2_3

]]></Node>
<StgValue><ssdm name="tmp_41_2_3"/></StgValue>
</operation>

<operation id="5347" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:380  %tmp_43_2_3 = fmul double %prefact_2_3, %dy_2_3

]]></Node>
<StgValue><ssdm name="tmp_43_2_3"/></StgValue>
</operation>

<operation id="5348" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:382  %tmp_45_2_3 = fmul double %prefact_2_3, %dz_2_3

]]></Node>
<StgValue><ssdm name="tmp_45_2_3"/></StgValue>
</operation>

<operation id="5349" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:395  %prefact_2_4 = fmul double %tmp_40_2_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_2_4"/></StgValue>
</operation>

<operation id="5350" st_id="67" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:412  %tmp_40_2_5 = fdiv double -1.000000e+00, %tmp_39_2_5

]]></Node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="5351" st_id="67" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="5352" st_id="67" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="5353" st_id="67" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="5354" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:508  %tmp_42_3_1 = fadd double %tmp_42_3, %tmp_41_3_1

]]></Node>
<StgValue><ssdm name="tmp_42_3_1"/></StgValue>
</operation>

<operation id="5355" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:510  %tmp_44_3_1 = fadd double %tmp_44_3, %tmp_43_3_1

]]></Node>
<StgValue><ssdm name="tmp_44_3_1"/></StgValue>
</operation>

<operation id="5356" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:512  %tmp_46_3_1 = fadd double %tmp_46_3, %tmp_45_3_1

]]></Node>
<StgValue><ssdm name="tmp_46_3_1"/></StgValue>
</operation>

<operation id="5357" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:525  %tmp_41_3_2 = fmul double %prefact_3_2, %dx_3_2

]]></Node>
<StgValue><ssdm name="tmp_41_3_2"/></StgValue>
</operation>

<operation id="5358" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:527  %tmp_43_3_2 = fmul double %prefact_3_2, %dy_3_2

]]></Node>
<StgValue><ssdm name="tmp_43_3_2"/></StgValue>
</operation>

<operation id="5359" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:529  %tmp_45_3_2 = fmul double %prefact_3_2, %dz_3_2

]]></Node>
<StgValue><ssdm name="tmp_45_3_2"/></StgValue>
</operation>

<operation id="5360" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:542  %prefact_3_4 = fmul double %tmp_40_3_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_3_4"/></StgValue>
</operation>

<operation id="5361" st_id="67" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:559  %tmp_40_3_5 = fdiv double -1.000000e+00, %tmp_39_3_5

]]></Node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="5362" st_id="67" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="5363" st_id="67" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="5364" st_id="67" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="5365" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:655  %tmp_42_4_1 = fadd double %tmp_42_4, %tmp_41_4_1

]]></Node>
<StgValue><ssdm name="tmp_42_4_1"/></StgValue>
</operation>

<operation id="5366" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:657  %tmp_44_4_1 = fadd double %tmp_44_4, %tmp_43_4_1

]]></Node>
<StgValue><ssdm name="tmp_44_4_1"/></StgValue>
</operation>

<operation id="5367" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:659  %tmp_46_4_1 = fadd double %tmp_46_4, %tmp_45_4_1

]]></Node>
<StgValue><ssdm name="tmp_46_4_1"/></StgValue>
</operation>

<operation id="5368" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:672  %tmp_41_4_2 = fmul double %prefact_4_2, %dx_4_2

]]></Node>
<StgValue><ssdm name="tmp_41_4_2"/></StgValue>
</operation>

<operation id="5369" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:674  %tmp_43_4_2 = fmul double %prefact_4_2, %dy_4_2

]]></Node>
<StgValue><ssdm name="tmp_43_4_2"/></StgValue>
</operation>

<operation id="5370" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:676  %tmp_45_4_2 = fmul double %prefact_4_2, %dz_4_2

]]></Node>
<StgValue><ssdm name="tmp_45_4_2"/></StgValue>
</operation>

<operation id="5371" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:689  %prefact_4_3 = fmul double %tmp_40_4_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_4_3"/></StgValue>
</operation>

<operation id="5372" st_id="67" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:706  %tmp_40_4_5 = fdiv double -1.000000e+00, %tmp_39_4_5

]]></Node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="5373" st_id="67" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="5374" st_id="67" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="5375" st_id="67" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="5376" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:802  %tmp_42_5_1 = fadd double %tmp_42_5, %tmp_41_5_1

]]></Node>
<StgValue><ssdm name="tmp_42_5_1"/></StgValue>
</operation>

<operation id="5377" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:804  %tmp_44_5_1 = fadd double %tmp_44_5, %tmp_43_5_1

]]></Node>
<StgValue><ssdm name="tmp_44_5_1"/></StgValue>
</operation>

<operation id="5378" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:806  %tmp_46_5_1 = fadd double %tmp_46_5, %tmp_45_5_1

]]></Node>
<StgValue><ssdm name="tmp_46_5_1"/></StgValue>
</operation>

<operation id="5379" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:819  %tmp_41_5_2 = fmul double %prefact_5_2, %dx_5_2

]]></Node>
<StgValue><ssdm name="tmp_41_5_2"/></StgValue>
</operation>

<operation id="5380" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:821  %tmp_43_5_2 = fmul double %prefact_5_2, %dy_5_2

]]></Node>
<StgValue><ssdm name="tmp_43_5_2"/></StgValue>
</operation>

<operation id="5381" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:823  %tmp_45_5_2 = fmul double %prefact_5_2, %dz_5_2

]]></Node>
<StgValue><ssdm name="tmp_45_5_2"/></StgValue>
</operation>

<operation id="5382" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:836  %prefact_5_3 = fmul double %tmp_40_5_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_5_3"/></StgValue>
</operation>

<operation id="5383" st_id="67" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:853  %tmp_40_5_4 = fdiv double -1.000000e+00, %tmp_39_5_4

]]></Node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="5384" st_id="67" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="5385" st_id="67" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="5386" st_id="67" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="5387" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:949  %tmp_42_6_1 = fadd double %tmp_42_6, %tmp_41_6_1

]]></Node>
<StgValue><ssdm name="tmp_42_6_1"/></StgValue>
</operation>

<operation id="5388" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:951  %tmp_44_6_1 = fadd double %tmp_44_6, %tmp_43_6_1

]]></Node>
<StgValue><ssdm name="tmp_44_6_1"/></StgValue>
</operation>

<operation id="5389" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:953  %tmp_46_6_1 = fadd double %tmp_46_6, %tmp_45_6_1

]]></Node>
<StgValue><ssdm name="tmp_46_6_1"/></StgValue>
</operation>

<operation id="5390" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:966  %tmp_41_6_2 = fmul double %prefact_6_2, %dx_6_2

]]></Node>
<StgValue><ssdm name="tmp_41_6_2"/></StgValue>
</operation>

<operation id="5391" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:968  %tmp_43_6_2 = fmul double %prefact_6_2, %dy_6_2

]]></Node>
<StgValue><ssdm name="tmp_43_6_2"/></StgValue>
</operation>

<operation id="5392" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:970  %tmp_45_6_2 = fmul double %prefact_6_2, %dz_6_2

]]></Node>
<StgValue><ssdm name="tmp_45_6_2"/></StgValue>
</operation>

<operation id="5393" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:983  %prefact_6_3 = fmul double %tmp_40_6_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_6_3"/></StgValue>
</operation>

<operation id="5394" st_id="67" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1000  %tmp_40_6_4 = fdiv double -1.000000e+00, %tmp_39_6_4

]]></Node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="5395" st_id="67" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="5396" st_id="67" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="5397" st_id="67" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="5398" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1096  %tmp_42_7_1 = fadd double %tmp_42_7, %tmp_41_7_1

]]></Node>
<StgValue><ssdm name="tmp_42_7_1"/></StgValue>
</operation>

<operation id="5399" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1098  %tmp_44_7_1 = fadd double %tmp_44_7, %tmp_43_7_1

]]></Node>
<StgValue><ssdm name="tmp_44_7_1"/></StgValue>
</operation>

<operation id="5400" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1100  %tmp_46_7_1 = fadd double %tmp_46_7, %tmp_45_7_1

]]></Node>
<StgValue><ssdm name="tmp_46_7_1"/></StgValue>
</operation>

<operation id="5401" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1113  %tmp_41_7_2 = fmul double %prefact_7_2, %dx_7_2

]]></Node>
<StgValue><ssdm name="tmp_41_7_2"/></StgValue>
</operation>

<operation id="5402" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1115  %tmp_43_7_2 = fmul double %prefact_7_2, %dy_7_2

]]></Node>
<StgValue><ssdm name="tmp_43_7_2"/></StgValue>
</operation>

<operation id="5403" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1117  %tmp_45_7_2 = fmul double %prefact_7_2, %dz_7_2

]]></Node>
<StgValue><ssdm name="tmp_45_7_2"/></StgValue>
</operation>

<operation id="5404" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1130  %prefact_7_3 = fmul double %tmp_40_7_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_7_3"/></StgValue>
</operation>

<operation id="5405" st_id="67" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1147  %tmp_40_7_4 = fdiv double -1.000000e+00, %tmp_39_7_4

]]></Node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="5406" st_id="67" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="5407" st_id="67" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="5408" st_id="67" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="5409" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1244  %tmp_42_8_1 = fadd double %tmp_42_8, %tmp_41_8_1

]]></Node>
<StgValue><ssdm name="tmp_42_8_1"/></StgValue>
</operation>

<operation id="5410" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1246  %tmp_44_8_1 = fadd double %tmp_44_8, %tmp_43_8_1

]]></Node>
<StgValue><ssdm name="tmp_44_8_1"/></StgValue>
</operation>

<operation id="5411" st_id="67" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1248  %tmp_46_8_1 = fadd double %tmp_46_8, %tmp_45_8_1

]]></Node>
<StgValue><ssdm name="tmp_46_8_1"/></StgValue>
</operation>

<operation id="5412" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1261  %tmp_41_8_2 = fmul double %prefact_8_2, %dx_8_2

]]></Node>
<StgValue><ssdm name="tmp_41_8_2"/></StgValue>
</operation>

<operation id="5413" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1263  %tmp_43_8_2 = fmul double %prefact_8_2, %dy_8_2

]]></Node>
<StgValue><ssdm name="tmp_43_8_2"/></StgValue>
</operation>

<operation id="5414" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1265  %tmp_45_8_2 = fmul double %prefact_8_2, %dz_8_2

]]></Node>
<StgValue><ssdm name="tmp_45_8_2"/></StgValue>
</operation>

<operation id="5415" st_id="67" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1278  %prefact_8_3 = fmul double %tmp_40_8_3, %p_m_3_load

]]></Node>
<StgValue><ssdm name="prefact_8_3"/></StgValue>
</operation>

<operation id="5416" st_id="67" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1295  %tmp_40_8_4 = fdiv double -1.000000e+00, %tmp_39_8_4

]]></Node>
<StgValue><ssdm name="tmp_40_8_4"/></StgValue>
</operation>

<operation id="5417" st_id="67" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="5418" st_id="67" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="5419" st_id="67" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="5420" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:64  %tmp_42_0_3 = fadd double %tmp_42_0_2, %tmp_41_0_3

]]></Node>
<StgValue><ssdm name="tmp_42_0_3"/></StgValue>
</operation>

<operation id="5421" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:66  %tmp_44_0_3 = fadd double %tmp_44_0_2, %tmp_43_0_3

]]></Node>
<StgValue><ssdm name="tmp_44_0_3"/></StgValue>
</operation>

<operation id="5422" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:68  %tmp_46_0_3 = fadd double %tmp_46_0_2, %tmp_45_0_3

]]></Node>
<StgValue><ssdm name="tmp_46_0_3"/></StgValue>
</operation>

<operation id="5423" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:85  %tmp_41_0_4 = fmul double %prefact_0_4, %dx_0_4

]]></Node>
<StgValue><ssdm name="tmp_41_0_4"/></StgValue>
</operation>

<operation id="5424" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:87  %tmp_43_0_4 = fmul double %prefact_0_4, %dy_0_4

]]></Node>
<StgValue><ssdm name="tmp_43_0_4"/></StgValue>
</operation>

<operation id="5425" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:89  %tmp_45_0_4 = fmul double %prefact_0_4, %dz_0_4

]]></Node>
<StgValue><ssdm name="tmp_45_0_4"/></StgValue>
</operation>

<operation id="5426" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:105  %p_m_5_load = load double* @p_m_5, align 8

]]></Node>
<StgValue><ssdm name="p_m_5_load"/></StgValue>
</operation>

<operation id="5427" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:106  %prefact_0_5 = fmul double %tmp_40_0_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_0_5"/></StgValue>
</operation>

<operation id="5428" st_id="68" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="5429" st_id="68" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="5430" st_id="68" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="5431" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:232  %tmp_42_1_3 = fadd double %tmp_42_1_2, %tmp_41_1_3

]]></Node>
<StgValue><ssdm name="tmp_42_1_3"/></StgValue>
</operation>

<operation id="5432" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:234  %tmp_44_1_3 = fadd double %tmp_44_1_2, %tmp_43_1_3

]]></Node>
<StgValue><ssdm name="tmp_44_1_3"/></StgValue>
</operation>

<operation id="5433" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:236  %tmp_46_1_3 = fadd double %tmp_46_1_2, %tmp_45_1_3

]]></Node>
<StgValue><ssdm name="tmp_46_1_3"/></StgValue>
</operation>

<operation id="5434" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:249  %tmp_41_1_4 = fmul double %prefact_1_4, %dx_1_4

]]></Node>
<StgValue><ssdm name="tmp_41_1_4"/></StgValue>
</operation>

<operation id="5435" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:251  %tmp_43_1_4 = fmul double %prefact_1_4, %dy_1_4

]]></Node>
<StgValue><ssdm name="tmp_43_1_4"/></StgValue>
</operation>

<operation id="5436" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:253  %tmp_45_1_4 = fmul double %prefact_1_4, %dz_1_4

]]></Node>
<StgValue><ssdm name="tmp_45_1_4"/></StgValue>
</operation>

<operation id="5437" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:266  %prefact_1_5 = fmul double %tmp_40_1_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_1_5"/></StgValue>
</operation>

<operation id="5438" st_id="68" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="5439" st_id="68" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="5440" st_id="68" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="5441" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:379  %tmp_42_2_3 = fadd double %tmp_42_2_1, %tmp_41_2_3

]]></Node>
<StgValue><ssdm name="tmp_42_2_3"/></StgValue>
</operation>

<operation id="5442" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:381  %tmp_44_2_3 = fadd double %tmp_44_2_1, %tmp_43_2_3

]]></Node>
<StgValue><ssdm name="tmp_44_2_3"/></StgValue>
</operation>

<operation id="5443" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:383  %tmp_46_2_3 = fadd double %tmp_46_2_1, %tmp_45_2_3

]]></Node>
<StgValue><ssdm name="tmp_46_2_3"/></StgValue>
</operation>

<operation id="5444" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:396  %tmp_41_2_4 = fmul double %prefact_2_4, %dx_2_4

]]></Node>
<StgValue><ssdm name="tmp_41_2_4"/></StgValue>
</operation>

<operation id="5445" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:398  %tmp_43_2_4 = fmul double %prefact_2_4, %dy_2_4

]]></Node>
<StgValue><ssdm name="tmp_43_2_4"/></StgValue>
</operation>

<operation id="5446" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:400  %tmp_45_2_4 = fmul double %prefact_2_4, %dz_2_4

]]></Node>
<StgValue><ssdm name="tmp_45_2_4"/></StgValue>
</operation>

<operation id="5447" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:413  %prefact_2_5 = fmul double %tmp_40_2_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_2_5"/></StgValue>
</operation>

<operation id="5448" st_id="68" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="5449" st_id="68" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="5450" st_id="68" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="5451" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:526  %tmp_42_3_2 = fadd double %tmp_42_3_1, %tmp_41_3_2

]]></Node>
<StgValue><ssdm name="tmp_42_3_2"/></StgValue>
</operation>

<operation id="5452" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:528  %tmp_44_3_2 = fadd double %tmp_44_3_1, %tmp_43_3_2

]]></Node>
<StgValue><ssdm name="tmp_44_3_2"/></StgValue>
</operation>

<operation id="5453" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:530  %tmp_46_3_2 = fadd double %tmp_46_3_1, %tmp_45_3_2

]]></Node>
<StgValue><ssdm name="tmp_46_3_2"/></StgValue>
</operation>

<operation id="5454" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:543  %tmp_41_3_4 = fmul double %prefact_3_4, %dx_3_4

]]></Node>
<StgValue><ssdm name="tmp_41_3_4"/></StgValue>
</operation>

<operation id="5455" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:545  %tmp_43_3_4 = fmul double %prefact_3_4, %dy_3_4

]]></Node>
<StgValue><ssdm name="tmp_43_3_4"/></StgValue>
</operation>

<operation id="5456" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:547  %tmp_45_3_4 = fmul double %prefact_3_4, %dz_3_4

]]></Node>
<StgValue><ssdm name="tmp_45_3_4"/></StgValue>
</operation>

<operation id="5457" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:560  %prefact_3_5 = fmul double %tmp_40_3_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_3_5"/></StgValue>
</operation>

<operation id="5458" st_id="68" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="5459" st_id="68" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="5460" st_id="68" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="5461" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:673  %tmp_42_4_2 = fadd double %tmp_42_4_1, %tmp_41_4_2

]]></Node>
<StgValue><ssdm name="tmp_42_4_2"/></StgValue>
</operation>

<operation id="5462" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:675  %tmp_44_4_2 = fadd double %tmp_44_4_1, %tmp_43_4_2

]]></Node>
<StgValue><ssdm name="tmp_44_4_2"/></StgValue>
</operation>

<operation id="5463" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:677  %tmp_46_4_2 = fadd double %tmp_46_4_1, %tmp_45_4_2

]]></Node>
<StgValue><ssdm name="tmp_46_4_2"/></StgValue>
</operation>

<operation id="5464" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:690  %tmp_41_4_3 = fmul double %prefact_4_3, %dx_4_3

]]></Node>
<StgValue><ssdm name="tmp_41_4_3"/></StgValue>
</operation>

<operation id="5465" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:692  %tmp_43_4_3 = fmul double %prefact_4_3, %dy_4_3

]]></Node>
<StgValue><ssdm name="tmp_43_4_3"/></StgValue>
</operation>

<operation id="5466" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:694  %tmp_45_4_3 = fmul double %prefact_4_3, %dz_4_3

]]></Node>
<StgValue><ssdm name="tmp_45_4_3"/></StgValue>
</operation>

<operation id="5467" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:707  %prefact_4_5 = fmul double %tmp_40_4_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_4_5"/></StgValue>
</operation>

<operation id="5468" st_id="68" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="5469" st_id="68" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="5470" st_id="68" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="5471" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:820  %tmp_42_5_2 = fadd double %tmp_42_5_1, %tmp_41_5_2

]]></Node>
<StgValue><ssdm name="tmp_42_5_2"/></StgValue>
</operation>

<operation id="5472" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:822  %tmp_44_5_2 = fadd double %tmp_44_5_1, %tmp_43_5_2

]]></Node>
<StgValue><ssdm name="tmp_44_5_2"/></StgValue>
</operation>

<operation id="5473" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:824  %tmp_46_5_2 = fadd double %tmp_46_5_1, %tmp_45_5_2

]]></Node>
<StgValue><ssdm name="tmp_46_5_2"/></StgValue>
</operation>

<operation id="5474" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:837  %tmp_41_5_3 = fmul double %prefact_5_3, %dx_5_3

]]></Node>
<StgValue><ssdm name="tmp_41_5_3"/></StgValue>
</operation>

<operation id="5475" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:839  %tmp_43_5_3 = fmul double %prefact_5_3, %dy_5_3

]]></Node>
<StgValue><ssdm name="tmp_43_5_3"/></StgValue>
</operation>

<operation id="5476" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:841  %tmp_45_5_3 = fmul double %prefact_5_3, %dz_5_3

]]></Node>
<StgValue><ssdm name="tmp_45_5_3"/></StgValue>
</operation>

<operation id="5477" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:854  %prefact_5_4 = fmul double %tmp_40_5_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_5_4"/></StgValue>
</operation>

<operation id="5478" st_id="68" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="5479" st_id="68" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="5480" st_id="68" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="5481" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:967  %tmp_42_6_2 = fadd double %tmp_42_6_1, %tmp_41_6_2

]]></Node>
<StgValue><ssdm name="tmp_42_6_2"/></StgValue>
</operation>

<operation id="5482" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:969  %tmp_44_6_2 = fadd double %tmp_44_6_1, %tmp_43_6_2

]]></Node>
<StgValue><ssdm name="tmp_44_6_2"/></StgValue>
</operation>

<operation id="5483" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:971  %tmp_46_6_2 = fadd double %tmp_46_6_1, %tmp_45_6_2

]]></Node>
<StgValue><ssdm name="tmp_46_6_2"/></StgValue>
</operation>

<operation id="5484" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:984  %tmp_41_6_3 = fmul double %prefact_6_3, %dx_6_3

]]></Node>
<StgValue><ssdm name="tmp_41_6_3"/></StgValue>
</operation>

<operation id="5485" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:986  %tmp_43_6_3 = fmul double %prefact_6_3, %dy_6_3

]]></Node>
<StgValue><ssdm name="tmp_43_6_3"/></StgValue>
</operation>

<operation id="5486" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:988  %tmp_45_6_3 = fmul double %prefact_6_3, %dz_6_3

]]></Node>
<StgValue><ssdm name="tmp_45_6_3"/></StgValue>
</operation>

<operation id="5487" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1001  %prefact_6_4 = fmul double %tmp_40_6_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_6_4"/></StgValue>
</operation>

<operation id="5488" st_id="68" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="5489" st_id="68" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="5490" st_id="68" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="5491" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1114  %tmp_42_7_2 = fadd double %tmp_42_7_1, %tmp_41_7_2

]]></Node>
<StgValue><ssdm name="tmp_42_7_2"/></StgValue>
</operation>

<operation id="5492" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1116  %tmp_44_7_2 = fadd double %tmp_44_7_1, %tmp_43_7_2

]]></Node>
<StgValue><ssdm name="tmp_44_7_2"/></StgValue>
</operation>

<operation id="5493" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1118  %tmp_46_7_2 = fadd double %tmp_46_7_1, %tmp_45_7_2

]]></Node>
<StgValue><ssdm name="tmp_46_7_2"/></StgValue>
</operation>

<operation id="5494" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1131  %tmp_41_7_3 = fmul double %prefact_7_3, %dx_7_3

]]></Node>
<StgValue><ssdm name="tmp_41_7_3"/></StgValue>
</operation>

<operation id="5495" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1133  %tmp_43_7_3 = fmul double %prefact_7_3, %dy_7_3

]]></Node>
<StgValue><ssdm name="tmp_43_7_3"/></StgValue>
</operation>

<operation id="5496" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1135  %tmp_45_7_3 = fmul double %prefact_7_3, %dz_7_3

]]></Node>
<StgValue><ssdm name="tmp_45_7_3"/></StgValue>
</operation>

<operation id="5497" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1148  %prefact_7_4 = fmul double %tmp_40_7_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_7_4"/></StgValue>
</operation>

<operation id="5498" st_id="68" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="5499" st_id="68" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="5500" st_id="68" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="5501" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1262  %tmp_42_8_2 = fadd double %tmp_42_8_1, %tmp_41_8_2

]]></Node>
<StgValue><ssdm name="tmp_42_8_2"/></StgValue>
</operation>

<operation id="5502" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1264  %tmp_44_8_2 = fadd double %tmp_44_8_1, %tmp_43_8_2

]]></Node>
<StgValue><ssdm name="tmp_44_8_2"/></StgValue>
</operation>

<operation id="5503" st_id="68" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1266  %tmp_46_8_2 = fadd double %tmp_46_8_1, %tmp_45_8_2

]]></Node>
<StgValue><ssdm name="tmp_46_8_2"/></StgValue>
</operation>

<operation id="5504" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1279  %tmp_41_8_3 = fmul double %prefact_8_3, %dx_8_3

]]></Node>
<StgValue><ssdm name="tmp_41_8_3"/></StgValue>
</operation>

<operation id="5505" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1281  %tmp_43_8_3 = fmul double %prefact_8_3, %dy_8_3

]]></Node>
<StgValue><ssdm name="tmp_43_8_3"/></StgValue>
</operation>

<operation id="5506" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1283  %tmp_45_8_3 = fmul double %prefact_8_3, %dz_8_3

]]></Node>
<StgValue><ssdm name="tmp_45_8_3"/></StgValue>
</operation>

<operation id="5507" st_id="68" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1296  %prefact_8_4 = fmul double %tmp_40_8_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_8_4"/></StgValue>
</operation>

<operation id="5508" st_id="68" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="5509" st_id="68" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="5510" st_id="68" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="5511" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:64  %tmp_42_0_3 = fadd double %tmp_42_0_2, %tmp_41_0_3

]]></Node>
<StgValue><ssdm name="tmp_42_0_3"/></StgValue>
</operation>

<operation id="5512" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:66  %tmp_44_0_3 = fadd double %tmp_44_0_2, %tmp_43_0_3

]]></Node>
<StgValue><ssdm name="tmp_44_0_3"/></StgValue>
</operation>

<operation id="5513" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:68  %tmp_46_0_3 = fadd double %tmp_46_0_2, %tmp_45_0_3

]]></Node>
<StgValue><ssdm name="tmp_46_0_3"/></StgValue>
</operation>

<operation id="5514" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:85  %tmp_41_0_4 = fmul double %prefact_0_4, %dx_0_4

]]></Node>
<StgValue><ssdm name="tmp_41_0_4"/></StgValue>
</operation>

<operation id="5515" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:87  %tmp_43_0_4 = fmul double %prefact_0_4, %dy_0_4

]]></Node>
<StgValue><ssdm name="tmp_43_0_4"/></StgValue>
</operation>

<operation id="5516" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:89  %tmp_45_0_4 = fmul double %prefact_0_4, %dz_0_4

]]></Node>
<StgValue><ssdm name="tmp_45_0_4"/></StgValue>
</operation>

<operation id="5517" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:106  %prefact_0_5 = fmul double %tmp_40_0_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_0_5"/></StgValue>
</operation>

<operation id="5518" st_id="69" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="5519" st_id="69" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="5520" st_id="69" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="5521" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:232  %tmp_42_1_3 = fadd double %tmp_42_1_2, %tmp_41_1_3

]]></Node>
<StgValue><ssdm name="tmp_42_1_3"/></StgValue>
</operation>

<operation id="5522" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:234  %tmp_44_1_3 = fadd double %tmp_44_1_2, %tmp_43_1_3

]]></Node>
<StgValue><ssdm name="tmp_44_1_3"/></StgValue>
</operation>

<operation id="5523" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:236  %tmp_46_1_3 = fadd double %tmp_46_1_2, %tmp_45_1_3

]]></Node>
<StgValue><ssdm name="tmp_46_1_3"/></StgValue>
</operation>

<operation id="5524" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:249  %tmp_41_1_4 = fmul double %prefact_1_4, %dx_1_4

]]></Node>
<StgValue><ssdm name="tmp_41_1_4"/></StgValue>
</operation>

<operation id="5525" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:251  %tmp_43_1_4 = fmul double %prefact_1_4, %dy_1_4

]]></Node>
<StgValue><ssdm name="tmp_43_1_4"/></StgValue>
</operation>

<operation id="5526" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:253  %tmp_45_1_4 = fmul double %prefact_1_4, %dz_1_4

]]></Node>
<StgValue><ssdm name="tmp_45_1_4"/></StgValue>
</operation>

<operation id="5527" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:266  %prefact_1_5 = fmul double %tmp_40_1_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_1_5"/></StgValue>
</operation>

<operation id="5528" st_id="69" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="5529" st_id="69" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="5530" st_id="69" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="5531" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:379  %tmp_42_2_3 = fadd double %tmp_42_2_1, %tmp_41_2_3

]]></Node>
<StgValue><ssdm name="tmp_42_2_3"/></StgValue>
</operation>

<operation id="5532" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:381  %tmp_44_2_3 = fadd double %tmp_44_2_1, %tmp_43_2_3

]]></Node>
<StgValue><ssdm name="tmp_44_2_3"/></StgValue>
</operation>

<operation id="5533" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:383  %tmp_46_2_3 = fadd double %tmp_46_2_1, %tmp_45_2_3

]]></Node>
<StgValue><ssdm name="tmp_46_2_3"/></StgValue>
</operation>

<operation id="5534" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:396  %tmp_41_2_4 = fmul double %prefact_2_4, %dx_2_4

]]></Node>
<StgValue><ssdm name="tmp_41_2_4"/></StgValue>
</operation>

<operation id="5535" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:398  %tmp_43_2_4 = fmul double %prefact_2_4, %dy_2_4

]]></Node>
<StgValue><ssdm name="tmp_43_2_4"/></StgValue>
</operation>

<operation id="5536" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:400  %tmp_45_2_4 = fmul double %prefact_2_4, %dz_2_4

]]></Node>
<StgValue><ssdm name="tmp_45_2_4"/></StgValue>
</operation>

<operation id="5537" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:413  %prefact_2_5 = fmul double %tmp_40_2_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_2_5"/></StgValue>
</operation>

<operation id="5538" st_id="69" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="5539" st_id="69" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="5540" st_id="69" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="5541" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:526  %tmp_42_3_2 = fadd double %tmp_42_3_1, %tmp_41_3_2

]]></Node>
<StgValue><ssdm name="tmp_42_3_2"/></StgValue>
</operation>

<operation id="5542" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:528  %tmp_44_3_2 = fadd double %tmp_44_3_1, %tmp_43_3_2

]]></Node>
<StgValue><ssdm name="tmp_44_3_2"/></StgValue>
</operation>

<operation id="5543" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:530  %tmp_46_3_2 = fadd double %tmp_46_3_1, %tmp_45_3_2

]]></Node>
<StgValue><ssdm name="tmp_46_3_2"/></StgValue>
</operation>

<operation id="5544" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:543  %tmp_41_3_4 = fmul double %prefact_3_4, %dx_3_4

]]></Node>
<StgValue><ssdm name="tmp_41_3_4"/></StgValue>
</operation>

<operation id="5545" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:545  %tmp_43_3_4 = fmul double %prefact_3_4, %dy_3_4

]]></Node>
<StgValue><ssdm name="tmp_43_3_4"/></StgValue>
</operation>

<operation id="5546" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:547  %tmp_45_3_4 = fmul double %prefact_3_4, %dz_3_4

]]></Node>
<StgValue><ssdm name="tmp_45_3_4"/></StgValue>
</operation>

<operation id="5547" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:560  %prefact_3_5 = fmul double %tmp_40_3_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_3_5"/></StgValue>
</operation>

<operation id="5548" st_id="69" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="5549" st_id="69" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="5550" st_id="69" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="5551" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:673  %tmp_42_4_2 = fadd double %tmp_42_4_1, %tmp_41_4_2

]]></Node>
<StgValue><ssdm name="tmp_42_4_2"/></StgValue>
</operation>

<operation id="5552" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:675  %tmp_44_4_2 = fadd double %tmp_44_4_1, %tmp_43_4_2

]]></Node>
<StgValue><ssdm name="tmp_44_4_2"/></StgValue>
</operation>

<operation id="5553" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:677  %tmp_46_4_2 = fadd double %tmp_46_4_1, %tmp_45_4_2

]]></Node>
<StgValue><ssdm name="tmp_46_4_2"/></StgValue>
</operation>

<operation id="5554" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:690  %tmp_41_4_3 = fmul double %prefact_4_3, %dx_4_3

]]></Node>
<StgValue><ssdm name="tmp_41_4_3"/></StgValue>
</operation>

<operation id="5555" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:692  %tmp_43_4_3 = fmul double %prefact_4_3, %dy_4_3

]]></Node>
<StgValue><ssdm name="tmp_43_4_3"/></StgValue>
</operation>

<operation id="5556" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:694  %tmp_45_4_3 = fmul double %prefact_4_3, %dz_4_3

]]></Node>
<StgValue><ssdm name="tmp_45_4_3"/></StgValue>
</operation>

<operation id="5557" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:707  %prefact_4_5 = fmul double %tmp_40_4_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_4_5"/></StgValue>
</operation>

<operation id="5558" st_id="69" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="5559" st_id="69" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="5560" st_id="69" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="5561" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:820  %tmp_42_5_2 = fadd double %tmp_42_5_1, %tmp_41_5_2

]]></Node>
<StgValue><ssdm name="tmp_42_5_2"/></StgValue>
</operation>

<operation id="5562" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:822  %tmp_44_5_2 = fadd double %tmp_44_5_1, %tmp_43_5_2

]]></Node>
<StgValue><ssdm name="tmp_44_5_2"/></StgValue>
</operation>

<operation id="5563" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:824  %tmp_46_5_2 = fadd double %tmp_46_5_1, %tmp_45_5_2

]]></Node>
<StgValue><ssdm name="tmp_46_5_2"/></StgValue>
</operation>

<operation id="5564" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:837  %tmp_41_5_3 = fmul double %prefact_5_3, %dx_5_3

]]></Node>
<StgValue><ssdm name="tmp_41_5_3"/></StgValue>
</operation>

<operation id="5565" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:839  %tmp_43_5_3 = fmul double %prefact_5_3, %dy_5_3

]]></Node>
<StgValue><ssdm name="tmp_43_5_3"/></StgValue>
</operation>

<operation id="5566" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:841  %tmp_45_5_3 = fmul double %prefact_5_3, %dz_5_3

]]></Node>
<StgValue><ssdm name="tmp_45_5_3"/></StgValue>
</operation>

<operation id="5567" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:854  %prefact_5_4 = fmul double %tmp_40_5_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_5_4"/></StgValue>
</operation>

<operation id="5568" st_id="69" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="5569" st_id="69" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="5570" st_id="69" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="5571" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:967  %tmp_42_6_2 = fadd double %tmp_42_6_1, %tmp_41_6_2

]]></Node>
<StgValue><ssdm name="tmp_42_6_2"/></StgValue>
</operation>

<operation id="5572" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:969  %tmp_44_6_2 = fadd double %tmp_44_6_1, %tmp_43_6_2

]]></Node>
<StgValue><ssdm name="tmp_44_6_2"/></StgValue>
</operation>

<operation id="5573" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:971  %tmp_46_6_2 = fadd double %tmp_46_6_1, %tmp_45_6_2

]]></Node>
<StgValue><ssdm name="tmp_46_6_2"/></StgValue>
</operation>

<operation id="5574" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:984  %tmp_41_6_3 = fmul double %prefact_6_3, %dx_6_3

]]></Node>
<StgValue><ssdm name="tmp_41_6_3"/></StgValue>
</operation>

<operation id="5575" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:986  %tmp_43_6_3 = fmul double %prefact_6_3, %dy_6_3

]]></Node>
<StgValue><ssdm name="tmp_43_6_3"/></StgValue>
</operation>

<operation id="5576" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:988  %tmp_45_6_3 = fmul double %prefact_6_3, %dz_6_3

]]></Node>
<StgValue><ssdm name="tmp_45_6_3"/></StgValue>
</operation>

<operation id="5577" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1001  %prefact_6_4 = fmul double %tmp_40_6_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_6_4"/></StgValue>
</operation>

<operation id="5578" st_id="69" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="5579" st_id="69" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="5580" st_id="69" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="5581" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1114  %tmp_42_7_2 = fadd double %tmp_42_7_1, %tmp_41_7_2

]]></Node>
<StgValue><ssdm name="tmp_42_7_2"/></StgValue>
</operation>

<operation id="5582" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1116  %tmp_44_7_2 = fadd double %tmp_44_7_1, %tmp_43_7_2

]]></Node>
<StgValue><ssdm name="tmp_44_7_2"/></StgValue>
</operation>

<operation id="5583" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1118  %tmp_46_7_2 = fadd double %tmp_46_7_1, %tmp_45_7_2

]]></Node>
<StgValue><ssdm name="tmp_46_7_2"/></StgValue>
</operation>

<operation id="5584" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1131  %tmp_41_7_3 = fmul double %prefact_7_3, %dx_7_3

]]></Node>
<StgValue><ssdm name="tmp_41_7_3"/></StgValue>
</operation>

<operation id="5585" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1133  %tmp_43_7_3 = fmul double %prefact_7_3, %dy_7_3

]]></Node>
<StgValue><ssdm name="tmp_43_7_3"/></StgValue>
</operation>

<operation id="5586" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1135  %tmp_45_7_3 = fmul double %prefact_7_3, %dz_7_3

]]></Node>
<StgValue><ssdm name="tmp_45_7_3"/></StgValue>
</operation>

<operation id="5587" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1148  %prefact_7_4 = fmul double %tmp_40_7_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_7_4"/></StgValue>
</operation>

<operation id="5588" st_id="69" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="5589" st_id="69" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="5590" st_id="69" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="5591" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1262  %tmp_42_8_2 = fadd double %tmp_42_8_1, %tmp_41_8_2

]]></Node>
<StgValue><ssdm name="tmp_42_8_2"/></StgValue>
</operation>

<operation id="5592" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1264  %tmp_44_8_2 = fadd double %tmp_44_8_1, %tmp_43_8_2

]]></Node>
<StgValue><ssdm name="tmp_44_8_2"/></StgValue>
</operation>

<operation id="5593" st_id="69" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1266  %tmp_46_8_2 = fadd double %tmp_46_8_1, %tmp_45_8_2

]]></Node>
<StgValue><ssdm name="tmp_46_8_2"/></StgValue>
</operation>

<operation id="5594" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1279  %tmp_41_8_3 = fmul double %prefact_8_3, %dx_8_3

]]></Node>
<StgValue><ssdm name="tmp_41_8_3"/></StgValue>
</operation>

<operation id="5595" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1281  %tmp_43_8_3 = fmul double %prefact_8_3, %dy_8_3

]]></Node>
<StgValue><ssdm name="tmp_43_8_3"/></StgValue>
</operation>

<operation id="5596" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1283  %tmp_45_8_3 = fmul double %prefact_8_3, %dz_8_3

]]></Node>
<StgValue><ssdm name="tmp_45_8_3"/></StgValue>
</operation>

<operation id="5597" st_id="69" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1296  %prefact_8_4 = fmul double %tmp_40_8_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_8_4"/></StgValue>
</operation>

<operation id="5598" st_id="69" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="5599" st_id="69" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="5600" st_id="69" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="5601" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:64  %tmp_42_0_3 = fadd double %tmp_42_0_2, %tmp_41_0_3

]]></Node>
<StgValue><ssdm name="tmp_42_0_3"/></StgValue>
</operation>

<operation id="5602" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:66  %tmp_44_0_3 = fadd double %tmp_44_0_2, %tmp_43_0_3

]]></Node>
<StgValue><ssdm name="tmp_44_0_3"/></StgValue>
</operation>

<operation id="5603" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:68  %tmp_46_0_3 = fadd double %tmp_46_0_2, %tmp_45_0_3

]]></Node>
<StgValue><ssdm name="tmp_46_0_3"/></StgValue>
</operation>

<operation id="5604" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:85  %tmp_41_0_4 = fmul double %prefact_0_4, %dx_0_4

]]></Node>
<StgValue><ssdm name="tmp_41_0_4"/></StgValue>
</operation>

<operation id="5605" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:87  %tmp_43_0_4 = fmul double %prefact_0_4, %dy_0_4

]]></Node>
<StgValue><ssdm name="tmp_43_0_4"/></StgValue>
</operation>

<operation id="5606" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:89  %tmp_45_0_4 = fmul double %prefact_0_4, %dz_0_4

]]></Node>
<StgValue><ssdm name="tmp_45_0_4"/></StgValue>
</operation>

<operation id="5607" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:106  %prefact_0_5 = fmul double %tmp_40_0_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_0_5"/></StgValue>
</operation>

<operation id="5608" st_id="70" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="5609" st_id="70" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="5610" st_id="70" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="5611" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:232  %tmp_42_1_3 = fadd double %tmp_42_1_2, %tmp_41_1_3

]]></Node>
<StgValue><ssdm name="tmp_42_1_3"/></StgValue>
</operation>

<operation id="5612" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:234  %tmp_44_1_3 = fadd double %tmp_44_1_2, %tmp_43_1_3

]]></Node>
<StgValue><ssdm name="tmp_44_1_3"/></StgValue>
</operation>

<operation id="5613" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:236  %tmp_46_1_3 = fadd double %tmp_46_1_2, %tmp_45_1_3

]]></Node>
<StgValue><ssdm name="tmp_46_1_3"/></StgValue>
</operation>

<operation id="5614" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:249  %tmp_41_1_4 = fmul double %prefact_1_4, %dx_1_4

]]></Node>
<StgValue><ssdm name="tmp_41_1_4"/></StgValue>
</operation>

<operation id="5615" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:251  %tmp_43_1_4 = fmul double %prefact_1_4, %dy_1_4

]]></Node>
<StgValue><ssdm name="tmp_43_1_4"/></StgValue>
</operation>

<operation id="5616" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:253  %tmp_45_1_4 = fmul double %prefact_1_4, %dz_1_4

]]></Node>
<StgValue><ssdm name="tmp_45_1_4"/></StgValue>
</operation>

<operation id="5617" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:266  %prefact_1_5 = fmul double %tmp_40_1_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_1_5"/></StgValue>
</operation>

<operation id="5618" st_id="70" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="5619" st_id="70" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="5620" st_id="70" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="5621" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:379  %tmp_42_2_3 = fadd double %tmp_42_2_1, %tmp_41_2_3

]]></Node>
<StgValue><ssdm name="tmp_42_2_3"/></StgValue>
</operation>

<operation id="5622" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:381  %tmp_44_2_3 = fadd double %tmp_44_2_1, %tmp_43_2_3

]]></Node>
<StgValue><ssdm name="tmp_44_2_3"/></StgValue>
</operation>

<operation id="5623" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:383  %tmp_46_2_3 = fadd double %tmp_46_2_1, %tmp_45_2_3

]]></Node>
<StgValue><ssdm name="tmp_46_2_3"/></StgValue>
</operation>

<operation id="5624" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:396  %tmp_41_2_4 = fmul double %prefact_2_4, %dx_2_4

]]></Node>
<StgValue><ssdm name="tmp_41_2_4"/></StgValue>
</operation>

<operation id="5625" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:398  %tmp_43_2_4 = fmul double %prefact_2_4, %dy_2_4

]]></Node>
<StgValue><ssdm name="tmp_43_2_4"/></StgValue>
</operation>

<operation id="5626" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:400  %tmp_45_2_4 = fmul double %prefact_2_4, %dz_2_4

]]></Node>
<StgValue><ssdm name="tmp_45_2_4"/></StgValue>
</operation>

<operation id="5627" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:413  %prefact_2_5 = fmul double %tmp_40_2_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_2_5"/></StgValue>
</operation>

<operation id="5628" st_id="70" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="5629" st_id="70" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="5630" st_id="70" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="5631" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:526  %tmp_42_3_2 = fadd double %tmp_42_3_1, %tmp_41_3_2

]]></Node>
<StgValue><ssdm name="tmp_42_3_2"/></StgValue>
</operation>

<operation id="5632" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:528  %tmp_44_3_2 = fadd double %tmp_44_3_1, %tmp_43_3_2

]]></Node>
<StgValue><ssdm name="tmp_44_3_2"/></StgValue>
</operation>

<operation id="5633" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:530  %tmp_46_3_2 = fadd double %tmp_46_3_1, %tmp_45_3_2

]]></Node>
<StgValue><ssdm name="tmp_46_3_2"/></StgValue>
</operation>

<operation id="5634" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:543  %tmp_41_3_4 = fmul double %prefact_3_4, %dx_3_4

]]></Node>
<StgValue><ssdm name="tmp_41_3_4"/></StgValue>
</operation>

<operation id="5635" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:545  %tmp_43_3_4 = fmul double %prefact_3_4, %dy_3_4

]]></Node>
<StgValue><ssdm name="tmp_43_3_4"/></StgValue>
</operation>

<operation id="5636" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:547  %tmp_45_3_4 = fmul double %prefact_3_4, %dz_3_4

]]></Node>
<StgValue><ssdm name="tmp_45_3_4"/></StgValue>
</operation>

<operation id="5637" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:560  %prefact_3_5 = fmul double %tmp_40_3_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_3_5"/></StgValue>
</operation>

<operation id="5638" st_id="70" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="5639" st_id="70" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="5640" st_id="70" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="5641" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:673  %tmp_42_4_2 = fadd double %tmp_42_4_1, %tmp_41_4_2

]]></Node>
<StgValue><ssdm name="tmp_42_4_2"/></StgValue>
</operation>

<operation id="5642" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:675  %tmp_44_4_2 = fadd double %tmp_44_4_1, %tmp_43_4_2

]]></Node>
<StgValue><ssdm name="tmp_44_4_2"/></StgValue>
</operation>

<operation id="5643" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:677  %tmp_46_4_2 = fadd double %tmp_46_4_1, %tmp_45_4_2

]]></Node>
<StgValue><ssdm name="tmp_46_4_2"/></StgValue>
</operation>

<operation id="5644" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:690  %tmp_41_4_3 = fmul double %prefact_4_3, %dx_4_3

]]></Node>
<StgValue><ssdm name="tmp_41_4_3"/></StgValue>
</operation>

<operation id="5645" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:692  %tmp_43_4_3 = fmul double %prefact_4_3, %dy_4_3

]]></Node>
<StgValue><ssdm name="tmp_43_4_3"/></StgValue>
</operation>

<operation id="5646" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:694  %tmp_45_4_3 = fmul double %prefact_4_3, %dz_4_3

]]></Node>
<StgValue><ssdm name="tmp_45_4_3"/></StgValue>
</operation>

<operation id="5647" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:707  %prefact_4_5 = fmul double %tmp_40_4_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_4_5"/></StgValue>
</operation>

<operation id="5648" st_id="70" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="5649" st_id="70" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="5650" st_id="70" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="5651" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:820  %tmp_42_5_2 = fadd double %tmp_42_5_1, %tmp_41_5_2

]]></Node>
<StgValue><ssdm name="tmp_42_5_2"/></StgValue>
</operation>

<operation id="5652" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:822  %tmp_44_5_2 = fadd double %tmp_44_5_1, %tmp_43_5_2

]]></Node>
<StgValue><ssdm name="tmp_44_5_2"/></StgValue>
</operation>

<operation id="5653" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:824  %tmp_46_5_2 = fadd double %tmp_46_5_1, %tmp_45_5_2

]]></Node>
<StgValue><ssdm name="tmp_46_5_2"/></StgValue>
</operation>

<operation id="5654" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:837  %tmp_41_5_3 = fmul double %prefact_5_3, %dx_5_3

]]></Node>
<StgValue><ssdm name="tmp_41_5_3"/></StgValue>
</operation>

<operation id="5655" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:839  %tmp_43_5_3 = fmul double %prefact_5_3, %dy_5_3

]]></Node>
<StgValue><ssdm name="tmp_43_5_3"/></StgValue>
</operation>

<operation id="5656" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:841  %tmp_45_5_3 = fmul double %prefact_5_3, %dz_5_3

]]></Node>
<StgValue><ssdm name="tmp_45_5_3"/></StgValue>
</operation>

<operation id="5657" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:854  %prefact_5_4 = fmul double %tmp_40_5_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_5_4"/></StgValue>
</operation>

<operation id="5658" st_id="70" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="5659" st_id="70" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="5660" st_id="70" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="5661" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:967  %tmp_42_6_2 = fadd double %tmp_42_6_1, %tmp_41_6_2

]]></Node>
<StgValue><ssdm name="tmp_42_6_2"/></StgValue>
</operation>

<operation id="5662" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:969  %tmp_44_6_2 = fadd double %tmp_44_6_1, %tmp_43_6_2

]]></Node>
<StgValue><ssdm name="tmp_44_6_2"/></StgValue>
</operation>

<operation id="5663" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:971  %tmp_46_6_2 = fadd double %tmp_46_6_1, %tmp_45_6_2

]]></Node>
<StgValue><ssdm name="tmp_46_6_2"/></StgValue>
</operation>

<operation id="5664" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:984  %tmp_41_6_3 = fmul double %prefact_6_3, %dx_6_3

]]></Node>
<StgValue><ssdm name="tmp_41_6_3"/></StgValue>
</operation>

<operation id="5665" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:986  %tmp_43_6_3 = fmul double %prefact_6_3, %dy_6_3

]]></Node>
<StgValue><ssdm name="tmp_43_6_3"/></StgValue>
</operation>

<operation id="5666" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:988  %tmp_45_6_3 = fmul double %prefact_6_3, %dz_6_3

]]></Node>
<StgValue><ssdm name="tmp_45_6_3"/></StgValue>
</operation>

<operation id="5667" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1001  %prefact_6_4 = fmul double %tmp_40_6_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_6_4"/></StgValue>
</operation>

<operation id="5668" st_id="70" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="5669" st_id="70" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="5670" st_id="70" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="5671" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1114  %tmp_42_7_2 = fadd double %tmp_42_7_1, %tmp_41_7_2

]]></Node>
<StgValue><ssdm name="tmp_42_7_2"/></StgValue>
</operation>

<operation id="5672" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1116  %tmp_44_7_2 = fadd double %tmp_44_7_1, %tmp_43_7_2

]]></Node>
<StgValue><ssdm name="tmp_44_7_2"/></StgValue>
</operation>

<operation id="5673" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1118  %tmp_46_7_2 = fadd double %tmp_46_7_1, %tmp_45_7_2

]]></Node>
<StgValue><ssdm name="tmp_46_7_2"/></StgValue>
</operation>

<operation id="5674" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1131  %tmp_41_7_3 = fmul double %prefact_7_3, %dx_7_3

]]></Node>
<StgValue><ssdm name="tmp_41_7_3"/></StgValue>
</operation>

<operation id="5675" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1133  %tmp_43_7_3 = fmul double %prefact_7_3, %dy_7_3

]]></Node>
<StgValue><ssdm name="tmp_43_7_3"/></StgValue>
</operation>

<operation id="5676" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1135  %tmp_45_7_3 = fmul double %prefact_7_3, %dz_7_3

]]></Node>
<StgValue><ssdm name="tmp_45_7_3"/></StgValue>
</operation>

<operation id="5677" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1148  %prefact_7_4 = fmul double %tmp_40_7_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_7_4"/></StgValue>
</operation>

<operation id="5678" st_id="70" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="5679" st_id="70" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="5680" st_id="70" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="5681" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1262  %tmp_42_8_2 = fadd double %tmp_42_8_1, %tmp_41_8_2

]]></Node>
<StgValue><ssdm name="tmp_42_8_2"/></StgValue>
</operation>

<operation id="5682" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1264  %tmp_44_8_2 = fadd double %tmp_44_8_1, %tmp_43_8_2

]]></Node>
<StgValue><ssdm name="tmp_44_8_2"/></StgValue>
</operation>

<operation id="5683" st_id="70" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1266  %tmp_46_8_2 = fadd double %tmp_46_8_1, %tmp_45_8_2

]]></Node>
<StgValue><ssdm name="tmp_46_8_2"/></StgValue>
</operation>

<operation id="5684" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1279  %tmp_41_8_3 = fmul double %prefact_8_3, %dx_8_3

]]></Node>
<StgValue><ssdm name="tmp_41_8_3"/></StgValue>
</operation>

<operation id="5685" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1281  %tmp_43_8_3 = fmul double %prefact_8_3, %dy_8_3

]]></Node>
<StgValue><ssdm name="tmp_43_8_3"/></StgValue>
</operation>

<operation id="5686" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1283  %tmp_45_8_3 = fmul double %prefact_8_3, %dz_8_3

]]></Node>
<StgValue><ssdm name="tmp_45_8_3"/></StgValue>
</operation>

<operation id="5687" st_id="70" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1296  %prefact_8_4 = fmul double %tmp_40_8_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_8_4"/></StgValue>
</operation>

<operation id="5688" st_id="70" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="5689" st_id="70" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="5690" st_id="70" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="5691" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:64  %tmp_42_0_3 = fadd double %tmp_42_0_2, %tmp_41_0_3

]]></Node>
<StgValue><ssdm name="tmp_42_0_3"/></StgValue>
</operation>

<operation id="5692" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:66  %tmp_44_0_3 = fadd double %tmp_44_0_2, %tmp_43_0_3

]]></Node>
<StgValue><ssdm name="tmp_44_0_3"/></StgValue>
</operation>

<operation id="5693" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:68  %tmp_46_0_3 = fadd double %tmp_46_0_2, %tmp_45_0_3

]]></Node>
<StgValue><ssdm name="tmp_46_0_3"/></StgValue>
</operation>

<operation id="5694" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:85  %tmp_41_0_4 = fmul double %prefact_0_4, %dx_0_4

]]></Node>
<StgValue><ssdm name="tmp_41_0_4"/></StgValue>
</operation>

<operation id="5695" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:87  %tmp_43_0_4 = fmul double %prefact_0_4, %dy_0_4

]]></Node>
<StgValue><ssdm name="tmp_43_0_4"/></StgValue>
</operation>

<operation id="5696" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:89  %tmp_45_0_4 = fmul double %prefact_0_4, %dz_0_4

]]></Node>
<StgValue><ssdm name="tmp_45_0_4"/></StgValue>
</operation>

<operation id="5697" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:106  %prefact_0_5 = fmul double %tmp_40_0_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_0_5"/></StgValue>
</operation>

<operation id="5698" st_id="71" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:126  %tmp_40_0_6 = fdiv double -1.000000e+00, %tmp_39_0_6

]]></Node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="5699" st_id="71" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="5700" st_id="71" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="5701" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:232  %tmp_42_1_3 = fadd double %tmp_42_1_2, %tmp_41_1_3

]]></Node>
<StgValue><ssdm name="tmp_42_1_3"/></StgValue>
</operation>

<operation id="5702" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:234  %tmp_44_1_3 = fadd double %tmp_44_1_2, %tmp_43_1_3

]]></Node>
<StgValue><ssdm name="tmp_44_1_3"/></StgValue>
</operation>

<operation id="5703" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:236  %tmp_46_1_3 = fadd double %tmp_46_1_2, %tmp_45_1_3

]]></Node>
<StgValue><ssdm name="tmp_46_1_3"/></StgValue>
</operation>

<operation id="5704" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:249  %tmp_41_1_4 = fmul double %prefact_1_4, %dx_1_4

]]></Node>
<StgValue><ssdm name="tmp_41_1_4"/></StgValue>
</operation>

<operation id="5705" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:251  %tmp_43_1_4 = fmul double %prefact_1_4, %dy_1_4

]]></Node>
<StgValue><ssdm name="tmp_43_1_4"/></StgValue>
</operation>

<operation id="5706" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:253  %tmp_45_1_4 = fmul double %prefact_1_4, %dz_1_4

]]></Node>
<StgValue><ssdm name="tmp_45_1_4"/></StgValue>
</operation>

<operation id="5707" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:266  %prefact_1_5 = fmul double %tmp_40_1_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_1_5"/></StgValue>
</operation>

<operation id="5708" st_id="71" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:283  %tmp_40_1_6 = fdiv double -1.000000e+00, %tmp_39_1_6

]]></Node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="5709" st_id="71" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="5710" st_id="71" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="5711" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:379  %tmp_42_2_3 = fadd double %tmp_42_2_1, %tmp_41_2_3

]]></Node>
<StgValue><ssdm name="tmp_42_2_3"/></StgValue>
</operation>

<operation id="5712" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:381  %tmp_44_2_3 = fadd double %tmp_44_2_1, %tmp_43_2_3

]]></Node>
<StgValue><ssdm name="tmp_44_2_3"/></StgValue>
</operation>

<operation id="5713" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:383  %tmp_46_2_3 = fadd double %tmp_46_2_1, %tmp_45_2_3

]]></Node>
<StgValue><ssdm name="tmp_46_2_3"/></StgValue>
</operation>

<operation id="5714" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:396  %tmp_41_2_4 = fmul double %prefact_2_4, %dx_2_4

]]></Node>
<StgValue><ssdm name="tmp_41_2_4"/></StgValue>
</operation>

<operation id="5715" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:398  %tmp_43_2_4 = fmul double %prefact_2_4, %dy_2_4

]]></Node>
<StgValue><ssdm name="tmp_43_2_4"/></StgValue>
</operation>

<operation id="5716" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:400  %tmp_45_2_4 = fmul double %prefact_2_4, %dz_2_4

]]></Node>
<StgValue><ssdm name="tmp_45_2_4"/></StgValue>
</operation>

<operation id="5717" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:413  %prefact_2_5 = fmul double %tmp_40_2_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_2_5"/></StgValue>
</operation>

<operation id="5718" st_id="71" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:430  %tmp_40_2_6 = fdiv double -1.000000e+00, %tmp_39_2_6

]]></Node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="5719" st_id="71" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="5720" st_id="71" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="5721" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:526  %tmp_42_3_2 = fadd double %tmp_42_3_1, %tmp_41_3_2

]]></Node>
<StgValue><ssdm name="tmp_42_3_2"/></StgValue>
</operation>

<operation id="5722" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:528  %tmp_44_3_2 = fadd double %tmp_44_3_1, %tmp_43_3_2

]]></Node>
<StgValue><ssdm name="tmp_44_3_2"/></StgValue>
</operation>

<operation id="5723" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:530  %tmp_46_3_2 = fadd double %tmp_46_3_1, %tmp_45_3_2

]]></Node>
<StgValue><ssdm name="tmp_46_3_2"/></StgValue>
</operation>

<operation id="5724" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:543  %tmp_41_3_4 = fmul double %prefact_3_4, %dx_3_4

]]></Node>
<StgValue><ssdm name="tmp_41_3_4"/></StgValue>
</operation>

<operation id="5725" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:545  %tmp_43_3_4 = fmul double %prefact_3_4, %dy_3_4

]]></Node>
<StgValue><ssdm name="tmp_43_3_4"/></StgValue>
</operation>

<operation id="5726" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:547  %tmp_45_3_4 = fmul double %prefact_3_4, %dz_3_4

]]></Node>
<StgValue><ssdm name="tmp_45_3_4"/></StgValue>
</operation>

<operation id="5727" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:560  %prefact_3_5 = fmul double %tmp_40_3_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_3_5"/></StgValue>
</operation>

<operation id="5728" st_id="71" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:577  %tmp_40_3_6 = fdiv double -1.000000e+00, %tmp_39_3_6

]]></Node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="5729" st_id="71" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="5730" st_id="71" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="5731" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:673  %tmp_42_4_2 = fadd double %tmp_42_4_1, %tmp_41_4_2

]]></Node>
<StgValue><ssdm name="tmp_42_4_2"/></StgValue>
</operation>

<operation id="5732" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:675  %tmp_44_4_2 = fadd double %tmp_44_4_1, %tmp_43_4_2

]]></Node>
<StgValue><ssdm name="tmp_44_4_2"/></StgValue>
</operation>

<operation id="5733" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:677  %tmp_46_4_2 = fadd double %tmp_46_4_1, %tmp_45_4_2

]]></Node>
<StgValue><ssdm name="tmp_46_4_2"/></StgValue>
</operation>

<operation id="5734" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:690  %tmp_41_4_3 = fmul double %prefact_4_3, %dx_4_3

]]></Node>
<StgValue><ssdm name="tmp_41_4_3"/></StgValue>
</operation>

<operation id="5735" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:692  %tmp_43_4_3 = fmul double %prefact_4_3, %dy_4_3

]]></Node>
<StgValue><ssdm name="tmp_43_4_3"/></StgValue>
</operation>

<operation id="5736" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:694  %tmp_45_4_3 = fmul double %prefact_4_3, %dz_4_3

]]></Node>
<StgValue><ssdm name="tmp_45_4_3"/></StgValue>
</operation>

<operation id="5737" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:707  %prefact_4_5 = fmul double %tmp_40_4_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_4_5"/></StgValue>
</operation>

<operation id="5738" st_id="71" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:724  %tmp_40_4_6 = fdiv double -1.000000e+00, %tmp_39_4_6

]]></Node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="5739" st_id="71" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="5740" st_id="71" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="5741" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:820  %tmp_42_5_2 = fadd double %tmp_42_5_1, %tmp_41_5_2

]]></Node>
<StgValue><ssdm name="tmp_42_5_2"/></StgValue>
</operation>

<operation id="5742" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:822  %tmp_44_5_2 = fadd double %tmp_44_5_1, %tmp_43_5_2

]]></Node>
<StgValue><ssdm name="tmp_44_5_2"/></StgValue>
</operation>

<operation id="5743" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:824  %tmp_46_5_2 = fadd double %tmp_46_5_1, %tmp_45_5_2

]]></Node>
<StgValue><ssdm name="tmp_46_5_2"/></StgValue>
</operation>

<operation id="5744" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:837  %tmp_41_5_3 = fmul double %prefact_5_3, %dx_5_3

]]></Node>
<StgValue><ssdm name="tmp_41_5_3"/></StgValue>
</operation>

<operation id="5745" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:839  %tmp_43_5_3 = fmul double %prefact_5_3, %dy_5_3

]]></Node>
<StgValue><ssdm name="tmp_43_5_3"/></StgValue>
</operation>

<operation id="5746" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:841  %tmp_45_5_3 = fmul double %prefact_5_3, %dz_5_3

]]></Node>
<StgValue><ssdm name="tmp_45_5_3"/></StgValue>
</operation>

<operation id="5747" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:854  %prefact_5_4 = fmul double %tmp_40_5_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_5_4"/></StgValue>
</operation>

<operation id="5748" st_id="71" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:871  %tmp_40_5_6 = fdiv double -1.000000e+00, %tmp_39_5_6

]]></Node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="5749" st_id="71" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="5750" st_id="71" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="5751" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:967  %tmp_42_6_2 = fadd double %tmp_42_6_1, %tmp_41_6_2

]]></Node>
<StgValue><ssdm name="tmp_42_6_2"/></StgValue>
</operation>

<operation id="5752" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:969  %tmp_44_6_2 = fadd double %tmp_44_6_1, %tmp_43_6_2

]]></Node>
<StgValue><ssdm name="tmp_44_6_2"/></StgValue>
</operation>

<operation id="5753" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:971  %tmp_46_6_2 = fadd double %tmp_46_6_1, %tmp_45_6_2

]]></Node>
<StgValue><ssdm name="tmp_46_6_2"/></StgValue>
</operation>

<operation id="5754" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:984  %tmp_41_6_3 = fmul double %prefact_6_3, %dx_6_3

]]></Node>
<StgValue><ssdm name="tmp_41_6_3"/></StgValue>
</operation>

<operation id="5755" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:986  %tmp_43_6_3 = fmul double %prefact_6_3, %dy_6_3

]]></Node>
<StgValue><ssdm name="tmp_43_6_3"/></StgValue>
</operation>

<operation id="5756" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:988  %tmp_45_6_3 = fmul double %prefact_6_3, %dz_6_3

]]></Node>
<StgValue><ssdm name="tmp_45_6_3"/></StgValue>
</operation>

<operation id="5757" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1001  %prefact_6_4 = fmul double %tmp_40_6_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_6_4"/></StgValue>
</operation>

<operation id="5758" st_id="71" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1018  %tmp_40_6_5 = fdiv double -1.000000e+00, %tmp_39_6_5

]]></Node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="5759" st_id="71" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="5760" st_id="71" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="5761" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1114  %tmp_42_7_2 = fadd double %tmp_42_7_1, %tmp_41_7_2

]]></Node>
<StgValue><ssdm name="tmp_42_7_2"/></StgValue>
</operation>

<operation id="5762" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1116  %tmp_44_7_2 = fadd double %tmp_44_7_1, %tmp_43_7_2

]]></Node>
<StgValue><ssdm name="tmp_44_7_2"/></StgValue>
</operation>

<operation id="5763" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1118  %tmp_46_7_2 = fadd double %tmp_46_7_1, %tmp_45_7_2

]]></Node>
<StgValue><ssdm name="tmp_46_7_2"/></StgValue>
</operation>

<operation id="5764" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1131  %tmp_41_7_3 = fmul double %prefact_7_3, %dx_7_3

]]></Node>
<StgValue><ssdm name="tmp_41_7_3"/></StgValue>
</operation>

<operation id="5765" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1133  %tmp_43_7_3 = fmul double %prefact_7_3, %dy_7_3

]]></Node>
<StgValue><ssdm name="tmp_43_7_3"/></StgValue>
</operation>

<operation id="5766" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1135  %tmp_45_7_3 = fmul double %prefact_7_3, %dz_7_3

]]></Node>
<StgValue><ssdm name="tmp_45_7_3"/></StgValue>
</operation>

<operation id="5767" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1148  %prefact_7_4 = fmul double %tmp_40_7_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_7_4"/></StgValue>
</operation>

<operation id="5768" st_id="71" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1165  %tmp_40_7_5 = fdiv double -1.000000e+00, %tmp_39_7_5

]]></Node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="5769" st_id="71" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="5770" st_id="71" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="5771" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1262  %tmp_42_8_2 = fadd double %tmp_42_8_1, %tmp_41_8_2

]]></Node>
<StgValue><ssdm name="tmp_42_8_2"/></StgValue>
</operation>

<operation id="5772" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1264  %tmp_44_8_2 = fadd double %tmp_44_8_1, %tmp_43_8_2

]]></Node>
<StgValue><ssdm name="tmp_44_8_2"/></StgValue>
</operation>

<operation id="5773" st_id="71" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1266  %tmp_46_8_2 = fadd double %tmp_46_8_1, %tmp_45_8_2

]]></Node>
<StgValue><ssdm name="tmp_46_8_2"/></StgValue>
</operation>

<operation id="5774" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1279  %tmp_41_8_3 = fmul double %prefact_8_3, %dx_8_3

]]></Node>
<StgValue><ssdm name="tmp_41_8_3"/></StgValue>
</operation>

<operation id="5775" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1281  %tmp_43_8_3 = fmul double %prefact_8_3, %dy_8_3

]]></Node>
<StgValue><ssdm name="tmp_43_8_3"/></StgValue>
</operation>

<operation id="5776" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1283  %tmp_45_8_3 = fmul double %prefact_8_3, %dz_8_3

]]></Node>
<StgValue><ssdm name="tmp_45_8_3"/></StgValue>
</operation>

<operation id="5777" st_id="71" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1296  %prefact_8_4 = fmul double %tmp_40_8_4, %p_m_4_load

]]></Node>
<StgValue><ssdm name="prefact_8_4"/></StgValue>
</operation>

<operation id="5778" st_id="71" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1313  %tmp_40_8_5 = fdiv double -1.000000e+00, %tmp_39_8_5

]]></Node>
<StgValue><ssdm name="tmp_40_8_5"/></StgValue>
</operation>

<operation id="5779" st_id="71" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="5780" st_id="71" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="5781" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:86  %tmp_42_0_4 = fadd double %tmp_42_0_3, %tmp_41_0_4

]]></Node>
<StgValue><ssdm name="tmp_42_0_4"/></StgValue>
</operation>

<operation id="5782" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:88  %tmp_44_0_4 = fadd double %tmp_44_0_3, %tmp_43_0_4

]]></Node>
<StgValue><ssdm name="tmp_44_0_4"/></StgValue>
</operation>

<operation id="5783" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:90  %tmp_46_0_4 = fadd double %tmp_46_0_3, %tmp_45_0_4

]]></Node>
<StgValue><ssdm name="tmp_46_0_4"/></StgValue>
</operation>

<operation id="5784" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:107  %tmp_41_0_5 = fmul double %prefact_0_5, %dx_0_5

]]></Node>
<StgValue><ssdm name="tmp_41_0_5"/></StgValue>
</operation>

<operation id="5785" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:109  %tmp_43_0_5 = fmul double %prefact_0_5, %dy_0_5

]]></Node>
<StgValue><ssdm name="tmp_43_0_5"/></StgValue>
</operation>

<operation id="5786" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:111  %tmp_45_0_5 = fmul double %prefact_0_5, %dz_0_5

]]></Node>
<StgValue><ssdm name="tmp_45_0_5"/></StgValue>
</operation>

<operation id="5787" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:127  %p_m_6_load = load double* @p_m_6, align 16

]]></Node>
<StgValue><ssdm name="p_m_6_load"/></StgValue>
</operation>

<operation id="5788" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:128  %prefact_0_6 = fmul double %tmp_40_0_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_0_6"/></StgValue>
</operation>

<operation id="5789" st_id="72" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="5790" st_id="72" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="5791" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:250  %tmp_42_1_4 = fadd double %tmp_42_1_3, %tmp_41_1_4

]]></Node>
<StgValue><ssdm name="tmp_42_1_4"/></StgValue>
</operation>

<operation id="5792" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:252  %tmp_44_1_4 = fadd double %tmp_44_1_3, %tmp_43_1_4

]]></Node>
<StgValue><ssdm name="tmp_44_1_4"/></StgValue>
</operation>

<operation id="5793" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:254  %tmp_46_1_4 = fadd double %tmp_46_1_3, %tmp_45_1_4

]]></Node>
<StgValue><ssdm name="tmp_46_1_4"/></StgValue>
</operation>

<operation id="5794" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:267  %tmp_41_1_5 = fmul double %prefact_1_5, %dx_1_5

]]></Node>
<StgValue><ssdm name="tmp_41_1_5"/></StgValue>
</operation>

<operation id="5795" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:269  %tmp_43_1_5 = fmul double %prefact_1_5, %dy_1_5

]]></Node>
<StgValue><ssdm name="tmp_43_1_5"/></StgValue>
</operation>

<operation id="5796" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:271  %tmp_45_1_5 = fmul double %prefact_1_5, %dz_1_5

]]></Node>
<StgValue><ssdm name="tmp_45_1_5"/></StgValue>
</operation>

<operation id="5797" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:284  %prefact_1_6 = fmul double %tmp_40_1_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_1_6"/></StgValue>
</operation>

<operation id="5798" st_id="72" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="5799" st_id="72" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="5800" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:397  %tmp_42_2_4 = fadd double %tmp_42_2_3, %tmp_41_2_4

]]></Node>
<StgValue><ssdm name="tmp_42_2_4"/></StgValue>
</operation>

<operation id="5801" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:399  %tmp_44_2_4 = fadd double %tmp_44_2_3, %tmp_43_2_4

]]></Node>
<StgValue><ssdm name="tmp_44_2_4"/></StgValue>
</operation>

<operation id="5802" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:401  %tmp_46_2_4 = fadd double %tmp_46_2_3, %tmp_45_2_4

]]></Node>
<StgValue><ssdm name="tmp_46_2_4"/></StgValue>
</operation>

<operation id="5803" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:414  %tmp_41_2_5 = fmul double %prefact_2_5, %dx_2_5

]]></Node>
<StgValue><ssdm name="tmp_41_2_5"/></StgValue>
</operation>

<operation id="5804" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:416  %tmp_43_2_5 = fmul double %prefact_2_5, %dy_2_5

]]></Node>
<StgValue><ssdm name="tmp_43_2_5"/></StgValue>
</operation>

<operation id="5805" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:418  %tmp_45_2_5 = fmul double %prefact_2_5, %dz_2_5

]]></Node>
<StgValue><ssdm name="tmp_45_2_5"/></StgValue>
</operation>

<operation id="5806" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:431  %prefact_2_6 = fmul double %tmp_40_2_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_2_6"/></StgValue>
</operation>

<operation id="5807" st_id="72" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="5808" st_id="72" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="5809" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:544  %tmp_42_3_4 = fadd double %tmp_42_3_2, %tmp_41_3_4

]]></Node>
<StgValue><ssdm name="tmp_42_3_4"/></StgValue>
</operation>

<operation id="5810" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:546  %tmp_44_3_4 = fadd double %tmp_44_3_2, %tmp_43_3_4

]]></Node>
<StgValue><ssdm name="tmp_44_3_4"/></StgValue>
</operation>

<operation id="5811" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:548  %tmp_46_3_4 = fadd double %tmp_46_3_2, %tmp_45_3_4

]]></Node>
<StgValue><ssdm name="tmp_46_3_4"/></StgValue>
</operation>

<operation id="5812" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:561  %tmp_41_3_5 = fmul double %prefact_3_5, %dx_3_5

]]></Node>
<StgValue><ssdm name="tmp_41_3_5"/></StgValue>
</operation>

<operation id="5813" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:563  %tmp_43_3_5 = fmul double %prefact_3_5, %dy_3_5

]]></Node>
<StgValue><ssdm name="tmp_43_3_5"/></StgValue>
</operation>

<operation id="5814" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:565  %tmp_45_3_5 = fmul double %prefact_3_5, %dz_3_5

]]></Node>
<StgValue><ssdm name="tmp_45_3_5"/></StgValue>
</operation>

<operation id="5815" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:578  %prefact_3_6 = fmul double %tmp_40_3_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_3_6"/></StgValue>
</operation>

<operation id="5816" st_id="72" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="5817" st_id="72" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="5818" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:691  %tmp_42_4_3 = fadd double %tmp_42_4_2, %tmp_41_4_3

]]></Node>
<StgValue><ssdm name="tmp_42_4_3"/></StgValue>
</operation>

<operation id="5819" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:693  %tmp_44_4_3 = fadd double %tmp_44_4_2, %tmp_43_4_3

]]></Node>
<StgValue><ssdm name="tmp_44_4_3"/></StgValue>
</operation>

<operation id="5820" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:695  %tmp_46_4_3 = fadd double %tmp_46_4_2, %tmp_45_4_3

]]></Node>
<StgValue><ssdm name="tmp_46_4_3"/></StgValue>
</operation>

<operation id="5821" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:708  %tmp_41_4_5 = fmul double %prefact_4_5, %dx_4_5

]]></Node>
<StgValue><ssdm name="tmp_41_4_5"/></StgValue>
</operation>

<operation id="5822" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:710  %tmp_43_4_5 = fmul double %prefact_4_5, %dy_4_5

]]></Node>
<StgValue><ssdm name="tmp_43_4_5"/></StgValue>
</operation>

<operation id="5823" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:712  %tmp_45_4_5 = fmul double %prefact_4_5, %dz_4_5

]]></Node>
<StgValue><ssdm name="tmp_45_4_5"/></StgValue>
</operation>

<operation id="5824" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:725  %prefact_4_6 = fmul double %tmp_40_4_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_4_6"/></StgValue>
</operation>

<operation id="5825" st_id="72" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="5826" st_id="72" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="5827" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:838  %tmp_42_5_3 = fadd double %tmp_42_5_2, %tmp_41_5_3

]]></Node>
<StgValue><ssdm name="tmp_42_5_3"/></StgValue>
</operation>

<operation id="5828" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:840  %tmp_44_5_3 = fadd double %tmp_44_5_2, %tmp_43_5_3

]]></Node>
<StgValue><ssdm name="tmp_44_5_3"/></StgValue>
</operation>

<operation id="5829" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:842  %tmp_46_5_3 = fadd double %tmp_46_5_2, %tmp_45_5_3

]]></Node>
<StgValue><ssdm name="tmp_46_5_3"/></StgValue>
</operation>

<operation id="5830" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:855  %tmp_41_5_4 = fmul double %prefact_5_4, %dx_5_4

]]></Node>
<StgValue><ssdm name="tmp_41_5_4"/></StgValue>
</operation>

<operation id="5831" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:857  %tmp_43_5_4 = fmul double %prefact_5_4, %dy_5_4

]]></Node>
<StgValue><ssdm name="tmp_43_5_4"/></StgValue>
</operation>

<operation id="5832" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:859  %tmp_45_5_4 = fmul double %prefact_5_4, %dz_5_4

]]></Node>
<StgValue><ssdm name="tmp_45_5_4"/></StgValue>
</operation>

<operation id="5833" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:872  %prefact_5_6 = fmul double %tmp_40_5_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_5_6"/></StgValue>
</operation>

<operation id="5834" st_id="72" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="5835" st_id="72" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="5836" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:985  %tmp_42_6_3 = fadd double %tmp_42_6_2, %tmp_41_6_3

]]></Node>
<StgValue><ssdm name="tmp_42_6_3"/></StgValue>
</operation>

<operation id="5837" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:987  %tmp_44_6_3 = fadd double %tmp_44_6_2, %tmp_43_6_3

]]></Node>
<StgValue><ssdm name="tmp_44_6_3"/></StgValue>
</operation>

<operation id="5838" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:989  %tmp_46_6_3 = fadd double %tmp_46_6_2, %tmp_45_6_3

]]></Node>
<StgValue><ssdm name="tmp_46_6_3"/></StgValue>
</operation>

<operation id="5839" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1002  %tmp_41_6_4 = fmul double %prefact_6_4, %dx_6_4

]]></Node>
<StgValue><ssdm name="tmp_41_6_4"/></StgValue>
</operation>

<operation id="5840" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1004  %tmp_43_6_4 = fmul double %prefact_6_4, %dy_6_4

]]></Node>
<StgValue><ssdm name="tmp_43_6_4"/></StgValue>
</operation>

<operation id="5841" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1006  %tmp_45_6_4 = fmul double %prefact_6_4, %dz_6_4

]]></Node>
<StgValue><ssdm name="tmp_45_6_4"/></StgValue>
</operation>

<operation id="5842" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1019  %prefact_6_5 = fmul double %tmp_40_6_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_6_5"/></StgValue>
</operation>

<operation id="5843" st_id="72" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="5844" st_id="72" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="5845" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1132  %tmp_42_7_3 = fadd double %tmp_42_7_2, %tmp_41_7_3

]]></Node>
<StgValue><ssdm name="tmp_42_7_3"/></StgValue>
</operation>

<operation id="5846" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1134  %tmp_44_7_3 = fadd double %tmp_44_7_2, %tmp_43_7_3

]]></Node>
<StgValue><ssdm name="tmp_44_7_3"/></StgValue>
</operation>

<operation id="5847" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1136  %tmp_46_7_3 = fadd double %tmp_46_7_2, %tmp_45_7_3

]]></Node>
<StgValue><ssdm name="tmp_46_7_3"/></StgValue>
</operation>

<operation id="5848" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1149  %tmp_41_7_4 = fmul double %prefact_7_4, %dx_7_4

]]></Node>
<StgValue><ssdm name="tmp_41_7_4"/></StgValue>
</operation>

<operation id="5849" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1151  %tmp_43_7_4 = fmul double %prefact_7_4, %dy_7_4

]]></Node>
<StgValue><ssdm name="tmp_43_7_4"/></StgValue>
</operation>

<operation id="5850" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1153  %tmp_45_7_4 = fmul double %prefact_7_4, %dz_7_4

]]></Node>
<StgValue><ssdm name="tmp_45_7_4"/></StgValue>
</operation>

<operation id="5851" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1166  %prefact_7_5 = fmul double %tmp_40_7_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_7_5"/></StgValue>
</operation>

<operation id="5852" st_id="72" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="5853" st_id="72" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="5854" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1280  %tmp_42_8_3 = fadd double %tmp_42_8_2, %tmp_41_8_3

]]></Node>
<StgValue><ssdm name="tmp_42_8_3"/></StgValue>
</operation>

<operation id="5855" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1282  %tmp_44_8_3 = fadd double %tmp_44_8_2, %tmp_43_8_3

]]></Node>
<StgValue><ssdm name="tmp_44_8_3"/></StgValue>
</operation>

<operation id="5856" st_id="72" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1284  %tmp_46_8_3 = fadd double %tmp_46_8_2, %tmp_45_8_3

]]></Node>
<StgValue><ssdm name="tmp_46_8_3"/></StgValue>
</operation>

<operation id="5857" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1297  %tmp_41_8_4 = fmul double %prefact_8_4, %dx_8_4

]]></Node>
<StgValue><ssdm name="tmp_41_8_4"/></StgValue>
</operation>

<operation id="5858" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1299  %tmp_43_8_4 = fmul double %prefact_8_4, %dy_8_4

]]></Node>
<StgValue><ssdm name="tmp_43_8_4"/></StgValue>
</operation>

<operation id="5859" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1301  %tmp_45_8_4 = fmul double %prefact_8_4, %dz_8_4

]]></Node>
<StgValue><ssdm name="tmp_45_8_4"/></StgValue>
</operation>

<operation id="5860" st_id="72" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1314  %prefact_8_5 = fmul double %tmp_40_8_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_8_5"/></StgValue>
</operation>

<operation id="5861" st_id="72" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="5862" st_id="72" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="5863" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:86  %tmp_42_0_4 = fadd double %tmp_42_0_3, %tmp_41_0_4

]]></Node>
<StgValue><ssdm name="tmp_42_0_4"/></StgValue>
</operation>

<operation id="5864" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:88  %tmp_44_0_4 = fadd double %tmp_44_0_3, %tmp_43_0_4

]]></Node>
<StgValue><ssdm name="tmp_44_0_4"/></StgValue>
</operation>

<operation id="5865" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:90  %tmp_46_0_4 = fadd double %tmp_46_0_3, %tmp_45_0_4

]]></Node>
<StgValue><ssdm name="tmp_46_0_4"/></StgValue>
</operation>

<operation id="5866" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:107  %tmp_41_0_5 = fmul double %prefact_0_5, %dx_0_5

]]></Node>
<StgValue><ssdm name="tmp_41_0_5"/></StgValue>
</operation>

<operation id="5867" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:109  %tmp_43_0_5 = fmul double %prefact_0_5, %dy_0_5

]]></Node>
<StgValue><ssdm name="tmp_43_0_5"/></StgValue>
</operation>

<operation id="5868" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:111  %tmp_45_0_5 = fmul double %prefact_0_5, %dz_0_5

]]></Node>
<StgValue><ssdm name="tmp_45_0_5"/></StgValue>
</operation>

<operation id="5869" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:128  %prefact_0_6 = fmul double %tmp_40_0_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_0_6"/></StgValue>
</operation>

<operation id="5870" st_id="73" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="5871" st_id="73" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="5872" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:250  %tmp_42_1_4 = fadd double %tmp_42_1_3, %tmp_41_1_4

]]></Node>
<StgValue><ssdm name="tmp_42_1_4"/></StgValue>
</operation>

<operation id="5873" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:252  %tmp_44_1_4 = fadd double %tmp_44_1_3, %tmp_43_1_4

]]></Node>
<StgValue><ssdm name="tmp_44_1_4"/></StgValue>
</operation>

<operation id="5874" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:254  %tmp_46_1_4 = fadd double %tmp_46_1_3, %tmp_45_1_4

]]></Node>
<StgValue><ssdm name="tmp_46_1_4"/></StgValue>
</operation>

<operation id="5875" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:267  %tmp_41_1_5 = fmul double %prefact_1_5, %dx_1_5

]]></Node>
<StgValue><ssdm name="tmp_41_1_5"/></StgValue>
</operation>

<operation id="5876" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:269  %tmp_43_1_5 = fmul double %prefact_1_5, %dy_1_5

]]></Node>
<StgValue><ssdm name="tmp_43_1_5"/></StgValue>
</operation>

<operation id="5877" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:271  %tmp_45_1_5 = fmul double %prefact_1_5, %dz_1_5

]]></Node>
<StgValue><ssdm name="tmp_45_1_5"/></StgValue>
</operation>

<operation id="5878" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:284  %prefact_1_6 = fmul double %tmp_40_1_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_1_6"/></StgValue>
</operation>

<operation id="5879" st_id="73" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="5880" st_id="73" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="5881" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:397  %tmp_42_2_4 = fadd double %tmp_42_2_3, %tmp_41_2_4

]]></Node>
<StgValue><ssdm name="tmp_42_2_4"/></StgValue>
</operation>

<operation id="5882" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:399  %tmp_44_2_4 = fadd double %tmp_44_2_3, %tmp_43_2_4

]]></Node>
<StgValue><ssdm name="tmp_44_2_4"/></StgValue>
</operation>

<operation id="5883" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:401  %tmp_46_2_4 = fadd double %tmp_46_2_3, %tmp_45_2_4

]]></Node>
<StgValue><ssdm name="tmp_46_2_4"/></StgValue>
</operation>

<operation id="5884" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:414  %tmp_41_2_5 = fmul double %prefact_2_5, %dx_2_5

]]></Node>
<StgValue><ssdm name="tmp_41_2_5"/></StgValue>
</operation>

<operation id="5885" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:416  %tmp_43_2_5 = fmul double %prefact_2_5, %dy_2_5

]]></Node>
<StgValue><ssdm name="tmp_43_2_5"/></StgValue>
</operation>

<operation id="5886" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:418  %tmp_45_2_5 = fmul double %prefact_2_5, %dz_2_5

]]></Node>
<StgValue><ssdm name="tmp_45_2_5"/></StgValue>
</operation>

<operation id="5887" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:431  %prefact_2_6 = fmul double %tmp_40_2_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_2_6"/></StgValue>
</operation>

<operation id="5888" st_id="73" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="5889" st_id="73" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="5890" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:544  %tmp_42_3_4 = fadd double %tmp_42_3_2, %tmp_41_3_4

]]></Node>
<StgValue><ssdm name="tmp_42_3_4"/></StgValue>
</operation>

<operation id="5891" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:546  %tmp_44_3_4 = fadd double %tmp_44_3_2, %tmp_43_3_4

]]></Node>
<StgValue><ssdm name="tmp_44_3_4"/></StgValue>
</operation>

<operation id="5892" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:548  %tmp_46_3_4 = fadd double %tmp_46_3_2, %tmp_45_3_4

]]></Node>
<StgValue><ssdm name="tmp_46_3_4"/></StgValue>
</operation>

<operation id="5893" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:561  %tmp_41_3_5 = fmul double %prefact_3_5, %dx_3_5

]]></Node>
<StgValue><ssdm name="tmp_41_3_5"/></StgValue>
</operation>

<operation id="5894" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:563  %tmp_43_3_5 = fmul double %prefact_3_5, %dy_3_5

]]></Node>
<StgValue><ssdm name="tmp_43_3_5"/></StgValue>
</operation>

<operation id="5895" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:565  %tmp_45_3_5 = fmul double %prefact_3_5, %dz_3_5

]]></Node>
<StgValue><ssdm name="tmp_45_3_5"/></StgValue>
</operation>

<operation id="5896" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:578  %prefact_3_6 = fmul double %tmp_40_3_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_3_6"/></StgValue>
</operation>

<operation id="5897" st_id="73" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="5898" st_id="73" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="5899" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:691  %tmp_42_4_3 = fadd double %tmp_42_4_2, %tmp_41_4_3

]]></Node>
<StgValue><ssdm name="tmp_42_4_3"/></StgValue>
</operation>

<operation id="5900" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:693  %tmp_44_4_3 = fadd double %tmp_44_4_2, %tmp_43_4_3

]]></Node>
<StgValue><ssdm name="tmp_44_4_3"/></StgValue>
</operation>

<operation id="5901" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:695  %tmp_46_4_3 = fadd double %tmp_46_4_2, %tmp_45_4_3

]]></Node>
<StgValue><ssdm name="tmp_46_4_3"/></StgValue>
</operation>

<operation id="5902" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:708  %tmp_41_4_5 = fmul double %prefact_4_5, %dx_4_5

]]></Node>
<StgValue><ssdm name="tmp_41_4_5"/></StgValue>
</operation>

<operation id="5903" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:710  %tmp_43_4_5 = fmul double %prefact_4_5, %dy_4_5

]]></Node>
<StgValue><ssdm name="tmp_43_4_5"/></StgValue>
</operation>

<operation id="5904" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:712  %tmp_45_4_5 = fmul double %prefact_4_5, %dz_4_5

]]></Node>
<StgValue><ssdm name="tmp_45_4_5"/></StgValue>
</operation>

<operation id="5905" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:725  %prefact_4_6 = fmul double %tmp_40_4_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_4_6"/></StgValue>
</operation>

<operation id="5906" st_id="73" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="5907" st_id="73" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="5908" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:838  %tmp_42_5_3 = fadd double %tmp_42_5_2, %tmp_41_5_3

]]></Node>
<StgValue><ssdm name="tmp_42_5_3"/></StgValue>
</operation>

<operation id="5909" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:840  %tmp_44_5_3 = fadd double %tmp_44_5_2, %tmp_43_5_3

]]></Node>
<StgValue><ssdm name="tmp_44_5_3"/></StgValue>
</operation>

<operation id="5910" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:842  %tmp_46_5_3 = fadd double %tmp_46_5_2, %tmp_45_5_3

]]></Node>
<StgValue><ssdm name="tmp_46_5_3"/></StgValue>
</operation>

<operation id="5911" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:855  %tmp_41_5_4 = fmul double %prefact_5_4, %dx_5_4

]]></Node>
<StgValue><ssdm name="tmp_41_5_4"/></StgValue>
</operation>

<operation id="5912" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:857  %tmp_43_5_4 = fmul double %prefact_5_4, %dy_5_4

]]></Node>
<StgValue><ssdm name="tmp_43_5_4"/></StgValue>
</operation>

<operation id="5913" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:859  %tmp_45_5_4 = fmul double %prefact_5_4, %dz_5_4

]]></Node>
<StgValue><ssdm name="tmp_45_5_4"/></StgValue>
</operation>

<operation id="5914" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:872  %prefact_5_6 = fmul double %tmp_40_5_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_5_6"/></StgValue>
</operation>

<operation id="5915" st_id="73" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="5916" st_id="73" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="5917" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:985  %tmp_42_6_3 = fadd double %tmp_42_6_2, %tmp_41_6_3

]]></Node>
<StgValue><ssdm name="tmp_42_6_3"/></StgValue>
</operation>

<operation id="5918" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:987  %tmp_44_6_3 = fadd double %tmp_44_6_2, %tmp_43_6_3

]]></Node>
<StgValue><ssdm name="tmp_44_6_3"/></StgValue>
</operation>

<operation id="5919" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:989  %tmp_46_6_3 = fadd double %tmp_46_6_2, %tmp_45_6_3

]]></Node>
<StgValue><ssdm name="tmp_46_6_3"/></StgValue>
</operation>

<operation id="5920" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1002  %tmp_41_6_4 = fmul double %prefact_6_4, %dx_6_4

]]></Node>
<StgValue><ssdm name="tmp_41_6_4"/></StgValue>
</operation>

<operation id="5921" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1004  %tmp_43_6_4 = fmul double %prefact_6_4, %dy_6_4

]]></Node>
<StgValue><ssdm name="tmp_43_6_4"/></StgValue>
</operation>

<operation id="5922" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1006  %tmp_45_6_4 = fmul double %prefact_6_4, %dz_6_4

]]></Node>
<StgValue><ssdm name="tmp_45_6_4"/></StgValue>
</operation>

<operation id="5923" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1019  %prefact_6_5 = fmul double %tmp_40_6_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_6_5"/></StgValue>
</operation>

<operation id="5924" st_id="73" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="5925" st_id="73" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="5926" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1132  %tmp_42_7_3 = fadd double %tmp_42_7_2, %tmp_41_7_3

]]></Node>
<StgValue><ssdm name="tmp_42_7_3"/></StgValue>
</operation>

<operation id="5927" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1134  %tmp_44_7_3 = fadd double %tmp_44_7_2, %tmp_43_7_3

]]></Node>
<StgValue><ssdm name="tmp_44_7_3"/></StgValue>
</operation>

<operation id="5928" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1136  %tmp_46_7_3 = fadd double %tmp_46_7_2, %tmp_45_7_3

]]></Node>
<StgValue><ssdm name="tmp_46_7_3"/></StgValue>
</operation>

<operation id="5929" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1149  %tmp_41_7_4 = fmul double %prefact_7_4, %dx_7_4

]]></Node>
<StgValue><ssdm name="tmp_41_7_4"/></StgValue>
</operation>

<operation id="5930" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1151  %tmp_43_7_4 = fmul double %prefact_7_4, %dy_7_4

]]></Node>
<StgValue><ssdm name="tmp_43_7_4"/></StgValue>
</operation>

<operation id="5931" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1153  %tmp_45_7_4 = fmul double %prefact_7_4, %dz_7_4

]]></Node>
<StgValue><ssdm name="tmp_45_7_4"/></StgValue>
</operation>

<operation id="5932" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1166  %prefact_7_5 = fmul double %tmp_40_7_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_7_5"/></StgValue>
</operation>

<operation id="5933" st_id="73" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="5934" st_id="73" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="5935" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1280  %tmp_42_8_3 = fadd double %tmp_42_8_2, %tmp_41_8_3

]]></Node>
<StgValue><ssdm name="tmp_42_8_3"/></StgValue>
</operation>

<operation id="5936" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1282  %tmp_44_8_3 = fadd double %tmp_44_8_2, %tmp_43_8_3

]]></Node>
<StgValue><ssdm name="tmp_44_8_3"/></StgValue>
</operation>

<operation id="5937" st_id="73" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1284  %tmp_46_8_3 = fadd double %tmp_46_8_2, %tmp_45_8_3

]]></Node>
<StgValue><ssdm name="tmp_46_8_3"/></StgValue>
</operation>

<operation id="5938" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1297  %tmp_41_8_4 = fmul double %prefact_8_4, %dx_8_4

]]></Node>
<StgValue><ssdm name="tmp_41_8_4"/></StgValue>
</operation>

<operation id="5939" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1299  %tmp_43_8_4 = fmul double %prefact_8_4, %dy_8_4

]]></Node>
<StgValue><ssdm name="tmp_43_8_4"/></StgValue>
</operation>

<operation id="5940" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1301  %tmp_45_8_4 = fmul double %prefact_8_4, %dz_8_4

]]></Node>
<StgValue><ssdm name="tmp_45_8_4"/></StgValue>
</operation>

<operation id="5941" st_id="73" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1314  %prefact_8_5 = fmul double %tmp_40_8_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_8_5"/></StgValue>
</operation>

<operation id="5942" st_id="73" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="5943" st_id="73" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="5944" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:86  %tmp_42_0_4 = fadd double %tmp_42_0_3, %tmp_41_0_4

]]></Node>
<StgValue><ssdm name="tmp_42_0_4"/></StgValue>
</operation>

<operation id="5945" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:88  %tmp_44_0_4 = fadd double %tmp_44_0_3, %tmp_43_0_4

]]></Node>
<StgValue><ssdm name="tmp_44_0_4"/></StgValue>
</operation>

<operation id="5946" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:90  %tmp_46_0_4 = fadd double %tmp_46_0_3, %tmp_45_0_4

]]></Node>
<StgValue><ssdm name="tmp_46_0_4"/></StgValue>
</operation>

<operation id="5947" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:107  %tmp_41_0_5 = fmul double %prefact_0_5, %dx_0_5

]]></Node>
<StgValue><ssdm name="tmp_41_0_5"/></StgValue>
</operation>

<operation id="5948" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:109  %tmp_43_0_5 = fmul double %prefact_0_5, %dy_0_5

]]></Node>
<StgValue><ssdm name="tmp_43_0_5"/></StgValue>
</operation>

<operation id="5949" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:111  %tmp_45_0_5 = fmul double %prefact_0_5, %dz_0_5

]]></Node>
<StgValue><ssdm name="tmp_45_0_5"/></StgValue>
</operation>

<operation id="5950" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:128  %prefact_0_6 = fmul double %tmp_40_0_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_0_6"/></StgValue>
</operation>

<operation id="5951" st_id="74" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="5952" st_id="74" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="5953" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:250  %tmp_42_1_4 = fadd double %tmp_42_1_3, %tmp_41_1_4

]]></Node>
<StgValue><ssdm name="tmp_42_1_4"/></StgValue>
</operation>

<operation id="5954" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:252  %tmp_44_1_4 = fadd double %tmp_44_1_3, %tmp_43_1_4

]]></Node>
<StgValue><ssdm name="tmp_44_1_4"/></StgValue>
</operation>

<operation id="5955" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:254  %tmp_46_1_4 = fadd double %tmp_46_1_3, %tmp_45_1_4

]]></Node>
<StgValue><ssdm name="tmp_46_1_4"/></StgValue>
</operation>

<operation id="5956" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:267  %tmp_41_1_5 = fmul double %prefact_1_5, %dx_1_5

]]></Node>
<StgValue><ssdm name="tmp_41_1_5"/></StgValue>
</operation>

<operation id="5957" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:269  %tmp_43_1_5 = fmul double %prefact_1_5, %dy_1_5

]]></Node>
<StgValue><ssdm name="tmp_43_1_5"/></StgValue>
</operation>

<operation id="5958" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:271  %tmp_45_1_5 = fmul double %prefact_1_5, %dz_1_5

]]></Node>
<StgValue><ssdm name="tmp_45_1_5"/></StgValue>
</operation>

<operation id="5959" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:284  %prefact_1_6 = fmul double %tmp_40_1_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_1_6"/></StgValue>
</operation>

<operation id="5960" st_id="74" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="5961" st_id="74" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="5962" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:397  %tmp_42_2_4 = fadd double %tmp_42_2_3, %tmp_41_2_4

]]></Node>
<StgValue><ssdm name="tmp_42_2_4"/></StgValue>
</operation>

<operation id="5963" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:399  %tmp_44_2_4 = fadd double %tmp_44_2_3, %tmp_43_2_4

]]></Node>
<StgValue><ssdm name="tmp_44_2_4"/></StgValue>
</operation>

<operation id="5964" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:401  %tmp_46_2_4 = fadd double %tmp_46_2_3, %tmp_45_2_4

]]></Node>
<StgValue><ssdm name="tmp_46_2_4"/></StgValue>
</operation>

<operation id="5965" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:414  %tmp_41_2_5 = fmul double %prefact_2_5, %dx_2_5

]]></Node>
<StgValue><ssdm name="tmp_41_2_5"/></StgValue>
</operation>

<operation id="5966" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:416  %tmp_43_2_5 = fmul double %prefact_2_5, %dy_2_5

]]></Node>
<StgValue><ssdm name="tmp_43_2_5"/></StgValue>
</operation>

<operation id="5967" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:418  %tmp_45_2_5 = fmul double %prefact_2_5, %dz_2_5

]]></Node>
<StgValue><ssdm name="tmp_45_2_5"/></StgValue>
</operation>

<operation id="5968" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:431  %prefact_2_6 = fmul double %tmp_40_2_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_2_6"/></StgValue>
</operation>

<operation id="5969" st_id="74" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="5970" st_id="74" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="5971" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:544  %tmp_42_3_4 = fadd double %tmp_42_3_2, %tmp_41_3_4

]]></Node>
<StgValue><ssdm name="tmp_42_3_4"/></StgValue>
</operation>

<operation id="5972" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:546  %tmp_44_3_4 = fadd double %tmp_44_3_2, %tmp_43_3_4

]]></Node>
<StgValue><ssdm name="tmp_44_3_4"/></StgValue>
</operation>

<operation id="5973" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:548  %tmp_46_3_4 = fadd double %tmp_46_3_2, %tmp_45_3_4

]]></Node>
<StgValue><ssdm name="tmp_46_3_4"/></StgValue>
</operation>

<operation id="5974" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:561  %tmp_41_3_5 = fmul double %prefact_3_5, %dx_3_5

]]></Node>
<StgValue><ssdm name="tmp_41_3_5"/></StgValue>
</operation>

<operation id="5975" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:563  %tmp_43_3_5 = fmul double %prefact_3_5, %dy_3_5

]]></Node>
<StgValue><ssdm name="tmp_43_3_5"/></StgValue>
</operation>

<operation id="5976" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:565  %tmp_45_3_5 = fmul double %prefact_3_5, %dz_3_5

]]></Node>
<StgValue><ssdm name="tmp_45_3_5"/></StgValue>
</operation>

<operation id="5977" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:578  %prefact_3_6 = fmul double %tmp_40_3_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_3_6"/></StgValue>
</operation>

<operation id="5978" st_id="74" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="5979" st_id="74" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="5980" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:691  %tmp_42_4_3 = fadd double %tmp_42_4_2, %tmp_41_4_3

]]></Node>
<StgValue><ssdm name="tmp_42_4_3"/></StgValue>
</operation>

<operation id="5981" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:693  %tmp_44_4_3 = fadd double %tmp_44_4_2, %tmp_43_4_3

]]></Node>
<StgValue><ssdm name="tmp_44_4_3"/></StgValue>
</operation>

<operation id="5982" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:695  %tmp_46_4_3 = fadd double %tmp_46_4_2, %tmp_45_4_3

]]></Node>
<StgValue><ssdm name="tmp_46_4_3"/></StgValue>
</operation>

<operation id="5983" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:708  %tmp_41_4_5 = fmul double %prefact_4_5, %dx_4_5

]]></Node>
<StgValue><ssdm name="tmp_41_4_5"/></StgValue>
</operation>

<operation id="5984" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:710  %tmp_43_4_5 = fmul double %prefact_4_5, %dy_4_5

]]></Node>
<StgValue><ssdm name="tmp_43_4_5"/></StgValue>
</operation>

<operation id="5985" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:712  %tmp_45_4_5 = fmul double %prefact_4_5, %dz_4_5

]]></Node>
<StgValue><ssdm name="tmp_45_4_5"/></StgValue>
</operation>

<operation id="5986" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:725  %prefact_4_6 = fmul double %tmp_40_4_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_4_6"/></StgValue>
</operation>

<operation id="5987" st_id="74" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="5988" st_id="74" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="5989" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:838  %tmp_42_5_3 = fadd double %tmp_42_5_2, %tmp_41_5_3

]]></Node>
<StgValue><ssdm name="tmp_42_5_3"/></StgValue>
</operation>

<operation id="5990" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:840  %tmp_44_5_3 = fadd double %tmp_44_5_2, %tmp_43_5_3

]]></Node>
<StgValue><ssdm name="tmp_44_5_3"/></StgValue>
</operation>

<operation id="5991" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:842  %tmp_46_5_3 = fadd double %tmp_46_5_2, %tmp_45_5_3

]]></Node>
<StgValue><ssdm name="tmp_46_5_3"/></StgValue>
</operation>

<operation id="5992" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:855  %tmp_41_5_4 = fmul double %prefact_5_4, %dx_5_4

]]></Node>
<StgValue><ssdm name="tmp_41_5_4"/></StgValue>
</operation>

<operation id="5993" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:857  %tmp_43_5_4 = fmul double %prefact_5_4, %dy_5_4

]]></Node>
<StgValue><ssdm name="tmp_43_5_4"/></StgValue>
</operation>

<operation id="5994" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:859  %tmp_45_5_4 = fmul double %prefact_5_4, %dz_5_4

]]></Node>
<StgValue><ssdm name="tmp_45_5_4"/></StgValue>
</operation>

<operation id="5995" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:872  %prefact_5_6 = fmul double %tmp_40_5_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_5_6"/></StgValue>
</operation>

<operation id="5996" st_id="74" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="5997" st_id="74" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="5998" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:985  %tmp_42_6_3 = fadd double %tmp_42_6_2, %tmp_41_6_3

]]></Node>
<StgValue><ssdm name="tmp_42_6_3"/></StgValue>
</operation>

<operation id="5999" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:987  %tmp_44_6_3 = fadd double %tmp_44_6_2, %tmp_43_6_3

]]></Node>
<StgValue><ssdm name="tmp_44_6_3"/></StgValue>
</operation>

<operation id="6000" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:989  %tmp_46_6_3 = fadd double %tmp_46_6_2, %tmp_45_6_3

]]></Node>
<StgValue><ssdm name="tmp_46_6_3"/></StgValue>
</operation>

<operation id="6001" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1002  %tmp_41_6_4 = fmul double %prefact_6_4, %dx_6_4

]]></Node>
<StgValue><ssdm name="tmp_41_6_4"/></StgValue>
</operation>

<operation id="6002" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1004  %tmp_43_6_4 = fmul double %prefact_6_4, %dy_6_4

]]></Node>
<StgValue><ssdm name="tmp_43_6_4"/></StgValue>
</operation>

<operation id="6003" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1006  %tmp_45_6_4 = fmul double %prefact_6_4, %dz_6_4

]]></Node>
<StgValue><ssdm name="tmp_45_6_4"/></StgValue>
</operation>

<operation id="6004" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1019  %prefact_6_5 = fmul double %tmp_40_6_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_6_5"/></StgValue>
</operation>

<operation id="6005" st_id="74" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="6006" st_id="74" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="6007" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1132  %tmp_42_7_3 = fadd double %tmp_42_7_2, %tmp_41_7_3

]]></Node>
<StgValue><ssdm name="tmp_42_7_3"/></StgValue>
</operation>

<operation id="6008" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1134  %tmp_44_7_3 = fadd double %tmp_44_7_2, %tmp_43_7_3

]]></Node>
<StgValue><ssdm name="tmp_44_7_3"/></StgValue>
</operation>

<operation id="6009" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1136  %tmp_46_7_3 = fadd double %tmp_46_7_2, %tmp_45_7_3

]]></Node>
<StgValue><ssdm name="tmp_46_7_3"/></StgValue>
</operation>

<operation id="6010" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1149  %tmp_41_7_4 = fmul double %prefact_7_4, %dx_7_4

]]></Node>
<StgValue><ssdm name="tmp_41_7_4"/></StgValue>
</operation>

<operation id="6011" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1151  %tmp_43_7_4 = fmul double %prefact_7_4, %dy_7_4

]]></Node>
<StgValue><ssdm name="tmp_43_7_4"/></StgValue>
</operation>

<operation id="6012" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1153  %tmp_45_7_4 = fmul double %prefact_7_4, %dz_7_4

]]></Node>
<StgValue><ssdm name="tmp_45_7_4"/></StgValue>
</operation>

<operation id="6013" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1166  %prefact_7_5 = fmul double %tmp_40_7_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_7_5"/></StgValue>
</operation>

<operation id="6014" st_id="74" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="6015" st_id="74" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="6016" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1280  %tmp_42_8_3 = fadd double %tmp_42_8_2, %tmp_41_8_3

]]></Node>
<StgValue><ssdm name="tmp_42_8_3"/></StgValue>
</operation>

<operation id="6017" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1282  %tmp_44_8_3 = fadd double %tmp_44_8_2, %tmp_43_8_3

]]></Node>
<StgValue><ssdm name="tmp_44_8_3"/></StgValue>
</operation>

<operation id="6018" st_id="74" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1284  %tmp_46_8_3 = fadd double %tmp_46_8_2, %tmp_45_8_3

]]></Node>
<StgValue><ssdm name="tmp_46_8_3"/></StgValue>
</operation>

<operation id="6019" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1297  %tmp_41_8_4 = fmul double %prefact_8_4, %dx_8_4

]]></Node>
<StgValue><ssdm name="tmp_41_8_4"/></StgValue>
</operation>

<operation id="6020" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1299  %tmp_43_8_4 = fmul double %prefact_8_4, %dy_8_4

]]></Node>
<StgValue><ssdm name="tmp_43_8_4"/></StgValue>
</operation>

<operation id="6021" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1301  %tmp_45_8_4 = fmul double %prefact_8_4, %dz_8_4

]]></Node>
<StgValue><ssdm name="tmp_45_8_4"/></StgValue>
</operation>

<operation id="6022" st_id="74" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1314  %prefact_8_5 = fmul double %tmp_40_8_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_8_5"/></StgValue>
</operation>

<operation id="6023" st_id="74" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="6024" st_id="74" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="6025" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:86  %tmp_42_0_4 = fadd double %tmp_42_0_3, %tmp_41_0_4

]]></Node>
<StgValue><ssdm name="tmp_42_0_4"/></StgValue>
</operation>

<operation id="6026" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:88  %tmp_44_0_4 = fadd double %tmp_44_0_3, %tmp_43_0_4

]]></Node>
<StgValue><ssdm name="tmp_44_0_4"/></StgValue>
</operation>

<operation id="6027" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:90  %tmp_46_0_4 = fadd double %tmp_46_0_3, %tmp_45_0_4

]]></Node>
<StgValue><ssdm name="tmp_46_0_4"/></StgValue>
</operation>

<operation id="6028" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:107  %tmp_41_0_5 = fmul double %prefact_0_5, %dx_0_5

]]></Node>
<StgValue><ssdm name="tmp_41_0_5"/></StgValue>
</operation>

<operation id="6029" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:109  %tmp_43_0_5 = fmul double %prefact_0_5, %dy_0_5

]]></Node>
<StgValue><ssdm name="tmp_43_0_5"/></StgValue>
</operation>

<operation id="6030" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:111  %tmp_45_0_5 = fmul double %prefact_0_5, %dz_0_5

]]></Node>
<StgValue><ssdm name="tmp_45_0_5"/></StgValue>
</operation>

<operation id="6031" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:128  %prefact_0_6 = fmul double %tmp_40_0_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_0_6"/></StgValue>
</operation>

<operation id="6032" st_id="75" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:148  %tmp_40_0_7 = fdiv double -1.000000e+00, %tmp_39_0_7

]]></Node>
<StgValue><ssdm name="tmp_40_0_7"/></StgValue>
</operation>

<operation id="6033" st_id="75" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="6034" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:250  %tmp_42_1_4 = fadd double %tmp_42_1_3, %tmp_41_1_4

]]></Node>
<StgValue><ssdm name="tmp_42_1_4"/></StgValue>
</operation>

<operation id="6035" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:252  %tmp_44_1_4 = fadd double %tmp_44_1_3, %tmp_43_1_4

]]></Node>
<StgValue><ssdm name="tmp_44_1_4"/></StgValue>
</operation>

<operation id="6036" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:254  %tmp_46_1_4 = fadd double %tmp_46_1_3, %tmp_45_1_4

]]></Node>
<StgValue><ssdm name="tmp_46_1_4"/></StgValue>
</operation>

<operation id="6037" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:267  %tmp_41_1_5 = fmul double %prefact_1_5, %dx_1_5

]]></Node>
<StgValue><ssdm name="tmp_41_1_5"/></StgValue>
</operation>

<operation id="6038" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:269  %tmp_43_1_5 = fmul double %prefact_1_5, %dy_1_5

]]></Node>
<StgValue><ssdm name="tmp_43_1_5"/></StgValue>
</operation>

<operation id="6039" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:271  %tmp_45_1_5 = fmul double %prefact_1_5, %dz_1_5

]]></Node>
<StgValue><ssdm name="tmp_45_1_5"/></StgValue>
</operation>

<operation id="6040" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:284  %prefact_1_6 = fmul double %tmp_40_1_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_1_6"/></StgValue>
</operation>

<operation id="6041" st_id="75" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:301  %tmp_40_1_7 = fdiv double -1.000000e+00, %tmp_39_1_7

]]></Node>
<StgValue><ssdm name="tmp_40_1_7"/></StgValue>
</operation>

<operation id="6042" st_id="75" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="6043" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:397  %tmp_42_2_4 = fadd double %tmp_42_2_3, %tmp_41_2_4

]]></Node>
<StgValue><ssdm name="tmp_42_2_4"/></StgValue>
</operation>

<operation id="6044" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:399  %tmp_44_2_4 = fadd double %tmp_44_2_3, %tmp_43_2_4

]]></Node>
<StgValue><ssdm name="tmp_44_2_4"/></StgValue>
</operation>

<operation id="6045" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:401  %tmp_46_2_4 = fadd double %tmp_46_2_3, %tmp_45_2_4

]]></Node>
<StgValue><ssdm name="tmp_46_2_4"/></StgValue>
</operation>

<operation id="6046" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:414  %tmp_41_2_5 = fmul double %prefact_2_5, %dx_2_5

]]></Node>
<StgValue><ssdm name="tmp_41_2_5"/></StgValue>
</operation>

<operation id="6047" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:416  %tmp_43_2_5 = fmul double %prefact_2_5, %dy_2_5

]]></Node>
<StgValue><ssdm name="tmp_43_2_5"/></StgValue>
</operation>

<operation id="6048" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:418  %tmp_45_2_5 = fmul double %prefact_2_5, %dz_2_5

]]></Node>
<StgValue><ssdm name="tmp_45_2_5"/></StgValue>
</operation>

<operation id="6049" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:431  %prefact_2_6 = fmul double %tmp_40_2_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_2_6"/></StgValue>
</operation>

<operation id="6050" st_id="75" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:448  %tmp_40_2_7 = fdiv double -1.000000e+00, %tmp_39_2_7

]]></Node>
<StgValue><ssdm name="tmp_40_2_7"/></StgValue>
</operation>

<operation id="6051" st_id="75" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="6052" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:544  %tmp_42_3_4 = fadd double %tmp_42_3_2, %tmp_41_3_4

]]></Node>
<StgValue><ssdm name="tmp_42_3_4"/></StgValue>
</operation>

<operation id="6053" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:546  %tmp_44_3_4 = fadd double %tmp_44_3_2, %tmp_43_3_4

]]></Node>
<StgValue><ssdm name="tmp_44_3_4"/></StgValue>
</operation>

<operation id="6054" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:548  %tmp_46_3_4 = fadd double %tmp_46_3_2, %tmp_45_3_4

]]></Node>
<StgValue><ssdm name="tmp_46_3_4"/></StgValue>
</operation>

<operation id="6055" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:561  %tmp_41_3_5 = fmul double %prefact_3_5, %dx_3_5

]]></Node>
<StgValue><ssdm name="tmp_41_3_5"/></StgValue>
</operation>

<operation id="6056" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:563  %tmp_43_3_5 = fmul double %prefact_3_5, %dy_3_5

]]></Node>
<StgValue><ssdm name="tmp_43_3_5"/></StgValue>
</operation>

<operation id="6057" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:565  %tmp_45_3_5 = fmul double %prefact_3_5, %dz_3_5

]]></Node>
<StgValue><ssdm name="tmp_45_3_5"/></StgValue>
</operation>

<operation id="6058" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:578  %prefact_3_6 = fmul double %tmp_40_3_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_3_6"/></StgValue>
</operation>

<operation id="6059" st_id="75" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:595  %tmp_40_3_7 = fdiv double -1.000000e+00, %tmp_39_3_7

]]></Node>
<StgValue><ssdm name="tmp_40_3_7"/></StgValue>
</operation>

<operation id="6060" st_id="75" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="6061" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:691  %tmp_42_4_3 = fadd double %tmp_42_4_2, %tmp_41_4_3

]]></Node>
<StgValue><ssdm name="tmp_42_4_3"/></StgValue>
</operation>

<operation id="6062" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:693  %tmp_44_4_3 = fadd double %tmp_44_4_2, %tmp_43_4_3

]]></Node>
<StgValue><ssdm name="tmp_44_4_3"/></StgValue>
</operation>

<operation id="6063" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:695  %tmp_46_4_3 = fadd double %tmp_46_4_2, %tmp_45_4_3

]]></Node>
<StgValue><ssdm name="tmp_46_4_3"/></StgValue>
</operation>

<operation id="6064" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:708  %tmp_41_4_5 = fmul double %prefact_4_5, %dx_4_5

]]></Node>
<StgValue><ssdm name="tmp_41_4_5"/></StgValue>
</operation>

<operation id="6065" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:710  %tmp_43_4_5 = fmul double %prefact_4_5, %dy_4_5

]]></Node>
<StgValue><ssdm name="tmp_43_4_5"/></StgValue>
</operation>

<operation id="6066" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:712  %tmp_45_4_5 = fmul double %prefact_4_5, %dz_4_5

]]></Node>
<StgValue><ssdm name="tmp_45_4_5"/></StgValue>
</operation>

<operation id="6067" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:725  %prefact_4_6 = fmul double %tmp_40_4_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_4_6"/></StgValue>
</operation>

<operation id="6068" st_id="75" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:742  %tmp_40_4_7 = fdiv double -1.000000e+00, %tmp_39_4_7

]]></Node>
<StgValue><ssdm name="tmp_40_4_7"/></StgValue>
</operation>

<operation id="6069" st_id="75" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="6070" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:838  %tmp_42_5_3 = fadd double %tmp_42_5_2, %tmp_41_5_3

]]></Node>
<StgValue><ssdm name="tmp_42_5_3"/></StgValue>
</operation>

<operation id="6071" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:840  %tmp_44_5_3 = fadd double %tmp_44_5_2, %tmp_43_5_3

]]></Node>
<StgValue><ssdm name="tmp_44_5_3"/></StgValue>
</operation>

<operation id="6072" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:842  %tmp_46_5_3 = fadd double %tmp_46_5_2, %tmp_45_5_3

]]></Node>
<StgValue><ssdm name="tmp_46_5_3"/></StgValue>
</operation>

<operation id="6073" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:855  %tmp_41_5_4 = fmul double %prefact_5_4, %dx_5_4

]]></Node>
<StgValue><ssdm name="tmp_41_5_4"/></StgValue>
</operation>

<operation id="6074" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:857  %tmp_43_5_4 = fmul double %prefact_5_4, %dy_5_4

]]></Node>
<StgValue><ssdm name="tmp_43_5_4"/></StgValue>
</operation>

<operation id="6075" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:859  %tmp_45_5_4 = fmul double %prefact_5_4, %dz_5_4

]]></Node>
<StgValue><ssdm name="tmp_45_5_4"/></StgValue>
</operation>

<operation id="6076" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:872  %prefact_5_6 = fmul double %tmp_40_5_6, %p_m_6_load

]]></Node>
<StgValue><ssdm name="prefact_5_6"/></StgValue>
</operation>

<operation id="6077" st_id="75" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:889  %tmp_40_5_7 = fdiv double -1.000000e+00, %tmp_39_5_7

]]></Node>
<StgValue><ssdm name="tmp_40_5_7"/></StgValue>
</operation>

<operation id="6078" st_id="75" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="6079" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:985  %tmp_42_6_3 = fadd double %tmp_42_6_2, %tmp_41_6_3

]]></Node>
<StgValue><ssdm name="tmp_42_6_3"/></StgValue>
</operation>

<operation id="6080" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:987  %tmp_44_6_3 = fadd double %tmp_44_6_2, %tmp_43_6_3

]]></Node>
<StgValue><ssdm name="tmp_44_6_3"/></StgValue>
</operation>

<operation id="6081" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:989  %tmp_46_6_3 = fadd double %tmp_46_6_2, %tmp_45_6_3

]]></Node>
<StgValue><ssdm name="tmp_46_6_3"/></StgValue>
</operation>

<operation id="6082" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1002  %tmp_41_6_4 = fmul double %prefact_6_4, %dx_6_4

]]></Node>
<StgValue><ssdm name="tmp_41_6_4"/></StgValue>
</operation>

<operation id="6083" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1004  %tmp_43_6_4 = fmul double %prefact_6_4, %dy_6_4

]]></Node>
<StgValue><ssdm name="tmp_43_6_4"/></StgValue>
</operation>

<operation id="6084" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1006  %tmp_45_6_4 = fmul double %prefact_6_4, %dz_6_4

]]></Node>
<StgValue><ssdm name="tmp_45_6_4"/></StgValue>
</operation>

<operation id="6085" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1019  %prefact_6_5 = fmul double %tmp_40_6_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_6_5"/></StgValue>
</operation>

<operation id="6086" st_id="75" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1036  %tmp_40_6_7 = fdiv double -1.000000e+00, %tmp_39_6_7

]]></Node>
<StgValue><ssdm name="tmp_40_6_7"/></StgValue>
</operation>

<operation id="6087" st_id="75" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="6088" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1132  %tmp_42_7_3 = fadd double %tmp_42_7_2, %tmp_41_7_3

]]></Node>
<StgValue><ssdm name="tmp_42_7_3"/></StgValue>
</operation>

<operation id="6089" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1134  %tmp_44_7_3 = fadd double %tmp_44_7_2, %tmp_43_7_3

]]></Node>
<StgValue><ssdm name="tmp_44_7_3"/></StgValue>
</operation>

<operation id="6090" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1136  %tmp_46_7_3 = fadd double %tmp_46_7_2, %tmp_45_7_3

]]></Node>
<StgValue><ssdm name="tmp_46_7_3"/></StgValue>
</operation>

<operation id="6091" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1149  %tmp_41_7_4 = fmul double %prefact_7_4, %dx_7_4

]]></Node>
<StgValue><ssdm name="tmp_41_7_4"/></StgValue>
</operation>

<operation id="6092" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1151  %tmp_43_7_4 = fmul double %prefact_7_4, %dy_7_4

]]></Node>
<StgValue><ssdm name="tmp_43_7_4"/></StgValue>
</operation>

<operation id="6093" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1153  %tmp_45_7_4 = fmul double %prefact_7_4, %dz_7_4

]]></Node>
<StgValue><ssdm name="tmp_45_7_4"/></StgValue>
</operation>

<operation id="6094" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1166  %prefact_7_5 = fmul double %tmp_40_7_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_7_5"/></StgValue>
</operation>

<operation id="6095" st_id="75" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1183  %tmp_40_7_6 = fdiv double -1.000000e+00, %tmp_39_7_6

]]></Node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="6096" st_id="75" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="6097" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1280  %tmp_42_8_3 = fadd double %tmp_42_8_2, %tmp_41_8_3

]]></Node>
<StgValue><ssdm name="tmp_42_8_3"/></StgValue>
</operation>

<operation id="6098" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1282  %tmp_44_8_3 = fadd double %tmp_44_8_2, %tmp_43_8_3

]]></Node>
<StgValue><ssdm name="tmp_44_8_3"/></StgValue>
</operation>

<operation id="6099" st_id="75" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1284  %tmp_46_8_3 = fadd double %tmp_46_8_2, %tmp_45_8_3

]]></Node>
<StgValue><ssdm name="tmp_46_8_3"/></StgValue>
</operation>

<operation id="6100" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1297  %tmp_41_8_4 = fmul double %prefact_8_4, %dx_8_4

]]></Node>
<StgValue><ssdm name="tmp_41_8_4"/></StgValue>
</operation>

<operation id="6101" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1299  %tmp_43_8_4 = fmul double %prefact_8_4, %dy_8_4

]]></Node>
<StgValue><ssdm name="tmp_43_8_4"/></StgValue>
</operation>

<operation id="6102" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1301  %tmp_45_8_4 = fmul double %prefact_8_4, %dz_8_4

]]></Node>
<StgValue><ssdm name="tmp_45_8_4"/></StgValue>
</operation>

<operation id="6103" st_id="75" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1314  %prefact_8_5 = fmul double %tmp_40_8_5, %p_m_5_load

]]></Node>
<StgValue><ssdm name="prefact_8_5"/></StgValue>
</operation>

<operation id="6104" st_id="75" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1331  %tmp_40_8_6 = fdiv double -1.000000e+00, %tmp_39_8_6

]]></Node>
<StgValue><ssdm name="tmp_40_8_6"/></StgValue>
</operation>

<operation id="6105" st_id="75" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1349  %tmp_40_8_7 = fdiv double -1.000000e+00, %tmp_39_8_7

]]></Node>
<StgValue><ssdm name="tmp_40_8_7"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="6106" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:108  %tmp_42_0_5 = fadd double %tmp_42_0_4, %tmp_41_0_5

]]></Node>
<StgValue><ssdm name="tmp_42_0_5"/></StgValue>
</operation>

<operation id="6107" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:110  %tmp_44_0_5 = fadd double %tmp_44_0_4, %tmp_43_0_5

]]></Node>
<StgValue><ssdm name="tmp_44_0_5"/></StgValue>
</operation>

<operation id="6108" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:112  %tmp_46_0_5 = fadd double %tmp_46_0_4, %tmp_45_0_5

]]></Node>
<StgValue><ssdm name="tmp_46_0_5"/></StgValue>
</operation>

<operation id="6109" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:129  %tmp_41_0_6 = fmul double %prefact_0_6, %dx_0_6

]]></Node>
<StgValue><ssdm name="tmp_41_0_6"/></StgValue>
</operation>

<operation id="6110" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:131  %tmp_43_0_6 = fmul double %prefact_0_6, %dy_0_6

]]></Node>
<StgValue><ssdm name="tmp_43_0_6"/></StgValue>
</operation>

<operation id="6111" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:133  %tmp_45_0_6 = fmul double %prefact_0_6, %dz_0_6

]]></Node>
<StgValue><ssdm name="tmp_45_0_6"/></StgValue>
</operation>

<operation id="6112" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:149  %p_m_7_load = load double* @p_m_7, align 8

]]></Node>
<StgValue><ssdm name="p_m_7_load"/></StgValue>
</operation>

<operation id="6113" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:150  %prefact_0_7 = fmul double %tmp_40_0_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_0_7"/></StgValue>
</operation>

<operation id="6114" st_id="76" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="6115" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:268  %tmp_42_1_5 = fadd double %tmp_42_1_4, %tmp_41_1_5

]]></Node>
<StgValue><ssdm name="tmp_42_1_5"/></StgValue>
</operation>

<operation id="6116" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:270  %tmp_44_1_5 = fadd double %tmp_44_1_4, %tmp_43_1_5

]]></Node>
<StgValue><ssdm name="tmp_44_1_5"/></StgValue>
</operation>

<operation id="6117" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:272  %tmp_46_1_5 = fadd double %tmp_46_1_4, %tmp_45_1_5

]]></Node>
<StgValue><ssdm name="tmp_46_1_5"/></StgValue>
</operation>

<operation id="6118" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:285  %tmp_41_1_6 = fmul double %prefact_1_6, %dx_1_6

]]></Node>
<StgValue><ssdm name="tmp_41_1_6"/></StgValue>
</operation>

<operation id="6119" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:287  %tmp_43_1_6 = fmul double %prefact_1_6, %dy_1_6

]]></Node>
<StgValue><ssdm name="tmp_43_1_6"/></StgValue>
</operation>

<operation id="6120" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:289  %tmp_45_1_6 = fmul double %prefact_1_6, %dz_1_6

]]></Node>
<StgValue><ssdm name="tmp_45_1_6"/></StgValue>
</operation>

<operation id="6121" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:302  %prefact_1_7 = fmul double %tmp_40_1_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_1_7"/></StgValue>
</operation>

<operation id="6122" st_id="76" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="6123" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:415  %tmp_42_2_5 = fadd double %tmp_42_2_4, %tmp_41_2_5

]]></Node>
<StgValue><ssdm name="tmp_42_2_5"/></StgValue>
</operation>

<operation id="6124" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:417  %tmp_44_2_5 = fadd double %tmp_44_2_4, %tmp_43_2_5

]]></Node>
<StgValue><ssdm name="tmp_44_2_5"/></StgValue>
</operation>

<operation id="6125" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:419  %tmp_46_2_5 = fadd double %tmp_46_2_4, %tmp_45_2_5

]]></Node>
<StgValue><ssdm name="tmp_46_2_5"/></StgValue>
</operation>

<operation id="6126" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:432  %tmp_41_2_6 = fmul double %prefact_2_6, %dx_2_6

]]></Node>
<StgValue><ssdm name="tmp_41_2_6"/></StgValue>
</operation>

<operation id="6127" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:434  %tmp_43_2_6 = fmul double %prefact_2_6, %dy_2_6

]]></Node>
<StgValue><ssdm name="tmp_43_2_6"/></StgValue>
</operation>

<operation id="6128" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:436  %tmp_45_2_6 = fmul double %prefact_2_6, %dz_2_6

]]></Node>
<StgValue><ssdm name="tmp_45_2_6"/></StgValue>
</operation>

<operation id="6129" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:449  %prefact_2_7 = fmul double %tmp_40_2_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_2_7"/></StgValue>
</operation>

<operation id="6130" st_id="76" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="6131" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:562  %tmp_42_3_5 = fadd double %tmp_42_3_4, %tmp_41_3_5

]]></Node>
<StgValue><ssdm name="tmp_42_3_5"/></StgValue>
</operation>

<operation id="6132" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:564  %tmp_44_3_5 = fadd double %tmp_44_3_4, %tmp_43_3_5

]]></Node>
<StgValue><ssdm name="tmp_44_3_5"/></StgValue>
</operation>

<operation id="6133" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:566  %tmp_46_3_5 = fadd double %tmp_46_3_4, %tmp_45_3_5

]]></Node>
<StgValue><ssdm name="tmp_46_3_5"/></StgValue>
</operation>

<operation id="6134" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:579  %tmp_41_3_6 = fmul double %prefact_3_6, %dx_3_6

]]></Node>
<StgValue><ssdm name="tmp_41_3_6"/></StgValue>
</operation>

<operation id="6135" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:581  %tmp_43_3_6 = fmul double %prefact_3_6, %dy_3_6

]]></Node>
<StgValue><ssdm name="tmp_43_3_6"/></StgValue>
</operation>

<operation id="6136" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:583  %tmp_45_3_6 = fmul double %prefact_3_6, %dz_3_6

]]></Node>
<StgValue><ssdm name="tmp_45_3_6"/></StgValue>
</operation>

<operation id="6137" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:596  %prefact_3_7 = fmul double %tmp_40_3_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_3_7"/></StgValue>
</operation>

<operation id="6138" st_id="76" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="6139" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:709  %tmp_42_4_5 = fadd double %tmp_42_4_3, %tmp_41_4_5

]]></Node>
<StgValue><ssdm name="tmp_42_4_5"/></StgValue>
</operation>

<operation id="6140" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:711  %tmp_44_4_5 = fadd double %tmp_44_4_3, %tmp_43_4_5

]]></Node>
<StgValue><ssdm name="tmp_44_4_5"/></StgValue>
</operation>

<operation id="6141" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:713  %tmp_46_4_5 = fadd double %tmp_46_4_3, %tmp_45_4_5

]]></Node>
<StgValue><ssdm name="tmp_46_4_5"/></StgValue>
</operation>

<operation id="6142" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:726  %tmp_41_4_6 = fmul double %prefact_4_6, %dx_4_6

]]></Node>
<StgValue><ssdm name="tmp_41_4_6"/></StgValue>
</operation>

<operation id="6143" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:728  %tmp_43_4_6 = fmul double %prefact_4_6, %dy_4_6

]]></Node>
<StgValue><ssdm name="tmp_43_4_6"/></StgValue>
</operation>

<operation id="6144" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:730  %tmp_45_4_6 = fmul double %prefact_4_6, %dz_4_6

]]></Node>
<StgValue><ssdm name="tmp_45_4_6"/></StgValue>
</operation>

<operation id="6145" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:743  %prefact_4_7 = fmul double %tmp_40_4_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_4_7"/></StgValue>
</operation>

<operation id="6146" st_id="76" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="6147" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:856  %tmp_42_5_4 = fadd double %tmp_42_5_3, %tmp_41_5_4

]]></Node>
<StgValue><ssdm name="tmp_42_5_4"/></StgValue>
</operation>

<operation id="6148" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:858  %tmp_44_5_4 = fadd double %tmp_44_5_3, %tmp_43_5_4

]]></Node>
<StgValue><ssdm name="tmp_44_5_4"/></StgValue>
</operation>

<operation id="6149" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:860  %tmp_46_5_4 = fadd double %tmp_46_5_3, %tmp_45_5_4

]]></Node>
<StgValue><ssdm name="tmp_46_5_4"/></StgValue>
</operation>

<operation id="6150" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:873  %tmp_41_5_6 = fmul double %prefact_5_6, %dx_5_6

]]></Node>
<StgValue><ssdm name="tmp_41_5_6"/></StgValue>
</operation>

<operation id="6151" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:875  %tmp_43_5_6 = fmul double %prefact_5_6, %dy_5_6

]]></Node>
<StgValue><ssdm name="tmp_43_5_6"/></StgValue>
</operation>

<operation id="6152" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:877  %tmp_45_5_6 = fmul double %prefact_5_6, %dz_5_6

]]></Node>
<StgValue><ssdm name="tmp_45_5_6"/></StgValue>
</operation>

<operation id="6153" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:890  %prefact_5_7 = fmul double %tmp_40_5_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_5_7"/></StgValue>
</operation>

<operation id="6154" st_id="76" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="6155" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1003  %tmp_42_6_4 = fadd double %tmp_42_6_3, %tmp_41_6_4

]]></Node>
<StgValue><ssdm name="tmp_42_6_4"/></StgValue>
</operation>

<operation id="6156" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1005  %tmp_44_6_4 = fadd double %tmp_44_6_3, %tmp_43_6_4

]]></Node>
<StgValue><ssdm name="tmp_44_6_4"/></StgValue>
</operation>

<operation id="6157" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1007  %tmp_46_6_4 = fadd double %tmp_46_6_3, %tmp_45_6_4

]]></Node>
<StgValue><ssdm name="tmp_46_6_4"/></StgValue>
</operation>

<operation id="6158" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1020  %tmp_41_6_5 = fmul double %prefact_6_5, %dx_6_5

]]></Node>
<StgValue><ssdm name="tmp_41_6_5"/></StgValue>
</operation>

<operation id="6159" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1022  %tmp_43_6_5 = fmul double %prefact_6_5, %dy_6_5

]]></Node>
<StgValue><ssdm name="tmp_43_6_5"/></StgValue>
</operation>

<operation id="6160" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1024  %tmp_45_6_5 = fmul double %prefact_6_5, %dz_6_5

]]></Node>
<StgValue><ssdm name="tmp_45_6_5"/></StgValue>
</operation>

<operation id="6161" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1037  %prefact_6_7 = fmul double %tmp_40_6_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_6_7"/></StgValue>
</operation>

<operation id="6162" st_id="76" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="6163" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1150  %tmp_42_7_4 = fadd double %tmp_42_7_3, %tmp_41_7_4

]]></Node>
<StgValue><ssdm name="tmp_42_7_4"/></StgValue>
</operation>

<operation id="6164" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1152  %tmp_44_7_4 = fadd double %tmp_44_7_3, %tmp_43_7_4

]]></Node>
<StgValue><ssdm name="tmp_44_7_4"/></StgValue>
</operation>

<operation id="6165" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1154  %tmp_46_7_4 = fadd double %tmp_46_7_3, %tmp_45_7_4

]]></Node>
<StgValue><ssdm name="tmp_46_7_4"/></StgValue>
</operation>

<operation id="6166" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1167  %tmp_41_7_5 = fmul double %prefact_7_5, %dx_7_5

]]></Node>
<StgValue><ssdm name="tmp_41_7_5"/></StgValue>
</operation>

<operation id="6167" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1169  %tmp_43_7_5 = fmul double %prefact_7_5, %dy_7_5

]]></Node>
<StgValue><ssdm name="tmp_43_7_5"/></StgValue>
</operation>

<operation id="6168" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1171  %tmp_45_7_5 = fmul double %prefact_7_5, %dz_7_5

]]></Node>
<StgValue><ssdm name="tmp_45_7_5"/></StgValue>
</operation>

<operation id="6169" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:1184  %p_m_6_load_1 = load double* @p_m_6, align 16

]]></Node>
<StgValue><ssdm name="p_m_6_load_1"/></StgValue>
</operation>

<operation id="6170" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1185  %prefact_7_6 = fmul double %tmp_40_7_6, %p_m_6_load_1

]]></Node>
<StgValue><ssdm name="prefact_7_6"/></StgValue>
</operation>

<operation id="6171" st_id="76" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="6172" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1298  %tmp_42_8_4 = fadd double %tmp_42_8_3, %tmp_41_8_4

]]></Node>
<StgValue><ssdm name="tmp_42_8_4"/></StgValue>
</operation>

<operation id="6173" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1300  %tmp_44_8_4 = fadd double %tmp_44_8_3, %tmp_43_8_4

]]></Node>
<StgValue><ssdm name="tmp_44_8_4"/></StgValue>
</operation>

<operation id="6174" st_id="76" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1302  %tmp_46_8_4 = fadd double %tmp_46_8_3, %tmp_45_8_4

]]></Node>
<StgValue><ssdm name="tmp_46_8_4"/></StgValue>
</operation>

<operation id="6175" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1315  %tmp_41_8_5 = fmul double %prefact_8_5, %dx_8_5

]]></Node>
<StgValue><ssdm name="tmp_41_8_5"/></StgValue>
</operation>

<operation id="6176" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1317  %tmp_43_8_5 = fmul double %prefact_8_5, %dy_8_5

]]></Node>
<StgValue><ssdm name="tmp_43_8_5"/></StgValue>
</operation>

<operation id="6177" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1319  %tmp_45_8_5 = fmul double %prefact_8_5, %dz_8_5

]]></Node>
<StgValue><ssdm name="tmp_45_8_5"/></StgValue>
</operation>

<operation id="6178" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1332  %prefact_8_6 = fmul double %tmp_40_8_6, %p_m_6_load_1

]]></Node>
<StgValue><ssdm name="prefact_8_6"/></StgValue>
</operation>

<operation id="6179" st_id="76" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1350  %prefact_8_7 = fmul double %tmp_40_8_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_8_7"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="6180" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:108  %tmp_42_0_5 = fadd double %tmp_42_0_4, %tmp_41_0_5

]]></Node>
<StgValue><ssdm name="tmp_42_0_5"/></StgValue>
</operation>

<operation id="6181" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:110  %tmp_44_0_5 = fadd double %tmp_44_0_4, %tmp_43_0_5

]]></Node>
<StgValue><ssdm name="tmp_44_0_5"/></StgValue>
</operation>

<operation id="6182" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:112  %tmp_46_0_5 = fadd double %tmp_46_0_4, %tmp_45_0_5

]]></Node>
<StgValue><ssdm name="tmp_46_0_5"/></StgValue>
</operation>

<operation id="6183" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:129  %tmp_41_0_6 = fmul double %prefact_0_6, %dx_0_6

]]></Node>
<StgValue><ssdm name="tmp_41_0_6"/></StgValue>
</operation>

<operation id="6184" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:131  %tmp_43_0_6 = fmul double %prefact_0_6, %dy_0_6

]]></Node>
<StgValue><ssdm name="tmp_43_0_6"/></StgValue>
</operation>

<operation id="6185" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:133  %tmp_45_0_6 = fmul double %prefact_0_6, %dz_0_6

]]></Node>
<StgValue><ssdm name="tmp_45_0_6"/></StgValue>
</operation>

<operation id="6186" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:150  %prefact_0_7 = fmul double %tmp_40_0_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_0_7"/></StgValue>
</operation>

<operation id="6187" st_id="77" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="6188" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:268  %tmp_42_1_5 = fadd double %tmp_42_1_4, %tmp_41_1_5

]]></Node>
<StgValue><ssdm name="tmp_42_1_5"/></StgValue>
</operation>

<operation id="6189" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:270  %tmp_44_1_5 = fadd double %tmp_44_1_4, %tmp_43_1_5

]]></Node>
<StgValue><ssdm name="tmp_44_1_5"/></StgValue>
</operation>

<operation id="6190" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:272  %tmp_46_1_5 = fadd double %tmp_46_1_4, %tmp_45_1_5

]]></Node>
<StgValue><ssdm name="tmp_46_1_5"/></StgValue>
</operation>

<operation id="6191" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:285  %tmp_41_1_6 = fmul double %prefact_1_6, %dx_1_6

]]></Node>
<StgValue><ssdm name="tmp_41_1_6"/></StgValue>
</operation>

<operation id="6192" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:287  %tmp_43_1_6 = fmul double %prefact_1_6, %dy_1_6

]]></Node>
<StgValue><ssdm name="tmp_43_1_6"/></StgValue>
</operation>

<operation id="6193" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:289  %tmp_45_1_6 = fmul double %prefact_1_6, %dz_1_6

]]></Node>
<StgValue><ssdm name="tmp_45_1_6"/></StgValue>
</operation>

<operation id="6194" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:302  %prefact_1_7 = fmul double %tmp_40_1_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_1_7"/></StgValue>
</operation>

<operation id="6195" st_id="77" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="6196" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:415  %tmp_42_2_5 = fadd double %tmp_42_2_4, %tmp_41_2_5

]]></Node>
<StgValue><ssdm name="tmp_42_2_5"/></StgValue>
</operation>

<operation id="6197" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:417  %tmp_44_2_5 = fadd double %tmp_44_2_4, %tmp_43_2_5

]]></Node>
<StgValue><ssdm name="tmp_44_2_5"/></StgValue>
</operation>

<operation id="6198" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:419  %tmp_46_2_5 = fadd double %tmp_46_2_4, %tmp_45_2_5

]]></Node>
<StgValue><ssdm name="tmp_46_2_5"/></StgValue>
</operation>

<operation id="6199" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:432  %tmp_41_2_6 = fmul double %prefact_2_6, %dx_2_6

]]></Node>
<StgValue><ssdm name="tmp_41_2_6"/></StgValue>
</operation>

<operation id="6200" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:434  %tmp_43_2_6 = fmul double %prefact_2_6, %dy_2_6

]]></Node>
<StgValue><ssdm name="tmp_43_2_6"/></StgValue>
</operation>

<operation id="6201" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:436  %tmp_45_2_6 = fmul double %prefact_2_6, %dz_2_6

]]></Node>
<StgValue><ssdm name="tmp_45_2_6"/></StgValue>
</operation>

<operation id="6202" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:449  %prefact_2_7 = fmul double %tmp_40_2_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_2_7"/></StgValue>
</operation>

<operation id="6203" st_id="77" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="6204" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:562  %tmp_42_3_5 = fadd double %tmp_42_3_4, %tmp_41_3_5

]]></Node>
<StgValue><ssdm name="tmp_42_3_5"/></StgValue>
</operation>

<operation id="6205" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:564  %tmp_44_3_5 = fadd double %tmp_44_3_4, %tmp_43_3_5

]]></Node>
<StgValue><ssdm name="tmp_44_3_5"/></StgValue>
</operation>

<operation id="6206" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:566  %tmp_46_3_5 = fadd double %tmp_46_3_4, %tmp_45_3_5

]]></Node>
<StgValue><ssdm name="tmp_46_3_5"/></StgValue>
</operation>

<operation id="6207" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:579  %tmp_41_3_6 = fmul double %prefact_3_6, %dx_3_6

]]></Node>
<StgValue><ssdm name="tmp_41_3_6"/></StgValue>
</operation>

<operation id="6208" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:581  %tmp_43_3_6 = fmul double %prefact_3_6, %dy_3_6

]]></Node>
<StgValue><ssdm name="tmp_43_3_6"/></StgValue>
</operation>

<operation id="6209" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:583  %tmp_45_3_6 = fmul double %prefact_3_6, %dz_3_6

]]></Node>
<StgValue><ssdm name="tmp_45_3_6"/></StgValue>
</operation>

<operation id="6210" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:596  %prefact_3_7 = fmul double %tmp_40_3_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_3_7"/></StgValue>
</operation>

<operation id="6211" st_id="77" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="6212" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:709  %tmp_42_4_5 = fadd double %tmp_42_4_3, %tmp_41_4_5

]]></Node>
<StgValue><ssdm name="tmp_42_4_5"/></StgValue>
</operation>

<operation id="6213" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:711  %tmp_44_4_5 = fadd double %tmp_44_4_3, %tmp_43_4_5

]]></Node>
<StgValue><ssdm name="tmp_44_4_5"/></StgValue>
</operation>

<operation id="6214" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:713  %tmp_46_4_5 = fadd double %tmp_46_4_3, %tmp_45_4_5

]]></Node>
<StgValue><ssdm name="tmp_46_4_5"/></StgValue>
</operation>

<operation id="6215" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:726  %tmp_41_4_6 = fmul double %prefact_4_6, %dx_4_6

]]></Node>
<StgValue><ssdm name="tmp_41_4_6"/></StgValue>
</operation>

<operation id="6216" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:728  %tmp_43_4_6 = fmul double %prefact_4_6, %dy_4_6

]]></Node>
<StgValue><ssdm name="tmp_43_4_6"/></StgValue>
</operation>

<operation id="6217" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:730  %tmp_45_4_6 = fmul double %prefact_4_6, %dz_4_6

]]></Node>
<StgValue><ssdm name="tmp_45_4_6"/></StgValue>
</operation>

<operation id="6218" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:743  %prefact_4_7 = fmul double %tmp_40_4_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_4_7"/></StgValue>
</operation>

<operation id="6219" st_id="77" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="6220" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:856  %tmp_42_5_4 = fadd double %tmp_42_5_3, %tmp_41_5_4

]]></Node>
<StgValue><ssdm name="tmp_42_5_4"/></StgValue>
</operation>

<operation id="6221" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:858  %tmp_44_5_4 = fadd double %tmp_44_5_3, %tmp_43_5_4

]]></Node>
<StgValue><ssdm name="tmp_44_5_4"/></StgValue>
</operation>

<operation id="6222" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:860  %tmp_46_5_4 = fadd double %tmp_46_5_3, %tmp_45_5_4

]]></Node>
<StgValue><ssdm name="tmp_46_5_4"/></StgValue>
</operation>

<operation id="6223" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:873  %tmp_41_5_6 = fmul double %prefact_5_6, %dx_5_6

]]></Node>
<StgValue><ssdm name="tmp_41_5_6"/></StgValue>
</operation>

<operation id="6224" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:875  %tmp_43_5_6 = fmul double %prefact_5_6, %dy_5_6

]]></Node>
<StgValue><ssdm name="tmp_43_5_6"/></StgValue>
</operation>

<operation id="6225" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:877  %tmp_45_5_6 = fmul double %prefact_5_6, %dz_5_6

]]></Node>
<StgValue><ssdm name="tmp_45_5_6"/></StgValue>
</operation>

<operation id="6226" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:890  %prefact_5_7 = fmul double %tmp_40_5_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_5_7"/></StgValue>
</operation>

<operation id="6227" st_id="77" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="6228" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1003  %tmp_42_6_4 = fadd double %tmp_42_6_3, %tmp_41_6_4

]]></Node>
<StgValue><ssdm name="tmp_42_6_4"/></StgValue>
</operation>

<operation id="6229" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1005  %tmp_44_6_4 = fadd double %tmp_44_6_3, %tmp_43_6_4

]]></Node>
<StgValue><ssdm name="tmp_44_6_4"/></StgValue>
</operation>

<operation id="6230" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1007  %tmp_46_6_4 = fadd double %tmp_46_6_3, %tmp_45_6_4

]]></Node>
<StgValue><ssdm name="tmp_46_6_4"/></StgValue>
</operation>

<operation id="6231" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1020  %tmp_41_6_5 = fmul double %prefact_6_5, %dx_6_5

]]></Node>
<StgValue><ssdm name="tmp_41_6_5"/></StgValue>
</operation>

<operation id="6232" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1022  %tmp_43_6_5 = fmul double %prefact_6_5, %dy_6_5

]]></Node>
<StgValue><ssdm name="tmp_43_6_5"/></StgValue>
</operation>

<operation id="6233" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1024  %tmp_45_6_5 = fmul double %prefact_6_5, %dz_6_5

]]></Node>
<StgValue><ssdm name="tmp_45_6_5"/></StgValue>
</operation>

<operation id="6234" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1037  %prefact_6_7 = fmul double %tmp_40_6_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_6_7"/></StgValue>
</operation>

<operation id="6235" st_id="77" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="6236" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1150  %tmp_42_7_4 = fadd double %tmp_42_7_3, %tmp_41_7_4

]]></Node>
<StgValue><ssdm name="tmp_42_7_4"/></StgValue>
</operation>

<operation id="6237" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1152  %tmp_44_7_4 = fadd double %tmp_44_7_3, %tmp_43_7_4

]]></Node>
<StgValue><ssdm name="tmp_44_7_4"/></StgValue>
</operation>

<operation id="6238" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1154  %tmp_46_7_4 = fadd double %tmp_46_7_3, %tmp_45_7_4

]]></Node>
<StgValue><ssdm name="tmp_46_7_4"/></StgValue>
</operation>

<operation id="6239" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1167  %tmp_41_7_5 = fmul double %prefact_7_5, %dx_7_5

]]></Node>
<StgValue><ssdm name="tmp_41_7_5"/></StgValue>
</operation>

<operation id="6240" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1169  %tmp_43_7_5 = fmul double %prefact_7_5, %dy_7_5

]]></Node>
<StgValue><ssdm name="tmp_43_7_5"/></StgValue>
</operation>

<operation id="6241" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1171  %tmp_45_7_5 = fmul double %prefact_7_5, %dz_7_5

]]></Node>
<StgValue><ssdm name="tmp_45_7_5"/></StgValue>
</operation>

<operation id="6242" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1185  %prefact_7_6 = fmul double %tmp_40_7_6, %p_m_6_load_1

]]></Node>
<StgValue><ssdm name="prefact_7_6"/></StgValue>
</operation>

<operation id="6243" st_id="77" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="6244" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1298  %tmp_42_8_4 = fadd double %tmp_42_8_3, %tmp_41_8_4

]]></Node>
<StgValue><ssdm name="tmp_42_8_4"/></StgValue>
</operation>

<operation id="6245" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1300  %tmp_44_8_4 = fadd double %tmp_44_8_3, %tmp_43_8_4

]]></Node>
<StgValue><ssdm name="tmp_44_8_4"/></StgValue>
</operation>

<operation id="6246" st_id="77" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1302  %tmp_46_8_4 = fadd double %tmp_46_8_3, %tmp_45_8_4

]]></Node>
<StgValue><ssdm name="tmp_46_8_4"/></StgValue>
</operation>

<operation id="6247" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1315  %tmp_41_8_5 = fmul double %prefact_8_5, %dx_8_5

]]></Node>
<StgValue><ssdm name="tmp_41_8_5"/></StgValue>
</operation>

<operation id="6248" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1317  %tmp_43_8_5 = fmul double %prefact_8_5, %dy_8_5

]]></Node>
<StgValue><ssdm name="tmp_43_8_5"/></StgValue>
</operation>

<operation id="6249" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1319  %tmp_45_8_5 = fmul double %prefact_8_5, %dz_8_5

]]></Node>
<StgValue><ssdm name="tmp_45_8_5"/></StgValue>
</operation>

<operation id="6250" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1332  %prefact_8_6 = fmul double %tmp_40_8_6, %p_m_6_load_1

]]></Node>
<StgValue><ssdm name="prefact_8_6"/></StgValue>
</operation>

<operation id="6251" st_id="77" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1350  %prefact_8_7 = fmul double %tmp_40_8_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_8_7"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="6252" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:108  %tmp_42_0_5 = fadd double %tmp_42_0_4, %tmp_41_0_5

]]></Node>
<StgValue><ssdm name="tmp_42_0_5"/></StgValue>
</operation>

<operation id="6253" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:110  %tmp_44_0_5 = fadd double %tmp_44_0_4, %tmp_43_0_5

]]></Node>
<StgValue><ssdm name="tmp_44_0_5"/></StgValue>
</operation>

<operation id="6254" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:112  %tmp_46_0_5 = fadd double %tmp_46_0_4, %tmp_45_0_5

]]></Node>
<StgValue><ssdm name="tmp_46_0_5"/></StgValue>
</operation>

<operation id="6255" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:129  %tmp_41_0_6 = fmul double %prefact_0_6, %dx_0_6

]]></Node>
<StgValue><ssdm name="tmp_41_0_6"/></StgValue>
</operation>

<operation id="6256" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:131  %tmp_43_0_6 = fmul double %prefact_0_6, %dy_0_6

]]></Node>
<StgValue><ssdm name="tmp_43_0_6"/></StgValue>
</operation>

<operation id="6257" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:133  %tmp_45_0_6 = fmul double %prefact_0_6, %dz_0_6

]]></Node>
<StgValue><ssdm name="tmp_45_0_6"/></StgValue>
</operation>

<operation id="6258" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:150  %prefact_0_7 = fmul double %tmp_40_0_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_0_7"/></StgValue>
</operation>

<operation id="6259" st_id="78" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="6260" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:268  %tmp_42_1_5 = fadd double %tmp_42_1_4, %tmp_41_1_5

]]></Node>
<StgValue><ssdm name="tmp_42_1_5"/></StgValue>
</operation>

<operation id="6261" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:270  %tmp_44_1_5 = fadd double %tmp_44_1_4, %tmp_43_1_5

]]></Node>
<StgValue><ssdm name="tmp_44_1_5"/></StgValue>
</operation>

<operation id="6262" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:272  %tmp_46_1_5 = fadd double %tmp_46_1_4, %tmp_45_1_5

]]></Node>
<StgValue><ssdm name="tmp_46_1_5"/></StgValue>
</operation>

<operation id="6263" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:285  %tmp_41_1_6 = fmul double %prefact_1_6, %dx_1_6

]]></Node>
<StgValue><ssdm name="tmp_41_1_6"/></StgValue>
</operation>

<operation id="6264" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:287  %tmp_43_1_6 = fmul double %prefact_1_6, %dy_1_6

]]></Node>
<StgValue><ssdm name="tmp_43_1_6"/></StgValue>
</operation>

<operation id="6265" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:289  %tmp_45_1_6 = fmul double %prefact_1_6, %dz_1_6

]]></Node>
<StgValue><ssdm name="tmp_45_1_6"/></StgValue>
</operation>

<operation id="6266" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:302  %prefact_1_7 = fmul double %tmp_40_1_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_1_7"/></StgValue>
</operation>

<operation id="6267" st_id="78" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="6268" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:415  %tmp_42_2_5 = fadd double %tmp_42_2_4, %tmp_41_2_5

]]></Node>
<StgValue><ssdm name="tmp_42_2_5"/></StgValue>
</operation>

<operation id="6269" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:417  %tmp_44_2_5 = fadd double %tmp_44_2_4, %tmp_43_2_5

]]></Node>
<StgValue><ssdm name="tmp_44_2_5"/></StgValue>
</operation>

<operation id="6270" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:419  %tmp_46_2_5 = fadd double %tmp_46_2_4, %tmp_45_2_5

]]></Node>
<StgValue><ssdm name="tmp_46_2_5"/></StgValue>
</operation>

<operation id="6271" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:432  %tmp_41_2_6 = fmul double %prefact_2_6, %dx_2_6

]]></Node>
<StgValue><ssdm name="tmp_41_2_6"/></StgValue>
</operation>

<operation id="6272" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:434  %tmp_43_2_6 = fmul double %prefact_2_6, %dy_2_6

]]></Node>
<StgValue><ssdm name="tmp_43_2_6"/></StgValue>
</operation>

<operation id="6273" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:436  %tmp_45_2_6 = fmul double %prefact_2_6, %dz_2_6

]]></Node>
<StgValue><ssdm name="tmp_45_2_6"/></StgValue>
</operation>

<operation id="6274" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:449  %prefact_2_7 = fmul double %tmp_40_2_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_2_7"/></StgValue>
</operation>

<operation id="6275" st_id="78" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="6276" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:562  %tmp_42_3_5 = fadd double %tmp_42_3_4, %tmp_41_3_5

]]></Node>
<StgValue><ssdm name="tmp_42_3_5"/></StgValue>
</operation>

<operation id="6277" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:564  %tmp_44_3_5 = fadd double %tmp_44_3_4, %tmp_43_3_5

]]></Node>
<StgValue><ssdm name="tmp_44_3_5"/></StgValue>
</operation>

<operation id="6278" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:566  %tmp_46_3_5 = fadd double %tmp_46_3_4, %tmp_45_3_5

]]></Node>
<StgValue><ssdm name="tmp_46_3_5"/></StgValue>
</operation>

<operation id="6279" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:579  %tmp_41_3_6 = fmul double %prefact_3_6, %dx_3_6

]]></Node>
<StgValue><ssdm name="tmp_41_3_6"/></StgValue>
</operation>

<operation id="6280" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:581  %tmp_43_3_6 = fmul double %prefact_3_6, %dy_3_6

]]></Node>
<StgValue><ssdm name="tmp_43_3_6"/></StgValue>
</operation>

<operation id="6281" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:583  %tmp_45_3_6 = fmul double %prefact_3_6, %dz_3_6

]]></Node>
<StgValue><ssdm name="tmp_45_3_6"/></StgValue>
</operation>

<operation id="6282" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:596  %prefact_3_7 = fmul double %tmp_40_3_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_3_7"/></StgValue>
</operation>

<operation id="6283" st_id="78" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="6284" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:709  %tmp_42_4_5 = fadd double %tmp_42_4_3, %tmp_41_4_5

]]></Node>
<StgValue><ssdm name="tmp_42_4_5"/></StgValue>
</operation>

<operation id="6285" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:711  %tmp_44_4_5 = fadd double %tmp_44_4_3, %tmp_43_4_5

]]></Node>
<StgValue><ssdm name="tmp_44_4_5"/></StgValue>
</operation>

<operation id="6286" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:713  %tmp_46_4_5 = fadd double %tmp_46_4_3, %tmp_45_4_5

]]></Node>
<StgValue><ssdm name="tmp_46_4_5"/></StgValue>
</operation>

<operation id="6287" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:726  %tmp_41_4_6 = fmul double %prefact_4_6, %dx_4_6

]]></Node>
<StgValue><ssdm name="tmp_41_4_6"/></StgValue>
</operation>

<operation id="6288" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:728  %tmp_43_4_6 = fmul double %prefact_4_6, %dy_4_6

]]></Node>
<StgValue><ssdm name="tmp_43_4_6"/></StgValue>
</operation>

<operation id="6289" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:730  %tmp_45_4_6 = fmul double %prefact_4_6, %dz_4_6

]]></Node>
<StgValue><ssdm name="tmp_45_4_6"/></StgValue>
</operation>

<operation id="6290" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:743  %prefact_4_7 = fmul double %tmp_40_4_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_4_7"/></StgValue>
</operation>

<operation id="6291" st_id="78" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="6292" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:856  %tmp_42_5_4 = fadd double %tmp_42_5_3, %tmp_41_5_4

]]></Node>
<StgValue><ssdm name="tmp_42_5_4"/></StgValue>
</operation>

<operation id="6293" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:858  %tmp_44_5_4 = fadd double %tmp_44_5_3, %tmp_43_5_4

]]></Node>
<StgValue><ssdm name="tmp_44_5_4"/></StgValue>
</operation>

<operation id="6294" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:860  %tmp_46_5_4 = fadd double %tmp_46_5_3, %tmp_45_5_4

]]></Node>
<StgValue><ssdm name="tmp_46_5_4"/></StgValue>
</operation>

<operation id="6295" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:873  %tmp_41_5_6 = fmul double %prefact_5_6, %dx_5_6

]]></Node>
<StgValue><ssdm name="tmp_41_5_6"/></StgValue>
</operation>

<operation id="6296" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:875  %tmp_43_5_6 = fmul double %prefact_5_6, %dy_5_6

]]></Node>
<StgValue><ssdm name="tmp_43_5_6"/></StgValue>
</operation>

<operation id="6297" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:877  %tmp_45_5_6 = fmul double %prefact_5_6, %dz_5_6

]]></Node>
<StgValue><ssdm name="tmp_45_5_6"/></StgValue>
</operation>

<operation id="6298" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:890  %prefact_5_7 = fmul double %tmp_40_5_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_5_7"/></StgValue>
</operation>

<operation id="6299" st_id="78" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="6300" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1003  %tmp_42_6_4 = fadd double %tmp_42_6_3, %tmp_41_6_4

]]></Node>
<StgValue><ssdm name="tmp_42_6_4"/></StgValue>
</operation>

<operation id="6301" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1005  %tmp_44_6_4 = fadd double %tmp_44_6_3, %tmp_43_6_4

]]></Node>
<StgValue><ssdm name="tmp_44_6_4"/></StgValue>
</operation>

<operation id="6302" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1007  %tmp_46_6_4 = fadd double %tmp_46_6_3, %tmp_45_6_4

]]></Node>
<StgValue><ssdm name="tmp_46_6_4"/></StgValue>
</operation>

<operation id="6303" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1020  %tmp_41_6_5 = fmul double %prefact_6_5, %dx_6_5

]]></Node>
<StgValue><ssdm name="tmp_41_6_5"/></StgValue>
</operation>

<operation id="6304" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1022  %tmp_43_6_5 = fmul double %prefact_6_5, %dy_6_5

]]></Node>
<StgValue><ssdm name="tmp_43_6_5"/></StgValue>
</operation>

<operation id="6305" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1024  %tmp_45_6_5 = fmul double %prefact_6_5, %dz_6_5

]]></Node>
<StgValue><ssdm name="tmp_45_6_5"/></StgValue>
</operation>

<operation id="6306" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1037  %prefact_6_7 = fmul double %tmp_40_6_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_6_7"/></StgValue>
</operation>

<operation id="6307" st_id="78" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="6308" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1150  %tmp_42_7_4 = fadd double %tmp_42_7_3, %tmp_41_7_4

]]></Node>
<StgValue><ssdm name="tmp_42_7_4"/></StgValue>
</operation>

<operation id="6309" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1152  %tmp_44_7_4 = fadd double %tmp_44_7_3, %tmp_43_7_4

]]></Node>
<StgValue><ssdm name="tmp_44_7_4"/></StgValue>
</operation>

<operation id="6310" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1154  %tmp_46_7_4 = fadd double %tmp_46_7_3, %tmp_45_7_4

]]></Node>
<StgValue><ssdm name="tmp_46_7_4"/></StgValue>
</operation>

<operation id="6311" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1167  %tmp_41_7_5 = fmul double %prefact_7_5, %dx_7_5

]]></Node>
<StgValue><ssdm name="tmp_41_7_5"/></StgValue>
</operation>

<operation id="6312" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1169  %tmp_43_7_5 = fmul double %prefact_7_5, %dy_7_5

]]></Node>
<StgValue><ssdm name="tmp_43_7_5"/></StgValue>
</operation>

<operation id="6313" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1171  %tmp_45_7_5 = fmul double %prefact_7_5, %dz_7_5

]]></Node>
<StgValue><ssdm name="tmp_45_7_5"/></StgValue>
</operation>

<operation id="6314" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1185  %prefact_7_6 = fmul double %tmp_40_7_6, %p_m_6_load_1

]]></Node>
<StgValue><ssdm name="prefact_7_6"/></StgValue>
</operation>

<operation id="6315" st_id="78" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="6316" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1298  %tmp_42_8_4 = fadd double %tmp_42_8_3, %tmp_41_8_4

]]></Node>
<StgValue><ssdm name="tmp_42_8_4"/></StgValue>
</operation>

<operation id="6317" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1300  %tmp_44_8_4 = fadd double %tmp_44_8_3, %tmp_43_8_4

]]></Node>
<StgValue><ssdm name="tmp_44_8_4"/></StgValue>
</operation>

<operation id="6318" st_id="78" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1302  %tmp_46_8_4 = fadd double %tmp_46_8_3, %tmp_45_8_4

]]></Node>
<StgValue><ssdm name="tmp_46_8_4"/></StgValue>
</operation>

<operation id="6319" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1315  %tmp_41_8_5 = fmul double %prefact_8_5, %dx_8_5

]]></Node>
<StgValue><ssdm name="tmp_41_8_5"/></StgValue>
</operation>

<operation id="6320" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1317  %tmp_43_8_5 = fmul double %prefact_8_5, %dy_8_5

]]></Node>
<StgValue><ssdm name="tmp_43_8_5"/></StgValue>
</operation>

<operation id="6321" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1319  %tmp_45_8_5 = fmul double %prefact_8_5, %dz_8_5

]]></Node>
<StgValue><ssdm name="tmp_45_8_5"/></StgValue>
</operation>

<operation id="6322" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1332  %prefact_8_6 = fmul double %tmp_40_8_6, %p_m_6_load_1

]]></Node>
<StgValue><ssdm name="prefact_8_6"/></StgValue>
</operation>

<operation id="6323" st_id="78" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1350  %prefact_8_7 = fmul double %tmp_40_8_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_8_7"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="6324" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:108  %tmp_42_0_5 = fadd double %tmp_42_0_4, %tmp_41_0_5

]]></Node>
<StgValue><ssdm name="tmp_42_0_5"/></StgValue>
</operation>

<operation id="6325" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:110  %tmp_44_0_5 = fadd double %tmp_44_0_4, %tmp_43_0_5

]]></Node>
<StgValue><ssdm name="tmp_44_0_5"/></StgValue>
</operation>

<operation id="6326" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:112  %tmp_46_0_5 = fadd double %tmp_46_0_4, %tmp_45_0_5

]]></Node>
<StgValue><ssdm name="tmp_46_0_5"/></StgValue>
</operation>

<operation id="6327" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:129  %tmp_41_0_6 = fmul double %prefact_0_6, %dx_0_6

]]></Node>
<StgValue><ssdm name="tmp_41_0_6"/></StgValue>
</operation>

<operation id="6328" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:131  %tmp_43_0_6 = fmul double %prefact_0_6, %dy_0_6

]]></Node>
<StgValue><ssdm name="tmp_43_0_6"/></StgValue>
</operation>

<operation id="6329" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:133  %tmp_45_0_6 = fmul double %prefact_0_6, %dz_0_6

]]></Node>
<StgValue><ssdm name="tmp_45_0_6"/></StgValue>
</operation>

<operation id="6330" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:150  %prefact_0_7 = fmul double %tmp_40_0_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_0_7"/></StgValue>
</operation>

<operation id="6331" st_id="79" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:170  %tmp_40_0_8 = fdiv double -1.000000e+00, %tmp_39_0_8

]]></Node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="6332" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:268  %tmp_42_1_5 = fadd double %tmp_42_1_4, %tmp_41_1_5

]]></Node>
<StgValue><ssdm name="tmp_42_1_5"/></StgValue>
</operation>

<operation id="6333" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:270  %tmp_44_1_5 = fadd double %tmp_44_1_4, %tmp_43_1_5

]]></Node>
<StgValue><ssdm name="tmp_44_1_5"/></StgValue>
</operation>

<operation id="6334" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:272  %tmp_46_1_5 = fadd double %tmp_46_1_4, %tmp_45_1_5

]]></Node>
<StgValue><ssdm name="tmp_46_1_5"/></StgValue>
</operation>

<operation id="6335" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:285  %tmp_41_1_6 = fmul double %prefact_1_6, %dx_1_6

]]></Node>
<StgValue><ssdm name="tmp_41_1_6"/></StgValue>
</operation>

<operation id="6336" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:287  %tmp_43_1_6 = fmul double %prefact_1_6, %dy_1_6

]]></Node>
<StgValue><ssdm name="tmp_43_1_6"/></StgValue>
</operation>

<operation id="6337" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:289  %tmp_45_1_6 = fmul double %prefact_1_6, %dz_1_6

]]></Node>
<StgValue><ssdm name="tmp_45_1_6"/></StgValue>
</operation>

<operation id="6338" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:302  %prefact_1_7 = fmul double %tmp_40_1_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_1_7"/></StgValue>
</operation>

<operation id="6339" st_id="79" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:319  %tmp_40_1_8 = fdiv double -1.000000e+00, %tmp_39_1_8

]]></Node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="6340" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:415  %tmp_42_2_5 = fadd double %tmp_42_2_4, %tmp_41_2_5

]]></Node>
<StgValue><ssdm name="tmp_42_2_5"/></StgValue>
</operation>

<operation id="6341" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:417  %tmp_44_2_5 = fadd double %tmp_44_2_4, %tmp_43_2_5

]]></Node>
<StgValue><ssdm name="tmp_44_2_5"/></StgValue>
</operation>

<operation id="6342" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:419  %tmp_46_2_5 = fadd double %tmp_46_2_4, %tmp_45_2_5

]]></Node>
<StgValue><ssdm name="tmp_46_2_5"/></StgValue>
</operation>

<operation id="6343" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:432  %tmp_41_2_6 = fmul double %prefact_2_6, %dx_2_6

]]></Node>
<StgValue><ssdm name="tmp_41_2_6"/></StgValue>
</operation>

<operation id="6344" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:434  %tmp_43_2_6 = fmul double %prefact_2_6, %dy_2_6

]]></Node>
<StgValue><ssdm name="tmp_43_2_6"/></StgValue>
</operation>

<operation id="6345" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:436  %tmp_45_2_6 = fmul double %prefact_2_6, %dz_2_6

]]></Node>
<StgValue><ssdm name="tmp_45_2_6"/></StgValue>
</operation>

<operation id="6346" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:449  %prefact_2_7 = fmul double %tmp_40_2_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_2_7"/></StgValue>
</operation>

<operation id="6347" st_id="79" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:466  %tmp_40_2_8 = fdiv double -1.000000e+00, %tmp_39_2_8

]]></Node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="6348" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:562  %tmp_42_3_5 = fadd double %tmp_42_3_4, %tmp_41_3_5

]]></Node>
<StgValue><ssdm name="tmp_42_3_5"/></StgValue>
</operation>

<operation id="6349" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:564  %tmp_44_3_5 = fadd double %tmp_44_3_4, %tmp_43_3_5

]]></Node>
<StgValue><ssdm name="tmp_44_3_5"/></StgValue>
</operation>

<operation id="6350" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:566  %tmp_46_3_5 = fadd double %tmp_46_3_4, %tmp_45_3_5

]]></Node>
<StgValue><ssdm name="tmp_46_3_5"/></StgValue>
</operation>

<operation id="6351" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:579  %tmp_41_3_6 = fmul double %prefact_3_6, %dx_3_6

]]></Node>
<StgValue><ssdm name="tmp_41_3_6"/></StgValue>
</operation>

<operation id="6352" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:581  %tmp_43_3_6 = fmul double %prefact_3_6, %dy_3_6

]]></Node>
<StgValue><ssdm name="tmp_43_3_6"/></StgValue>
</operation>

<operation id="6353" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:583  %tmp_45_3_6 = fmul double %prefact_3_6, %dz_3_6

]]></Node>
<StgValue><ssdm name="tmp_45_3_6"/></StgValue>
</operation>

<operation id="6354" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:596  %prefact_3_7 = fmul double %tmp_40_3_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_3_7"/></StgValue>
</operation>

<operation id="6355" st_id="79" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:613  %tmp_40_3_8 = fdiv double -1.000000e+00, %tmp_39_3_8

]]></Node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="6356" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:709  %tmp_42_4_5 = fadd double %tmp_42_4_3, %tmp_41_4_5

]]></Node>
<StgValue><ssdm name="tmp_42_4_5"/></StgValue>
</operation>

<operation id="6357" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:711  %tmp_44_4_5 = fadd double %tmp_44_4_3, %tmp_43_4_5

]]></Node>
<StgValue><ssdm name="tmp_44_4_5"/></StgValue>
</operation>

<operation id="6358" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:713  %tmp_46_4_5 = fadd double %tmp_46_4_3, %tmp_45_4_5

]]></Node>
<StgValue><ssdm name="tmp_46_4_5"/></StgValue>
</operation>

<operation id="6359" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:726  %tmp_41_4_6 = fmul double %prefact_4_6, %dx_4_6

]]></Node>
<StgValue><ssdm name="tmp_41_4_6"/></StgValue>
</operation>

<operation id="6360" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:728  %tmp_43_4_6 = fmul double %prefact_4_6, %dy_4_6

]]></Node>
<StgValue><ssdm name="tmp_43_4_6"/></StgValue>
</operation>

<operation id="6361" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:730  %tmp_45_4_6 = fmul double %prefact_4_6, %dz_4_6

]]></Node>
<StgValue><ssdm name="tmp_45_4_6"/></StgValue>
</operation>

<operation id="6362" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:743  %prefact_4_7 = fmul double %tmp_40_4_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_4_7"/></StgValue>
</operation>

<operation id="6363" st_id="79" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:760  %tmp_40_4_8 = fdiv double -1.000000e+00, %tmp_39_4_8

]]></Node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="6364" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:856  %tmp_42_5_4 = fadd double %tmp_42_5_3, %tmp_41_5_4

]]></Node>
<StgValue><ssdm name="tmp_42_5_4"/></StgValue>
</operation>

<operation id="6365" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:858  %tmp_44_5_4 = fadd double %tmp_44_5_3, %tmp_43_5_4

]]></Node>
<StgValue><ssdm name="tmp_44_5_4"/></StgValue>
</operation>

<operation id="6366" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:860  %tmp_46_5_4 = fadd double %tmp_46_5_3, %tmp_45_5_4

]]></Node>
<StgValue><ssdm name="tmp_46_5_4"/></StgValue>
</operation>

<operation id="6367" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:873  %tmp_41_5_6 = fmul double %prefact_5_6, %dx_5_6

]]></Node>
<StgValue><ssdm name="tmp_41_5_6"/></StgValue>
</operation>

<operation id="6368" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:875  %tmp_43_5_6 = fmul double %prefact_5_6, %dy_5_6

]]></Node>
<StgValue><ssdm name="tmp_43_5_6"/></StgValue>
</operation>

<operation id="6369" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:877  %tmp_45_5_6 = fmul double %prefact_5_6, %dz_5_6

]]></Node>
<StgValue><ssdm name="tmp_45_5_6"/></StgValue>
</operation>

<operation id="6370" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:890  %prefact_5_7 = fmul double %tmp_40_5_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_5_7"/></StgValue>
</operation>

<operation id="6371" st_id="79" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:907  %tmp_40_5_8 = fdiv double -1.000000e+00, %tmp_39_5_8

]]></Node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="6372" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1003  %tmp_42_6_4 = fadd double %tmp_42_6_3, %tmp_41_6_4

]]></Node>
<StgValue><ssdm name="tmp_42_6_4"/></StgValue>
</operation>

<operation id="6373" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1005  %tmp_44_6_4 = fadd double %tmp_44_6_3, %tmp_43_6_4

]]></Node>
<StgValue><ssdm name="tmp_44_6_4"/></StgValue>
</operation>

<operation id="6374" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1007  %tmp_46_6_4 = fadd double %tmp_46_6_3, %tmp_45_6_4

]]></Node>
<StgValue><ssdm name="tmp_46_6_4"/></StgValue>
</operation>

<operation id="6375" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1020  %tmp_41_6_5 = fmul double %prefact_6_5, %dx_6_5

]]></Node>
<StgValue><ssdm name="tmp_41_6_5"/></StgValue>
</operation>

<operation id="6376" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1022  %tmp_43_6_5 = fmul double %prefact_6_5, %dy_6_5

]]></Node>
<StgValue><ssdm name="tmp_43_6_5"/></StgValue>
</operation>

<operation id="6377" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1024  %tmp_45_6_5 = fmul double %prefact_6_5, %dz_6_5

]]></Node>
<StgValue><ssdm name="tmp_45_6_5"/></StgValue>
</operation>

<operation id="6378" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1037  %prefact_6_7 = fmul double %tmp_40_6_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_6_7"/></StgValue>
</operation>

<operation id="6379" st_id="79" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1054  %tmp_40_6_8 = fdiv double -1.000000e+00, %tmp_39_6_8

]]></Node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="6380" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1150  %tmp_42_7_4 = fadd double %tmp_42_7_3, %tmp_41_7_4

]]></Node>
<StgValue><ssdm name="tmp_42_7_4"/></StgValue>
</operation>

<operation id="6381" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1152  %tmp_44_7_4 = fadd double %tmp_44_7_3, %tmp_43_7_4

]]></Node>
<StgValue><ssdm name="tmp_44_7_4"/></StgValue>
</operation>

<operation id="6382" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1154  %tmp_46_7_4 = fadd double %tmp_46_7_3, %tmp_45_7_4

]]></Node>
<StgValue><ssdm name="tmp_46_7_4"/></StgValue>
</operation>

<operation id="6383" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1167  %tmp_41_7_5 = fmul double %prefact_7_5, %dx_7_5

]]></Node>
<StgValue><ssdm name="tmp_41_7_5"/></StgValue>
</operation>

<operation id="6384" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1169  %tmp_43_7_5 = fmul double %prefact_7_5, %dy_7_5

]]></Node>
<StgValue><ssdm name="tmp_43_7_5"/></StgValue>
</operation>

<operation id="6385" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1171  %tmp_45_7_5 = fmul double %prefact_7_5, %dz_7_5

]]></Node>
<StgValue><ssdm name="tmp_45_7_5"/></StgValue>
</operation>

<operation id="6386" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1185  %prefact_7_6 = fmul double %tmp_40_7_6, %p_m_6_load_1

]]></Node>
<StgValue><ssdm name="prefact_7_6"/></StgValue>
</operation>

<operation id="6387" st_id="79" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1202  %tmp_40_7_8 = fdiv double -1.000000e+00, %tmp_39_7_8

]]></Node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="6388" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1298  %tmp_42_8_4 = fadd double %tmp_42_8_3, %tmp_41_8_4

]]></Node>
<StgValue><ssdm name="tmp_42_8_4"/></StgValue>
</operation>

<operation id="6389" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1300  %tmp_44_8_4 = fadd double %tmp_44_8_3, %tmp_43_8_4

]]></Node>
<StgValue><ssdm name="tmp_44_8_4"/></StgValue>
</operation>

<operation id="6390" st_id="79" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1302  %tmp_46_8_4 = fadd double %tmp_46_8_3, %tmp_45_8_4

]]></Node>
<StgValue><ssdm name="tmp_46_8_4"/></StgValue>
</operation>

<operation id="6391" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1315  %tmp_41_8_5 = fmul double %prefact_8_5, %dx_8_5

]]></Node>
<StgValue><ssdm name="tmp_41_8_5"/></StgValue>
</operation>

<operation id="6392" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1317  %tmp_43_8_5 = fmul double %prefact_8_5, %dy_8_5

]]></Node>
<StgValue><ssdm name="tmp_43_8_5"/></StgValue>
</operation>

<operation id="6393" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1319  %tmp_45_8_5 = fmul double %prefact_8_5, %dz_8_5

]]></Node>
<StgValue><ssdm name="tmp_45_8_5"/></StgValue>
</operation>

<operation id="6394" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1332  %prefact_8_6 = fmul double %tmp_40_8_6, %p_m_6_load_1

]]></Node>
<StgValue><ssdm name="prefact_8_6"/></StgValue>
</operation>

<operation id="6395" st_id="79" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1350  %prefact_8_7 = fmul double %tmp_40_8_7, %p_m_7_load

]]></Node>
<StgValue><ssdm name="prefact_8_7"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="6396" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:130  %tmp_42_0_6 = fadd double %tmp_42_0_5, %tmp_41_0_6

]]></Node>
<StgValue><ssdm name="tmp_42_0_6"/></StgValue>
</operation>

<operation id="6397" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:132  %tmp_44_0_6 = fadd double %tmp_44_0_5, %tmp_43_0_6

]]></Node>
<StgValue><ssdm name="tmp_44_0_6"/></StgValue>
</operation>

<operation id="6398" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:134  %tmp_46_0_6 = fadd double %tmp_46_0_5, %tmp_45_0_6

]]></Node>
<StgValue><ssdm name="tmp_46_0_6"/></StgValue>
</operation>

<operation id="6399" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:151  %tmp_41_0_7 = fmul double %prefact_0_7, %dx_0_7

]]></Node>
<StgValue><ssdm name="tmp_41_0_7"/></StgValue>
</operation>

<operation id="6400" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:153  %tmp_43_0_7 = fmul double %prefact_0_7, %dy_0_7

]]></Node>
<StgValue><ssdm name="tmp_43_0_7"/></StgValue>
</operation>

<operation id="6401" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:155  %tmp_45_0_7 = fmul double %prefact_0_7, %dz_0_7

]]></Node>
<StgValue><ssdm name="tmp_45_0_7"/></StgValue>
</operation>

<operation id="6402" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:171  %p_m_8_load = load double* @p_m_8, align 16

]]></Node>
<StgValue><ssdm name="p_m_8_load"/></StgValue>
</operation>

<operation id="6403" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:172  %prefact_0_8 = fmul double %tmp_40_0_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_0_8"/></StgValue>
</operation>

<operation id="6404" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:286  %tmp_42_1_6 = fadd double %tmp_42_1_5, %tmp_41_1_6

]]></Node>
<StgValue><ssdm name="tmp_42_1_6"/></StgValue>
</operation>

<operation id="6405" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:288  %tmp_44_1_6 = fadd double %tmp_44_1_5, %tmp_43_1_6

]]></Node>
<StgValue><ssdm name="tmp_44_1_6"/></StgValue>
</operation>

<operation id="6406" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:290  %tmp_46_1_6 = fadd double %tmp_46_1_5, %tmp_45_1_6

]]></Node>
<StgValue><ssdm name="tmp_46_1_6"/></StgValue>
</operation>

<operation id="6407" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:303  %tmp_41_1_7 = fmul double %prefact_1_7, %dx_1_7

]]></Node>
<StgValue><ssdm name="tmp_41_1_7"/></StgValue>
</operation>

<operation id="6408" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:305  %tmp_43_1_7 = fmul double %prefact_1_7, %dy_1_7

]]></Node>
<StgValue><ssdm name="tmp_43_1_7"/></StgValue>
</operation>

<operation id="6409" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:307  %tmp_45_1_7 = fmul double %prefact_1_7, %dz_1_7

]]></Node>
<StgValue><ssdm name="tmp_45_1_7"/></StgValue>
</operation>

<operation id="6410" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:320  %prefact_1_8 = fmul double %tmp_40_1_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_1_8"/></StgValue>
</operation>

<operation id="6411" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:433  %tmp_42_2_6 = fadd double %tmp_42_2_5, %tmp_41_2_6

]]></Node>
<StgValue><ssdm name="tmp_42_2_6"/></StgValue>
</operation>

<operation id="6412" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:435  %tmp_44_2_6 = fadd double %tmp_44_2_5, %tmp_43_2_6

]]></Node>
<StgValue><ssdm name="tmp_44_2_6"/></StgValue>
</operation>

<operation id="6413" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:437  %tmp_46_2_6 = fadd double %tmp_46_2_5, %tmp_45_2_6

]]></Node>
<StgValue><ssdm name="tmp_46_2_6"/></StgValue>
</operation>

<operation id="6414" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:450  %tmp_41_2_7 = fmul double %prefact_2_7, %dx_2_7

]]></Node>
<StgValue><ssdm name="tmp_41_2_7"/></StgValue>
</operation>

<operation id="6415" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:452  %tmp_43_2_7 = fmul double %prefact_2_7, %dy_2_7

]]></Node>
<StgValue><ssdm name="tmp_43_2_7"/></StgValue>
</operation>

<operation id="6416" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:454  %tmp_45_2_7 = fmul double %prefact_2_7, %dz_2_7

]]></Node>
<StgValue><ssdm name="tmp_45_2_7"/></StgValue>
</operation>

<operation id="6417" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:467  %prefact_2_8 = fmul double %tmp_40_2_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_2_8"/></StgValue>
</operation>

<operation id="6418" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:580  %tmp_42_3_6 = fadd double %tmp_42_3_5, %tmp_41_3_6

]]></Node>
<StgValue><ssdm name="tmp_42_3_6"/></StgValue>
</operation>

<operation id="6419" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:582  %tmp_44_3_6 = fadd double %tmp_44_3_5, %tmp_43_3_6

]]></Node>
<StgValue><ssdm name="tmp_44_3_6"/></StgValue>
</operation>

<operation id="6420" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:584  %tmp_46_3_6 = fadd double %tmp_46_3_5, %tmp_45_3_6

]]></Node>
<StgValue><ssdm name="tmp_46_3_6"/></StgValue>
</operation>

<operation id="6421" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:597  %tmp_41_3_7 = fmul double %prefact_3_7, %dx_3_7

]]></Node>
<StgValue><ssdm name="tmp_41_3_7"/></StgValue>
</operation>

<operation id="6422" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:599  %tmp_43_3_7 = fmul double %prefact_3_7, %dy_3_7

]]></Node>
<StgValue><ssdm name="tmp_43_3_7"/></StgValue>
</operation>

<operation id="6423" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:601  %tmp_45_3_7 = fmul double %prefact_3_7, %dz_3_7

]]></Node>
<StgValue><ssdm name="tmp_45_3_7"/></StgValue>
</operation>

<operation id="6424" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:614  %prefact_3_8 = fmul double %tmp_40_3_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_3_8"/></StgValue>
</operation>

<operation id="6425" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:727  %tmp_42_4_6 = fadd double %tmp_42_4_5, %tmp_41_4_6

]]></Node>
<StgValue><ssdm name="tmp_42_4_6"/></StgValue>
</operation>

<operation id="6426" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:729  %tmp_44_4_6 = fadd double %tmp_44_4_5, %tmp_43_4_6

]]></Node>
<StgValue><ssdm name="tmp_44_4_6"/></StgValue>
</operation>

<operation id="6427" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:731  %tmp_46_4_6 = fadd double %tmp_46_4_5, %tmp_45_4_6

]]></Node>
<StgValue><ssdm name="tmp_46_4_6"/></StgValue>
</operation>

<operation id="6428" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:744  %tmp_41_4_7 = fmul double %prefact_4_7, %dx_4_7

]]></Node>
<StgValue><ssdm name="tmp_41_4_7"/></StgValue>
</operation>

<operation id="6429" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:746  %tmp_43_4_7 = fmul double %prefact_4_7, %dy_4_7

]]></Node>
<StgValue><ssdm name="tmp_43_4_7"/></StgValue>
</operation>

<operation id="6430" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:748  %tmp_45_4_7 = fmul double %prefact_4_7, %dz_4_7

]]></Node>
<StgValue><ssdm name="tmp_45_4_7"/></StgValue>
</operation>

<operation id="6431" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:761  %prefact_4_8 = fmul double %tmp_40_4_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_4_8"/></StgValue>
</operation>

<operation id="6432" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:874  %tmp_42_5_6 = fadd double %tmp_42_5_4, %tmp_41_5_6

]]></Node>
<StgValue><ssdm name="tmp_42_5_6"/></StgValue>
</operation>

<operation id="6433" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:876  %tmp_44_5_6 = fadd double %tmp_44_5_4, %tmp_43_5_6

]]></Node>
<StgValue><ssdm name="tmp_44_5_6"/></StgValue>
</operation>

<operation id="6434" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:878  %tmp_46_5_6 = fadd double %tmp_46_5_4, %tmp_45_5_6

]]></Node>
<StgValue><ssdm name="tmp_46_5_6"/></StgValue>
</operation>

<operation id="6435" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:891  %tmp_41_5_7 = fmul double %prefact_5_7, %dx_5_7

]]></Node>
<StgValue><ssdm name="tmp_41_5_7"/></StgValue>
</operation>

<operation id="6436" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:893  %tmp_43_5_7 = fmul double %prefact_5_7, %dy_5_7

]]></Node>
<StgValue><ssdm name="tmp_43_5_7"/></StgValue>
</operation>

<operation id="6437" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:895  %tmp_45_5_7 = fmul double %prefact_5_7, %dz_5_7

]]></Node>
<StgValue><ssdm name="tmp_45_5_7"/></StgValue>
</operation>

<operation id="6438" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:908  %prefact_5_8 = fmul double %tmp_40_5_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_5_8"/></StgValue>
</operation>

<operation id="6439" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1021  %tmp_42_6_5 = fadd double %tmp_42_6_4, %tmp_41_6_5

]]></Node>
<StgValue><ssdm name="tmp_42_6_5"/></StgValue>
</operation>

<operation id="6440" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1023  %tmp_44_6_5 = fadd double %tmp_44_6_4, %tmp_43_6_5

]]></Node>
<StgValue><ssdm name="tmp_44_6_5"/></StgValue>
</operation>

<operation id="6441" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1025  %tmp_46_6_5 = fadd double %tmp_46_6_4, %tmp_45_6_5

]]></Node>
<StgValue><ssdm name="tmp_46_6_5"/></StgValue>
</operation>

<operation id="6442" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1038  %tmp_41_6_7 = fmul double %prefact_6_7, %dx_6_7

]]></Node>
<StgValue><ssdm name="tmp_41_6_7"/></StgValue>
</operation>

<operation id="6443" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1040  %tmp_43_6_7 = fmul double %prefact_6_7, %dy_6_7

]]></Node>
<StgValue><ssdm name="tmp_43_6_7"/></StgValue>
</operation>

<operation id="6444" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1042  %tmp_45_6_7 = fmul double %prefact_6_7, %dz_6_7

]]></Node>
<StgValue><ssdm name="tmp_45_6_7"/></StgValue>
</operation>

<operation id="6445" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1055  %prefact_6_8 = fmul double %tmp_40_6_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_6_8"/></StgValue>
</operation>

<operation id="6446" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1168  %tmp_42_7_5 = fadd double %tmp_42_7_4, %tmp_41_7_5

]]></Node>
<StgValue><ssdm name="tmp_42_7_5"/></StgValue>
</operation>

<operation id="6447" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1170  %tmp_44_7_5 = fadd double %tmp_44_7_4, %tmp_43_7_5

]]></Node>
<StgValue><ssdm name="tmp_44_7_5"/></StgValue>
</operation>

<operation id="6448" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1172  %tmp_46_7_5 = fadd double %tmp_46_7_4, %tmp_45_7_5

]]></Node>
<StgValue><ssdm name="tmp_46_7_5"/></StgValue>
</operation>

<operation id="6449" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1186  %tmp_41_7_6 = fmul double %prefact_7_6, %dx_7_6

]]></Node>
<StgValue><ssdm name="tmp_41_7_6"/></StgValue>
</operation>

<operation id="6450" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1188  %tmp_43_7_6 = fmul double %prefact_7_6, %dy_7_6

]]></Node>
<StgValue><ssdm name="tmp_43_7_6"/></StgValue>
</operation>

<operation id="6451" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1190  %tmp_45_7_6 = fmul double %prefact_7_6, %dz_7_6

]]></Node>
<StgValue><ssdm name="tmp_45_7_6"/></StgValue>
</operation>

<operation id="6452" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1203  %prefact_7_8 = fmul double %tmp_40_7_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_7_8"/></StgValue>
</operation>

<operation id="6453" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1316  %tmp_42_8_5 = fadd double %tmp_42_8_4, %tmp_41_8_5

]]></Node>
<StgValue><ssdm name="tmp_42_8_5"/></StgValue>
</operation>

<operation id="6454" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1318  %tmp_44_8_5 = fadd double %tmp_44_8_4, %tmp_43_8_5

]]></Node>
<StgValue><ssdm name="tmp_44_8_5"/></StgValue>
</operation>

<operation id="6455" st_id="80" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1320  %tmp_46_8_5 = fadd double %tmp_46_8_4, %tmp_45_8_5

]]></Node>
<StgValue><ssdm name="tmp_46_8_5"/></StgValue>
</operation>

<operation id="6456" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1333  %tmp_41_8_6 = fmul double %prefact_8_6, %dx_8_6

]]></Node>
<StgValue><ssdm name="tmp_41_8_6"/></StgValue>
</operation>

<operation id="6457" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1335  %tmp_43_8_6 = fmul double %prefact_8_6, %dy_8_6

]]></Node>
<StgValue><ssdm name="tmp_43_8_6"/></StgValue>
</operation>

<operation id="6458" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1337  %tmp_45_8_6 = fmul double %prefact_8_6, %dz_8_6

]]></Node>
<StgValue><ssdm name="tmp_45_8_6"/></StgValue>
</operation>

<operation id="6459" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1351  %tmp_41_8_7 = fmul double %prefact_8_7, %dx_8_7

]]></Node>
<StgValue><ssdm name="tmp_41_8_7"/></StgValue>
</operation>

<operation id="6460" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1354  %tmp_43_8_7 = fmul double %prefact_8_7, %dy_8_7

]]></Node>
<StgValue><ssdm name="tmp_43_8_7"/></StgValue>
</operation>

<operation id="6461" st_id="80" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1357  %tmp_45_8_7 = fmul double %prefact_8_7, %dz_8_7

]]></Node>
<StgValue><ssdm name="tmp_45_8_7"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="6462" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:130  %tmp_42_0_6 = fadd double %tmp_42_0_5, %tmp_41_0_6

]]></Node>
<StgValue><ssdm name="tmp_42_0_6"/></StgValue>
</operation>

<operation id="6463" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:132  %tmp_44_0_6 = fadd double %tmp_44_0_5, %tmp_43_0_6

]]></Node>
<StgValue><ssdm name="tmp_44_0_6"/></StgValue>
</operation>

<operation id="6464" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:134  %tmp_46_0_6 = fadd double %tmp_46_0_5, %tmp_45_0_6

]]></Node>
<StgValue><ssdm name="tmp_46_0_6"/></StgValue>
</operation>

<operation id="6465" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:151  %tmp_41_0_7 = fmul double %prefact_0_7, %dx_0_7

]]></Node>
<StgValue><ssdm name="tmp_41_0_7"/></StgValue>
</operation>

<operation id="6466" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:153  %tmp_43_0_7 = fmul double %prefact_0_7, %dy_0_7

]]></Node>
<StgValue><ssdm name="tmp_43_0_7"/></StgValue>
</operation>

<operation id="6467" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:155  %tmp_45_0_7 = fmul double %prefact_0_7, %dz_0_7

]]></Node>
<StgValue><ssdm name="tmp_45_0_7"/></StgValue>
</operation>

<operation id="6468" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:172  %prefact_0_8 = fmul double %tmp_40_0_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_0_8"/></StgValue>
</operation>

<operation id="6469" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:286  %tmp_42_1_6 = fadd double %tmp_42_1_5, %tmp_41_1_6

]]></Node>
<StgValue><ssdm name="tmp_42_1_6"/></StgValue>
</operation>

<operation id="6470" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:288  %tmp_44_1_6 = fadd double %tmp_44_1_5, %tmp_43_1_6

]]></Node>
<StgValue><ssdm name="tmp_44_1_6"/></StgValue>
</operation>

<operation id="6471" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:290  %tmp_46_1_6 = fadd double %tmp_46_1_5, %tmp_45_1_6

]]></Node>
<StgValue><ssdm name="tmp_46_1_6"/></StgValue>
</operation>

<operation id="6472" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:303  %tmp_41_1_7 = fmul double %prefact_1_7, %dx_1_7

]]></Node>
<StgValue><ssdm name="tmp_41_1_7"/></StgValue>
</operation>

<operation id="6473" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:305  %tmp_43_1_7 = fmul double %prefact_1_7, %dy_1_7

]]></Node>
<StgValue><ssdm name="tmp_43_1_7"/></StgValue>
</operation>

<operation id="6474" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:307  %tmp_45_1_7 = fmul double %prefact_1_7, %dz_1_7

]]></Node>
<StgValue><ssdm name="tmp_45_1_7"/></StgValue>
</operation>

<operation id="6475" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:320  %prefact_1_8 = fmul double %tmp_40_1_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_1_8"/></StgValue>
</operation>

<operation id="6476" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:433  %tmp_42_2_6 = fadd double %tmp_42_2_5, %tmp_41_2_6

]]></Node>
<StgValue><ssdm name="tmp_42_2_6"/></StgValue>
</operation>

<operation id="6477" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:435  %tmp_44_2_6 = fadd double %tmp_44_2_5, %tmp_43_2_6

]]></Node>
<StgValue><ssdm name="tmp_44_2_6"/></StgValue>
</operation>

<operation id="6478" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:437  %tmp_46_2_6 = fadd double %tmp_46_2_5, %tmp_45_2_6

]]></Node>
<StgValue><ssdm name="tmp_46_2_6"/></StgValue>
</operation>

<operation id="6479" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:450  %tmp_41_2_7 = fmul double %prefact_2_7, %dx_2_7

]]></Node>
<StgValue><ssdm name="tmp_41_2_7"/></StgValue>
</operation>

<operation id="6480" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:452  %tmp_43_2_7 = fmul double %prefact_2_7, %dy_2_7

]]></Node>
<StgValue><ssdm name="tmp_43_2_7"/></StgValue>
</operation>

<operation id="6481" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:454  %tmp_45_2_7 = fmul double %prefact_2_7, %dz_2_7

]]></Node>
<StgValue><ssdm name="tmp_45_2_7"/></StgValue>
</operation>

<operation id="6482" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:467  %prefact_2_8 = fmul double %tmp_40_2_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_2_8"/></StgValue>
</operation>

<operation id="6483" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:580  %tmp_42_3_6 = fadd double %tmp_42_3_5, %tmp_41_3_6

]]></Node>
<StgValue><ssdm name="tmp_42_3_6"/></StgValue>
</operation>

<operation id="6484" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:582  %tmp_44_3_6 = fadd double %tmp_44_3_5, %tmp_43_3_6

]]></Node>
<StgValue><ssdm name="tmp_44_3_6"/></StgValue>
</operation>

<operation id="6485" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:584  %tmp_46_3_6 = fadd double %tmp_46_3_5, %tmp_45_3_6

]]></Node>
<StgValue><ssdm name="tmp_46_3_6"/></StgValue>
</operation>

<operation id="6486" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:597  %tmp_41_3_7 = fmul double %prefact_3_7, %dx_3_7

]]></Node>
<StgValue><ssdm name="tmp_41_3_7"/></StgValue>
</operation>

<operation id="6487" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:599  %tmp_43_3_7 = fmul double %prefact_3_7, %dy_3_7

]]></Node>
<StgValue><ssdm name="tmp_43_3_7"/></StgValue>
</operation>

<operation id="6488" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:601  %tmp_45_3_7 = fmul double %prefact_3_7, %dz_3_7

]]></Node>
<StgValue><ssdm name="tmp_45_3_7"/></StgValue>
</operation>

<operation id="6489" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:614  %prefact_3_8 = fmul double %tmp_40_3_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_3_8"/></StgValue>
</operation>

<operation id="6490" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:727  %tmp_42_4_6 = fadd double %tmp_42_4_5, %tmp_41_4_6

]]></Node>
<StgValue><ssdm name="tmp_42_4_6"/></StgValue>
</operation>

<operation id="6491" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:729  %tmp_44_4_6 = fadd double %tmp_44_4_5, %tmp_43_4_6

]]></Node>
<StgValue><ssdm name="tmp_44_4_6"/></StgValue>
</operation>

<operation id="6492" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:731  %tmp_46_4_6 = fadd double %tmp_46_4_5, %tmp_45_4_6

]]></Node>
<StgValue><ssdm name="tmp_46_4_6"/></StgValue>
</operation>

<operation id="6493" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:744  %tmp_41_4_7 = fmul double %prefact_4_7, %dx_4_7

]]></Node>
<StgValue><ssdm name="tmp_41_4_7"/></StgValue>
</operation>

<operation id="6494" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:746  %tmp_43_4_7 = fmul double %prefact_4_7, %dy_4_7

]]></Node>
<StgValue><ssdm name="tmp_43_4_7"/></StgValue>
</operation>

<operation id="6495" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:748  %tmp_45_4_7 = fmul double %prefact_4_7, %dz_4_7

]]></Node>
<StgValue><ssdm name="tmp_45_4_7"/></StgValue>
</operation>

<operation id="6496" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:761  %prefact_4_8 = fmul double %tmp_40_4_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_4_8"/></StgValue>
</operation>

<operation id="6497" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:874  %tmp_42_5_6 = fadd double %tmp_42_5_4, %tmp_41_5_6

]]></Node>
<StgValue><ssdm name="tmp_42_5_6"/></StgValue>
</operation>

<operation id="6498" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:876  %tmp_44_5_6 = fadd double %tmp_44_5_4, %tmp_43_5_6

]]></Node>
<StgValue><ssdm name="tmp_44_5_6"/></StgValue>
</operation>

<operation id="6499" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:878  %tmp_46_5_6 = fadd double %tmp_46_5_4, %tmp_45_5_6

]]></Node>
<StgValue><ssdm name="tmp_46_5_6"/></StgValue>
</operation>

<operation id="6500" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:891  %tmp_41_5_7 = fmul double %prefact_5_7, %dx_5_7

]]></Node>
<StgValue><ssdm name="tmp_41_5_7"/></StgValue>
</operation>

<operation id="6501" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:893  %tmp_43_5_7 = fmul double %prefact_5_7, %dy_5_7

]]></Node>
<StgValue><ssdm name="tmp_43_5_7"/></StgValue>
</operation>

<operation id="6502" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:895  %tmp_45_5_7 = fmul double %prefact_5_7, %dz_5_7

]]></Node>
<StgValue><ssdm name="tmp_45_5_7"/></StgValue>
</operation>

<operation id="6503" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:908  %prefact_5_8 = fmul double %tmp_40_5_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_5_8"/></StgValue>
</operation>

<operation id="6504" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1021  %tmp_42_6_5 = fadd double %tmp_42_6_4, %tmp_41_6_5

]]></Node>
<StgValue><ssdm name="tmp_42_6_5"/></StgValue>
</operation>

<operation id="6505" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1023  %tmp_44_6_5 = fadd double %tmp_44_6_4, %tmp_43_6_5

]]></Node>
<StgValue><ssdm name="tmp_44_6_5"/></StgValue>
</operation>

<operation id="6506" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1025  %tmp_46_6_5 = fadd double %tmp_46_6_4, %tmp_45_6_5

]]></Node>
<StgValue><ssdm name="tmp_46_6_5"/></StgValue>
</operation>

<operation id="6507" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1038  %tmp_41_6_7 = fmul double %prefact_6_7, %dx_6_7

]]></Node>
<StgValue><ssdm name="tmp_41_6_7"/></StgValue>
</operation>

<operation id="6508" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1040  %tmp_43_6_7 = fmul double %prefact_6_7, %dy_6_7

]]></Node>
<StgValue><ssdm name="tmp_43_6_7"/></StgValue>
</operation>

<operation id="6509" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1042  %tmp_45_6_7 = fmul double %prefact_6_7, %dz_6_7

]]></Node>
<StgValue><ssdm name="tmp_45_6_7"/></StgValue>
</operation>

<operation id="6510" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1055  %prefact_6_8 = fmul double %tmp_40_6_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_6_8"/></StgValue>
</operation>

<operation id="6511" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1168  %tmp_42_7_5 = fadd double %tmp_42_7_4, %tmp_41_7_5

]]></Node>
<StgValue><ssdm name="tmp_42_7_5"/></StgValue>
</operation>

<operation id="6512" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1170  %tmp_44_7_5 = fadd double %tmp_44_7_4, %tmp_43_7_5

]]></Node>
<StgValue><ssdm name="tmp_44_7_5"/></StgValue>
</operation>

<operation id="6513" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1172  %tmp_46_7_5 = fadd double %tmp_46_7_4, %tmp_45_7_5

]]></Node>
<StgValue><ssdm name="tmp_46_7_5"/></StgValue>
</operation>

<operation id="6514" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1186  %tmp_41_7_6 = fmul double %prefact_7_6, %dx_7_6

]]></Node>
<StgValue><ssdm name="tmp_41_7_6"/></StgValue>
</operation>

<operation id="6515" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1188  %tmp_43_7_6 = fmul double %prefact_7_6, %dy_7_6

]]></Node>
<StgValue><ssdm name="tmp_43_7_6"/></StgValue>
</operation>

<operation id="6516" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1190  %tmp_45_7_6 = fmul double %prefact_7_6, %dz_7_6

]]></Node>
<StgValue><ssdm name="tmp_45_7_6"/></StgValue>
</operation>

<operation id="6517" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1203  %prefact_7_8 = fmul double %tmp_40_7_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_7_8"/></StgValue>
</operation>

<operation id="6518" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1316  %tmp_42_8_5 = fadd double %tmp_42_8_4, %tmp_41_8_5

]]></Node>
<StgValue><ssdm name="tmp_42_8_5"/></StgValue>
</operation>

<operation id="6519" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1318  %tmp_44_8_5 = fadd double %tmp_44_8_4, %tmp_43_8_5

]]></Node>
<StgValue><ssdm name="tmp_44_8_5"/></StgValue>
</operation>

<operation id="6520" st_id="81" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1320  %tmp_46_8_5 = fadd double %tmp_46_8_4, %tmp_45_8_5

]]></Node>
<StgValue><ssdm name="tmp_46_8_5"/></StgValue>
</operation>

<operation id="6521" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1333  %tmp_41_8_6 = fmul double %prefact_8_6, %dx_8_6

]]></Node>
<StgValue><ssdm name="tmp_41_8_6"/></StgValue>
</operation>

<operation id="6522" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1335  %tmp_43_8_6 = fmul double %prefact_8_6, %dy_8_6

]]></Node>
<StgValue><ssdm name="tmp_43_8_6"/></StgValue>
</operation>

<operation id="6523" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1337  %tmp_45_8_6 = fmul double %prefact_8_6, %dz_8_6

]]></Node>
<StgValue><ssdm name="tmp_45_8_6"/></StgValue>
</operation>

<operation id="6524" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1351  %tmp_41_8_7 = fmul double %prefact_8_7, %dx_8_7

]]></Node>
<StgValue><ssdm name="tmp_41_8_7"/></StgValue>
</operation>

<operation id="6525" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1354  %tmp_43_8_7 = fmul double %prefact_8_7, %dy_8_7

]]></Node>
<StgValue><ssdm name="tmp_43_8_7"/></StgValue>
</operation>

<operation id="6526" st_id="81" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1357  %tmp_45_8_7 = fmul double %prefact_8_7, %dz_8_7

]]></Node>
<StgValue><ssdm name="tmp_45_8_7"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="6527" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:130  %tmp_42_0_6 = fadd double %tmp_42_0_5, %tmp_41_0_6

]]></Node>
<StgValue><ssdm name="tmp_42_0_6"/></StgValue>
</operation>

<operation id="6528" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:132  %tmp_44_0_6 = fadd double %tmp_44_0_5, %tmp_43_0_6

]]></Node>
<StgValue><ssdm name="tmp_44_0_6"/></StgValue>
</operation>

<operation id="6529" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:134  %tmp_46_0_6 = fadd double %tmp_46_0_5, %tmp_45_0_6

]]></Node>
<StgValue><ssdm name="tmp_46_0_6"/></StgValue>
</operation>

<operation id="6530" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:151  %tmp_41_0_7 = fmul double %prefact_0_7, %dx_0_7

]]></Node>
<StgValue><ssdm name="tmp_41_0_7"/></StgValue>
</operation>

<operation id="6531" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:153  %tmp_43_0_7 = fmul double %prefact_0_7, %dy_0_7

]]></Node>
<StgValue><ssdm name="tmp_43_0_7"/></StgValue>
</operation>

<operation id="6532" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:155  %tmp_45_0_7 = fmul double %prefact_0_7, %dz_0_7

]]></Node>
<StgValue><ssdm name="tmp_45_0_7"/></StgValue>
</operation>

<operation id="6533" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:172  %prefact_0_8 = fmul double %tmp_40_0_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_0_8"/></StgValue>
</operation>

<operation id="6534" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:286  %tmp_42_1_6 = fadd double %tmp_42_1_5, %tmp_41_1_6

]]></Node>
<StgValue><ssdm name="tmp_42_1_6"/></StgValue>
</operation>

<operation id="6535" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:288  %tmp_44_1_6 = fadd double %tmp_44_1_5, %tmp_43_1_6

]]></Node>
<StgValue><ssdm name="tmp_44_1_6"/></StgValue>
</operation>

<operation id="6536" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:290  %tmp_46_1_6 = fadd double %tmp_46_1_5, %tmp_45_1_6

]]></Node>
<StgValue><ssdm name="tmp_46_1_6"/></StgValue>
</operation>

<operation id="6537" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:303  %tmp_41_1_7 = fmul double %prefact_1_7, %dx_1_7

]]></Node>
<StgValue><ssdm name="tmp_41_1_7"/></StgValue>
</operation>

<operation id="6538" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:305  %tmp_43_1_7 = fmul double %prefact_1_7, %dy_1_7

]]></Node>
<StgValue><ssdm name="tmp_43_1_7"/></StgValue>
</operation>

<operation id="6539" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:307  %tmp_45_1_7 = fmul double %prefact_1_7, %dz_1_7

]]></Node>
<StgValue><ssdm name="tmp_45_1_7"/></StgValue>
</operation>

<operation id="6540" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:320  %prefact_1_8 = fmul double %tmp_40_1_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_1_8"/></StgValue>
</operation>

<operation id="6541" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:433  %tmp_42_2_6 = fadd double %tmp_42_2_5, %tmp_41_2_6

]]></Node>
<StgValue><ssdm name="tmp_42_2_6"/></StgValue>
</operation>

<operation id="6542" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:435  %tmp_44_2_6 = fadd double %tmp_44_2_5, %tmp_43_2_6

]]></Node>
<StgValue><ssdm name="tmp_44_2_6"/></StgValue>
</operation>

<operation id="6543" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:437  %tmp_46_2_6 = fadd double %tmp_46_2_5, %tmp_45_2_6

]]></Node>
<StgValue><ssdm name="tmp_46_2_6"/></StgValue>
</operation>

<operation id="6544" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:450  %tmp_41_2_7 = fmul double %prefact_2_7, %dx_2_7

]]></Node>
<StgValue><ssdm name="tmp_41_2_7"/></StgValue>
</operation>

<operation id="6545" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:452  %tmp_43_2_7 = fmul double %prefact_2_7, %dy_2_7

]]></Node>
<StgValue><ssdm name="tmp_43_2_7"/></StgValue>
</operation>

<operation id="6546" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:454  %tmp_45_2_7 = fmul double %prefact_2_7, %dz_2_7

]]></Node>
<StgValue><ssdm name="tmp_45_2_7"/></StgValue>
</operation>

<operation id="6547" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:467  %prefact_2_8 = fmul double %tmp_40_2_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_2_8"/></StgValue>
</operation>

<operation id="6548" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:580  %tmp_42_3_6 = fadd double %tmp_42_3_5, %tmp_41_3_6

]]></Node>
<StgValue><ssdm name="tmp_42_3_6"/></StgValue>
</operation>

<operation id="6549" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:582  %tmp_44_3_6 = fadd double %tmp_44_3_5, %tmp_43_3_6

]]></Node>
<StgValue><ssdm name="tmp_44_3_6"/></StgValue>
</operation>

<operation id="6550" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:584  %tmp_46_3_6 = fadd double %tmp_46_3_5, %tmp_45_3_6

]]></Node>
<StgValue><ssdm name="tmp_46_3_6"/></StgValue>
</operation>

<operation id="6551" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:597  %tmp_41_3_7 = fmul double %prefact_3_7, %dx_3_7

]]></Node>
<StgValue><ssdm name="tmp_41_3_7"/></StgValue>
</operation>

<operation id="6552" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:599  %tmp_43_3_7 = fmul double %prefact_3_7, %dy_3_7

]]></Node>
<StgValue><ssdm name="tmp_43_3_7"/></StgValue>
</operation>

<operation id="6553" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:601  %tmp_45_3_7 = fmul double %prefact_3_7, %dz_3_7

]]></Node>
<StgValue><ssdm name="tmp_45_3_7"/></StgValue>
</operation>

<operation id="6554" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:614  %prefact_3_8 = fmul double %tmp_40_3_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_3_8"/></StgValue>
</operation>

<operation id="6555" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:727  %tmp_42_4_6 = fadd double %tmp_42_4_5, %tmp_41_4_6

]]></Node>
<StgValue><ssdm name="tmp_42_4_6"/></StgValue>
</operation>

<operation id="6556" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:729  %tmp_44_4_6 = fadd double %tmp_44_4_5, %tmp_43_4_6

]]></Node>
<StgValue><ssdm name="tmp_44_4_6"/></StgValue>
</operation>

<operation id="6557" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:731  %tmp_46_4_6 = fadd double %tmp_46_4_5, %tmp_45_4_6

]]></Node>
<StgValue><ssdm name="tmp_46_4_6"/></StgValue>
</operation>

<operation id="6558" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:744  %tmp_41_4_7 = fmul double %prefact_4_7, %dx_4_7

]]></Node>
<StgValue><ssdm name="tmp_41_4_7"/></StgValue>
</operation>

<operation id="6559" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:746  %tmp_43_4_7 = fmul double %prefact_4_7, %dy_4_7

]]></Node>
<StgValue><ssdm name="tmp_43_4_7"/></StgValue>
</operation>

<operation id="6560" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:748  %tmp_45_4_7 = fmul double %prefact_4_7, %dz_4_7

]]></Node>
<StgValue><ssdm name="tmp_45_4_7"/></StgValue>
</operation>

<operation id="6561" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:761  %prefact_4_8 = fmul double %tmp_40_4_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_4_8"/></StgValue>
</operation>

<operation id="6562" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:874  %tmp_42_5_6 = fadd double %tmp_42_5_4, %tmp_41_5_6

]]></Node>
<StgValue><ssdm name="tmp_42_5_6"/></StgValue>
</operation>

<operation id="6563" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:876  %tmp_44_5_6 = fadd double %tmp_44_5_4, %tmp_43_5_6

]]></Node>
<StgValue><ssdm name="tmp_44_5_6"/></StgValue>
</operation>

<operation id="6564" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:878  %tmp_46_5_6 = fadd double %tmp_46_5_4, %tmp_45_5_6

]]></Node>
<StgValue><ssdm name="tmp_46_5_6"/></StgValue>
</operation>

<operation id="6565" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:891  %tmp_41_5_7 = fmul double %prefact_5_7, %dx_5_7

]]></Node>
<StgValue><ssdm name="tmp_41_5_7"/></StgValue>
</operation>

<operation id="6566" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:893  %tmp_43_5_7 = fmul double %prefact_5_7, %dy_5_7

]]></Node>
<StgValue><ssdm name="tmp_43_5_7"/></StgValue>
</operation>

<operation id="6567" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:895  %tmp_45_5_7 = fmul double %prefact_5_7, %dz_5_7

]]></Node>
<StgValue><ssdm name="tmp_45_5_7"/></StgValue>
</operation>

<operation id="6568" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:908  %prefact_5_8 = fmul double %tmp_40_5_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_5_8"/></StgValue>
</operation>

<operation id="6569" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1021  %tmp_42_6_5 = fadd double %tmp_42_6_4, %tmp_41_6_5

]]></Node>
<StgValue><ssdm name="tmp_42_6_5"/></StgValue>
</operation>

<operation id="6570" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1023  %tmp_44_6_5 = fadd double %tmp_44_6_4, %tmp_43_6_5

]]></Node>
<StgValue><ssdm name="tmp_44_6_5"/></StgValue>
</operation>

<operation id="6571" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1025  %tmp_46_6_5 = fadd double %tmp_46_6_4, %tmp_45_6_5

]]></Node>
<StgValue><ssdm name="tmp_46_6_5"/></StgValue>
</operation>

<operation id="6572" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1038  %tmp_41_6_7 = fmul double %prefact_6_7, %dx_6_7

]]></Node>
<StgValue><ssdm name="tmp_41_6_7"/></StgValue>
</operation>

<operation id="6573" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1040  %tmp_43_6_7 = fmul double %prefact_6_7, %dy_6_7

]]></Node>
<StgValue><ssdm name="tmp_43_6_7"/></StgValue>
</operation>

<operation id="6574" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1042  %tmp_45_6_7 = fmul double %prefact_6_7, %dz_6_7

]]></Node>
<StgValue><ssdm name="tmp_45_6_7"/></StgValue>
</operation>

<operation id="6575" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1055  %prefact_6_8 = fmul double %tmp_40_6_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_6_8"/></StgValue>
</operation>

<operation id="6576" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1168  %tmp_42_7_5 = fadd double %tmp_42_7_4, %tmp_41_7_5

]]></Node>
<StgValue><ssdm name="tmp_42_7_5"/></StgValue>
</operation>

<operation id="6577" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1170  %tmp_44_7_5 = fadd double %tmp_44_7_4, %tmp_43_7_5

]]></Node>
<StgValue><ssdm name="tmp_44_7_5"/></StgValue>
</operation>

<operation id="6578" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1172  %tmp_46_7_5 = fadd double %tmp_46_7_4, %tmp_45_7_5

]]></Node>
<StgValue><ssdm name="tmp_46_7_5"/></StgValue>
</operation>

<operation id="6579" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1186  %tmp_41_7_6 = fmul double %prefact_7_6, %dx_7_6

]]></Node>
<StgValue><ssdm name="tmp_41_7_6"/></StgValue>
</operation>

<operation id="6580" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1188  %tmp_43_7_6 = fmul double %prefact_7_6, %dy_7_6

]]></Node>
<StgValue><ssdm name="tmp_43_7_6"/></StgValue>
</operation>

<operation id="6581" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1190  %tmp_45_7_6 = fmul double %prefact_7_6, %dz_7_6

]]></Node>
<StgValue><ssdm name="tmp_45_7_6"/></StgValue>
</operation>

<operation id="6582" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1203  %prefact_7_8 = fmul double %tmp_40_7_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_7_8"/></StgValue>
</operation>

<operation id="6583" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1316  %tmp_42_8_5 = fadd double %tmp_42_8_4, %tmp_41_8_5

]]></Node>
<StgValue><ssdm name="tmp_42_8_5"/></StgValue>
</operation>

<operation id="6584" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1318  %tmp_44_8_5 = fadd double %tmp_44_8_4, %tmp_43_8_5

]]></Node>
<StgValue><ssdm name="tmp_44_8_5"/></StgValue>
</operation>

<operation id="6585" st_id="82" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1320  %tmp_46_8_5 = fadd double %tmp_46_8_4, %tmp_45_8_5

]]></Node>
<StgValue><ssdm name="tmp_46_8_5"/></StgValue>
</operation>

<operation id="6586" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1333  %tmp_41_8_6 = fmul double %prefact_8_6, %dx_8_6

]]></Node>
<StgValue><ssdm name="tmp_41_8_6"/></StgValue>
</operation>

<operation id="6587" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1335  %tmp_43_8_6 = fmul double %prefact_8_6, %dy_8_6

]]></Node>
<StgValue><ssdm name="tmp_43_8_6"/></StgValue>
</operation>

<operation id="6588" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1337  %tmp_45_8_6 = fmul double %prefact_8_6, %dz_8_6

]]></Node>
<StgValue><ssdm name="tmp_45_8_6"/></StgValue>
</operation>

<operation id="6589" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1351  %tmp_41_8_7 = fmul double %prefact_8_7, %dx_8_7

]]></Node>
<StgValue><ssdm name="tmp_41_8_7"/></StgValue>
</operation>

<operation id="6590" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1354  %tmp_43_8_7 = fmul double %prefact_8_7, %dy_8_7

]]></Node>
<StgValue><ssdm name="tmp_43_8_7"/></StgValue>
</operation>

<operation id="6591" st_id="82" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1357  %tmp_45_8_7 = fmul double %prefact_8_7, %dz_8_7

]]></Node>
<StgValue><ssdm name="tmp_45_8_7"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="6592" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:130  %tmp_42_0_6 = fadd double %tmp_42_0_5, %tmp_41_0_6

]]></Node>
<StgValue><ssdm name="tmp_42_0_6"/></StgValue>
</operation>

<operation id="6593" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:132  %tmp_44_0_6 = fadd double %tmp_44_0_5, %tmp_43_0_6

]]></Node>
<StgValue><ssdm name="tmp_44_0_6"/></StgValue>
</operation>

<operation id="6594" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:134  %tmp_46_0_6 = fadd double %tmp_46_0_5, %tmp_45_0_6

]]></Node>
<StgValue><ssdm name="tmp_46_0_6"/></StgValue>
</operation>

<operation id="6595" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:151  %tmp_41_0_7 = fmul double %prefact_0_7, %dx_0_7

]]></Node>
<StgValue><ssdm name="tmp_41_0_7"/></StgValue>
</operation>

<operation id="6596" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:153  %tmp_43_0_7 = fmul double %prefact_0_7, %dy_0_7

]]></Node>
<StgValue><ssdm name="tmp_43_0_7"/></StgValue>
</operation>

<operation id="6597" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:155  %tmp_45_0_7 = fmul double %prefact_0_7, %dz_0_7

]]></Node>
<StgValue><ssdm name="tmp_45_0_7"/></StgValue>
</operation>

<operation id="6598" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:172  %prefact_0_8 = fmul double %tmp_40_0_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_0_8"/></StgValue>
</operation>

<operation id="6599" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:286  %tmp_42_1_6 = fadd double %tmp_42_1_5, %tmp_41_1_6

]]></Node>
<StgValue><ssdm name="tmp_42_1_6"/></StgValue>
</operation>

<operation id="6600" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:288  %tmp_44_1_6 = fadd double %tmp_44_1_5, %tmp_43_1_6

]]></Node>
<StgValue><ssdm name="tmp_44_1_6"/></StgValue>
</operation>

<operation id="6601" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:290  %tmp_46_1_6 = fadd double %tmp_46_1_5, %tmp_45_1_6

]]></Node>
<StgValue><ssdm name="tmp_46_1_6"/></StgValue>
</operation>

<operation id="6602" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:303  %tmp_41_1_7 = fmul double %prefact_1_7, %dx_1_7

]]></Node>
<StgValue><ssdm name="tmp_41_1_7"/></StgValue>
</operation>

<operation id="6603" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:305  %tmp_43_1_7 = fmul double %prefact_1_7, %dy_1_7

]]></Node>
<StgValue><ssdm name="tmp_43_1_7"/></StgValue>
</operation>

<operation id="6604" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:307  %tmp_45_1_7 = fmul double %prefact_1_7, %dz_1_7

]]></Node>
<StgValue><ssdm name="tmp_45_1_7"/></StgValue>
</operation>

<operation id="6605" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:320  %prefact_1_8 = fmul double %tmp_40_1_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_1_8"/></StgValue>
</operation>

<operation id="6606" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:433  %tmp_42_2_6 = fadd double %tmp_42_2_5, %tmp_41_2_6

]]></Node>
<StgValue><ssdm name="tmp_42_2_6"/></StgValue>
</operation>

<operation id="6607" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:435  %tmp_44_2_6 = fadd double %tmp_44_2_5, %tmp_43_2_6

]]></Node>
<StgValue><ssdm name="tmp_44_2_6"/></StgValue>
</operation>

<operation id="6608" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:437  %tmp_46_2_6 = fadd double %tmp_46_2_5, %tmp_45_2_6

]]></Node>
<StgValue><ssdm name="tmp_46_2_6"/></StgValue>
</operation>

<operation id="6609" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:450  %tmp_41_2_7 = fmul double %prefact_2_7, %dx_2_7

]]></Node>
<StgValue><ssdm name="tmp_41_2_7"/></StgValue>
</operation>

<operation id="6610" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:452  %tmp_43_2_7 = fmul double %prefact_2_7, %dy_2_7

]]></Node>
<StgValue><ssdm name="tmp_43_2_7"/></StgValue>
</operation>

<operation id="6611" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:454  %tmp_45_2_7 = fmul double %prefact_2_7, %dz_2_7

]]></Node>
<StgValue><ssdm name="tmp_45_2_7"/></StgValue>
</operation>

<operation id="6612" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:467  %prefact_2_8 = fmul double %tmp_40_2_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_2_8"/></StgValue>
</operation>

<operation id="6613" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:580  %tmp_42_3_6 = fadd double %tmp_42_3_5, %tmp_41_3_6

]]></Node>
<StgValue><ssdm name="tmp_42_3_6"/></StgValue>
</operation>

<operation id="6614" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:582  %tmp_44_3_6 = fadd double %tmp_44_3_5, %tmp_43_3_6

]]></Node>
<StgValue><ssdm name="tmp_44_3_6"/></StgValue>
</operation>

<operation id="6615" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:584  %tmp_46_3_6 = fadd double %tmp_46_3_5, %tmp_45_3_6

]]></Node>
<StgValue><ssdm name="tmp_46_3_6"/></StgValue>
</operation>

<operation id="6616" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:597  %tmp_41_3_7 = fmul double %prefact_3_7, %dx_3_7

]]></Node>
<StgValue><ssdm name="tmp_41_3_7"/></StgValue>
</operation>

<operation id="6617" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:599  %tmp_43_3_7 = fmul double %prefact_3_7, %dy_3_7

]]></Node>
<StgValue><ssdm name="tmp_43_3_7"/></StgValue>
</operation>

<operation id="6618" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:601  %tmp_45_3_7 = fmul double %prefact_3_7, %dz_3_7

]]></Node>
<StgValue><ssdm name="tmp_45_3_7"/></StgValue>
</operation>

<operation id="6619" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:614  %prefact_3_8 = fmul double %tmp_40_3_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_3_8"/></StgValue>
</operation>

<operation id="6620" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:727  %tmp_42_4_6 = fadd double %tmp_42_4_5, %tmp_41_4_6

]]></Node>
<StgValue><ssdm name="tmp_42_4_6"/></StgValue>
</operation>

<operation id="6621" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:729  %tmp_44_4_6 = fadd double %tmp_44_4_5, %tmp_43_4_6

]]></Node>
<StgValue><ssdm name="tmp_44_4_6"/></StgValue>
</operation>

<operation id="6622" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:731  %tmp_46_4_6 = fadd double %tmp_46_4_5, %tmp_45_4_6

]]></Node>
<StgValue><ssdm name="tmp_46_4_6"/></StgValue>
</operation>

<operation id="6623" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:744  %tmp_41_4_7 = fmul double %prefact_4_7, %dx_4_7

]]></Node>
<StgValue><ssdm name="tmp_41_4_7"/></StgValue>
</operation>

<operation id="6624" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:746  %tmp_43_4_7 = fmul double %prefact_4_7, %dy_4_7

]]></Node>
<StgValue><ssdm name="tmp_43_4_7"/></StgValue>
</operation>

<operation id="6625" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:748  %tmp_45_4_7 = fmul double %prefact_4_7, %dz_4_7

]]></Node>
<StgValue><ssdm name="tmp_45_4_7"/></StgValue>
</operation>

<operation id="6626" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:761  %prefact_4_8 = fmul double %tmp_40_4_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_4_8"/></StgValue>
</operation>

<operation id="6627" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:874  %tmp_42_5_6 = fadd double %tmp_42_5_4, %tmp_41_5_6

]]></Node>
<StgValue><ssdm name="tmp_42_5_6"/></StgValue>
</operation>

<operation id="6628" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:876  %tmp_44_5_6 = fadd double %tmp_44_5_4, %tmp_43_5_6

]]></Node>
<StgValue><ssdm name="tmp_44_5_6"/></StgValue>
</operation>

<operation id="6629" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:878  %tmp_46_5_6 = fadd double %tmp_46_5_4, %tmp_45_5_6

]]></Node>
<StgValue><ssdm name="tmp_46_5_6"/></StgValue>
</operation>

<operation id="6630" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:891  %tmp_41_5_7 = fmul double %prefact_5_7, %dx_5_7

]]></Node>
<StgValue><ssdm name="tmp_41_5_7"/></StgValue>
</operation>

<operation id="6631" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:893  %tmp_43_5_7 = fmul double %prefact_5_7, %dy_5_7

]]></Node>
<StgValue><ssdm name="tmp_43_5_7"/></StgValue>
</operation>

<operation id="6632" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:895  %tmp_45_5_7 = fmul double %prefact_5_7, %dz_5_7

]]></Node>
<StgValue><ssdm name="tmp_45_5_7"/></StgValue>
</operation>

<operation id="6633" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:908  %prefact_5_8 = fmul double %tmp_40_5_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_5_8"/></StgValue>
</operation>

<operation id="6634" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1021  %tmp_42_6_5 = fadd double %tmp_42_6_4, %tmp_41_6_5

]]></Node>
<StgValue><ssdm name="tmp_42_6_5"/></StgValue>
</operation>

<operation id="6635" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1023  %tmp_44_6_5 = fadd double %tmp_44_6_4, %tmp_43_6_5

]]></Node>
<StgValue><ssdm name="tmp_44_6_5"/></StgValue>
</operation>

<operation id="6636" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1025  %tmp_46_6_5 = fadd double %tmp_46_6_4, %tmp_45_6_5

]]></Node>
<StgValue><ssdm name="tmp_46_6_5"/></StgValue>
</operation>

<operation id="6637" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1038  %tmp_41_6_7 = fmul double %prefact_6_7, %dx_6_7

]]></Node>
<StgValue><ssdm name="tmp_41_6_7"/></StgValue>
</operation>

<operation id="6638" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1040  %tmp_43_6_7 = fmul double %prefact_6_7, %dy_6_7

]]></Node>
<StgValue><ssdm name="tmp_43_6_7"/></StgValue>
</operation>

<operation id="6639" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1042  %tmp_45_6_7 = fmul double %prefact_6_7, %dz_6_7

]]></Node>
<StgValue><ssdm name="tmp_45_6_7"/></StgValue>
</operation>

<operation id="6640" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1055  %prefact_6_8 = fmul double %tmp_40_6_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_6_8"/></StgValue>
</operation>

<operation id="6641" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1168  %tmp_42_7_5 = fadd double %tmp_42_7_4, %tmp_41_7_5

]]></Node>
<StgValue><ssdm name="tmp_42_7_5"/></StgValue>
</operation>

<operation id="6642" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1170  %tmp_44_7_5 = fadd double %tmp_44_7_4, %tmp_43_7_5

]]></Node>
<StgValue><ssdm name="tmp_44_7_5"/></StgValue>
</operation>

<operation id="6643" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1172  %tmp_46_7_5 = fadd double %tmp_46_7_4, %tmp_45_7_5

]]></Node>
<StgValue><ssdm name="tmp_46_7_5"/></StgValue>
</operation>

<operation id="6644" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1186  %tmp_41_7_6 = fmul double %prefact_7_6, %dx_7_6

]]></Node>
<StgValue><ssdm name="tmp_41_7_6"/></StgValue>
</operation>

<operation id="6645" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1188  %tmp_43_7_6 = fmul double %prefact_7_6, %dy_7_6

]]></Node>
<StgValue><ssdm name="tmp_43_7_6"/></StgValue>
</operation>

<operation id="6646" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1190  %tmp_45_7_6 = fmul double %prefact_7_6, %dz_7_6

]]></Node>
<StgValue><ssdm name="tmp_45_7_6"/></StgValue>
</operation>

<operation id="6647" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1203  %prefact_7_8 = fmul double %tmp_40_7_8, %p_m_8_load

]]></Node>
<StgValue><ssdm name="prefact_7_8"/></StgValue>
</operation>

<operation id="6648" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1316  %tmp_42_8_5 = fadd double %tmp_42_8_4, %tmp_41_8_5

]]></Node>
<StgValue><ssdm name="tmp_42_8_5"/></StgValue>
</operation>

<operation id="6649" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1318  %tmp_44_8_5 = fadd double %tmp_44_8_4, %tmp_43_8_5

]]></Node>
<StgValue><ssdm name="tmp_44_8_5"/></StgValue>
</operation>

<operation id="6650" st_id="83" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1320  %tmp_46_8_5 = fadd double %tmp_46_8_4, %tmp_45_8_5

]]></Node>
<StgValue><ssdm name="tmp_46_8_5"/></StgValue>
</operation>

<operation id="6651" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1333  %tmp_41_8_6 = fmul double %prefact_8_6, %dx_8_6

]]></Node>
<StgValue><ssdm name="tmp_41_8_6"/></StgValue>
</operation>

<operation id="6652" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1335  %tmp_43_8_6 = fmul double %prefact_8_6, %dy_8_6

]]></Node>
<StgValue><ssdm name="tmp_43_8_6"/></StgValue>
</operation>

<operation id="6653" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1337  %tmp_45_8_6 = fmul double %prefact_8_6, %dz_8_6

]]></Node>
<StgValue><ssdm name="tmp_45_8_6"/></StgValue>
</operation>

<operation id="6654" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1351  %tmp_41_8_7 = fmul double %prefact_8_7, %dx_8_7

]]></Node>
<StgValue><ssdm name="tmp_41_8_7"/></StgValue>
</operation>

<operation id="6655" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1354  %tmp_43_8_7 = fmul double %prefact_8_7, %dy_8_7

]]></Node>
<StgValue><ssdm name="tmp_43_8_7"/></StgValue>
</operation>

<operation id="6656" st_id="83" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1357  %tmp_45_8_7 = fmul double %prefact_8_7, %dz_8_7

]]></Node>
<StgValue><ssdm name="tmp_45_8_7"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="6657" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:152  %tmp_42_0_7 = fadd double %tmp_42_0_6, %tmp_41_0_7

]]></Node>
<StgValue><ssdm name="tmp_42_0_7"/></StgValue>
</operation>

<operation id="6658" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:154  %tmp_44_0_7 = fadd double %tmp_44_0_6, %tmp_43_0_7

]]></Node>
<StgValue><ssdm name="tmp_44_0_7"/></StgValue>
</operation>

<operation id="6659" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:156  %tmp_46_0_7 = fadd double %tmp_46_0_6, %tmp_45_0_7

]]></Node>
<StgValue><ssdm name="tmp_46_0_7"/></StgValue>
</operation>

<operation id="6660" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:173  %tmp_41_0_8 = fmul double %prefact_0_8, %dx_0_8

]]></Node>
<StgValue><ssdm name="tmp_41_0_8"/></StgValue>
</operation>

<operation id="6661" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:176  %tmp_43_0_8 = fmul double %prefact_0_8, %dy_0_8

]]></Node>
<StgValue><ssdm name="tmp_43_0_8"/></StgValue>
</operation>

<operation id="6662" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:179  %tmp_45_0_8 = fmul double %prefact_0_8, %dz_0_8

]]></Node>
<StgValue><ssdm name="tmp_45_0_8"/></StgValue>
</operation>

<operation id="6663" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:304  %tmp_42_1_7 = fadd double %tmp_42_1_6, %tmp_41_1_7

]]></Node>
<StgValue><ssdm name="tmp_42_1_7"/></StgValue>
</operation>

<operation id="6664" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:306  %tmp_44_1_7 = fadd double %tmp_44_1_6, %tmp_43_1_7

]]></Node>
<StgValue><ssdm name="tmp_44_1_7"/></StgValue>
</operation>

<operation id="6665" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:308  %tmp_46_1_7 = fadd double %tmp_46_1_6, %tmp_45_1_7

]]></Node>
<StgValue><ssdm name="tmp_46_1_7"/></StgValue>
</operation>

<operation id="6666" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:321  %tmp_41_1_8 = fmul double %prefact_1_8, %dx_1_8

]]></Node>
<StgValue><ssdm name="tmp_41_1_8"/></StgValue>
</operation>

<operation id="6667" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:324  %tmp_43_1_8 = fmul double %prefact_1_8, %dy_1_8

]]></Node>
<StgValue><ssdm name="tmp_43_1_8"/></StgValue>
</operation>

<operation id="6668" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:327  %tmp_45_1_8 = fmul double %prefact_1_8, %dz_1_8

]]></Node>
<StgValue><ssdm name="tmp_45_1_8"/></StgValue>
</operation>

<operation id="6669" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:451  %tmp_42_2_7 = fadd double %tmp_42_2_6, %tmp_41_2_7

]]></Node>
<StgValue><ssdm name="tmp_42_2_7"/></StgValue>
</operation>

<operation id="6670" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:453  %tmp_44_2_7 = fadd double %tmp_44_2_6, %tmp_43_2_7

]]></Node>
<StgValue><ssdm name="tmp_44_2_7"/></StgValue>
</operation>

<operation id="6671" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:455  %tmp_46_2_7 = fadd double %tmp_46_2_6, %tmp_45_2_7

]]></Node>
<StgValue><ssdm name="tmp_46_2_7"/></StgValue>
</operation>

<operation id="6672" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:468  %tmp_41_2_8 = fmul double %prefact_2_8, %dx_2_8

]]></Node>
<StgValue><ssdm name="tmp_41_2_8"/></StgValue>
</operation>

<operation id="6673" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:471  %tmp_43_2_8 = fmul double %prefact_2_8, %dy_2_8

]]></Node>
<StgValue><ssdm name="tmp_43_2_8"/></StgValue>
</operation>

<operation id="6674" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:474  %tmp_45_2_8 = fmul double %prefact_2_8, %dz_2_8

]]></Node>
<StgValue><ssdm name="tmp_45_2_8"/></StgValue>
</operation>

<operation id="6675" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:598  %tmp_42_3_7 = fadd double %tmp_42_3_6, %tmp_41_3_7

]]></Node>
<StgValue><ssdm name="tmp_42_3_7"/></StgValue>
</operation>

<operation id="6676" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:600  %tmp_44_3_7 = fadd double %tmp_44_3_6, %tmp_43_3_7

]]></Node>
<StgValue><ssdm name="tmp_44_3_7"/></StgValue>
</operation>

<operation id="6677" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:602  %tmp_46_3_7 = fadd double %tmp_46_3_6, %tmp_45_3_7

]]></Node>
<StgValue><ssdm name="tmp_46_3_7"/></StgValue>
</operation>

<operation id="6678" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:615  %tmp_41_3_8 = fmul double %prefact_3_8, %dx_3_8

]]></Node>
<StgValue><ssdm name="tmp_41_3_8"/></StgValue>
</operation>

<operation id="6679" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:618  %tmp_43_3_8 = fmul double %prefact_3_8, %dy_3_8

]]></Node>
<StgValue><ssdm name="tmp_43_3_8"/></StgValue>
</operation>

<operation id="6680" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:621  %tmp_45_3_8 = fmul double %prefact_3_8, %dz_3_8

]]></Node>
<StgValue><ssdm name="tmp_45_3_8"/></StgValue>
</operation>

<operation id="6681" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:745  %tmp_42_4_7 = fadd double %tmp_42_4_6, %tmp_41_4_7

]]></Node>
<StgValue><ssdm name="tmp_42_4_7"/></StgValue>
</operation>

<operation id="6682" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:747  %tmp_44_4_7 = fadd double %tmp_44_4_6, %tmp_43_4_7

]]></Node>
<StgValue><ssdm name="tmp_44_4_7"/></StgValue>
</operation>

<operation id="6683" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:749  %tmp_46_4_7 = fadd double %tmp_46_4_6, %tmp_45_4_7

]]></Node>
<StgValue><ssdm name="tmp_46_4_7"/></StgValue>
</operation>

<operation id="6684" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:762  %tmp_41_4_8 = fmul double %prefact_4_8, %dx_4_8

]]></Node>
<StgValue><ssdm name="tmp_41_4_8"/></StgValue>
</operation>

<operation id="6685" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:765  %tmp_43_4_8 = fmul double %prefact_4_8, %dy_4_8

]]></Node>
<StgValue><ssdm name="tmp_43_4_8"/></StgValue>
</operation>

<operation id="6686" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:768  %tmp_45_4_8 = fmul double %prefact_4_8, %dz_4_8

]]></Node>
<StgValue><ssdm name="tmp_45_4_8"/></StgValue>
</operation>

<operation id="6687" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:892  %tmp_42_5_7 = fadd double %tmp_42_5_6, %tmp_41_5_7

]]></Node>
<StgValue><ssdm name="tmp_42_5_7"/></StgValue>
</operation>

<operation id="6688" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:894  %tmp_44_5_7 = fadd double %tmp_44_5_6, %tmp_43_5_7

]]></Node>
<StgValue><ssdm name="tmp_44_5_7"/></StgValue>
</operation>

<operation id="6689" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:896  %tmp_46_5_7 = fadd double %tmp_46_5_6, %tmp_45_5_7

]]></Node>
<StgValue><ssdm name="tmp_46_5_7"/></StgValue>
</operation>

<operation id="6690" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:909  %tmp_41_5_8 = fmul double %prefact_5_8, %dx_5_8

]]></Node>
<StgValue><ssdm name="tmp_41_5_8"/></StgValue>
</operation>

<operation id="6691" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:912  %tmp_43_5_8 = fmul double %prefact_5_8, %dy_5_8

]]></Node>
<StgValue><ssdm name="tmp_43_5_8"/></StgValue>
</operation>

<operation id="6692" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:915  %tmp_45_5_8 = fmul double %prefact_5_8, %dz_5_8

]]></Node>
<StgValue><ssdm name="tmp_45_5_8"/></StgValue>
</operation>

<operation id="6693" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1039  %tmp_42_6_7 = fadd double %tmp_42_6_5, %tmp_41_6_7

]]></Node>
<StgValue><ssdm name="tmp_42_6_7"/></StgValue>
</operation>

<operation id="6694" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1041  %tmp_44_6_7 = fadd double %tmp_44_6_5, %tmp_43_6_7

]]></Node>
<StgValue><ssdm name="tmp_44_6_7"/></StgValue>
</operation>

<operation id="6695" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1043  %tmp_46_6_7 = fadd double %tmp_46_6_5, %tmp_45_6_7

]]></Node>
<StgValue><ssdm name="tmp_46_6_7"/></StgValue>
</operation>

<operation id="6696" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1056  %tmp_41_6_8 = fmul double %prefact_6_8, %dx_6_8

]]></Node>
<StgValue><ssdm name="tmp_41_6_8"/></StgValue>
</operation>

<operation id="6697" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1059  %tmp_43_6_8 = fmul double %prefact_6_8, %dy_6_8

]]></Node>
<StgValue><ssdm name="tmp_43_6_8"/></StgValue>
</operation>

<operation id="6698" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1062  %tmp_45_6_8 = fmul double %prefact_6_8, %dz_6_8

]]></Node>
<StgValue><ssdm name="tmp_45_6_8"/></StgValue>
</operation>

<operation id="6699" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1187  %tmp_42_7_6 = fadd double %tmp_42_7_5, %tmp_41_7_6

]]></Node>
<StgValue><ssdm name="tmp_42_7_6"/></StgValue>
</operation>

<operation id="6700" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1189  %tmp_44_7_6 = fadd double %tmp_44_7_5, %tmp_43_7_6

]]></Node>
<StgValue><ssdm name="tmp_44_7_6"/></StgValue>
</operation>

<operation id="6701" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1191  %tmp_46_7_6 = fadd double %tmp_46_7_5, %tmp_45_7_6

]]></Node>
<StgValue><ssdm name="tmp_46_7_6"/></StgValue>
</operation>

<operation id="6702" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1204  %tmp_41_7_8 = fmul double %prefact_7_8, %dx_7_8

]]></Node>
<StgValue><ssdm name="tmp_41_7_8"/></StgValue>
</operation>

<operation id="6703" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1207  %tmp_43_7_8 = fmul double %prefact_7_8, %dy_7_8

]]></Node>
<StgValue><ssdm name="tmp_43_7_8"/></StgValue>
</operation>

<operation id="6704" st_id="84" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1210  %tmp_45_7_8 = fmul double %prefact_7_8, %dz_7_8

]]></Node>
<StgValue><ssdm name="tmp_45_7_8"/></StgValue>
</operation>

<operation id="6705" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1334  %tmp_42_8_6 = fadd double %tmp_42_8_5, %tmp_41_8_6

]]></Node>
<StgValue><ssdm name="tmp_42_8_6"/></StgValue>
</operation>

<operation id="6706" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1336  %tmp_44_8_6 = fadd double %tmp_44_8_5, %tmp_43_8_6

]]></Node>
<StgValue><ssdm name="tmp_44_8_6"/></StgValue>
</operation>

<operation id="6707" st_id="84" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1338  %tmp_46_8_6 = fadd double %tmp_46_8_5, %tmp_45_8_6

]]></Node>
<StgValue><ssdm name="tmp_46_8_6"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="6708" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:152  %tmp_42_0_7 = fadd double %tmp_42_0_6, %tmp_41_0_7

]]></Node>
<StgValue><ssdm name="tmp_42_0_7"/></StgValue>
</operation>

<operation id="6709" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:154  %tmp_44_0_7 = fadd double %tmp_44_0_6, %tmp_43_0_7

]]></Node>
<StgValue><ssdm name="tmp_44_0_7"/></StgValue>
</operation>

<operation id="6710" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:156  %tmp_46_0_7 = fadd double %tmp_46_0_6, %tmp_45_0_7

]]></Node>
<StgValue><ssdm name="tmp_46_0_7"/></StgValue>
</operation>

<operation id="6711" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:173  %tmp_41_0_8 = fmul double %prefact_0_8, %dx_0_8

]]></Node>
<StgValue><ssdm name="tmp_41_0_8"/></StgValue>
</operation>

<operation id="6712" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:176  %tmp_43_0_8 = fmul double %prefact_0_8, %dy_0_8

]]></Node>
<StgValue><ssdm name="tmp_43_0_8"/></StgValue>
</operation>

<operation id="6713" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:179  %tmp_45_0_8 = fmul double %prefact_0_8, %dz_0_8

]]></Node>
<StgValue><ssdm name="tmp_45_0_8"/></StgValue>
</operation>

<operation id="6714" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:304  %tmp_42_1_7 = fadd double %tmp_42_1_6, %tmp_41_1_7

]]></Node>
<StgValue><ssdm name="tmp_42_1_7"/></StgValue>
</operation>

<operation id="6715" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:306  %tmp_44_1_7 = fadd double %tmp_44_1_6, %tmp_43_1_7

]]></Node>
<StgValue><ssdm name="tmp_44_1_7"/></StgValue>
</operation>

<operation id="6716" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:308  %tmp_46_1_7 = fadd double %tmp_46_1_6, %tmp_45_1_7

]]></Node>
<StgValue><ssdm name="tmp_46_1_7"/></StgValue>
</operation>

<operation id="6717" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:321  %tmp_41_1_8 = fmul double %prefact_1_8, %dx_1_8

]]></Node>
<StgValue><ssdm name="tmp_41_1_8"/></StgValue>
</operation>

<operation id="6718" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:324  %tmp_43_1_8 = fmul double %prefact_1_8, %dy_1_8

]]></Node>
<StgValue><ssdm name="tmp_43_1_8"/></StgValue>
</operation>

<operation id="6719" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:327  %tmp_45_1_8 = fmul double %prefact_1_8, %dz_1_8

]]></Node>
<StgValue><ssdm name="tmp_45_1_8"/></StgValue>
</operation>

<operation id="6720" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:451  %tmp_42_2_7 = fadd double %tmp_42_2_6, %tmp_41_2_7

]]></Node>
<StgValue><ssdm name="tmp_42_2_7"/></StgValue>
</operation>

<operation id="6721" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:453  %tmp_44_2_7 = fadd double %tmp_44_2_6, %tmp_43_2_7

]]></Node>
<StgValue><ssdm name="tmp_44_2_7"/></StgValue>
</operation>

<operation id="6722" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:455  %tmp_46_2_7 = fadd double %tmp_46_2_6, %tmp_45_2_7

]]></Node>
<StgValue><ssdm name="tmp_46_2_7"/></StgValue>
</operation>

<operation id="6723" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:468  %tmp_41_2_8 = fmul double %prefact_2_8, %dx_2_8

]]></Node>
<StgValue><ssdm name="tmp_41_2_8"/></StgValue>
</operation>

<operation id="6724" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:471  %tmp_43_2_8 = fmul double %prefact_2_8, %dy_2_8

]]></Node>
<StgValue><ssdm name="tmp_43_2_8"/></StgValue>
</operation>

<operation id="6725" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:474  %tmp_45_2_8 = fmul double %prefact_2_8, %dz_2_8

]]></Node>
<StgValue><ssdm name="tmp_45_2_8"/></StgValue>
</operation>

<operation id="6726" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:598  %tmp_42_3_7 = fadd double %tmp_42_3_6, %tmp_41_3_7

]]></Node>
<StgValue><ssdm name="tmp_42_3_7"/></StgValue>
</operation>

<operation id="6727" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:600  %tmp_44_3_7 = fadd double %tmp_44_3_6, %tmp_43_3_7

]]></Node>
<StgValue><ssdm name="tmp_44_3_7"/></StgValue>
</operation>

<operation id="6728" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:602  %tmp_46_3_7 = fadd double %tmp_46_3_6, %tmp_45_3_7

]]></Node>
<StgValue><ssdm name="tmp_46_3_7"/></StgValue>
</operation>

<operation id="6729" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:615  %tmp_41_3_8 = fmul double %prefact_3_8, %dx_3_8

]]></Node>
<StgValue><ssdm name="tmp_41_3_8"/></StgValue>
</operation>

<operation id="6730" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:618  %tmp_43_3_8 = fmul double %prefact_3_8, %dy_3_8

]]></Node>
<StgValue><ssdm name="tmp_43_3_8"/></StgValue>
</operation>

<operation id="6731" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:621  %tmp_45_3_8 = fmul double %prefact_3_8, %dz_3_8

]]></Node>
<StgValue><ssdm name="tmp_45_3_8"/></StgValue>
</operation>

<operation id="6732" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:745  %tmp_42_4_7 = fadd double %tmp_42_4_6, %tmp_41_4_7

]]></Node>
<StgValue><ssdm name="tmp_42_4_7"/></StgValue>
</operation>

<operation id="6733" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:747  %tmp_44_4_7 = fadd double %tmp_44_4_6, %tmp_43_4_7

]]></Node>
<StgValue><ssdm name="tmp_44_4_7"/></StgValue>
</operation>

<operation id="6734" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:749  %tmp_46_4_7 = fadd double %tmp_46_4_6, %tmp_45_4_7

]]></Node>
<StgValue><ssdm name="tmp_46_4_7"/></StgValue>
</operation>

<operation id="6735" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:762  %tmp_41_4_8 = fmul double %prefact_4_8, %dx_4_8

]]></Node>
<StgValue><ssdm name="tmp_41_4_8"/></StgValue>
</operation>

<operation id="6736" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:765  %tmp_43_4_8 = fmul double %prefact_4_8, %dy_4_8

]]></Node>
<StgValue><ssdm name="tmp_43_4_8"/></StgValue>
</operation>

<operation id="6737" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:768  %tmp_45_4_8 = fmul double %prefact_4_8, %dz_4_8

]]></Node>
<StgValue><ssdm name="tmp_45_4_8"/></StgValue>
</operation>

<operation id="6738" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:892  %tmp_42_5_7 = fadd double %tmp_42_5_6, %tmp_41_5_7

]]></Node>
<StgValue><ssdm name="tmp_42_5_7"/></StgValue>
</operation>

<operation id="6739" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:894  %tmp_44_5_7 = fadd double %tmp_44_5_6, %tmp_43_5_7

]]></Node>
<StgValue><ssdm name="tmp_44_5_7"/></StgValue>
</operation>

<operation id="6740" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:896  %tmp_46_5_7 = fadd double %tmp_46_5_6, %tmp_45_5_7

]]></Node>
<StgValue><ssdm name="tmp_46_5_7"/></StgValue>
</operation>

<operation id="6741" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:909  %tmp_41_5_8 = fmul double %prefact_5_8, %dx_5_8

]]></Node>
<StgValue><ssdm name="tmp_41_5_8"/></StgValue>
</operation>

<operation id="6742" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:912  %tmp_43_5_8 = fmul double %prefact_5_8, %dy_5_8

]]></Node>
<StgValue><ssdm name="tmp_43_5_8"/></StgValue>
</operation>

<operation id="6743" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:915  %tmp_45_5_8 = fmul double %prefact_5_8, %dz_5_8

]]></Node>
<StgValue><ssdm name="tmp_45_5_8"/></StgValue>
</operation>

<operation id="6744" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1039  %tmp_42_6_7 = fadd double %tmp_42_6_5, %tmp_41_6_7

]]></Node>
<StgValue><ssdm name="tmp_42_6_7"/></StgValue>
</operation>

<operation id="6745" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1041  %tmp_44_6_7 = fadd double %tmp_44_6_5, %tmp_43_6_7

]]></Node>
<StgValue><ssdm name="tmp_44_6_7"/></StgValue>
</operation>

<operation id="6746" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1043  %tmp_46_6_7 = fadd double %tmp_46_6_5, %tmp_45_6_7

]]></Node>
<StgValue><ssdm name="tmp_46_6_7"/></StgValue>
</operation>

<operation id="6747" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1056  %tmp_41_6_8 = fmul double %prefact_6_8, %dx_6_8

]]></Node>
<StgValue><ssdm name="tmp_41_6_8"/></StgValue>
</operation>

<operation id="6748" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1059  %tmp_43_6_8 = fmul double %prefact_6_8, %dy_6_8

]]></Node>
<StgValue><ssdm name="tmp_43_6_8"/></StgValue>
</operation>

<operation id="6749" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1062  %tmp_45_6_8 = fmul double %prefact_6_8, %dz_6_8

]]></Node>
<StgValue><ssdm name="tmp_45_6_8"/></StgValue>
</operation>

<operation id="6750" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1187  %tmp_42_7_6 = fadd double %tmp_42_7_5, %tmp_41_7_6

]]></Node>
<StgValue><ssdm name="tmp_42_7_6"/></StgValue>
</operation>

<operation id="6751" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1189  %tmp_44_7_6 = fadd double %tmp_44_7_5, %tmp_43_7_6

]]></Node>
<StgValue><ssdm name="tmp_44_7_6"/></StgValue>
</operation>

<operation id="6752" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1191  %tmp_46_7_6 = fadd double %tmp_46_7_5, %tmp_45_7_6

]]></Node>
<StgValue><ssdm name="tmp_46_7_6"/></StgValue>
</operation>

<operation id="6753" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1204  %tmp_41_7_8 = fmul double %prefact_7_8, %dx_7_8

]]></Node>
<StgValue><ssdm name="tmp_41_7_8"/></StgValue>
</operation>

<operation id="6754" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1207  %tmp_43_7_8 = fmul double %prefact_7_8, %dy_7_8

]]></Node>
<StgValue><ssdm name="tmp_43_7_8"/></StgValue>
</operation>

<operation id="6755" st_id="85" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1210  %tmp_45_7_8 = fmul double %prefact_7_8, %dz_7_8

]]></Node>
<StgValue><ssdm name="tmp_45_7_8"/></StgValue>
</operation>

<operation id="6756" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1334  %tmp_42_8_6 = fadd double %tmp_42_8_5, %tmp_41_8_6

]]></Node>
<StgValue><ssdm name="tmp_42_8_6"/></StgValue>
</operation>

<operation id="6757" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1336  %tmp_44_8_6 = fadd double %tmp_44_8_5, %tmp_43_8_6

]]></Node>
<StgValue><ssdm name="tmp_44_8_6"/></StgValue>
</operation>

<operation id="6758" st_id="85" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1338  %tmp_46_8_6 = fadd double %tmp_46_8_5, %tmp_45_8_6

]]></Node>
<StgValue><ssdm name="tmp_46_8_6"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="6759" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:152  %tmp_42_0_7 = fadd double %tmp_42_0_6, %tmp_41_0_7

]]></Node>
<StgValue><ssdm name="tmp_42_0_7"/></StgValue>
</operation>

<operation id="6760" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:154  %tmp_44_0_7 = fadd double %tmp_44_0_6, %tmp_43_0_7

]]></Node>
<StgValue><ssdm name="tmp_44_0_7"/></StgValue>
</operation>

<operation id="6761" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:156  %tmp_46_0_7 = fadd double %tmp_46_0_6, %tmp_45_0_7

]]></Node>
<StgValue><ssdm name="tmp_46_0_7"/></StgValue>
</operation>

<operation id="6762" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:173  %tmp_41_0_8 = fmul double %prefact_0_8, %dx_0_8

]]></Node>
<StgValue><ssdm name="tmp_41_0_8"/></StgValue>
</operation>

<operation id="6763" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:176  %tmp_43_0_8 = fmul double %prefact_0_8, %dy_0_8

]]></Node>
<StgValue><ssdm name="tmp_43_0_8"/></StgValue>
</operation>

<operation id="6764" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:179  %tmp_45_0_8 = fmul double %prefact_0_8, %dz_0_8

]]></Node>
<StgValue><ssdm name="tmp_45_0_8"/></StgValue>
</operation>

<operation id="6765" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:304  %tmp_42_1_7 = fadd double %tmp_42_1_6, %tmp_41_1_7

]]></Node>
<StgValue><ssdm name="tmp_42_1_7"/></StgValue>
</operation>

<operation id="6766" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:306  %tmp_44_1_7 = fadd double %tmp_44_1_6, %tmp_43_1_7

]]></Node>
<StgValue><ssdm name="tmp_44_1_7"/></StgValue>
</operation>

<operation id="6767" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:308  %tmp_46_1_7 = fadd double %tmp_46_1_6, %tmp_45_1_7

]]></Node>
<StgValue><ssdm name="tmp_46_1_7"/></StgValue>
</operation>

<operation id="6768" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:321  %tmp_41_1_8 = fmul double %prefact_1_8, %dx_1_8

]]></Node>
<StgValue><ssdm name="tmp_41_1_8"/></StgValue>
</operation>

<operation id="6769" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:324  %tmp_43_1_8 = fmul double %prefact_1_8, %dy_1_8

]]></Node>
<StgValue><ssdm name="tmp_43_1_8"/></StgValue>
</operation>

<operation id="6770" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:327  %tmp_45_1_8 = fmul double %prefact_1_8, %dz_1_8

]]></Node>
<StgValue><ssdm name="tmp_45_1_8"/></StgValue>
</operation>

<operation id="6771" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:451  %tmp_42_2_7 = fadd double %tmp_42_2_6, %tmp_41_2_7

]]></Node>
<StgValue><ssdm name="tmp_42_2_7"/></StgValue>
</operation>

<operation id="6772" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:453  %tmp_44_2_7 = fadd double %tmp_44_2_6, %tmp_43_2_7

]]></Node>
<StgValue><ssdm name="tmp_44_2_7"/></StgValue>
</operation>

<operation id="6773" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:455  %tmp_46_2_7 = fadd double %tmp_46_2_6, %tmp_45_2_7

]]></Node>
<StgValue><ssdm name="tmp_46_2_7"/></StgValue>
</operation>

<operation id="6774" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:468  %tmp_41_2_8 = fmul double %prefact_2_8, %dx_2_8

]]></Node>
<StgValue><ssdm name="tmp_41_2_8"/></StgValue>
</operation>

<operation id="6775" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:471  %tmp_43_2_8 = fmul double %prefact_2_8, %dy_2_8

]]></Node>
<StgValue><ssdm name="tmp_43_2_8"/></StgValue>
</operation>

<operation id="6776" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:474  %tmp_45_2_8 = fmul double %prefact_2_8, %dz_2_8

]]></Node>
<StgValue><ssdm name="tmp_45_2_8"/></StgValue>
</operation>

<operation id="6777" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:598  %tmp_42_3_7 = fadd double %tmp_42_3_6, %tmp_41_3_7

]]></Node>
<StgValue><ssdm name="tmp_42_3_7"/></StgValue>
</operation>

<operation id="6778" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:600  %tmp_44_3_7 = fadd double %tmp_44_3_6, %tmp_43_3_7

]]></Node>
<StgValue><ssdm name="tmp_44_3_7"/></StgValue>
</operation>

<operation id="6779" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:602  %tmp_46_3_7 = fadd double %tmp_46_3_6, %tmp_45_3_7

]]></Node>
<StgValue><ssdm name="tmp_46_3_7"/></StgValue>
</operation>

<operation id="6780" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:615  %tmp_41_3_8 = fmul double %prefact_3_8, %dx_3_8

]]></Node>
<StgValue><ssdm name="tmp_41_3_8"/></StgValue>
</operation>

<operation id="6781" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:618  %tmp_43_3_8 = fmul double %prefact_3_8, %dy_3_8

]]></Node>
<StgValue><ssdm name="tmp_43_3_8"/></StgValue>
</operation>

<operation id="6782" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:621  %tmp_45_3_8 = fmul double %prefact_3_8, %dz_3_8

]]></Node>
<StgValue><ssdm name="tmp_45_3_8"/></StgValue>
</operation>

<operation id="6783" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:745  %tmp_42_4_7 = fadd double %tmp_42_4_6, %tmp_41_4_7

]]></Node>
<StgValue><ssdm name="tmp_42_4_7"/></StgValue>
</operation>

<operation id="6784" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:747  %tmp_44_4_7 = fadd double %tmp_44_4_6, %tmp_43_4_7

]]></Node>
<StgValue><ssdm name="tmp_44_4_7"/></StgValue>
</operation>

<operation id="6785" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:749  %tmp_46_4_7 = fadd double %tmp_46_4_6, %tmp_45_4_7

]]></Node>
<StgValue><ssdm name="tmp_46_4_7"/></StgValue>
</operation>

<operation id="6786" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:762  %tmp_41_4_8 = fmul double %prefact_4_8, %dx_4_8

]]></Node>
<StgValue><ssdm name="tmp_41_4_8"/></StgValue>
</operation>

<operation id="6787" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:765  %tmp_43_4_8 = fmul double %prefact_4_8, %dy_4_8

]]></Node>
<StgValue><ssdm name="tmp_43_4_8"/></StgValue>
</operation>

<operation id="6788" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:768  %tmp_45_4_8 = fmul double %prefact_4_8, %dz_4_8

]]></Node>
<StgValue><ssdm name="tmp_45_4_8"/></StgValue>
</operation>

<operation id="6789" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:892  %tmp_42_5_7 = fadd double %tmp_42_5_6, %tmp_41_5_7

]]></Node>
<StgValue><ssdm name="tmp_42_5_7"/></StgValue>
</operation>

<operation id="6790" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:894  %tmp_44_5_7 = fadd double %tmp_44_5_6, %tmp_43_5_7

]]></Node>
<StgValue><ssdm name="tmp_44_5_7"/></StgValue>
</operation>

<operation id="6791" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:896  %tmp_46_5_7 = fadd double %tmp_46_5_6, %tmp_45_5_7

]]></Node>
<StgValue><ssdm name="tmp_46_5_7"/></StgValue>
</operation>

<operation id="6792" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:909  %tmp_41_5_8 = fmul double %prefact_5_8, %dx_5_8

]]></Node>
<StgValue><ssdm name="tmp_41_5_8"/></StgValue>
</operation>

<operation id="6793" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:912  %tmp_43_5_8 = fmul double %prefact_5_8, %dy_5_8

]]></Node>
<StgValue><ssdm name="tmp_43_5_8"/></StgValue>
</operation>

<operation id="6794" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:915  %tmp_45_5_8 = fmul double %prefact_5_8, %dz_5_8

]]></Node>
<StgValue><ssdm name="tmp_45_5_8"/></StgValue>
</operation>

<operation id="6795" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1039  %tmp_42_6_7 = fadd double %tmp_42_6_5, %tmp_41_6_7

]]></Node>
<StgValue><ssdm name="tmp_42_6_7"/></StgValue>
</operation>

<operation id="6796" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1041  %tmp_44_6_7 = fadd double %tmp_44_6_5, %tmp_43_6_7

]]></Node>
<StgValue><ssdm name="tmp_44_6_7"/></StgValue>
</operation>

<operation id="6797" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1043  %tmp_46_6_7 = fadd double %tmp_46_6_5, %tmp_45_6_7

]]></Node>
<StgValue><ssdm name="tmp_46_6_7"/></StgValue>
</operation>

<operation id="6798" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1056  %tmp_41_6_8 = fmul double %prefact_6_8, %dx_6_8

]]></Node>
<StgValue><ssdm name="tmp_41_6_8"/></StgValue>
</operation>

<operation id="6799" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1059  %tmp_43_6_8 = fmul double %prefact_6_8, %dy_6_8

]]></Node>
<StgValue><ssdm name="tmp_43_6_8"/></StgValue>
</operation>

<operation id="6800" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1062  %tmp_45_6_8 = fmul double %prefact_6_8, %dz_6_8

]]></Node>
<StgValue><ssdm name="tmp_45_6_8"/></StgValue>
</operation>

<operation id="6801" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1187  %tmp_42_7_6 = fadd double %tmp_42_7_5, %tmp_41_7_6

]]></Node>
<StgValue><ssdm name="tmp_42_7_6"/></StgValue>
</operation>

<operation id="6802" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1189  %tmp_44_7_6 = fadd double %tmp_44_7_5, %tmp_43_7_6

]]></Node>
<StgValue><ssdm name="tmp_44_7_6"/></StgValue>
</operation>

<operation id="6803" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1191  %tmp_46_7_6 = fadd double %tmp_46_7_5, %tmp_45_7_6

]]></Node>
<StgValue><ssdm name="tmp_46_7_6"/></StgValue>
</operation>

<operation id="6804" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1204  %tmp_41_7_8 = fmul double %prefact_7_8, %dx_7_8

]]></Node>
<StgValue><ssdm name="tmp_41_7_8"/></StgValue>
</operation>

<operation id="6805" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1207  %tmp_43_7_8 = fmul double %prefact_7_8, %dy_7_8

]]></Node>
<StgValue><ssdm name="tmp_43_7_8"/></StgValue>
</operation>

<operation id="6806" st_id="86" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1210  %tmp_45_7_8 = fmul double %prefact_7_8, %dz_7_8

]]></Node>
<StgValue><ssdm name="tmp_45_7_8"/></StgValue>
</operation>

<operation id="6807" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1334  %tmp_42_8_6 = fadd double %tmp_42_8_5, %tmp_41_8_6

]]></Node>
<StgValue><ssdm name="tmp_42_8_6"/></StgValue>
</operation>

<operation id="6808" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1336  %tmp_44_8_6 = fadd double %tmp_44_8_5, %tmp_43_8_6

]]></Node>
<StgValue><ssdm name="tmp_44_8_6"/></StgValue>
</operation>

<operation id="6809" st_id="86" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1338  %tmp_46_8_6 = fadd double %tmp_46_8_5, %tmp_45_8_6

]]></Node>
<StgValue><ssdm name="tmp_46_8_6"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="6810" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:152  %tmp_42_0_7 = fadd double %tmp_42_0_6, %tmp_41_0_7

]]></Node>
<StgValue><ssdm name="tmp_42_0_7"/></StgValue>
</operation>

<operation id="6811" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:154  %tmp_44_0_7 = fadd double %tmp_44_0_6, %tmp_43_0_7

]]></Node>
<StgValue><ssdm name="tmp_44_0_7"/></StgValue>
</operation>

<operation id="6812" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:156  %tmp_46_0_7 = fadd double %tmp_46_0_6, %tmp_45_0_7

]]></Node>
<StgValue><ssdm name="tmp_46_0_7"/></StgValue>
</operation>

<operation id="6813" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:173  %tmp_41_0_8 = fmul double %prefact_0_8, %dx_0_8

]]></Node>
<StgValue><ssdm name="tmp_41_0_8"/></StgValue>
</operation>

<operation id="6814" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:176  %tmp_43_0_8 = fmul double %prefact_0_8, %dy_0_8

]]></Node>
<StgValue><ssdm name="tmp_43_0_8"/></StgValue>
</operation>

<operation id="6815" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:179  %tmp_45_0_8 = fmul double %prefact_0_8, %dz_0_8

]]></Node>
<StgValue><ssdm name="tmp_45_0_8"/></StgValue>
</operation>

<operation id="6816" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:304  %tmp_42_1_7 = fadd double %tmp_42_1_6, %tmp_41_1_7

]]></Node>
<StgValue><ssdm name="tmp_42_1_7"/></StgValue>
</operation>

<operation id="6817" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:306  %tmp_44_1_7 = fadd double %tmp_44_1_6, %tmp_43_1_7

]]></Node>
<StgValue><ssdm name="tmp_44_1_7"/></StgValue>
</operation>

<operation id="6818" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:308  %tmp_46_1_7 = fadd double %tmp_46_1_6, %tmp_45_1_7

]]></Node>
<StgValue><ssdm name="tmp_46_1_7"/></StgValue>
</operation>

<operation id="6819" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:321  %tmp_41_1_8 = fmul double %prefact_1_8, %dx_1_8

]]></Node>
<StgValue><ssdm name="tmp_41_1_8"/></StgValue>
</operation>

<operation id="6820" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:324  %tmp_43_1_8 = fmul double %prefact_1_8, %dy_1_8

]]></Node>
<StgValue><ssdm name="tmp_43_1_8"/></StgValue>
</operation>

<operation id="6821" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:327  %tmp_45_1_8 = fmul double %prefact_1_8, %dz_1_8

]]></Node>
<StgValue><ssdm name="tmp_45_1_8"/></StgValue>
</operation>

<operation id="6822" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:451  %tmp_42_2_7 = fadd double %tmp_42_2_6, %tmp_41_2_7

]]></Node>
<StgValue><ssdm name="tmp_42_2_7"/></StgValue>
</operation>

<operation id="6823" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:453  %tmp_44_2_7 = fadd double %tmp_44_2_6, %tmp_43_2_7

]]></Node>
<StgValue><ssdm name="tmp_44_2_7"/></StgValue>
</operation>

<operation id="6824" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:455  %tmp_46_2_7 = fadd double %tmp_46_2_6, %tmp_45_2_7

]]></Node>
<StgValue><ssdm name="tmp_46_2_7"/></StgValue>
</operation>

<operation id="6825" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:468  %tmp_41_2_8 = fmul double %prefact_2_8, %dx_2_8

]]></Node>
<StgValue><ssdm name="tmp_41_2_8"/></StgValue>
</operation>

<operation id="6826" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:471  %tmp_43_2_8 = fmul double %prefact_2_8, %dy_2_8

]]></Node>
<StgValue><ssdm name="tmp_43_2_8"/></StgValue>
</operation>

<operation id="6827" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:474  %tmp_45_2_8 = fmul double %prefact_2_8, %dz_2_8

]]></Node>
<StgValue><ssdm name="tmp_45_2_8"/></StgValue>
</operation>

<operation id="6828" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:598  %tmp_42_3_7 = fadd double %tmp_42_3_6, %tmp_41_3_7

]]></Node>
<StgValue><ssdm name="tmp_42_3_7"/></StgValue>
</operation>

<operation id="6829" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:600  %tmp_44_3_7 = fadd double %tmp_44_3_6, %tmp_43_3_7

]]></Node>
<StgValue><ssdm name="tmp_44_3_7"/></StgValue>
</operation>

<operation id="6830" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:602  %tmp_46_3_7 = fadd double %tmp_46_3_6, %tmp_45_3_7

]]></Node>
<StgValue><ssdm name="tmp_46_3_7"/></StgValue>
</operation>

<operation id="6831" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:615  %tmp_41_3_8 = fmul double %prefact_3_8, %dx_3_8

]]></Node>
<StgValue><ssdm name="tmp_41_3_8"/></StgValue>
</operation>

<operation id="6832" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:618  %tmp_43_3_8 = fmul double %prefact_3_8, %dy_3_8

]]></Node>
<StgValue><ssdm name="tmp_43_3_8"/></StgValue>
</operation>

<operation id="6833" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:621  %tmp_45_3_8 = fmul double %prefact_3_8, %dz_3_8

]]></Node>
<StgValue><ssdm name="tmp_45_3_8"/></StgValue>
</operation>

<operation id="6834" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:745  %tmp_42_4_7 = fadd double %tmp_42_4_6, %tmp_41_4_7

]]></Node>
<StgValue><ssdm name="tmp_42_4_7"/></StgValue>
</operation>

<operation id="6835" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:747  %tmp_44_4_7 = fadd double %tmp_44_4_6, %tmp_43_4_7

]]></Node>
<StgValue><ssdm name="tmp_44_4_7"/></StgValue>
</operation>

<operation id="6836" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:749  %tmp_46_4_7 = fadd double %tmp_46_4_6, %tmp_45_4_7

]]></Node>
<StgValue><ssdm name="tmp_46_4_7"/></StgValue>
</operation>

<operation id="6837" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:762  %tmp_41_4_8 = fmul double %prefact_4_8, %dx_4_8

]]></Node>
<StgValue><ssdm name="tmp_41_4_8"/></StgValue>
</operation>

<operation id="6838" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:765  %tmp_43_4_8 = fmul double %prefact_4_8, %dy_4_8

]]></Node>
<StgValue><ssdm name="tmp_43_4_8"/></StgValue>
</operation>

<operation id="6839" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:768  %tmp_45_4_8 = fmul double %prefact_4_8, %dz_4_8

]]></Node>
<StgValue><ssdm name="tmp_45_4_8"/></StgValue>
</operation>

<operation id="6840" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:892  %tmp_42_5_7 = fadd double %tmp_42_5_6, %tmp_41_5_7

]]></Node>
<StgValue><ssdm name="tmp_42_5_7"/></StgValue>
</operation>

<operation id="6841" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:894  %tmp_44_5_7 = fadd double %tmp_44_5_6, %tmp_43_5_7

]]></Node>
<StgValue><ssdm name="tmp_44_5_7"/></StgValue>
</operation>

<operation id="6842" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:896  %tmp_46_5_7 = fadd double %tmp_46_5_6, %tmp_45_5_7

]]></Node>
<StgValue><ssdm name="tmp_46_5_7"/></StgValue>
</operation>

<operation id="6843" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:909  %tmp_41_5_8 = fmul double %prefact_5_8, %dx_5_8

]]></Node>
<StgValue><ssdm name="tmp_41_5_8"/></StgValue>
</operation>

<operation id="6844" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:912  %tmp_43_5_8 = fmul double %prefact_5_8, %dy_5_8

]]></Node>
<StgValue><ssdm name="tmp_43_5_8"/></StgValue>
</operation>

<operation id="6845" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:915  %tmp_45_5_8 = fmul double %prefact_5_8, %dz_5_8

]]></Node>
<StgValue><ssdm name="tmp_45_5_8"/></StgValue>
</operation>

<operation id="6846" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1039  %tmp_42_6_7 = fadd double %tmp_42_6_5, %tmp_41_6_7

]]></Node>
<StgValue><ssdm name="tmp_42_6_7"/></StgValue>
</operation>

<operation id="6847" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1041  %tmp_44_6_7 = fadd double %tmp_44_6_5, %tmp_43_6_7

]]></Node>
<StgValue><ssdm name="tmp_44_6_7"/></StgValue>
</operation>

<operation id="6848" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1043  %tmp_46_6_7 = fadd double %tmp_46_6_5, %tmp_45_6_7

]]></Node>
<StgValue><ssdm name="tmp_46_6_7"/></StgValue>
</operation>

<operation id="6849" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1056  %tmp_41_6_8 = fmul double %prefact_6_8, %dx_6_8

]]></Node>
<StgValue><ssdm name="tmp_41_6_8"/></StgValue>
</operation>

<operation id="6850" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1059  %tmp_43_6_8 = fmul double %prefact_6_8, %dy_6_8

]]></Node>
<StgValue><ssdm name="tmp_43_6_8"/></StgValue>
</operation>

<operation id="6851" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1062  %tmp_45_6_8 = fmul double %prefact_6_8, %dz_6_8

]]></Node>
<StgValue><ssdm name="tmp_45_6_8"/></StgValue>
</operation>

<operation id="6852" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1187  %tmp_42_7_6 = fadd double %tmp_42_7_5, %tmp_41_7_6

]]></Node>
<StgValue><ssdm name="tmp_42_7_6"/></StgValue>
</operation>

<operation id="6853" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1189  %tmp_44_7_6 = fadd double %tmp_44_7_5, %tmp_43_7_6

]]></Node>
<StgValue><ssdm name="tmp_44_7_6"/></StgValue>
</operation>

<operation id="6854" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1191  %tmp_46_7_6 = fadd double %tmp_46_7_5, %tmp_45_7_6

]]></Node>
<StgValue><ssdm name="tmp_46_7_6"/></StgValue>
</operation>

<operation id="6855" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1204  %tmp_41_7_8 = fmul double %prefact_7_8, %dx_7_8

]]></Node>
<StgValue><ssdm name="tmp_41_7_8"/></StgValue>
</operation>

<operation id="6856" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1207  %tmp_43_7_8 = fmul double %prefact_7_8, %dy_7_8

]]></Node>
<StgValue><ssdm name="tmp_43_7_8"/></StgValue>
</operation>

<operation id="6857" st_id="87" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1210  %tmp_45_7_8 = fmul double %prefact_7_8, %dz_7_8

]]></Node>
<StgValue><ssdm name="tmp_45_7_8"/></StgValue>
</operation>

<operation id="6858" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1334  %tmp_42_8_6 = fadd double %tmp_42_8_5, %tmp_41_8_6

]]></Node>
<StgValue><ssdm name="tmp_42_8_6"/></StgValue>
</operation>

<operation id="6859" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1336  %tmp_44_8_6 = fadd double %tmp_44_8_5, %tmp_43_8_6

]]></Node>
<StgValue><ssdm name="tmp_44_8_6"/></StgValue>
</operation>

<operation id="6860" st_id="87" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1338  %tmp_46_8_6 = fadd double %tmp_46_8_5, %tmp_45_8_6

]]></Node>
<StgValue><ssdm name="tmp_46_8_6"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="6861" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:174  %tmp_42_0_8 = fadd double %tmp_42_0_7, %tmp_41_0_8

]]></Node>
<StgValue><ssdm name="tmp_42_0_8"/></StgValue>
</operation>

<operation id="6862" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:177  %tmp_44_0_8 = fadd double %tmp_44_0_7, %tmp_43_0_8

]]></Node>
<StgValue><ssdm name="tmp_44_0_8"/></StgValue>
</operation>

<operation id="6863" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:180  %tmp_46_0_8 = fadd double %tmp_46_0_7, %tmp_45_0_8

]]></Node>
<StgValue><ssdm name="tmp_46_0_8"/></StgValue>
</operation>

<operation id="6864" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:322  %tmp_42_1_8 = fadd double %tmp_42_1_7, %tmp_41_1_8

]]></Node>
<StgValue><ssdm name="tmp_42_1_8"/></StgValue>
</operation>

<operation id="6865" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:325  %tmp_44_1_8 = fadd double %tmp_44_1_7, %tmp_43_1_8

]]></Node>
<StgValue><ssdm name="tmp_44_1_8"/></StgValue>
</operation>

<operation id="6866" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:328  %tmp_46_1_8 = fadd double %tmp_46_1_7, %tmp_45_1_8

]]></Node>
<StgValue><ssdm name="tmp_46_1_8"/></StgValue>
</operation>

<operation id="6867" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:469  %tmp_42_2_8 = fadd double %tmp_42_2_7, %tmp_41_2_8

]]></Node>
<StgValue><ssdm name="tmp_42_2_8"/></StgValue>
</operation>

<operation id="6868" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:472  %tmp_44_2_8 = fadd double %tmp_44_2_7, %tmp_43_2_8

]]></Node>
<StgValue><ssdm name="tmp_44_2_8"/></StgValue>
</operation>

<operation id="6869" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:475  %tmp_46_2_8 = fadd double %tmp_46_2_7, %tmp_45_2_8

]]></Node>
<StgValue><ssdm name="tmp_46_2_8"/></StgValue>
</operation>

<operation id="6870" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:616  %tmp_42_3_8 = fadd double %tmp_42_3_7, %tmp_41_3_8

]]></Node>
<StgValue><ssdm name="tmp_42_3_8"/></StgValue>
</operation>

<operation id="6871" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:619  %tmp_44_3_8 = fadd double %tmp_44_3_7, %tmp_43_3_8

]]></Node>
<StgValue><ssdm name="tmp_44_3_8"/></StgValue>
</operation>

<operation id="6872" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:622  %tmp_46_3_8 = fadd double %tmp_46_3_7, %tmp_45_3_8

]]></Node>
<StgValue><ssdm name="tmp_46_3_8"/></StgValue>
</operation>

<operation id="6873" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:763  %tmp_42_4_8 = fadd double %tmp_42_4_7, %tmp_41_4_8

]]></Node>
<StgValue><ssdm name="tmp_42_4_8"/></StgValue>
</operation>

<operation id="6874" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:766  %tmp_44_4_8 = fadd double %tmp_44_4_7, %tmp_43_4_8

]]></Node>
<StgValue><ssdm name="tmp_44_4_8"/></StgValue>
</operation>

<operation id="6875" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:769  %tmp_46_4_8 = fadd double %tmp_46_4_7, %tmp_45_4_8

]]></Node>
<StgValue><ssdm name="tmp_46_4_8"/></StgValue>
</operation>

<operation id="6876" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:910  %tmp_42_5_8 = fadd double %tmp_42_5_7, %tmp_41_5_8

]]></Node>
<StgValue><ssdm name="tmp_42_5_8"/></StgValue>
</operation>

<operation id="6877" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:913  %tmp_44_5_8 = fadd double %tmp_44_5_7, %tmp_43_5_8

]]></Node>
<StgValue><ssdm name="tmp_44_5_8"/></StgValue>
</operation>

<operation id="6878" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:916  %tmp_46_5_8 = fadd double %tmp_46_5_7, %tmp_45_5_8

]]></Node>
<StgValue><ssdm name="tmp_46_5_8"/></StgValue>
</operation>

<operation id="6879" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1057  %tmp_42_6_8 = fadd double %tmp_42_6_7, %tmp_41_6_8

]]></Node>
<StgValue><ssdm name="tmp_42_6_8"/></StgValue>
</operation>

<operation id="6880" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1060  %tmp_44_6_8 = fadd double %tmp_44_6_7, %tmp_43_6_8

]]></Node>
<StgValue><ssdm name="tmp_44_6_8"/></StgValue>
</operation>

<operation id="6881" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1063  %tmp_46_6_8 = fadd double %tmp_46_6_7, %tmp_45_6_8

]]></Node>
<StgValue><ssdm name="tmp_46_6_8"/></StgValue>
</operation>

<operation id="6882" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1205  %tmp_42_7_8 = fadd double %tmp_42_7_6, %tmp_41_7_8

]]></Node>
<StgValue><ssdm name="tmp_42_7_8"/></StgValue>
</operation>

<operation id="6883" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1208  %tmp_44_7_8 = fadd double %tmp_44_7_6, %tmp_43_7_8

]]></Node>
<StgValue><ssdm name="tmp_44_7_8"/></StgValue>
</operation>

<operation id="6884" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1211  %tmp_46_7_8 = fadd double %tmp_46_7_6, %tmp_45_7_8

]]></Node>
<StgValue><ssdm name="tmp_46_7_8"/></StgValue>
</operation>

<operation id="6885" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1352  %tmp_42_8_7 = fadd double %tmp_42_8_6, %tmp_41_8_7

]]></Node>
<StgValue><ssdm name="tmp_42_8_7"/></StgValue>
</operation>

<operation id="6886" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1355  %tmp_44_8_7 = fadd double %tmp_44_8_6, %tmp_43_8_7

]]></Node>
<StgValue><ssdm name="tmp_44_8_7"/></StgValue>
</operation>

<operation id="6887" st_id="88" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1358  %tmp_46_8_7 = fadd double %tmp_46_8_6, %tmp_45_8_7

]]></Node>
<StgValue><ssdm name="tmp_46_8_7"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="6888" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:174  %tmp_42_0_8 = fadd double %tmp_42_0_7, %tmp_41_0_8

]]></Node>
<StgValue><ssdm name="tmp_42_0_8"/></StgValue>
</operation>

<operation id="6889" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:177  %tmp_44_0_8 = fadd double %tmp_44_0_7, %tmp_43_0_8

]]></Node>
<StgValue><ssdm name="tmp_44_0_8"/></StgValue>
</operation>

<operation id="6890" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:180  %tmp_46_0_8 = fadd double %tmp_46_0_7, %tmp_45_0_8

]]></Node>
<StgValue><ssdm name="tmp_46_0_8"/></StgValue>
</operation>

<operation id="6891" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:322  %tmp_42_1_8 = fadd double %tmp_42_1_7, %tmp_41_1_8

]]></Node>
<StgValue><ssdm name="tmp_42_1_8"/></StgValue>
</operation>

<operation id="6892" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:325  %tmp_44_1_8 = fadd double %tmp_44_1_7, %tmp_43_1_8

]]></Node>
<StgValue><ssdm name="tmp_44_1_8"/></StgValue>
</operation>

<operation id="6893" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:328  %tmp_46_1_8 = fadd double %tmp_46_1_7, %tmp_45_1_8

]]></Node>
<StgValue><ssdm name="tmp_46_1_8"/></StgValue>
</operation>

<operation id="6894" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:469  %tmp_42_2_8 = fadd double %tmp_42_2_7, %tmp_41_2_8

]]></Node>
<StgValue><ssdm name="tmp_42_2_8"/></StgValue>
</operation>

<operation id="6895" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:472  %tmp_44_2_8 = fadd double %tmp_44_2_7, %tmp_43_2_8

]]></Node>
<StgValue><ssdm name="tmp_44_2_8"/></StgValue>
</operation>

<operation id="6896" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:475  %tmp_46_2_8 = fadd double %tmp_46_2_7, %tmp_45_2_8

]]></Node>
<StgValue><ssdm name="tmp_46_2_8"/></StgValue>
</operation>

<operation id="6897" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:616  %tmp_42_3_8 = fadd double %tmp_42_3_7, %tmp_41_3_8

]]></Node>
<StgValue><ssdm name="tmp_42_3_8"/></StgValue>
</operation>

<operation id="6898" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:619  %tmp_44_3_8 = fadd double %tmp_44_3_7, %tmp_43_3_8

]]></Node>
<StgValue><ssdm name="tmp_44_3_8"/></StgValue>
</operation>

<operation id="6899" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:622  %tmp_46_3_8 = fadd double %tmp_46_3_7, %tmp_45_3_8

]]></Node>
<StgValue><ssdm name="tmp_46_3_8"/></StgValue>
</operation>

<operation id="6900" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:763  %tmp_42_4_8 = fadd double %tmp_42_4_7, %tmp_41_4_8

]]></Node>
<StgValue><ssdm name="tmp_42_4_8"/></StgValue>
</operation>

<operation id="6901" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:766  %tmp_44_4_8 = fadd double %tmp_44_4_7, %tmp_43_4_8

]]></Node>
<StgValue><ssdm name="tmp_44_4_8"/></StgValue>
</operation>

<operation id="6902" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:769  %tmp_46_4_8 = fadd double %tmp_46_4_7, %tmp_45_4_8

]]></Node>
<StgValue><ssdm name="tmp_46_4_8"/></StgValue>
</operation>

<operation id="6903" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:910  %tmp_42_5_8 = fadd double %tmp_42_5_7, %tmp_41_5_8

]]></Node>
<StgValue><ssdm name="tmp_42_5_8"/></StgValue>
</operation>

<operation id="6904" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:913  %tmp_44_5_8 = fadd double %tmp_44_5_7, %tmp_43_5_8

]]></Node>
<StgValue><ssdm name="tmp_44_5_8"/></StgValue>
</operation>

<operation id="6905" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:916  %tmp_46_5_8 = fadd double %tmp_46_5_7, %tmp_45_5_8

]]></Node>
<StgValue><ssdm name="tmp_46_5_8"/></StgValue>
</operation>

<operation id="6906" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1057  %tmp_42_6_8 = fadd double %tmp_42_6_7, %tmp_41_6_8

]]></Node>
<StgValue><ssdm name="tmp_42_6_8"/></StgValue>
</operation>

<operation id="6907" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1060  %tmp_44_6_8 = fadd double %tmp_44_6_7, %tmp_43_6_8

]]></Node>
<StgValue><ssdm name="tmp_44_6_8"/></StgValue>
</operation>

<operation id="6908" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1063  %tmp_46_6_8 = fadd double %tmp_46_6_7, %tmp_45_6_8

]]></Node>
<StgValue><ssdm name="tmp_46_6_8"/></StgValue>
</operation>

<operation id="6909" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1205  %tmp_42_7_8 = fadd double %tmp_42_7_6, %tmp_41_7_8

]]></Node>
<StgValue><ssdm name="tmp_42_7_8"/></StgValue>
</operation>

<operation id="6910" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1208  %tmp_44_7_8 = fadd double %tmp_44_7_6, %tmp_43_7_8

]]></Node>
<StgValue><ssdm name="tmp_44_7_8"/></StgValue>
</operation>

<operation id="6911" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1211  %tmp_46_7_8 = fadd double %tmp_46_7_6, %tmp_45_7_8

]]></Node>
<StgValue><ssdm name="tmp_46_7_8"/></StgValue>
</operation>

<operation id="6912" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1352  %tmp_42_8_7 = fadd double %tmp_42_8_6, %tmp_41_8_7

]]></Node>
<StgValue><ssdm name="tmp_42_8_7"/></StgValue>
</operation>

<operation id="6913" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1355  %tmp_44_8_7 = fadd double %tmp_44_8_6, %tmp_43_8_7

]]></Node>
<StgValue><ssdm name="tmp_44_8_7"/></StgValue>
</operation>

<operation id="6914" st_id="89" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1358  %tmp_46_8_7 = fadd double %tmp_46_8_6, %tmp_45_8_7

]]></Node>
<StgValue><ssdm name="tmp_46_8_7"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="6915" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:174  %tmp_42_0_8 = fadd double %tmp_42_0_7, %tmp_41_0_8

]]></Node>
<StgValue><ssdm name="tmp_42_0_8"/></StgValue>
</operation>

<operation id="6916" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:177  %tmp_44_0_8 = fadd double %tmp_44_0_7, %tmp_43_0_8

]]></Node>
<StgValue><ssdm name="tmp_44_0_8"/></StgValue>
</operation>

<operation id="6917" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:180  %tmp_46_0_8 = fadd double %tmp_46_0_7, %tmp_45_0_8

]]></Node>
<StgValue><ssdm name="tmp_46_0_8"/></StgValue>
</operation>

<operation id="6918" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:322  %tmp_42_1_8 = fadd double %tmp_42_1_7, %tmp_41_1_8

]]></Node>
<StgValue><ssdm name="tmp_42_1_8"/></StgValue>
</operation>

<operation id="6919" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:325  %tmp_44_1_8 = fadd double %tmp_44_1_7, %tmp_43_1_8

]]></Node>
<StgValue><ssdm name="tmp_44_1_8"/></StgValue>
</operation>

<operation id="6920" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:328  %tmp_46_1_8 = fadd double %tmp_46_1_7, %tmp_45_1_8

]]></Node>
<StgValue><ssdm name="tmp_46_1_8"/></StgValue>
</operation>

<operation id="6921" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:469  %tmp_42_2_8 = fadd double %tmp_42_2_7, %tmp_41_2_8

]]></Node>
<StgValue><ssdm name="tmp_42_2_8"/></StgValue>
</operation>

<operation id="6922" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:472  %tmp_44_2_8 = fadd double %tmp_44_2_7, %tmp_43_2_8

]]></Node>
<StgValue><ssdm name="tmp_44_2_8"/></StgValue>
</operation>

<operation id="6923" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:475  %tmp_46_2_8 = fadd double %tmp_46_2_7, %tmp_45_2_8

]]></Node>
<StgValue><ssdm name="tmp_46_2_8"/></StgValue>
</operation>

<operation id="6924" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:616  %tmp_42_3_8 = fadd double %tmp_42_3_7, %tmp_41_3_8

]]></Node>
<StgValue><ssdm name="tmp_42_3_8"/></StgValue>
</operation>

<operation id="6925" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:619  %tmp_44_3_8 = fadd double %tmp_44_3_7, %tmp_43_3_8

]]></Node>
<StgValue><ssdm name="tmp_44_3_8"/></StgValue>
</operation>

<operation id="6926" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:622  %tmp_46_3_8 = fadd double %tmp_46_3_7, %tmp_45_3_8

]]></Node>
<StgValue><ssdm name="tmp_46_3_8"/></StgValue>
</operation>

<operation id="6927" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:763  %tmp_42_4_8 = fadd double %tmp_42_4_7, %tmp_41_4_8

]]></Node>
<StgValue><ssdm name="tmp_42_4_8"/></StgValue>
</operation>

<operation id="6928" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:766  %tmp_44_4_8 = fadd double %tmp_44_4_7, %tmp_43_4_8

]]></Node>
<StgValue><ssdm name="tmp_44_4_8"/></StgValue>
</operation>

<operation id="6929" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:769  %tmp_46_4_8 = fadd double %tmp_46_4_7, %tmp_45_4_8

]]></Node>
<StgValue><ssdm name="tmp_46_4_8"/></StgValue>
</operation>

<operation id="6930" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:910  %tmp_42_5_8 = fadd double %tmp_42_5_7, %tmp_41_5_8

]]></Node>
<StgValue><ssdm name="tmp_42_5_8"/></StgValue>
</operation>

<operation id="6931" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:913  %tmp_44_5_8 = fadd double %tmp_44_5_7, %tmp_43_5_8

]]></Node>
<StgValue><ssdm name="tmp_44_5_8"/></StgValue>
</operation>

<operation id="6932" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:916  %tmp_46_5_8 = fadd double %tmp_46_5_7, %tmp_45_5_8

]]></Node>
<StgValue><ssdm name="tmp_46_5_8"/></StgValue>
</operation>

<operation id="6933" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1057  %tmp_42_6_8 = fadd double %tmp_42_6_7, %tmp_41_6_8

]]></Node>
<StgValue><ssdm name="tmp_42_6_8"/></StgValue>
</operation>

<operation id="6934" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1060  %tmp_44_6_8 = fadd double %tmp_44_6_7, %tmp_43_6_8

]]></Node>
<StgValue><ssdm name="tmp_44_6_8"/></StgValue>
</operation>

<operation id="6935" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1063  %tmp_46_6_8 = fadd double %tmp_46_6_7, %tmp_45_6_8

]]></Node>
<StgValue><ssdm name="tmp_46_6_8"/></StgValue>
</operation>

<operation id="6936" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1205  %tmp_42_7_8 = fadd double %tmp_42_7_6, %tmp_41_7_8

]]></Node>
<StgValue><ssdm name="tmp_42_7_8"/></StgValue>
</operation>

<operation id="6937" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1208  %tmp_44_7_8 = fadd double %tmp_44_7_6, %tmp_43_7_8

]]></Node>
<StgValue><ssdm name="tmp_44_7_8"/></StgValue>
</operation>

<operation id="6938" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1211  %tmp_46_7_8 = fadd double %tmp_46_7_6, %tmp_45_7_8

]]></Node>
<StgValue><ssdm name="tmp_46_7_8"/></StgValue>
</operation>

<operation id="6939" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1352  %tmp_42_8_7 = fadd double %tmp_42_8_6, %tmp_41_8_7

]]></Node>
<StgValue><ssdm name="tmp_42_8_7"/></StgValue>
</operation>

<operation id="6940" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1355  %tmp_44_8_7 = fadd double %tmp_44_8_6, %tmp_43_8_7

]]></Node>
<StgValue><ssdm name="tmp_44_8_7"/></StgValue>
</operation>

<operation id="6941" st_id="90" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1358  %tmp_46_8_7 = fadd double %tmp_46_8_6, %tmp_45_8_7

]]></Node>
<StgValue><ssdm name="tmp_46_8_7"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="6942" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:174  %tmp_42_0_8 = fadd double %tmp_42_0_7, %tmp_41_0_8

]]></Node>
<StgValue><ssdm name="tmp_42_0_8"/></StgValue>
</operation>

<operation id="6943" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:175  store double %tmp_42_0_8, double* @p_ax_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6944" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:177  %tmp_44_0_8 = fadd double %tmp_44_0_7, %tmp_43_0_8

]]></Node>
<StgValue><ssdm name="tmp_44_0_8"/></StgValue>
</operation>

<operation id="6945" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:178  store double %tmp_44_0_8, double* @p_ay_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6946" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:180  %tmp_46_0_8 = fadd double %tmp_46_0_7, %tmp_45_0_8

]]></Node>
<StgValue><ssdm name="tmp_46_0_8"/></StgValue>
</operation>

<operation id="6947" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:181  store double %tmp_46_0_8, double* @p_az_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6948" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:322  %tmp_42_1_8 = fadd double %tmp_42_1_7, %tmp_41_1_8

]]></Node>
<StgValue><ssdm name="tmp_42_1_8"/></StgValue>
</operation>

<operation id="6949" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:323  store double %tmp_42_1_8, double* @p_ax_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6950" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:325  %tmp_44_1_8 = fadd double %tmp_44_1_7, %tmp_43_1_8

]]></Node>
<StgValue><ssdm name="tmp_44_1_8"/></StgValue>
</operation>

<operation id="6951" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:326  store double %tmp_44_1_8, double* @p_ay_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6952" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:328  %tmp_46_1_8 = fadd double %tmp_46_1_7, %tmp_45_1_8

]]></Node>
<StgValue><ssdm name="tmp_46_1_8"/></StgValue>
</operation>

<operation id="6953" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:329  store double %tmp_46_1_8, double* @p_az_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6954" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:469  %tmp_42_2_8 = fadd double %tmp_42_2_7, %tmp_41_2_8

]]></Node>
<StgValue><ssdm name="tmp_42_2_8"/></StgValue>
</operation>

<operation id="6955" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:470  store double %tmp_42_2_8, double* @p_ax_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6956" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:472  %tmp_44_2_8 = fadd double %tmp_44_2_7, %tmp_43_2_8

]]></Node>
<StgValue><ssdm name="tmp_44_2_8"/></StgValue>
</operation>

<operation id="6957" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:473  store double %tmp_44_2_8, double* @p_ay_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6958" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:475  %tmp_46_2_8 = fadd double %tmp_46_2_7, %tmp_45_2_8

]]></Node>
<StgValue><ssdm name="tmp_46_2_8"/></StgValue>
</operation>

<operation id="6959" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:476  store double %tmp_46_2_8, double* @p_az_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6960" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:616  %tmp_42_3_8 = fadd double %tmp_42_3_7, %tmp_41_3_8

]]></Node>
<StgValue><ssdm name="tmp_42_3_8"/></StgValue>
</operation>

<operation id="6961" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:617  store double %tmp_42_3_8, double* @p_ax_3, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6962" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:619  %tmp_44_3_8 = fadd double %tmp_44_3_7, %tmp_43_3_8

]]></Node>
<StgValue><ssdm name="tmp_44_3_8"/></StgValue>
</operation>

<operation id="6963" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:620  store double %tmp_44_3_8, double* @p_ay_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6964" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:622  %tmp_46_3_8 = fadd double %tmp_46_3_7, %tmp_45_3_8

]]></Node>
<StgValue><ssdm name="tmp_46_3_8"/></StgValue>
</operation>

<operation id="6965" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:623  store double %tmp_46_3_8, double* @p_az_3, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6966" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:763  %tmp_42_4_8 = fadd double %tmp_42_4_7, %tmp_41_4_8

]]></Node>
<StgValue><ssdm name="tmp_42_4_8"/></StgValue>
</operation>

<operation id="6967" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:764  store double %tmp_42_4_8, double* @p_ax_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6968" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:766  %tmp_44_4_8 = fadd double %tmp_44_4_7, %tmp_43_4_8

]]></Node>
<StgValue><ssdm name="tmp_44_4_8"/></StgValue>
</operation>

<operation id="6969" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:767  store double %tmp_44_4_8, double* @p_ay_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6970" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:769  %tmp_46_4_8 = fadd double %tmp_46_4_7, %tmp_45_4_8

]]></Node>
<StgValue><ssdm name="tmp_46_4_8"/></StgValue>
</operation>

<operation id="6971" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:770  store double %tmp_46_4_8, double* @p_az_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6972" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:910  %tmp_42_5_8 = fadd double %tmp_42_5_7, %tmp_41_5_8

]]></Node>
<StgValue><ssdm name="tmp_42_5_8"/></StgValue>
</operation>

<operation id="6973" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:911  store double %tmp_42_5_8, double* @p_ax_5, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6974" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:913  %tmp_44_5_8 = fadd double %tmp_44_5_7, %tmp_43_5_8

]]></Node>
<StgValue><ssdm name="tmp_44_5_8"/></StgValue>
</operation>

<operation id="6975" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:914  store double %tmp_44_5_8, double* @p_ay_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6976" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:916  %tmp_46_5_8 = fadd double %tmp_46_5_7, %tmp_45_5_8

]]></Node>
<StgValue><ssdm name="tmp_46_5_8"/></StgValue>
</operation>

<operation id="6977" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:917  store double %tmp_46_5_8, double* @p_az_5, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6978" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1057  %tmp_42_6_8 = fadd double %tmp_42_6_7, %tmp_41_6_8

]]></Node>
<StgValue><ssdm name="tmp_42_6_8"/></StgValue>
</operation>

<operation id="6979" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1058  store double %tmp_42_6_8, double* @p_ax_6, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6980" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1060  %tmp_44_6_8 = fadd double %tmp_44_6_7, %tmp_43_6_8

]]></Node>
<StgValue><ssdm name="tmp_44_6_8"/></StgValue>
</operation>

<operation id="6981" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1061  store double %tmp_44_6_8, double* @p_ay_6, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6982" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1063  %tmp_46_6_8 = fadd double %tmp_46_6_7, %tmp_45_6_8

]]></Node>
<StgValue><ssdm name="tmp_46_6_8"/></StgValue>
</operation>

<operation id="6983" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1064  store double %tmp_46_6_8, double* @p_az_6, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6984" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1205  %tmp_42_7_8 = fadd double %tmp_42_7_6, %tmp_41_7_8

]]></Node>
<StgValue><ssdm name="tmp_42_7_8"/></StgValue>
</operation>

<operation id="6985" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1206  store double %tmp_42_7_8, double* @p_ax_7, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6986" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1208  %tmp_44_7_8 = fadd double %tmp_44_7_6, %tmp_43_7_8

]]></Node>
<StgValue><ssdm name="tmp_44_7_8"/></StgValue>
</operation>

<operation id="6987" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1209  store double %tmp_44_7_8, double* @p_ay_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6988" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1211  %tmp_46_7_8 = fadd double %tmp_46_7_6, %tmp_45_7_8

]]></Node>
<StgValue><ssdm name="tmp_46_7_8"/></StgValue>
</operation>

<operation id="6989" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1212  store double %tmp_46_7_8, double* @p_az_7, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6990" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1352  %tmp_42_8_7 = fadd double %tmp_42_8_6, %tmp_41_8_7

]]></Node>
<StgValue><ssdm name="tmp_42_8_7"/></StgValue>
</operation>

<operation id="6991" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1353  store double %tmp_42_8_7, double* @p_ax_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6992" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1355  %tmp_44_8_7 = fadd double %tmp_44_8_6, %tmp_43_8_7

]]></Node>
<StgValue><ssdm name="tmp_44_8_7"/></StgValue>
</operation>

<operation id="6993" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1356  store double %tmp_44_8_7, double* @p_ay_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6994" st_id="91" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1358  %tmp_46_8_7 = fadd double %tmp_46_8_6, %tmp_45_8_7

]]></Node>
<StgValue><ssdm name="tmp_46_8_7"/></StgValue>
</operation>

<operation id="6995" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0.0:1359  store double %tmp_46_8_7, double* @p_az_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6996" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="0">
<![CDATA[
._crit_edge.0.0:1360  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
