{"vcs1":{"timestamp_begin":1685456677.875674446, "rt":2.20, "ut":0.91, "st":0.32}}
{"vcselab":{"timestamp_begin":1685456680.162152806, "rt":1.14, "ut":0.35, "st":0.08}}
{"link":{"timestamp_begin":1685456681.378326774, "rt":0.81, "ut":0.37, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685456677.248384945}
{"VCS_COMP_START_TIME": 1685456677.248384945}
{"VCS_COMP_END_TIME": 1685456684.070249320}
{"VCS_USER_OPTIONS": "BIST_March_tb.v BIST_SRAM_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 351476}}
{"stitch_vcselab": {"peak_mem": 222392}}
