m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Processor/Test_benches
vaddress_registor
Z0 !s110 1626122480
!i10b 1
!s100 abM:O4FQ]VS3b?GGFE=ME2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IJ75_jAYdLE@MGYGd5Ck?:3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches
w1626119315
8C:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v
!i122 125
L0 1 18
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1626122480.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
valu
!s110 1626190550
!i10b 1
!s100 S1H;`j`Rd0GFd3ObXok=43
R1
IUMd?RaeJPc1fDRBR]d;M@3
R2
R3
w1626190546
8C:/OtherActivities/FPGA/Processor_design/Processor/alu.v
FC:/OtherActivities/FPGA/Processor_design/Processor/alu.v
!i122 148
L0 6 64
R4
r1
!s85 0
31
!s108 1626190550.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/alu.v|
!i113 1
R6
R7
vcounter
!s110 1626190192
!i10b 1
!s100 D_i:RI<:dQ@40Xa?g6QiR2
R1
IP;`J@V3A__D0Z<6@>mGMf2
R2
R3
w1626188762
8C:/OtherActivities/FPGA/Processor_design/Processor/counter.v
FC:/OtherActivities/FPGA/Processor_design/Processor/counter.v
!i122 142
L0 1 346
R4
r1
!s85 0
31
!s108 1626190192.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/counter.v|
!i113 1
R6
R7
vdata_registor
R0
!i10b 1
!s100 5LW5FGELAX[Fll;RH0B8e0
R1
I?BgUK5ZCQ?5S@l`W[05kE2
R2
R3
w1624980422
8C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v
!i122 128
L0 1 22
R4
r1
!s85 0
31
R5
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v|
!i113 1
R6
R7
vins_registor
R0
!i10b 1
!s100 HaBBXzf0kQ^@@=5GzG3=L0
R1
IlOUCedNne0>]mB;HSzO=k2
R2
R3
w1625492138
8C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v
!i122 129
L0 1 26
R4
r1
!s85 0
31
R5
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v|
!i113 1
R6
R7
vmux
R0
!i10b 1
!s100 8IcR>8_6T[eXX<S[BT8@k0
R1
I7[HJk?_3Ck@FHNMGeaKhA1
R2
R3
w1625629967
8C:/OtherActivities/FPGA/Processor_design/Processor/mux.v
FC:/OtherActivities/FPGA/Processor_design/Processor/mux.v
!i122 130
L0 1 36
R4
r1
!s85 0
31
R5
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/mux.v|
!i113 1
R6
R7
vprocessor
Z8 !s110 1626263598
!i10b 1
!s100 iYA:]oLDEg5R=o_]_][V82
R1
IdoTTidgE0kc;T20aFnHm?3
R2
R3
w1626263564
8C:/OtherActivities/FPGA/Processor_design/Processor/processor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/processor.v
!i122 161
L0 1 231
R4
r1
!s85 0
31
Z9 !s108 1626263598.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/processor.v|
!i113 1
R6
R7
vram
R8
!i10b 1
!s100 PQi_M@ajcfJJ=EN=TEkSN0
R1
IjQ2l6]8XAjQmZ]547SnOT0
R2
R3
w1626263548
8C:/OtherActivities/FPGA/Processor_design/Processor/ram.v
FC:/OtherActivities/FPGA/Processor_design/Processor/ram.v
!i122 162
L0 2 1408
R4
r1
!s85 0
31
R9
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/ram.v|
!i113 1
R6
R7
vregistor_no_inc
Z10 !s110 1626122481
!i10b 1
!s100 MALHaQ758f<^;ai:zIoS53
R1
I2W9dD@Dk?D?Eme_loRM782
R2
R3
w1624511214
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v
!i122 135
L0 1 21
R4
r1
!s85 0
31
Z11 !s108 1626122481.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v|
!i113 1
R6
R7
vregistor_unit
R10
!i10b 1
!s100 XhImab=aF0DcCh]z:Pkb[1
R1
I;IFQA=^RAF>iZ=<HjHURg0
R2
R3
w1624980482
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v
!i122 136
L0 1 219
R4
r1
!s85 0
31
R11
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v|
!i113 1
R6
R7
vregistor_with_inc
R10
!i10b 1
!s100 4]GbXMPI7_W[aji=U;YZC2
R1
I@07zU?aFeQC;UnL7Ec=k[3
R2
R3
w1625576207
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v
!i122 137
L0 1 38
R4
r1
!s85 0
31
R11
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v|
!i113 1
R6
R7
vstate_machine
R10
!i10b 1
!s100 7_c9TFXlabl@ciWzP7j_L2
R1
I7OZck4Uig^FULAQFSTSm43
R2
R3
w1626120850
8C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v
FC:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v
!i122 138
L0 1 886
R4
r1
!s85 0
31
R11
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v|
!i113 1
R6
R7
vtest_processor
R10
!i10b 1
!s100 2M=5:<4hTO;nJ6;P;@Q8F2
R1
IUUM0Df]S3SaV3zh]e?FUO2
R2
R3
w1625644488
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v
!i122 140
L0 3 24
R4
r1
!s85 0
31
R11
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v|
!i113 1
R6
R7
vtop_module
R10
!i10b 1
!s100 `?FacgTh5jkD`[a>QgCgA0
R1
IN>bKV=I;Xg@>5]Wl8?Y:f2
R2
R3
w1625162862
8C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v
FC:/OtherActivities/FPGA/Processor_design/Processor/top_module.v
!i122 139
L0 1 124
R4
r1
!s85 0
31
R11
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v|
!i113 1
R6
R7
