#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x14d63a0 .scope module, "compare" "compare" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 1 "out"
o0x7f6e4ec44018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14e3010_0 .net "in1", 31 0, o0x7f6e4ec44018;  0 drivers
o0x7f6e4ec44048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1500440_0 .net "in2", 31 0, o0x7f6e4ec44048;  0 drivers
o0x7f6e4ec44078 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x1500520_0 .net "op", 2 0, o0x7f6e4ec44078;  0 drivers
v0x1500610_0 .var "out", 0 0;
E_0x14d37c0 .event edge, v0x1500520_0, v0x14e3010_0, v0x1500440_0;
S_0x14d5100 .scope module, "rv32" "rv32" 3 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "in_data"
    .port_info 3 /OUTPUT 32 "out_data"
    .port_info 4 /OUTPUT 32 "out_mem_addr"
    .port_info 5 /OUTPUT 1 "mem_wr"
    .port_info 6 /OUTPUT 1 "mem_rd"
P_0x14d26e0 .param/l "ADDR_WIDTH" 0 3 27, +C4<00000000000000000000000000100000>;
L_0x15168a0 .functor BUFZ 1, v0x15025f0_0, C4<0>, C4<0>, C4<0>;
v0x15040d0_0 .var "PC", 31 0;
v0x15041d0_0 .net "PCplus4", 31 0, L_0x1515a50;  1 drivers
v0x15042b0_0 .net "RegId1", 4 0, L_0x1515ca0;  1 drivers
v0x1504380_0 .net "RegId2", 4 0, L_0x1515d40;  1 drivers
L_0x7f6e4ebfb018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1504490_0 .net/2u *"_s0", 31 0, L_0x7f6e4ebfb018;  1 drivers
v0x15045c0_0 .var "aluIn1", 31 0;
v0x1504680_0 .var "aluIn2", 31 0;
v0x1504720_0 .net "aluout", 31 0, v0x1500f40_0;  1 drivers
v0x15047c0_0 .net "alusel1", 0 0, v0x1501c20_0;  1 drivers
v0x1504920_0 .net "alusel2", 0 0, v0x1501d70_0;  1 drivers
o0x7f6e4ec44198 .functor BUFZ 1, C4<z>; HiZ drive
v0x15049f0_0 .net "clk", 0 0, o0x7f6e4ec44198;  0 drivers
v0x1504a90_0 .net "func3", 2 0, L_0x1515e70;  1 drivers
v0x1504b80_0 .net "funcQual", 0 0, v0x1501ef0_0;  1 drivers
v0x1504c70_0 .net "imm", 31 0, v0x1502060_0;  1 drivers
o0x7f6e4ec45368 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1504d10_0 .net "in_data", 31 0, o0x7f6e4ec45368;  0 drivers
v0x1504db0_0 .var "instr", 31 0;
v0x1504e70_0 .net "isALU", 0 0, v0x1502200_0;  1 drivers
v0x1505020_0 .var "mem_rd", 0 0;
v0x15050c0_0 .var "mem_wr", 0 0;
v0x1505160_0 .var "out_data", 31 0;
v0x1505200_0 .var "out_mem_addr", 31 0;
v0x15052a0_0 .net "regOut1", 31 0, L_0x1516bd0;  1 drivers
v0x1505390_0 .net "regOut2", 31 0, L_0x1516f50;  1 drivers
o0x7f6e4ec45458 .functor BUFZ 1, C4<z>; HiZ drive
v0x1505460_0 .net "reset", 0 0, o0x7f6e4ec45458;  0 drivers
v0x1505500_0 .var "state", 4 0;
v0x15055e0_0 .net "writeBack", 0 0, L_0x15168a0;  1 drivers
v0x15056b0_0 .var "writeBackData", 31 0;
v0x1505780_0 .net "writeBackEn", 0 0, v0x15025f0_0;  1 drivers
v0x1505850_0 .net "writeBackRegId", 4 0, L_0x1515bb0;  1 drivers
L_0x1515a50 .arith/sum 32, v0x15040d0_0, L_0x7f6e4ebfb018;
S_0x1500780 .scope module, "ALU" "alu" 3 109, 4 7 0, S_0x14d5100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 3 "func3"
    .port_info 4 /INPUT 1 "opequal"
    .port_info 5 /OUTPUT 32 "out"
v0x1500ad0_0 .net "clk", 0 0, o0x7f6e4ec44198;  alias, 0 drivers
v0x1500bb0_0 .net "func3", 2 0, L_0x1515e70;  alias, 1 drivers
v0x1500c90_0 .net "in1", 31 0, v0x15045c0_0;  1 drivers
v0x1500d50_0 .net "in2", 31 0, v0x1504680_0;  1 drivers
v0x1500e30_0 .net "opequal", 0 0, v0x1501ef0_0;  alias, 1 drivers
v0x1500f40_0 .var "out", 31 0;
E_0x1500a50 .event posedge, v0x1500ad0_0;
S_0x1501120 .scope module, "decoder" "mini_decoder" 3 58, 5 9 0, S_0x14d5100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "writeBackEn"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 3 "func3"
    .port_info 6 /OUTPUT 1 "funcQual"
    .port_info 7 /OUTPUT 1 "alusel1"
    .port_info 8 /OUTPUT 1 "alusel2"
    .port_info 9 /OUTPUT 1 "isALU"
    .port_info 10 /OUTPUT 32 "imm"
L_0x1515af0 .functor OR 1, L_0x1516570, L_0x15166d0, C4<0>, C4<0>;
v0x15014e0_0 .net "Iimm", 31 0, L_0x1516210;  1 drivers
v0x15015e0_0 .net *"_s10", 20 0, L_0x1515fe0;  1 drivers
v0x15016c0_0 .net *"_s13", 10 0, L_0x1516170;  1 drivers
L_0x7f6e4ebfb060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x15017b0_0 .net/2u *"_s16", 2 0, L_0x7f6e4ebfb060;  1 drivers
v0x1501890_0 .net *"_s18", 0 0, L_0x1516570;  1 drivers
L_0x7f6e4ebfb0a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x15019a0_0 .net/2u *"_s20", 2 0, L_0x7f6e4ebfb0a8;  1 drivers
v0x1501a80_0 .net *"_s22", 0 0, L_0x15166d0;  1 drivers
v0x1501b40_0 .net *"_s9", 0 0, L_0x1515f10;  1 drivers
v0x1501c20_0 .var "alusel1", 0 0;
v0x1501d70_0 .var "alusel2", 0 0;
v0x1501e30_0 .net "func3", 2 0, L_0x1515e70;  alias, 1 drivers
v0x1501ef0_0 .var "funcQual", 0 0;
v0x1501fc0_0 .net "funcisshift", 0 0, L_0x1515af0;  1 drivers
v0x1502060_0 .var "imm", 31 0;
v0x1502120_0 .net "instr", 31 0, v0x1504db0_0;  1 drivers
v0x1502200_0 .var "isALU", 0 0;
v0x15022c0_0 .net "rd", 4 0, L_0x1515bb0;  alias, 1 drivers
v0x1502470_0 .net "rs1", 4 0, L_0x1515ca0;  alias, 1 drivers
v0x1502510_0 .net "rs2", 4 0, L_0x1515d40;  alias, 1 drivers
v0x15025f0_0 .var "writeBackEn", 0 0;
E_0x1500970/0 .event edge, v0x1502120_0, v0x15022c0_0, v0x1502470_0, v0x1502510_0;
E_0x1500970/1 .event edge, v0x1500bb0_0;
E_0x1500970 .event/or E_0x1500970/0, E_0x1500970/1;
E_0x1501480 .event edge, v0x1502120_0, v0x1501fc0_0, v0x15014e0_0;
L_0x1515bb0 .part v0x1504db0_0, 7, 5;
L_0x1515ca0 .part v0x1504db0_0, 15, 5;
L_0x1515d40 .part v0x1504db0_0, 20, 5;
L_0x1515e70 .part v0x1504db0_0, 12, 3;
L_0x1515f10 .part v0x1504db0_0, 31, 1;
LS_0x1515fe0_0_0 .concat [ 1 1 1 1], L_0x1515f10, L_0x1515f10, L_0x1515f10, L_0x1515f10;
LS_0x1515fe0_0_4 .concat [ 1 1 1 1], L_0x1515f10, L_0x1515f10, L_0x1515f10, L_0x1515f10;
LS_0x1515fe0_0_8 .concat [ 1 1 1 1], L_0x1515f10, L_0x1515f10, L_0x1515f10, L_0x1515f10;
LS_0x1515fe0_0_12 .concat [ 1 1 1 1], L_0x1515f10, L_0x1515f10, L_0x1515f10, L_0x1515f10;
LS_0x1515fe0_0_16 .concat [ 1 1 1 1], L_0x1515f10, L_0x1515f10, L_0x1515f10, L_0x1515f10;
LS_0x1515fe0_0_20 .concat [ 1 0 0 0], L_0x1515f10;
LS_0x1515fe0_1_0 .concat [ 4 4 4 4], LS_0x1515fe0_0_0, LS_0x1515fe0_0_4, LS_0x1515fe0_0_8, LS_0x1515fe0_0_12;
LS_0x1515fe0_1_4 .concat [ 4 1 0 0], LS_0x1515fe0_0_16, LS_0x1515fe0_0_20;
L_0x1515fe0 .concat [ 16 5 0 0], LS_0x1515fe0_1_0, LS_0x1515fe0_1_4;
L_0x1516170 .part v0x1504db0_0, 20, 11;
L_0x1516210 .concat [ 11 21 0 0], L_0x1516170, L_0x1515fe0;
L_0x1516570 .cmp/eq 3, L_0x1515e70, L_0x7f6e4ebfb060;
L_0x15166d0 .cmp/eq 3, L_0x1515e70, L_0x7f6e4ebfb0a8;
S_0x1502870 .scope module, "regs" "register_file" 3 89, 6 9 0, S_0x14d5100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 1 "inEn"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
L_0x1516bd0 .functor BUFZ 32, L_0x15169b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1516f50 .functor BUFZ 32, L_0x1516ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1502c90 .array "RF", 0 31, 31 0;
v0x1503280_0 .net *"_s0", 31 0, L_0x15169b0;  1 drivers
v0x1503360_0 .net *"_s10", 6 0, L_0x1516d80;  1 drivers
L_0x7f6e4ebfb138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1503450_0 .net *"_s13", 1 0, L_0x7f6e4ebfb138;  1 drivers
v0x1503530_0 .net *"_s2", 6 0, L_0x1516a50;  1 drivers
L_0x7f6e4ebfb0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1503660_0 .net *"_s5", 1 0, L_0x7f6e4ebfb0f0;  1 drivers
v0x1503740_0 .net *"_s8", 31 0, L_0x1516ce0;  1 drivers
v0x1503820_0 .net "clock", 0 0, o0x7f6e4ec44198;  alias, 0 drivers
v0x15038c0_0 .net "data1", 31 0, L_0x1516bd0;  alias, 1 drivers
v0x1503a10_0 .net "data2", 31 0, L_0x1516f50;  alias, 1 drivers
v0x1503af0_0 .var/i "i", 31 0;
v0x1503bd0_0 .net "inEn", 0 0, L_0x15168a0;  alias, 1 drivers
v0x1503c90_0 .net "read1", 4 0, L_0x1515ca0;  alias, 1 drivers
v0x1503d80_0 .net "read2", 4 0, L_0x1515d40;  alias, 1 drivers
v0x1503e40_0 .net "writedata", 31 0, v0x15056b0_0;  1 drivers
v0x1503f00_0 .net "writereg", 4 0, L_0x1515bb0;  alias, 1 drivers
v0x1502c90_0 .array/port v0x1502c90, 0;
v0x1502c90_1 .array/port v0x1502c90, 1;
v0x1502c90_2 .array/port v0x1502c90, 2;
E_0x1502b40/0 .event edge, v0x1503af0_0, v0x1502c90_0, v0x1502c90_1, v0x1502c90_2;
v0x1502c90_3 .array/port v0x1502c90, 3;
v0x1502c90_4 .array/port v0x1502c90, 4;
v0x1502c90_5 .array/port v0x1502c90, 5;
v0x1502c90_6 .array/port v0x1502c90, 6;
E_0x1502b40/1 .event edge, v0x1502c90_3, v0x1502c90_4, v0x1502c90_5, v0x1502c90_6;
v0x1502c90_7 .array/port v0x1502c90, 7;
v0x1502c90_8 .array/port v0x1502c90, 8;
v0x1502c90_9 .array/port v0x1502c90, 9;
v0x1502c90_10 .array/port v0x1502c90, 10;
E_0x1502b40/2 .event edge, v0x1502c90_7, v0x1502c90_8, v0x1502c90_9, v0x1502c90_10;
v0x1502c90_11 .array/port v0x1502c90, 11;
v0x1502c90_12 .array/port v0x1502c90, 12;
v0x1502c90_13 .array/port v0x1502c90, 13;
v0x1502c90_14 .array/port v0x1502c90, 14;
E_0x1502b40/3 .event edge, v0x1502c90_11, v0x1502c90_12, v0x1502c90_13, v0x1502c90_14;
v0x1502c90_15 .array/port v0x1502c90, 15;
v0x1502c90_16 .array/port v0x1502c90, 16;
v0x1502c90_17 .array/port v0x1502c90, 17;
v0x1502c90_18 .array/port v0x1502c90, 18;
E_0x1502b40/4 .event edge, v0x1502c90_15, v0x1502c90_16, v0x1502c90_17, v0x1502c90_18;
v0x1502c90_19 .array/port v0x1502c90, 19;
v0x1502c90_20 .array/port v0x1502c90, 20;
v0x1502c90_21 .array/port v0x1502c90, 21;
v0x1502c90_22 .array/port v0x1502c90, 22;
E_0x1502b40/5 .event edge, v0x1502c90_19, v0x1502c90_20, v0x1502c90_21, v0x1502c90_22;
v0x1502c90_23 .array/port v0x1502c90, 23;
v0x1502c90_24 .array/port v0x1502c90, 24;
v0x1502c90_25 .array/port v0x1502c90, 25;
v0x1502c90_26 .array/port v0x1502c90, 26;
E_0x1502b40/6 .event edge, v0x1502c90_23, v0x1502c90_24, v0x1502c90_25, v0x1502c90_26;
v0x1502c90_27 .array/port v0x1502c90, 27;
v0x1502c90_28 .array/port v0x1502c90, 28;
v0x1502c90_29 .array/port v0x1502c90, 29;
v0x1502c90_30 .array/port v0x1502c90, 30;
E_0x1502b40/7 .event edge, v0x1502c90_27, v0x1502c90_28, v0x1502c90_29, v0x1502c90_30;
v0x1502c90_31 .array/port v0x1502c90, 31;
E_0x1502b40/8 .event edge, v0x1502c90_31;
E_0x1502b40 .event/or E_0x1502b40/0, E_0x1502b40/1, E_0x1502b40/2, E_0x1502b40/3, E_0x1502b40/4, E_0x1502b40/5, E_0x1502b40/6, E_0x1502b40/7, E_0x1502b40/8;
L_0x15169b0 .array/port v0x1502c90, L_0x1516a50;
L_0x1516a50 .concat [ 5 2 0 0], L_0x1515ca0, L_0x7f6e4ebfb0f0;
L_0x1516ce0 .array/port v0x1502c90, L_0x1516d80;
L_0x1516d80 .concat [ 5 2 0 0], L_0x1515d40, L_0x7f6e4ebfb138;
    .scope S_0x14d63a0;
T_0 ;
    %wait E_0x14d37c0;
    %load/vec4 v0x1500520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1500610_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x14e3010_0;
    %load/vec4 v0x1500440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1500610_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x14e3010_0;
    %load/vec4 v0x1500440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x1500610_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x14e3010_0;
    %load/vec4 v0x1500440_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x1500610_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x1500440_0;
    %load/vec4 v0x14e3010_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x1500610_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x14e3010_0;
    %load/vec4 v0x1500440_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1500610_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x1500440_0;
    %load/vec4 v0x14e3010_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x1500610_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1501120;
T_1 ;
    %wait E_0x1501480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1502200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1501ef0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1501c20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1501d70_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1502060_0, 0, 32;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x15025f0_0, 0, 1;
    %load/vec4 v0x1502120_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15025f0_0, 0, 1;
    %load/vec4 v0x1501fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.3, 8;
    %load/vec4 v0x1502120_0;
    %parti/s 1, 30, 6;
    %jmp/1 T_1.4, 8;
T_1.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.4, 8;
 ; End of false expr.
    %blend;
T_1.4;
    %store/vec4 v0x1501ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1502200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1501c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1501d70_0, 0, 1;
    %load/vec4 v0x15014e0_0;
    %store/vec4 v0x1502060_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15025f0_0, 0, 1;
    %load/vec4 v0x1502120_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x1501ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1502200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1501c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1501d70_0, 0, 1;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1501120;
T_2 ;
    %wait E_0x1500970;
    %vpi_call 5 101 "$display", "instr: %b", v0x1502120_0 {0 0 0};
    %vpi_call 5 102 "$display", "Destination Register:%b", v0x15022c0_0 {0 0 0};
    %vpi_call 5 103 "$display", "Source Register: %b", v0x1502470_0 {0 0 0};
    %vpi_call 5 104 "$display", "Source Register: %b", v0x1502510_0 {0 0 0};
    %vpi_call 5 105 "$display", "Func3 : %b", v0x1501e30_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1502870;
T_3 ;
    %wait E_0x1500a50;
    %load/vec4 v0x1503bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1503f00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x1503e40_0;
    %load/vec4 v0x1503f00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1502c90, 0, 4;
T_3.2 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1502870;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1502c90, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1502c90, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1502c90, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x1502870;
T_5 ;
    %wait E_0x1502b40;
    %vpi_call 6 47 "$display", "REGISTER FILE:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1503af0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x1503af0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %vpi_call 6 49 "$display", "R[%d]     ::      %d", v0x1503af0_0, &A<v0x1502c90, v0x1503af0_0 > {0 0 0};
    %load/vec4 v0x1503af0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1503af0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 6 51 "$display", "\012\012" {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1500780;
T_6 ;
    %wait E_0x1500a50;
    %load/vec4 v0x1500bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x1500e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.9, 8;
    %load/vec4 v0x1500c90_0;
    %load/vec4 v0x1500d50_0;
    %sub;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %load/vec4 v0x1500c90_0;
    %load/vec4 v0x1500d50_0;
    %add;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %store/vec4 v0x1500f40_0, 0, 32;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x1500c90_0;
    %load/vec4 v0x1500d50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %store/vec4 v0x1500f40_0, 0, 32;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x1500c90_0;
    %load/vec4 v0x1500d50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.14, 8;
T_6.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.14, 8;
 ; End of false expr.
    %blend;
T_6.14;
    %store/vec4 v0x1500f40_0, 0, 32;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0x1500c90_0;
    %load/vec4 v0x1500d50_0;
    %xor;
    %store/vec4 v0x1500f40_0, 0, 32;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x1500c90_0;
    %load/vec4 v0x1500d50_0;
    %or;
    %store/vec4 v0x1500f40_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x1500c90_0;
    %load/vec4 v0x1500d50_0;
    %and;
    %store/vec4 v0x1500f40_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x1500c90_0;
    %load/vec4 v0x1500d50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1500f40_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1500e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.15, 8;
    %load/vec4 v0x1500c90_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_6.16, 8;
T_6.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.16, 8;
 ; End of false expr.
    %blend;
T_6.16;
    %load/vec4 v0x1500c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1500d50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v0x1500f40_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14d5100;
T_7 ;
    %wait E_0x1500a50;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1505500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15050c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1505020_0, 0;
    %load/vec4 v0x1505460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1505500_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15040d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x1505500_0;
    %parti/s 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %load/vec4 v0x1505500_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %load/vec4 v0x1505500_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %load/vec4 v0x1505500_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1505500_0, 4, 5;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x15040d0_0;
    %assign/vec4 v0x1505200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1505020_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1505500_0, 4, 5;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1505500_0, 4, 5;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x1504d10_0;
    %assign/vec4 v0x1504db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1505500_0, 4, 5;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x15041d0_0;
    %assign/vec4 v0x15040d0_0, 0;
    %load/vec4 v0x1504720_0;
    %assign/vec4 v0x15056b0_0, 0;
    %load/vec4 v0x15052a0_0;
    %assign/vec4 v0x15045c0_0, 0;
    %load/vec4 v0x1505390_0;
    %assign/vec4 v0x1504680_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1505500_0, 4, 5;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./compare.v";
    "rv32.v";
    "./alu.v";
    "./mini_decoder.v";
    "./register_file.v";
