# 3bit_up_down_sync_counter_using_jk_flipflop_TG
Designed a 3-bit synchronous up-down counter using JK flip-flops in Verilog. Wrote the test bench for the same and verified the circuit functionality using some additional combinational logic.
