// Seed: 2012732730
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    input wor id_4
);
  wire id_6;
  tri0 id_7;
  wire id_8;
  assign id_7 = id_0;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output supply1 id_2,
    output tri id_3,
    input supply0 id_4,
    output wor id_5,
    input tri id_6,
    output wor id_7,
    output tri id_8
);
  wire id_10;
  module_0(
      id_6, id_5, id_4, id_1, id_4
  );
  wire id_11;
  genvar id_12;
endmodule
