# do Ask2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:45 on Apr 12,2022
# vlog -work work Ask2.vo 
# -- Compiling module Ask2
# 
# Top level modules:
# 	Ask2
# End time: 14:02:45 on Apr 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:46 on Apr 12,2022
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module Ask2_vlg_vec_tst
# 
# Top level modules:
# 	Ask2_vlg_vec_tst
# End time: 14:02:46 on Apr 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Ask2_vlg_vec_tst 
# Start time: 14:02:47 on Apr 12,2022
# Loading work.Ask2_vlg_vec_tst
# Loading work.Ask2
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# after#25
# ** Note: $finish    : Waveform1.vwf.vt(51)
#    Time: 320 ns  Iteration: 0  Instance: /Ask2_vlg_vec_tst
# End time: 14:02:48 on Apr 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
