max_min_FSM.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ipshared/3aa3/ex2.srcs/sources_1/new/max_min_FSM.vhd,
ex2_top_max_min_FSM_0_0.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_max_min_FSM_0_0/sim/ex2_top_max_min_FSM_0_0.vhd,
ex2_top_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_blk_mem_gen_0_0/sim/ex2_top_blk_mem_gen_0_0.v,
Mux2_1.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ipshared/8fe9/Mux2_1.vhd,
ex2_top_Mux2_1_0_0.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_Mux2_1_0_0/sim/ex2_top_Mux2_1_0_0.vhd,
segment_decoder.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ipshared/1eec/segment_decoder.vhd,
disp.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ipshared/1eec/disp.vhd,
ex2_top_EightDispControl_0_0.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_EightDispControl_0_0/sim/ex2_top_EightDispControl_0_0.vhd,
xlslice.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ipshared/c49f/xlslice.vhd,
ex2_top_xlslice_0_0.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_xlslice_0_0/sim/ex2_top_xlslice_0_0.vhd,
ex2_top_xlslice_0_1.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_xlslice_0_1/sim/ex2_top_xlslice_0_1.vhd,
ex2_top_xlslice_0_2.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_xlslice_0_2/sim/ex2_top_xlslice_0_2.vhd,
ex2_top_xlslice_0_3.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_xlslice_0_3/sim/ex2_top_xlslice_0_3.vhd,
ex2_top_xlslice_0_4.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_xlslice_0_4/sim/ex2_top_xlslice_0_4.vhd,
ex2_top_xlslice_0_5.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_xlslice_0_5/sim/ex2_top_xlslice_0_5.vhd,
ex2_top_xlslice_0_6.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_xlslice_0_6/sim/ex2_top_xlslice_0_6.vhd,
ex2_top_xlslice_6_0.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/ip/ex2_top_xlslice_6_0/sim/ex2_top_xlslice_6_0.vhd,
ex2_top.vhd,vhdl,xil_defaultlib,../../../../ex2_top.srcs/sources_1/bd/ex2_top/hdl/ex2_top.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
