
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o Lab07_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui Lab07_impl_1.udb 
// Netlist created on Wed Oct 25 09:00:38 2023
// Netlist written on Wed Oct 25 09:01:02 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( load, sdi, sck, clk, done, sdo );
  input  load, sdi, sck, clk;
  output done, sdo;
  wire   \core.aes_big_boi.counter_11__N_1166[8] , 
         \core.aes_big_boi.counter_11__N_1166[7] , \core.aes_big_boi.n10865 , 
         \core.aes_big_boi.counter[8] , \core.aes_big_boi.n6770 , 
         \core.aes_big_boi.counter[7] , \core.aes_big_boi.counter_0__N_1200 , 
         \core.aes_big_boi.counter_0__N_1201 , clk_c, \core.aes_big_boi.n6772 , 
         \core.aes_big_boi.counter_11__N_1166[11] , \core.aes_big_boi.n10871 , 
         \core.aes_big_boi.n6774 , \core.aes_big_boi.counter[11] , 
         \core.aes_big_boi.counter_11__N_1166[6] , 
         \core.aes_big_boi.counter_11__N_1166[5] , \core.aes_big_boi.n10862 , 
         \core.aes_big_boi.counter[6] , \core.aes_big_boi.n6768 , 
         \core.aes_big_boi.counter[5] , 
         \core.aes_big_boi.counter_11__N_1166[0] , \core.aes_big_boi.n10853 , 
         \core.aes_big_boi.counter[0] , VCC_net, \core.aes_big_boi.n6764 , 
         \core.aes_big_boi.counter_11__N_1166[4] , 
         \core.aes_big_boi.counter_11__N_1166[3] , \core.aes_big_boi.n10859 , 
         \core.aes_big_boi.counter[4] , \core.aes_big_boi.n6766 , 
         \core.aes_big_boi.counter[3] , 
         \core.aes_big_boi.counter_11__N_1166[2] , 
         \core.aes_big_boi.counter_11__N_1166[1] , \core.aes_big_boi.n10856 , 
         \core.aes_big_boi.counter[2] , \core.aes_big_boi.counter[1] , 
         \core.aes_big_boi.counter_11__N_1166[10] , 
         \core.aes_big_boi.counter_11__N_1166[9] , \core.aes_big_boi.n10868 , 
         \core.aes_big_boi.counter[10] , \core.aes_big_boi.counter[9] , 
         \key[126].sig_001.FeedThruLUT , \key[127].sig_000.FeedThruLUT , 
         \key[126] , \key[127] , \core.curPlaintext_0__N_511 , 
         \core.curKey[127] , \core.curKey[126] , 
         \key[124].sig_003.FeedThruLUT , \key[125].sig_002.FeedThruLUT , 
         \key[124] , \key[125] , \core.curKey[125] , \core.curKey[124] , 
         \key[122].sig_005.FeedThruLUT , \key[123].sig_004.FeedThruLUT , 
         \key[122] , \key[123] , \core.curKey[123] , \core.curKey[122] , 
         \key[120].sig_007.FeedThruLUT , \key[121].sig_006.FeedThruLUT , 
         \key[120] , \key[121] , \core.curKey[121] , \core.curKey[120] , 
         \key[118].sig_009.FeedThruLUT , \key[119].sig_008.FeedThruLUT , 
         \key[118] , \key[119] , \core.curKey[119] , \core.curKey[118] , 
         \key[116].sig_011.FeedThruLUT , \key[117].sig_010.FeedThruLUT , 
         \key[116] , \key[117] , \core.curKey[117] , \core.curKey[116] , 
         \key[114].sig_013.FeedThruLUT , \key[115].sig_012.FeedThruLUT , 
         \key[114] , \key[115] , \core.curKey[115] , \core.curKey[114] , 
         \key[112].sig_015.FeedThruLUT , \key[113].sig_014.FeedThruLUT , 
         \key[112] , \key[113] , \core.curKey[113] , \core.curKey[112] , 
         \key[110].sig_017.FeedThruLUT , \key[111].sig_016.FeedThruLUT , 
         \key[110] , \key[111] , \core.curKey[111] , \core.curKey[110] , 
         \key[108].sig_019.FeedThruLUT , \key[109].sig_018.FeedThruLUT , 
         \key[108] , \key[109] , \core.curKey[109] , \core.curKey[108] , 
         \key[106].sig_021.FeedThruLUT , \key[107].sig_020.FeedThruLUT , 
         \key[106] , \key[107] , \core.curKey[107] , \core.curKey[106] , 
         \key[104].sig_023.FeedThruLUT , \key[105].sig_022.FeedThruLUT , 
         \key[104] , \key[105] , \core.curKey[105] , \core.curKey[104] , 
         \key[102].sig_025.FeedThruLUT , \key[103].sig_024.FeedThruLUT , 
         \key[102] , \key[103] , \core.curKey[103] , \core.curKey[102] , 
         \key[100].sig_027.FeedThruLUT , \key[101].sig_026.FeedThruLUT , 
         \key[100] , \key[101] , \core.curKey[101] , \core.curKey[100] , 
         \key[98].sig_029.FeedThruLUT , \key[99].sig_028.FeedThruLUT , 
         \key[98] , \key[99] , \core.curKey[99] , \core.curKey[98] , 
         \key[96].sig_031.FeedThruLUT , \key[97].sig_030.FeedThruLUT , 
         \key[96] , \key[97] , \core.curKey[97] , \core.curKey[96] , 
         \key[94].sig_033.FeedThruLUT , \key[95].sig_032.FeedThruLUT , 
         \key[94] , \key[95] , \core.curKey[95] , \core.curKey[94] , 
         \key[92].sig_035.FeedThruLUT , \key[93].sig_034.FeedThruLUT , 
         \key[92] , \key[93] , \core.curKey[93] , \core.curKey[92] , 
         \key[90].sig_037.FeedThruLUT , \key[91].sig_036.FeedThruLUT , 
         \key[90] , \key[91] , \core.curKey[91] , \core.curKey[90] , 
         \key[88].sig_039.FeedThruLUT , \key[89].sig_038.FeedThruLUT , 
         \key[88] , \key[89] , \core.curKey[89] , \core.curKey[88] , 
         \key[86].sig_041.FeedThruLUT , \key[87].sig_040.FeedThruLUT , 
         \key[86] , \key[87] , \core.curKey[87] , \core.curKey[86] , 
         \key[84].sig_043.FeedThruLUT , \key[85].sig_042.FeedThruLUT , 
         \key[84] , \key[85] , \core.curKey[85] , \core.curKey[84] , 
         \key[82].sig_045.FeedThruLUT , \key[83].sig_044.FeedThruLUT , 
         \key[82] , \key[83] , \core.curKey[83] , \core.curKey[82] , 
         \key[80].sig_047.FeedThruLUT , \key[81].sig_046.FeedThruLUT , 
         \key[80] , \key[81] , \core.curKey[81] , \core.curKey[80] , 
         \key[78].sig_049.FeedThruLUT , \key[79].sig_048.FeedThruLUT , 
         \key[78] , \key[79] , \core.curKey[79] , \core.curKey[78] , 
         \key[76].sig_051.FeedThruLUT , \key[77].sig_050.FeedThruLUT , 
         \key[76] , \key[77] , \core.curKey[77] , \core.curKey[76] , 
         \key[74].sig_053.FeedThruLUT , \key[75].sig_052.FeedThruLUT , 
         \key[74] , \key[75] , \core.curKey[75] , \core.curKey[74] , 
         \key[72].sig_055.FeedThruLUT , \key[73].sig_054.FeedThruLUT , 
         \key[72] , \key[73] , \core.curKey[73] , \core.curKey[72] , 
         \key[70].sig_057.FeedThruLUT , \key[71].sig_056.FeedThruLUT , 
         \key[70] , \key[71] , \core.curKey[71] , \core.curKey[70] , 
         \key[68].sig_059.FeedThruLUT , \key[69].sig_058.FeedThruLUT , 
         \key[68] , \key[69] , \core.curKey[69] , \core.curKey[68] , 
         \key[66].sig_061.FeedThruLUT , \key[67].sig_060.FeedThruLUT , 
         \key[66] , \key[67] , \core.curKey[67] , \core.curKey[66] , 
         \key[64].sig_063.FeedThruLUT , \key[65].sig_062.FeedThruLUT , 
         \key[64] , \key[65] , \core.curKey[65] , \core.curKey[64] , 
         \key[62].sig_065.FeedThruLUT , \key[63].sig_064.FeedThruLUT , 
         \key[62] , \key[63] , \core.curKey[63] , \core.curKey[62] , 
         \key[60].sig_067.FeedThruLUT , \key[61].sig_066.FeedThruLUT , 
         \key[60] , \key[61] , \core.curKey[61] , \core.curKey[60] , 
         \key[58].sig_069.FeedThruLUT , \key[59].sig_068.FeedThruLUT , 
         \key[58] , \key[59] , \core.curKey[59] , \core.curKey[58] , 
         \key[56].sig_071.FeedThruLUT , \key[57].sig_070.FeedThruLUT , 
         \key[56] , \key[57] , \core.curKey[57] , \core.curKey[56] , 
         \key[54].sig_073.FeedThruLUT , \key[55].sig_072.FeedThruLUT , 
         \key[54] , \key[55] , \core.curKey[55] , \core.curKey[54] , 
         \key[52].sig_075.FeedThruLUT , \key[53].sig_074.FeedThruLUT , 
         \key[52] , \key[53] , \core.curKey[53] , \core.curKey[52] , 
         \key[50].sig_077.FeedThruLUT , \key[51].sig_076.FeedThruLUT , 
         \key[50] , \key[51] , \core.curKey[51] , \core.curKey[50] , 
         \key[48].sig_079.FeedThruLUT , \key[49].sig_078.FeedThruLUT , 
         \key[48] , \key[49] , \core.curKey[49] , \core.curKey[48] , 
         \key[46].sig_081.FeedThruLUT , \key[47].sig_080.FeedThruLUT , 
         \key[46] , \key[47] , \core.curKey[47] , \core.curKey[46] , 
         \key[44].sig_083.FeedThruLUT , \key[45].sig_082.FeedThruLUT , 
         \key[44] , \key[45] , \core.curKey[45] , \core.curKey[44] , 
         \key[42].sig_085.FeedThruLUT , \key[43].sig_084.FeedThruLUT , 
         \key[42] , \key[43] , \core.curKey[43] , \core.curKey[42] , 
         \key[40].sig_087.FeedThruLUT , \key[41].sig_086.FeedThruLUT , 
         \key[40] , \key[41] , \core.curKey[41] , \core.curKey[40] , 
         \key[38].sig_089.FeedThruLUT , \key[39].sig_088.FeedThruLUT , 
         \key[38] , \key[39] , \core.curKey[39] , \core.curKey[38] , 
         \key[36].sig_091.FeedThruLUT , \key[37].sig_090.FeedThruLUT , 
         \key[36] , \key[37] , \core.curKey[37] , \core.curKey[36] , 
         \key[34].sig_093.FeedThruLUT , \key[35].sig_092.FeedThruLUT , 
         \key[34] , \key[35] , \core.curKey[35] , \core.curKey[34] , 
         \key[32].sig_095.FeedThruLUT , \key[33].sig_094.FeedThruLUT , 
         \key[32] , \key[33] , \core.curKey[33] , \core.curKey[32] , 
         \key[30].sig_097.FeedThruLUT , \key[31].sig_096.FeedThruLUT , 
         \key[30] , \key[31] , \core.curKey[31] , \core.curKey[30] , 
         \key[28].sig_099.FeedThruLUT , \key[29].sig_098.FeedThruLUT , 
         \key[28] , \key[29] , \core.curKey[29] , \core.curKey[28] , 
         \key[26].sig_101.FeedThruLUT , \key[27].sig_100.FeedThruLUT , 
         \key[26] , \key[27] , \core.curKey[27] , \core.curKey[26] , 
         \key[24].sig_103.FeedThruLUT , \key[25].sig_102.FeedThruLUT , 
         \key[24] , \key[25] , \core.curKey[25] , \core.curKey[24] , 
         \key[22].sig_105.FeedThruLUT , \key[23].sig_104.FeedThruLUT , 
         \key[22] , \key[23] , \core.curKey[23] , \core.curKey[22] , 
         \key[20].sig_107.FeedThruLUT , \key[21].sig_106.FeedThruLUT , 
         \key[20] , \key[21] , \core.curKey[21] , \core.curKey[20] , 
         \key[18].sig_109.FeedThruLUT , \key[19].sig_108.FeedThruLUT , 
         \key[18] , \key[19] , \core.curKey[19] , \core.curKey[18] , 
         \key[16].sig_111.FeedThruLUT , \key[17].sig_110.FeedThruLUT , 
         \key[16] , \key[17] , \core.curKey[17] , \core.curKey[16] , 
         \key[14].sig_113.FeedThruLUT , \key[15].sig_112.FeedThruLUT , 
         \key[14] , \key[15] , \core.curKey[15] , \core.curKey[14] , 
         \key[12].sig_115.FeedThruLUT , \key[13].sig_114.FeedThruLUT , 
         \key[12] , \key[13] , \core.curKey[13] , \core.curKey[12] , 
         \key[10].sig_117.FeedThruLUT , \key[11].sig_116.FeedThruLUT , 
         \key[10] , \key[11] , \core.curKey[11] , \core.curKey[10] , 
         \key[8].sig_119.FeedThruLUT , \key[9].sig_118.FeedThruLUT , \key[8] , 
         \key[9] , \core.curKey[9] , \core.curKey[8] , 
         \key[6].sig_121.FeedThruLUT , \key[7].sig_120.FeedThruLUT , \key[6] , 
         \key[7] , \core.curKey[7] , \core.curKey[6] , 
         \key[4].sig_123.FeedThruLUT , \key[5].sig_122.FeedThruLUT , \key[4] , 
         \key[5] , \core.curKey[5] , \core.curKey[4] , 
         \key[2].sig_125.FeedThruLUT , \key[3].sig_124.FeedThruLUT , \key[2] , 
         \key[3] , \core.curKey[3] , \core.curKey[2] , 
         \key[0].sig_672.FeedThruLUT , \key[1].sig_126.FeedThruLUT , \key[0] , 
         \key[1] , \core.curKey[1] , \core.curKey[0] , 
         \plaintext[1].sig_128.FeedThruLUT , 
         \plaintext[0].sig_127.FeedThruLUT , \plaintext[1] , \plaintext[0] , 
         \core.curPlaintext[0] , \core.curPlaintext[1] , done_c_N_1213, 
         \state[0] , done_c, \state[1] , \plaintext[3].sig_130.FeedThruLUT , 
         \plaintext[2].sig_129.FeedThruLUT , \plaintext[3] , \plaintext[2] , 
         \core.curPlaintext[2] , \core.curPlaintext[3] , 
         \plaintext[5].sig_132.FeedThruLUT , 
         \plaintext[4].sig_131.FeedThruLUT , \plaintext[5] , \plaintext[4] , 
         \core.curPlaintext[4] , \core.curPlaintext[5] , 
         \plaintext[7].sig_134.FeedThruLUT , 
         \plaintext[6].sig_133.FeedThruLUT , \plaintext[7] , \plaintext[6] , 
         \core.curPlaintext[6] , \core.curPlaintext[7] , 
         \plaintext[9].sig_136.FeedThruLUT , 
         \plaintext[8].sig_135.FeedThruLUT , \plaintext[9] , \plaintext[8] , 
         \core.curPlaintext[8] , \core.curPlaintext[9] , 
         \plaintext[11].sig_138.FeedThruLUT , 
         \plaintext[10].sig_137.FeedThruLUT , \plaintext[11] , \plaintext[10] , 
         \core.curPlaintext[10] , \core.curPlaintext[11] , 
         \plaintext[13].sig_140.FeedThruLUT , 
         \plaintext[12].sig_139.FeedThruLUT , \plaintext[13] , \plaintext[12] , 
         \core.curPlaintext[12] , \core.curPlaintext[13] , 
         \plaintext[15].sig_142.FeedThruLUT , 
         \plaintext[14].sig_141.FeedThruLUT , \plaintext[15] , \plaintext[14] , 
         \core.curPlaintext[14] , \core.curPlaintext[15] , 
         \plaintext[17].sig_144.FeedThruLUT , 
         \plaintext[16].sig_143.FeedThruLUT , \plaintext[17] , \plaintext[16] , 
         \core.curPlaintext[16] , \core.curPlaintext[17] , 
         \plaintext[19].sig_146.FeedThruLUT , 
         \plaintext[18].sig_145.FeedThruLUT , \plaintext[19] , \plaintext[18] , 
         \core.curPlaintext[18] , \core.curPlaintext[19] , 
         \plaintext[21].sig_148.FeedThruLUT , 
         \plaintext[20].sig_147.FeedThruLUT , \plaintext[21] , \plaintext[20] , 
         \core.curPlaintext[20] , \core.curPlaintext[21] , 
         \plaintext[23].sig_150.FeedThruLUT , 
         \plaintext[22].sig_149.FeedThruLUT , \plaintext[23] , \plaintext[22] , 
         \core.curPlaintext[22] , \core.curPlaintext[23] , 
         \plaintext[25].sig_152.FeedThruLUT , 
         \plaintext[24].sig_151.FeedThruLUT , \plaintext[25] , \plaintext[24] , 
         \core.curPlaintext[24] , \core.curPlaintext[25] , 
         \plaintext[27].sig_154.FeedThruLUT , 
         \plaintext[26].sig_153.FeedThruLUT , \plaintext[27] , \plaintext[26] , 
         \core.curPlaintext[26] , \core.curPlaintext[27] , 
         \plaintext[29].sig_156.FeedThruLUT , 
         \plaintext[28].sig_155.FeedThruLUT , \plaintext[29] , \plaintext[28] , 
         \core.curPlaintext[28] , \core.curPlaintext[29] , 
         \plaintext[31].sig_158.FeedThruLUT , 
         \plaintext[30].sig_157.FeedThruLUT , \plaintext[31] , \plaintext[30] , 
         \core.curPlaintext[30] , \core.curPlaintext[31] , 
         \plaintext[33].sig_160.FeedThruLUT , 
         \plaintext[32].sig_159.FeedThruLUT , \plaintext[33] , \plaintext[32] , 
         \core.curPlaintext[32] , \core.curPlaintext[33] , 
         \plaintext[35].sig_162.FeedThruLUT , 
         \plaintext[34].sig_161.FeedThruLUT , \plaintext[35] , \plaintext[34] , 
         \core.curPlaintext[34] , \core.curPlaintext[35] , 
         \plaintext[37].sig_164.FeedThruLUT , 
         \plaintext[36].sig_163.FeedThruLUT , \plaintext[37] , \plaintext[36] , 
         \core.curPlaintext[36] , \core.curPlaintext[37] , 
         \plaintext[39].sig_166.FeedThruLUT , 
         \plaintext[38].sig_165.FeedThruLUT , \plaintext[39] , \plaintext[38] , 
         \core.curPlaintext[38] , \core.curPlaintext[39] , 
         \plaintext[41].sig_168.FeedThruLUT , 
         \plaintext[40].sig_167.FeedThruLUT , \plaintext[41] , \plaintext[40] , 
         \core.curPlaintext[40] , \core.curPlaintext[41] , 
         \plaintext[43].sig_170.FeedThruLUT , 
         \plaintext[42].sig_169.FeedThruLUT , \plaintext[43] , \plaintext[42] , 
         \core.curPlaintext[42] , \core.curPlaintext[43] , 
         \plaintext[45].sig_172.FeedThruLUT , 
         \plaintext[44].sig_171.FeedThruLUT , \plaintext[45] , \plaintext[44] , 
         \core.curPlaintext[44] , \core.curPlaintext[45] , 
         \plaintext[47].sig_174.FeedThruLUT , 
         \plaintext[46].sig_173.FeedThruLUT , \plaintext[47] , \plaintext[46] , 
         \core.curPlaintext[46] , \core.curPlaintext[47] , 
         \plaintext[49].sig_176.FeedThruLUT , 
         \plaintext[48].sig_175.FeedThruLUT , \plaintext[49] , \plaintext[48] , 
         \core.curPlaintext[48] , \core.curPlaintext[49] , 
         \plaintext[51].sig_178.FeedThruLUT , 
         \plaintext[50].sig_177.FeedThruLUT , \plaintext[51] , \plaintext[50] , 
         \core.curPlaintext[50] , \core.curPlaintext[51] , 
         \plaintext[53].sig_180.FeedThruLUT , 
         \plaintext[52].sig_179.FeedThruLUT , \plaintext[53] , \plaintext[52] , 
         \core.curPlaintext[52] , \core.curPlaintext[53] , 
         \plaintext[55].sig_182.FeedThruLUT , 
         \plaintext[54].sig_181.FeedThruLUT , \plaintext[55] , \plaintext[54] , 
         \core.curPlaintext[54] , \core.curPlaintext[55] , 
         \plaintext[57].sig_184.FeedThruLUT , 
         \plaintext[56].sig_183.FeedThruLUT , \plaintext[57] , \plaintext[56] , 
         \core.curPlaintext[56] , \core.curPlaintext[57] , 
         \plaintext[59].sig_186.FeedThruLUT , 
         \plaintext[58].sig_185.FeedThruLUT , \plaintext[59] , \plaintext[58] , 
         \core.curPlaintext[58] , \core.curPlaintext[59] , 
         \plaintext[61].sig_188.FeedThruLUT , 
         \plaintext[60].sig_187.FeedThruLUT , \plaintext[61] , \plaintext[60] , 
         \core.curPlaintext[60] , \core.curPlaintext[61] , 
         \plaintext[63].sig_190.FeedThruLUT , 
         \plaintext[62].sig_189.FeedThruLUT , \plaintext[63] , \plaintext[62] , 
         \core.curPlaintext[62] , \core.curPlaintext[63] , 
         \plaintext[65].sig_192.FeedThruLUT , 
         \plaintext[64].sig_191.FeedThruLUT , \plaintext[65] , \plaintext[64] , 
         \core.curPlaintext[64] , \core.curPlaintext[65] , 
         \plaintext[67].sig_194.FeedThruLUT , 
         \plaintext[66].sig_193.FeedThruLUT , \plaintext[67] , \plaintext[66] , 
         \core.curPlaintext[66] , \core.curPlaintext[67] , 
         \plaintext[69].sig_196.FeedThruLUT , 
         \plaintext[68].sig_195.FeedThruLUT , \plaintext[69] , \plaintext[68] , 
         \core.curPlaintext[68] , \core.curPlaintext[69] , 
         \plaintext[71].sig_198.FeedThruLUT , 
         \plaintext[70].sig_197.FeedThruLUT , \plaintext[71] , \plaintext[70] , 
         \core.curPlaintext[70] , \core.curPlaintext[71] , 
         \plaintext[73].sig_200.FeedThruLUT , 
         \plaintext[72].sig_199.FeedThruLUT , \plaintext[73] , \plaintext[72] , 
         \core.curPlaintext[72] , \core.curPlaintext[73] , 
         \plaintext[75].sig_202.FeedThruLUT , 
         \plaintext[74].sig_201.FeedThruLUT , \plaintext[75] , \plaintext[74] , 
         \core.curPlaintext[74] , \core.curPlaintext[75] , 
         \plaintext[77].sig_204.FeedThruLUT , 
         \plaintext[76].sig_203.FeedThruLUT , \plaintext[77] , \plaintext[76] , 
         \core.curPlaintext[76] , \core.curPlaintext[77] , 
         \plaintext[79].sig_206.FeedThruLUT , 
         \plaintext[78].sig_205.FeedThruLUT , \plaintext[79] , \plaintext[78] , 
         \core.curPlaintext[78] , \core.curPlaintext[79] , 
         \plaintext[81].sig_208.FeedThruLUT , 
         \plaintext[80].sig_207.FeedThruLUT , \plaintext[81] , \plaintext[80] , 
         \core.curPlaintext[80] , \core.curPlaintext[81] , 
         \plaintext[83].sig_210.FeedThruLUT , 
         \plaintext[82].sig_209.FeedThruLUT , \plaintext[83] , \plaintext[82] , 
         \core.curPlaintext[82] , \core.curPlaintext[83] , 
         \plaintext[85].sig_212.FeedThruLUT , 
         \plaintext[84].sig_211.FeedThruLUT , \plaintext[85] , \plaintext[84] , 
         \core.curPlaintext[84] , \core.curPlaintext[85] , 
         \plaintext[87].sig_214.FeedThruLUT , 
         \plaintext[86].sig_213.FeedThruLUT , \plaintext[87] , \plaintext[86] , 
         \core.curPlaintext[86] , \core.curPlaintext[87] , 
         \plaintext[89].sig_216.FeedThruLUT , 
         \plaintext[88].sig_215.FeedThruLUT , \plaintext[89] , \plaintext[88] , 
         \core.curPlaintext[88] , \core.curPlaintext[89] , 
         \plaintext[91].sig_218.FeedThruLUT , 
         \plaintext[90].sig_217.FeedThruLUT , \plaintext[91] , \plaintext[90] , 
         \core.curPlaintext[90] , \core.curPlaintext[91] , 
         \plaintext[93].sig_220.FeedThruLUT , 
         \plaintext[92].sig_219.FeedThruLUT , \plaintext[93] , \plaintext[92] , 
         \core.curPlaintext[92] , \core.curPlaintext[93] , 
         \plaintext[95].sig_222.FeedThruLUT , 
         \plaintext[94].sig_221.FeedThruLUT , \plaintext[95] , \plaintext[94] , 
         \core.curPlaintext[94] , \core.curPlaintext[95] , 
         \plaintext[97].sig_224.FeedThruLUT , 
         \plaintext[96].sig_223.FeedThruLUT , \plaintext[97] , \plaintext[96] , 
         \core.curPlaintext[96] , \core.curPlaintext[97] , 
         \plaintext[99].sig_226.FeedThruLUT , 
         \plaintext[98].sig_225.FeedThruLUT , \plaintext[99] , \plaintext[98] , 
         \core.curPlaintext[98] , \core.curPlaintext[99] , 
         \plaintext[101].sig_228.FeedThruLUT , 
         \plaintext[100].sig_227.FeedThruLUT , \plaintext[101] , 
         \plaintext[100] , \core.curPlaintext[100] , \core.curPlaintext[101] , 
         \plaintext[103].sig_230.FeedThruLUT , 
         \plaintext[102].sig_229.FeedThruLUT , \plaintext[103] , 
         \plaintext[102] , \core.curPlaintext[102] , \core.curPlaintext[103] , 
         \plaintext[105].sig_232.FeedThruLUT , 
         \plaintext[104].sig_231.FeedThruLUT , \plaintext[105] , 
         \plaintext[104] , \core.curPlaintext[104] , \core.curPlaintext[105] , 
         \plaintext[107].sig_234.FeedThruLUT , 
         \plaintext[106].sig_233.FeedThruLUT , \plaintext[107] , 
         \plaintext[106] , \core.curPlaintext[106] , \core.curPlaintext[107] , 
         \plaintext[109].sig_236.FeedThruLUT , 
         \plaintext[108].sig_235.FeedThruLUT , \plaintext[109] , 
         \plaintext[108] , \core.curPlaintext[108] , \core.curPlaintext[109] , 
         \plaintext[111].sig_238.FeedThruLUT , 
         \plaintext[110].sig_237.FeedThruLUT , \plaintext[111] , 
         \plaintext[110] , \core.curPlaintext[110] , \core.curPlaintext[111] , 
         \plaintext[113].sig_240.FeedThruLUT , 
         \plaintext[112].sig_239.FeedThruLUT , \plaintext[113] , 
         \plaintext[112] , \core.curPlaintext[112] , \core.curPlaintext[113] , 
         \plaintext[115].sig_242.FeedThruLUT , 
         \plaintext[114].sig_241.FeedThruLUT , \plaintext[115] , 
         \plaintext[114] , \core.curPlaintext[114] , \core.curPlaintext[115] , 
         \plaintext[117].sig_244.FeedThruLUT , 
         \plaintext[116].sig_243.FeedThruLUT , \plaintext[117] , 
         \plaintext[116] , \core.curPlaintext[116] , \core.curPlaintext[117] , 
         \plaintext[119].sig_246.FeedThruLUT , 
         \plaintext[118].sig_245.FeedThruLUT , \plaintext[119] , 
         \plaintext[118] , \core.curPlaintext[118] , \core.curPlaintext[119] , 
         \plaintext[121].sig_248.FeedThruLUT , 
         \plaintext[120].sig_247.FeedThruLUT , \plaintext[121] , 
         \plaintext[120] , \core.curPlaintext[120] , \core.curPlaintext[121] , 
         \plaintext[123].sig_250.FeedThruLUT , 
         \plaintext[122].sig_249.FeedThruLUT , \plaintext[123] , 
         \plaintext[122] , \core.curPlaintext[122] , \core.curPlaintext[123] , 
         \plaintext[125].sig_252.FeedThruLUT , 
         \plaintext[124].sig_251.FeedThruLUT , \plaintext[125] , 
         \plaintext[124] , \core.curPlaintext[124] , \core.curPlaintext[125] , 
         \plaintext[127].sig_254.FeedThruLUT , 
         \plaintext[126].sig_253.FeedThruLUT , \plaintext[127] , 
         \plaintext[126] , \core.curPlaintext[126] , \core.curPlaintext[127] , 
         \core.aes_big_boi.w[3][1].sig_511.FeedThruLUT , 
         \core.aes_big_boi.w[3][0].sig_256.FeedThruLUT , 
         \core.aes_big_boi.w[3][1] , \core.aes_big_boi.w[3][0] , 
         \core.aes_big_boi.oldw_3__0__N_1165 , \core.aes_big_boi.oldw[3][0] , 
         \core.aes_big_boi.oldw[3][1] , 
         \core.aes_big_boi.ciphertext[1].sig_384.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[0].sig_257.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[1] , \core.aes_big_boi.ciphertext[0] , 
         \core.aes_big_boi.cyphertext_0__N_128 , \cyphertext[0] , 
         \cyphertext[1] , \core.aes_big_boi.nextstate[3] , 
         \core.aes_big_boi.nextstate[4] , \core.aes_big_boi.state[3] , 
         \core.aes_big_boi.nextstate_3__N_1206 , \core.aes_big_boi.state[4] , 
         \core.aes_big_boi.nextstate_3__N_1205 , 
         \core.aes_big_boi.nextstate_4__N_1204 , 
         \core.aes_big_boi.nextstate_4__N_1203 , 
         \core.aes_big_boi.nextstate[1] , \core.aes_big_boi.nextstate[2] , 
         \core.aes_big_boi.nextstate_1__N_1210 , 
         \core.aes_big_boi.nextstate_1__N_1209 , 
         \core.aes_big_boi.nextstate_2__N_1208 , 
         \core.aes_big_boi.nextstate_2__N_1207 , \core.aes_big_boi.state[2] , 
         \core.aes_big_boi.state[1] , \core.aes_big_boi.ciphertext_127__N_514 , 
         \core.aes_big_boi.n39 , \core.aes_big_boi.ciphertext[127] , 
         \core.aes_big_boi.ciphertext_127__N_515 , 
         \core.aes_big_boi.ciphertext_126__N_516 , 
         \core.aes_big_boi.ciphertext[126] , 
         \core.aes_big_boi.ciphertext_126__N_517 , 
         \core.aes_big_boi.ciphertext_125__N_518 , 
         \core.aes_big_boi.ciphertext[125] , 
         \core.aes_big_boi.ciphertext_125__N_519 , 
         \core.aes_big_boi.ciphertext_124__N_520 , 
         \core.aes_big_boi.ciphertext[124] , 
         \core.aes_big_boi.ciphertext_124__N_521 , 
         \core.aes_big_boi.ciphertext_120__N_528 , 
         \core.aes_big_boi.ciphertext[120] , 
         \core.aes_big_boi.ciphertext_120__N_529 , 
         \core.aes_big_boi.ciphertext_95__N_578 , 
         \core.aes_big_boi.ciphertext[95] , 
         \core.aes_big_boi.ciphertext_95__N_579 , 
         \core.aes_big_boi.ciphertext_94__N_580 , 
         \core.aes_big_boi.ciphertext[94] , 
         \core.aes_big_boi.ciphertext_94__N_581 , 
         \core.aes_big_boi.ciphertext_93__N_582 , 
         \core.aes_big_boi.ciphertext[93] , 
         \core.aes_big_boi.ciphertext_93__N_583 , 
         \core.aes_big_boi.ciphertext_92__N_584 , 
         \core.aes_big_boi.ciphertext[92] , 
         \core.aes_big_boi.ciphertext_92__N_585 , 
         \core.aes_big_boi.ciphertext_91__N_586 , 
         \core.aes_big_boi.ciphertext[91] , 
         \core.aes_big_boi.ciphertext_91__N_587 , 
         \core.aes_big_boi.ciphertext_88__N_592 , 
         \core.aes_big_boi.ciphertext[88] , 
         \core.aes_big_boi.ciphertext_88__N_593 , 
         \core.aes_big_boi.ciphertext_63__N_642 , 
         \core.aes_big_boi.ciphertext[63] , 
         \core.aes_big_boi.ciphertext_63__N_643 , 
         \core.aes_big_boi.ciphertext_62__N_644 , 
         \core.aes_big_boi.ciphertext[62] , 
         \core.aes_big_boi.ciphertext_62__N_645 , 
         \core.aes_big_boi.ciphertext_61__N_646 , 
         \core.aes_big_boi.ciphertext[61] , 
         \core.aes_big_boi.ciphertext_61__N_647 , 
         \core.aes_big_boi.ciphertext_60__N_648 , 
         \core.aes_big_boi.ciphertext[60] , 
         \core.aes_big_boi.ciphertext_60__N_649 , 
         \core.aes_big_boi.ciphertext_58__N_652 , 
         \core.aes_big_boi.ciphertext[58] , 
         \core.aes_big_boi.ciphertext_58__N_653 , 
         \core.aes_big_boi.ciphertext_57__N_654 , 
         \core.aes_big_boi.ciphertext[57] , 
         \core.aes_big_boi.ciphertext_57__N_655 , 
         \core.aes_big_boi.ciphertext_56__N_656 , 
         \core.aes_big_boi.ciphertext[56] , 
         \core.aes_big_boi.ciphertext_56__N_657 , 
         \core.aes_big_boi.ciphertext_31__N_706 , 
         \core.aes_big_boi.ciphertext[31] , 
         \core.aes_big_boi.ciphertext_31__N_707 , 
         \core.aes_big_boi.ciphertext_30__N_708 , 
         \core.aes_big_boi.ciphertext[30] , 
         \core.aes_big_boi.ciphertext_30__N_709 , 
         \core.aes_big_boi.ciphertext_29__N_710 , 
         \core.aes_big_boi.ciphertext[29] , 
         \core.aes_big_boi.ciphertext_29__N_711 , 
         \core.aes_big_boi.ciphertext_28__N_712 , 
         \core.aes_big_boi.ciphertext[28] , 
         \core.aes_big_boi.ciphertext_28__N_713 , 
         \core.aes_big_boi.ciphertext_27__N_714 , 
         \core.aes_big_boi.ciphertext[27] , 
         \core.aes_big_boi.ciphertext_27__N_715 , 
         \core.aes_big_boi.ciphertext_26__N_716 , 
         \core.aes_big_boi.ciphertext[26] , 
         \core.aes_big_boi.ciphertext_26__N_717 , 
         \core.aes_big_boi.ciphertext_25__N_718 , 
         \core.aes_big_boi.ciphertext[25] , 
         \core.aes_big_boi.ciphertext_25__N_719 , 
         \core.aes_big_boi.ciphertext[126].sig_259.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[127].sig_258.FeedThruLUT , 
         \cyphertext[127] , \cyphertext[126] , 
         \core.aes_big_boi.ciphertext[124].sig_261.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[125].sig_260.FeedThruLUT , 
         \cyphertext[125] , \cyphertext[124] , 
         \core.aes_big_boi.ciphertext[122].sig_263.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[123].sig_262.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[122] , 
         \core.aes_big_boi.ciphertext[123] , \cyphertext[123] , 
         \cyphertext[122] , 
         \core.aes_big_boi.ciphertext[120].sig_265.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[121].sig_264.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[121] , \cyphertext[121] , 
         \cyphertext[120] , 
         \core.aes_big_boi.ciphertext[118].sig_267.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[119].sig_266.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[118] , 
         \core.aes_big_boi.ciphertext[119] , \cyphertext[119] , 
         \cyphertext[118] , 
         \core.aes_big_boi.ciphertext[116].sig_269.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[117].sig_268.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[116] , 
         \core.aes_big_boi.ciphertext[117] , \cyphertext[117] , 
         \cyphertext[116] , 
         \core.aes_big_boi.ciphertext[114].sig_271.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[115].sig_270.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[114] , 
         \core.aes_big_boi.ciphertext[115] , \cyphertext[115] , 
         \cyphertext[114] , 
         \core.aes_big_boi.ciphertext[112].sig_273.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[113].sig_272.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[112] , 
         \core.aes_big_boi.ciphertext[113] , \cyphertext[113] , 
         \cyphertext[112] , 
         \core.aes_big_boi.ciphertext[110].sig_275.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[111].sig_274.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[110] , 
         \core.aes_big_boi.ciphertext[111] , \cyphertext[111] , 
         \cyphertext[110] , 
         \core.aes_big_boi.ciphertext[108].sig_277.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[109].sig_276.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[108] , 
         \core.aes_big_boi.ciphertext[109] , \cyphertext[109] , 
         \cyphertext[108] , 
         \core.aes_big_boi.ciphertext[106].sig_279.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[107].sig_278.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[106] , 
         \core.aes_big_boi.ciphertext[107] , \cyphertext[107] , 
         \cyphertext[106] , 
         \core.aes_big_boi.ciphertext[104].sig_281.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[105].sig_280.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[104] , 
         \core.aes_big_boi.ciphertext[105] , \cyphertext[105] , 
         \cyphertext[104] , 
         \core.aes_big_boi.ciphertext[102].sig_283.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[103].sig_282.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[102] , 
         \core.aes_big_boi.ciphertext[103] , \cyphertext[103] , 
         \cyphertext[102] , 
         \core.aes_big_boi.ciphertext[100].sig_285.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[101].sig_284.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[100] , 
         \core.aes_big_boi.ciphertext[101] , \cyphertext[101] , 
         \cyphertext[100] , 
         \core.aes_big_boi.ciphertext[98].sig_287.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[99].sig_286.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[98] , \core.aes_big_boi.ciphertext[99] , 
         \cyphertext[99] , \cyphertext[98] , 
         \core.aes_big_boi.ciphertext[96].sig_289.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[97].sig_288.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[96] , \core.aes_big_boi.ciphertext[97] , 
         \cyphertext[97] , \cyphertext[96] , 
         \core.aes_big_boi.ciphertext[94].sig_291.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[95].sig_290.FeedThruLUT , 
         \cyphertext[95] , \cyphertext[94] , 
         \core.aes_big_boi.ciphertext[92].sig_293.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[93].sig_292.FeedThruLUT , 
         \cyphertext[93] , \cyphertext[92] , 
         \core.aes_big_boi.ciphertext[90].sig_295.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[91].sig_294.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[90] , \cyphertext[91] , \cyphertext[90] , 
         \core.aes_big_boi.ciphertext[88].sig_297.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[89].sig_296.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[89] , \cyphertext[89] , \cyphertext[88] , 
         \core.aes_big_boi.ciphertext[86].sig_299.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[87].sig_298.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[86] , \core.aes_big_boi.ciphertext[87] , 
         \cyphertext[87] , \cyphertext[86] , 
         \core.aes_big_boi.ciphertext[84].sig_301.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[85].sig_300.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[84] , \core.aes_big_boi.ciphertext[85] , 
         \cyphertext[85] , \cyphertext[84] , 
         \core.aes_big_boi.ciphertext[82].sig_303.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[83].sig_302.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[82] , \core.aes_big_boi.ciphertext[83] , 
         \cyphertext[83] , \cyphertext[82] , 
         \core.aes_big_boi.ciphertext[80].sig_305.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[81].sig_304.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[80] , \core.aes_big_boi.ciphertext[81] , 
         \cyphertext[81] , \cyphertext[80] , 
         \core.aes_big_boi.ciphertext[78].sig_307.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[79].sig_306.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[78] , \core.aes_big_boi.ciphertext[79] , 
         \cyphertext[79] , \cyphertext[78] , 
         \core.aes_big_boi.ciphertext[76].sig_309.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[77].sig_308.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[76] , \core.aes_big_boi.ciphertext[77] , 
         \cyphertext[77] , \cyphertext[76] , 
         \core.aes_big_boi.ciphertext[74].sig_311.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[75].sig_310.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[74] , \core.aes_big_boi.ciphertext[75] , 
         \cyphertext[75] , \cyphertext[74] , 
         \core.aes_big_boi.ciphertext[72].sig_313.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[73].sig_312.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[72] , \core.aes_big_boi.ciphertext[73] , 
         \cyphertext[73] , \cyphertext[72] , 
         \core.aes_big_boi.ciphertext[70].sig_315.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[71].sig_314.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[70] , \core.aes_big_boi.ciphertext[71] , 
         \cyphertext[71] , \cyphertext[70] , 
         \core.aes_big_boi.ciphertext[68].sig_317.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[69].sig_316.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[68] , \core.aes_big_boi.ciphertext[69] , 
         \cyphertext[69] , \cyphertext[68] , 
         \core.aes_big_boi.ciphertext[66].sig_319.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[67].sig_318.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[66] , \core.aes_big_boi.ciphertext[67] , 
         \cyphertext[67] , \cyphertext[66] , 
         \core.aes_big_boi.ciphertext[64].sig_321.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[65].sig_320.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[64] , \core.aes_big_boi.ciphertext[65] , 
         \cyphertext[65] , \cyphertext[64] , 
         \core.aes_big_boi.ciphertext[62].sig_323.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[63].sig_322.FeedThruLUT , 
         \cyphertext[63] , \cyphertext[62] , 
         \core.aes_big_boi.ciphertext[60].sig_325.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[61].sig_324.FeedThruLUT , 
         \cyphertext[61] , \cyphertext[60] , 
         \core.aes_big_boi.ciphertext[58].sig_327.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[59].sig_326.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[59] , \cyphertext[59] , \cyphertext[58] , 
         \core.aes_big_boi.ciphertext[56].sig_329.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[57].sig_328.FeedThruLUT , 
         \cyphertext[57] , \cyphertext[56] , 
         \core.aes_big_boi.ciphertext[54].sig_331.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[55].sig_330.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[54] , \core.aes_big_boi.ciphertext[55] , 
         \cyphertext[55] , \cyphertext[54] , 
         \core.aes_big_boi.ciphertext[52].sig_333.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[53].sig_332.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[52] , \core.aes_big_boi.ciphertext[53] , 
         \cyphertext[53] , \cyphertext[52] , 
         \core.aes_big_boi.ciphertext[50].sig_335.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[51].sig_334.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[50] , \core.aes_big_boi.ciphertext[51] , 
         \cyphertext[51] , \cyphertext[50] , 
         \core.aes_big_boi.ciphertext[48].sig_337.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[49].sig_336.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[48] , \core.aes_big_boi.ciphertext[49] , 
         \cyphertext[49] , \cyphertext[48] , 
         \core.aes_big_boi.ciphertext[46].sig_339.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[47].sig_338.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[46] , \core.aes_big_boi.ciphertext[47] , 
         \cyphertext[47] , \cyphertext[46] , 
         \core.aes_big_boi.ciphertext[44].sig_341.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[45].sig_340.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[44] , \core.aes_big_boi.ciphertext[45] , 
         \cyphertext[45] , \cyphertext[44] , 
         \core.aes_big_boi.ciphertext[42].sig_343.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[43].sig_342.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[42] , \core.aes_big_boi.ciphertext[43] , 
         \cyphertext[43] , \cyphertext[42] , 
         \core.aes_big_boi.ciphertext[40].sig_345.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[41].sig_344.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[40] , \core.aes_big_boi.ciphertext[41] , 
         \cyphertext[41] , \cyphertext[40] , 
         \core.aes_big_boi.ciphertext[38].sig_347.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[39].sig_346.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[38] , \core.aes_big_boi.ciphertext[39] , 
         \cyphertext[39] , \cyphertext[38] , 
         \core.aes_big_boi.ciphertext[36].sig_349.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[37].sig_348.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[36] , \core.aes_big_boi.ciphertext[37] , 
         \cyphertext[37] , \cyphertext[36] , 
         \core.aes_big_boi.ciphertext[34].sig_351.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[35].sig_350.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[34] , \core.aes_big_boi.ciphertext[35] , 
         \cyphertext[35] , \cyphertext[34] , 
         \core.aes_big_boi.ciphertext[32].sig_353.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[33].sig_352.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[32] , \core.aes_big_boi.ciphertext[33] , 
         \cyphertext[33] , \cyphertext[32] , 
         \core.aes_big_boi.ciphertext[30].sig_355.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[31].sig_354.FeedThruLUT , 
         \cyphertext[31] , \cyphertext[30] , 
         \core.aes_big_boi.ciphertext[28].sig_357.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[29].sig_356.FeedThruLUT , 
         \cyphertext[29] , \cyphertext[28] , 
         \core.aes_big_boi.ciphertext[26].sig_359.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[27].sig_358.FeedThruLUT , 
         \cyphertext[27] , \cyphertext[26] , 
         \core.aes_big_boi.ciphertext[24].sig_361.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[25].sig_360.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[24] , \cyphertext[25] , \cyphertext[24] , 
         \core.aes_big_boi.ciphertext[22].sig_363.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[23].sig_362.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[22] , \core.aes_big_boi.ciphertext[23] , 
         \cyphertext[23] , \cyphertext[22] , 
         \core.aes_big_boi.ciphertext[20].sig_365.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[21].sig_364.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[20] , \core.aes_big_boi.ciphertext[21] , 
         \cyphertext[21] , \cyphertext[20] , 
         \core.aes_big_boi.ciphertext[18].sig_367.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[19].sig_366.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[18] , \core.aes_big_boi.ciphertext[19] , 
         \cyphertext[19] , \cyphertext[18] , 
         \core.aes_big_boi.ciphertext[16].sig_369.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[17].sig_368.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[16] , \core.aes_big_boi.ciphertext[17] , 
         \cyphertext[17] , \cyphertext[16] , 
         \core.aes_big_boi.ciphertext[14].sig_371.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[15].sig_370.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[14] , \core.aes_big_boi.ciphertext[15] , 
         \cyphertext[15] , \cyphertext[14] , 
         \core.aes_big_boi.ciphertext[12].sig_373.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[13].sig_372.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[12] , \core.aes_big_boi.ciphertext[13] , 
         \cyphertext[13] , \cyphertext[12] , 
         \core.aes_big_boi.ciphertext[10].sig_375.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[11].sig_374.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[10] , \core.aes_big_boi.ciphertext[11] , 
         \cyphertext[11] , \cyphertext[10] , 
         \core.aes_big_boi.ciphertext[8].sig_377.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[9].sig_376.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[8] , \core.aes_big_boi.ciphertext[9] , 
         \cyphertext[9] , \cyphertext[8] , 
         \core.aes_big_boi.ciphertext[6].sig_379.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[7].sig_378.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[6] , \core.aes_big_boi.ciphertext[7] , 
         \cyphertext[7] , \cyphertext[6] , 
         \core.aes_big_boi.ciphertext[4].sig_381.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[5].sig_380.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[4] , \core.aes_big_boi.ciphertext[5] , 
         \cyphertext[5] , \cyphertext[4] , 
         \core.aes_big_boi.ciphertext[2].sig_383.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[3].sig_382.FeedThruLUT , 
         \core.aes_big_boi.ciphertext[2] , \core.aes_big_boi.ciphertext[3] , 
         \cyphertext[3] , \cyphertext[2] , 
         \core.aes_big_boi.w[0][30].sig_386.FeedThruLUT , 
         \core.aes_big_boi.w[0][31].sig_385.FeedThruLUT , 
         \core.aes_big_boi.w[0][30] , \core.aes_big_boi.w[0][31] , 
         \core.aes_big_boi.oldw[0][31] , \core.aes_big_boi.oldw[0][30] , 
         \core.aes_big_boi.w[0][28].sig_388.FeedThruLUT , 
         \core.aes_big_boi.w[0][29].sig_387.FeedThruLUT , 
         \core.aes_big_boi.w[0][28] , \core.aes_big_boi.w[0][29] , 
         \core.aes_big_boi.oldw[0][29] , \core.aes_big_boi.oldw[0][28] , 
         \core.aes_big_boi.w[0][26].sig_390.FeedThruLUT , 
         \core.aes_big_boi.w[0][27].sig_389.FeedThruLUT , 
         \core.aes_big_boi.w[0][26] , \core.aes_big_boi.w[0][27] , 
         \core.aes_big_boi.oldw[0][27] , \core.aes_big_boi.oldw[0][26] , 
         \core.aes_big_boi.w[0][24].sig_392.FeedThruLUT , 
         \core.aes_big_boi.w[0][25].sig_391.FeedThruLUT , 
         \core.aes_big_boi.w[0][24] , \core.aes_big_boi.w[0][25] , 
         \core.aes_big_boi.oldw[0][25] , \core.aes_big_boi.oldw[0][24] , 
         \core.aes_big_boi.w[0][22].sig_394.FeedThruLUT , 
         \core.aes_big_boi.w[0][23].sig_393.FeedThruLUT , 
         \core.aes_big_boi.w[0][22] , \core.aes_big_boi.w[0][23] , 
         \core.aes_big_boi.oldw[0][23] , \core.aes_big_boi.oldw[0][22] , 
         \core.aes_big_boi.w[0][20].sig_396.FeedThruLUT , 
         \core.aes_big_boi.w[0][21].sig_395.FeedThruLUT , 
         \core.aes_big_boi.w[0][20] , \core.aes_big_boi.w[0][21] , 
         \core.aes_big_boi.oldw[0][21] , \core.aes_big_boi.oldw[0][20] , 
         \core.aes_big_boi.w[0][18].sig_398.FeedThruLUT , 
         \core.aes_big_boi.w[0][19].sig_397.FeedThruLUT , 
         \core.aes_big_boi.w[0][18] , \core.aes_big_boi.w[0][19] , 
         \core.aes_big_boi.oldw[0][19] , \core.aes_big_boi.oldw[0][18] , 
         \core.aes_big_boi.w[0][16].sig_400.FeedThruLUT , 
         \core.aes_big_boi.w[0][17].sig_399.FeedThruLUT , 
         \core.aes_big_boi.w[0][16] , \core.aes_big_boi.w[0][17] , 
         \core.aes_big_boi.oldw[0][17] , \core.aes_big_boi.oldw[0][16] , 
         \core.aes_big_boi.w[0][14].sig_402.FeedThruLUT , 
         \core.aes_big_boi.w[0][15].sig_401.FeedThruLUT , 
         \core.aes_big_boi.w[0][14] , \core.aes_big_boi.w[0][15] , 
         \core.aes_big_boi.oldw[0][15] , \core.aes_big_boi.oldw[0][14] , 
         \core.aes_big_boi.w[0][12].sig_404.FeedThruLUT , 
         \core.aes_big_boi.w[0][13].sig_403.FeedThruLUT , 
         \core.aes_big_boi.w[0][12] , \core.aes_big_boi.w[0][13] , 
         \core.aes_big_boi.oldw[0][13] , \core.aes_big_boi.oldw[0][12] , 
         \core.aes_big_boi.w[0][10].sig_406.FeedThruLUT , 
         \core.aes_big_boi.w[0][11].sig_405.FeedThruLUT , 
         \core.aes_big_boi.w[0][10] , \core.aes_big_boi.w[0][11] , 
         \core.aes_big_boi.oldw[0][11] , \core.aes_big_boi.oldw[0][10] , 
         \core.aes_big_boi.w[0][8].sig_408.FeedThruLUT , 
         \core.aes_big_boi.w[0][9].sig_407.FeedThruLUT , 
         \core.aes_big_boi.w[0][8] , \core.aes_big_boi.w[0][9] , 
         \core.aes_big_boi.oldw[0][9] , \core.aes_big_boi.oldw[0][8] , 
         \core.aes_big_boi.w[0][6].sig_410.FeedThruLUT , 
         \core.aes_big_boi.w[0][7].sig_409.FeedThruLUT , 
         \core.aes_big_boi.w[0][6] , \core.aes_big_boi.w[0][7] , 
         \core.aes_big_boi.oldw[0][7] , \core.aes_big_boi.oldw[0][6] , 
         \core.aes_big_boi.w[0][4].sig_412.FeedThruLUT , 
         \core.aes_big_boi.w[0][5].sig_411.FeedThruLUT , 
         \core.aes_big_boi.w[0][4] , \core.aes_big_boi.w[0][5] , 
         \core.aes_big_boi.oldw[0][5] , \core.aes_big_boi.oldw[0][4] , 
         \core.aes_big_boi.w[0][2].sig_414.FeedThruLUT , 
         \core.aes_big_boi.w[0][3].sig_413.FeedThruLUT , 
         \core.aes_big_boi.w[0][2] , \core.aes_big_boi.w[0][3] , 
         \core.aes_big_boi.oldw[0][3] , \core.aes_big_boi.oldw[0][2] , 
         \core.aes_big_boi.w[0][0].sig_416.FeedThruLUT , 
         \core.aes_big_boi.w[0][1].sig_415.FeedThruLUT , 
         \core.aes_big_boi.w[0][0] , \core.aes_big_boi.w[0][1] , 
         \core.aes_big_boi.oldw[0][1] , \core.aes_big_boi.oldw[0][0] , 
         \core.aes_big_boi.w[1][30].sig_418.FeedThruLUT , 
         \core.aes_big_boi.w[1][31].sig_417.FeedThruLUT , 
         \core.aes_big_boi.w[1][30] , \core.aes_big_boi.w[1][31] , 
         \core.aes_big_boi.oldw[1][31] , \core.aes_big_boi.oldw[1][30] , 
         \core.aes_big_boi.w[1][28].sig_420.FeedThruLUT , 
         \core.aes_big_boi.w[1][29].sig_419.FeedThruLUT , 
         \core.aes_big_boi.w[1][28] , \core.aes_big_boi.w[1][29] , 
         \core.aes_big_boi.oldw[1][29] , \core.aes_big_boi.oldw[1][28] , 
         \core.aes_big_boi.w[1][26].sig_422.FeedThruLUT , 
         \core.aes_big_boi.w[1][27].sig_421.FeedThruLUT , 
         \core.aes_big_boi.w[1][26] , \core.aes_big_boi.w[1][27] , 
         \core.aes_big_boi.oldw[1][27] , \core.aes_big_boi.oldw[1][26] , 
         \core.aes_big_boi.w[1][24].sig_424.FeedThruLUT , 
         \core.aes_big_boi.w[1][25].sig_423.FeedThruLUT , 
         \core.aes_big_boi.w[1][24] , \core.aes_big_boi.w[1][25] , 
         \core.aes_big_boi.oldw[1][25] , \core.aes_big_boi.oldw[1][24] , 
         \core.aes_big_boi.w[1][22].sig_426.FeedThruLUT , 
         \core.aes_big_boi.w[1][23].sig_425.FeedThruLUT , 
         \core.aes_big_boi.w[1][22] , \core.aes_big_boi.w[1][23] , 
         \core.aes_big_boi.oldw[1][23] , \core.aes_big_boi.oldw[1][22] , 
         \core.aes_big_boi.w[1][20].sig_428.FeedThruLUT , 
         \core.aes_big_boi.w[1][21].sig_427.FeedThruLUT , 
         \core.aes_big_boi.w[1][20] , \core.aes_big_boi.w[1][21] , 
         \core.aes_big_boi.oldw[1][21] , \core.aes_big_boi.oldw[1][20] , 
         \core.aes_big_boi.w[1][18].sig_430.FeedThruLUT , 
         \core.aes_big_boi.w[1][19].sig_429.FeedThruLUT , 
         \core.aes_big_boi.w[1][18] , \core.aes_big_boi.w[1][19] , 
         \core.aes_big_boi.oldw[1][19] , \core.aes_big_boi.oldw[1][18] , 
         \core.aes_big_boi.w[1][16].sig_432.FeedThruLUT , 
         \core.aes_big_boi.w[1][17].sig_431.FeedThruLUT , 
         \core.aes_big_boi.w[1][16] , \core.aes_big_boi.w[1][17] , 
         \core.aes_big_boi.oldw[1][17] , \core.aes_big_boi.oldw[1][16] , 
         \core.aes_big_boi.w[1][14].sig_434.FeedThruLUT , 
         \core.aes_big_boi.w[1][15].sig_433.FeedThruLUT , 
         \core.aes_big_boi.w[1][14] , \core.aes_big_boi.w[1][15] , 
         \core.aes_big_boi.oldw[1][15] , \core.aes_big_boi.oldw[1][14] , 
         \core.aes_big_boi.w[1][12].sig_436.FeedThruLUT , 
         \core.aes_big_boi.w[1][13].sig_435.FeedThruLUT , 
         \core.aes_big_boi.w[1][12] , \core.aes_big_boi.w[1][13] , 
         \core.aes_big_boi.oldw[1][13] , \core.aes_big_boi.oldw[1][12] , 
         \core.aes_big_boi.w[1][10].sig_438.FeedThruLUT , 
         \core.aes_big_boi.w[1][11].sig_437.FeedThruLUT , 
         \core.aes_big_boi.w[1][10] , \core.aes_big_boi.w[1][11] , 
         \core.aes_big_boi.oldw[1][11] , \core.aes_big_boi.oldw[1][10] , 
         \core.aes_big_boi.w[1][8].sig_440.FeedThruLUT , 
         \core.aes_big_boi.w[1][9].sig_439.FeedThruLUT , 
         \core.aes_big_boi.w[1][8] , \core.aes_big_boi.w[1][9] , 
         \core.aes_big_boi.oldw[1][9] , \core.aes_big_boi.oldw[1][8] , 
         \core.aes_big_boi.w[1][6].sig_442.FeedThruLUT , 
         \core.aes_big_boi.w[1][7].sig_441.FeedThruLUT , 
         \core.aes_big_boi.w[1][6] , \core.aes_big_boi.w[1][7] , 
         \core.aes_big_boi.oldw[1][7] , \core.aes_big_boi.oldw[1][6] , 
         \core.aes_big_boi.w[1][4].sig_444.FeedThruLUT , 
         \core.aes_big_boi.w[1][5].sig_443.FeedThruLUT , 
         \core.aes_big_boi.w[1][4] , \core.aes_big_boi.w[1][5] , 
         \core.aes_big_boi.oldw[1][5] , \core.aes_big_boi.oldw[1][4] , 
         \core.aes_big_boi.w[1][2].sig_446.FeedThruLUT , 
         \core.aes_big_boi.w[1][3].sig_445.FeedThruLUT , 
         \core.aes_big_boi.w[1][2] , \core.aes_big_boi.w[1][3] , 
         \core.aes_big_boi.oldw[1][3] , \core.aes_big_boi.oldw[1][2] , 
         \core.aes_big_boi.w[1][0].sig_448.FeedThruLUT , 
         \core.aes_big_boi.w[1][1].sig_447.FeedThruLUT , 
         \core.aes_big_boi.w[1][0] , \core.aes_big_boi.w[1][1] , 
         \core.aes_big_boi.oldw[1][1] , \core.aes_big_boi.oldw[1][0] , 
         \core.aes_big_boi.w[2][30].sig_450.FeedThruLUT , 
         \core.aes_big_boi.w[2][31].sig_449.FeedThruLUT , 
         \core.aes_big_boi.w[2][30] , \core.aes_big_boi.w[2][31] , 
         \core.aes_big_boi.oldw[2][31] , \core.aes_big_boi.oldw[2][30] , 
         \core.aes_big_boi.w[2][28].sig_452.FeedThruLUT , 
         \core.aes_big_boi.w[2][29].sig_451.FeedThruLUT , 
         \core.aes_big_boi.w[2][28] , \core.aes_big_boi.w[2][29] , 
         \core.aes_big_boi.oldw[2][29] , \core.aes_big_boi.oldw[2][28] , 
         \core.aes_big_boi.w[2][26].sig_454.FeedThruLUT , 
         \core.aes_big_boi.w[2][27].sig_453.FeedThruLUT , 
         \core.aes_big_boi.w[2][26] , \core.aes_big_boi.w[2][27] , 
         \core.aes_big_boi.oldw[2][27] , \core.aes_big_boi.oldw[2][26] , 
         \core.aes_big_boi.w[2][24].sig_456.FeedThruLUT , 
         \core.aes_big_boi.w[2][25].sig_455.FeedThruLUT , 
         \core.aes_big_boi.w[2][24] , \core.aes_big_boi.w[2][25] , 
         \core.aes_big_boi.oldw[2][25] , \core.aes_big_boi.oldw[2][24] , 
         \core.aes_big_boi.w[2][22].sig_458.FeedThruLUT , 
         \core.aes_big_boi.w[2][23].sig_457.FeedThruLUT , 
         \core.aes_big_boi.w[2][22] , \core.aes_big_boi.w[2][23] , 
         \core.aes_big_boi.oldw[2][23] , \core.aes_big_boi.oldw[2][22] , 
         \core.aes_big_boi.w[2][20].sig_460.FeedThruLUT , 
         \core.aes_big_boi.w[2][21].sig_459.FeedThruLUT , 
         \core.aes_big_boi.w[2][20] , \core.aes_big_boi.w[2][21] , 
         \core.aes_big_boi.oldw[2][21] , \core.aes_big_boi.oldw[2][20] , 
         \core.aes_big_boi.w[2][18].sig_462.FeedThruLUT , 
         \core.aes_big_boi.w[2][19].sig_461.FeedThruLUT , 
         \core.aes_big_boi.w[2][18] , \core.aes_big_boi.w[2][19] , 
         \core.aes_big_boi.oldw[2][19] , \core.aes_big_boi.oldw[2][18] , 
         \core.aes_big_boi.w[2][16].sig_464.FeedThruLUT , 
         \core.aes_big_boi.w[2][17].sig_463.FeedThruLUT , 
         \core.aes_big_boi.w[2][16] , \core.aes_big_boi.w[2][17] , 
         \core.aes_big_boi.oldw[2][17] , \core.aes_big_boi.oldw[2][16] , 
         \core.aes_big_boi.w[2][14].sig_466.FeedThruLUT , 
         \core.aes_big_boi.w[2][15].sig_465.FeedThruLUT , 
         \core.aes_big_boi.w[2][14] , \core.aes_big_boi.w[2][15] , 
         \core.aes_big_boi.oldw[2][15] , \core.aes_big_boi.oldw[2][14] , 
         \core.aes_big_boi.w[2][12].sig_468.FeedThruLUT , 
         \core.aes_big_boi.w[2][13].sig_467.FeedThruLUT , 
         \core.aes_big_boi.w[2][12] , \core.aes_big_boi.w[2][13] , 
         \core.aes_big_boi.oldw[2][13] , \core.aes_big_boi.oldw[2][12] , 
         \core.aes_big_boi.w[2][10].sig_470.FeedThruLUT , 
         \core.aes_big_boi.w[2][11].sig_469.FeedThruLUT , 
         \core.aes_big_boi.w[2][10] , \core.aes_big_boi.w[2][11] , 
         \core.aes_big_boi.oldw[2][11] , \core.aes_big_boi.oldw[2][10] , 
         \core.aes_big_boi.w[2][8].sig_472.FeedThruLUT , 
         \core.aes_big_boi.w[2][9].sig_471.FeedThruLUT , 
         \core.aes_big_boi.w[2][8] , \core.aes_big_boi.w[2][9] , 
         \core.aes_big_boi.oldw[2][9] , \core.aes_big_boi.oldw[2][8] , 
         \core.aes_big_boi.w[2][6].sig_474.FeedThruLUT , 
         \core.aes_big_boi.w[2][7].sig_473.FeedThruLUT , 
         \core.aes_big_boi.w[2][6] , \core.aes_big_boi.w[2][7] , 
         \core.aes_big_boi.oldw[2][7] , \core.aes_big_boi.oldw[2][6] , 
         \core.aes_big_boi.w[2][4].sig_476.FeedThruLUT , 
         \core.aes_big_boi.w[2][5].sig_475.FeedThruLUT , 
         \core.aes_big_boi.w[2][4] , \core.aes_big_boi.w[2][5] , 
         \core.aes_big_boi.oldw[2][5] , \core.aes_big_boi.oldw[2][4] , 
         \core.aes_big_boi.w[2][2].sig_478.FeedThruLUT , 
         \core.aes_big_boi.w[2][3].sig_477.FeedThruLUT , 
         \core.aes_big_boi.w[2][2] , \core.aes_big_boi.w[2][3] , 
         \core.aes_big_boi.oldw[2][3] , \core.aes_big_boi.oldw[2][2] , 
         \core.aes_big_boi.w[2][0].sig_480.FeedThruLUT , 
         \core.aes_big_boi.w[2][1].sig_479.FeedThruLUT , 
         \core.aes_big_boi.w[2][0] , \core.aes_big_boi.w[2][1] , 
         \core.aes_big_boi.oldw[2][1] , \core.aes_big_boi.oldw[2][0] , 
         \core.aes_big_boi.w[3][30].sig_482.FeedThruLUT , 
         \core.aes_big_boi.w[3][31].sig_481.FeedThruLUT , 
         \core.aes_big_boi.w[3][30] , \core.aes_big_boi.w[3][31] , 
         \core.aes_big_boi.oldw[3][31] , \core.aes_big_boi.oldw[3][30] , 
         \core.aes_big_boi.w[3][28].sig_484.FeedThruLUT , 
         \core.aes_big_boi.w[3][29].sig_483.FeedThruLUT , 
         \core.aes_big_boi.w[3][28] , \core.aes_big_boi.w[3][29] , 
         \core.aes_big_boi.oldw[3][29] , \core.aes_big_boi.oldw[3][28] , 
         \core.aes_big_boi.w[3][26].sig_486.FeedThruLUT , 
         \core.aes_big_boi.w[3][27].sig_485.FeedThruLUT , 
         \core.aes_big_boi.w[3][26] , \core.aes_big_boi.w[3][27] , 
         \core.aes_big_boi.oldw[3][27] , \core.aes_big_boi.oldw[3][26] , 
         \core.aes_big_boi.w[3][24].sig_488.FeedThruLUT , 
         \core.aes_big_boi.w[3][25].sig_487.FeedThruLUT , 
         \core.aes_big_boi.w[3][24] , \core.aes_big_boi.w[3][25] , 
         \core.aes_big_boi.oldw[3][25] , \core.aes_big_boi.oldw[3][24] , 
         \core.aes_big_boi.w[3][22].sig_490.FeedThruLUT , 
         \core.aes_big_boi.w[3][23].sig_489.FeedThruLUT , 
         \core.aes_big_boi.w[3][22] , \core.aes_big_boi.w[3][23] , 
         \core.aes_big_boi.oldw[3][23] , \core.aes_big_boi.oldw[3][22] , 
         \core.aes_big_boi.w[3][20].sig_492.FeedThruLUT , 
         \core.aes_big_boi.w[3][21].sig_491.FeedThruLUT , 
         \core.aes_big_boi.w[3][20] , \core.aes_big_boi.w[3][21] , 
         \core.aes_big_boi.oldw[3][21] , \core.aes_big_boi.oldw[3][20] , 
         \core.aes_big_boi.w[3][18].sig_494.FeedThruLUT , 
         \core.aes_big_boi.w[3][19].sig_493.FeedThruLUT , 
         \core.aes_big_boi.w[3][18] , \core.aes_big_boi.w[3][19] , 
         \core.aes_big_boi.oldw[3][19] , \core.aes_big_boi.oldw[3][18] , 
         \core.aes_big_boi.w[3][16].sig_496.FeedThruLUT , 
         \core.aes_big_boi.w[3][17].sig_495.FeedThruLUT , 
         \core.aes_big_boi.w[3][16] , \core.aes_big_boi.w[3][17] , 
         \core.aes_big_boi.oldw[3][17] , \core.aes_big_boi.oldw[3][16] , 
         \core.aes_big_boi.w[3][14].sig_498.FeedThruLUT , 
         \core.aes_big_boi.w[3][15].sig_497.FeedThruLUT , 
         \core.aes_big_boi.w[3][14] , \core.aes_big_boi.w[3][15] , 
         \core.aes_big_boi.oldw[3][15] , \core.aes_big_boi.oldw[3][14] , 
         \core.aes_big_boi.w[3][12].sig_500.FeedThruLUT , 
         \core.aes_big_boi.w[3][13].sig_499.FeedThruLUT , 
         \core.aes_big_boi.w[3][12] , \core.aes_big_boi.w[3][13] , 
         \core.aes_big_boi.oldw[3][13] , \core.aes_big_boi.oldw[3][12] , 
         \core.aes_big_boi.w[3][10].sig_502.FeedThruLUT , 
         \core.aes_big_boi.w[3][11].sig_501.FeedThruLUT , 
         \core.aes_big_boi.w[3][10] , \core.aes_big_boi.w[3][11] , 
         \core.aes_big_boi.oldw[3][11] , \core.aes_big_boi.oldw[3][10] , 
         \core.aes_big_boi.w[3][8].sig_504.FeedThruLUT , 
         \core.aes_big_boi.w[3][9].sig_503.FeedThruLUT , 
         \core.aes_big_boi.w[3][8] , \core.aes_big_boi.w[3][9] , 
         \core.aes_big_boi.oldw[3][9] , \core.aes_big_boi.oldw[3][8] , 
         \core.aes_big_boi.w[3][6].sig_506.FeedThruLUT , 
         \core.aes_big_boi.w[3][7].sig_505.FeedThruLUT , 
         \core.aes_big_boi.w[3][6] , \core.aes_big_boi.w[3][7] , 
         \core.aes_big_boi.oldw[3][7] , \core.aes_big_boi.oldw[3][6] , 
         \core.aes_big_boi.w[3][4].sig_508.FeedThruLUT , 
         \core.aes_big_boi.w[3][5].sig_507.FeedThruLUT , 
         \core.aes_big_boi.w[3][4] , \core.aes_big_boi.w[3][5] , 
         \core.aes_big_boi.oldw[3][5] , \core.aes_big_boi.oldw[3][4] , 
         \core.aes_big_boi.w[3][2].sig_510.FeedThruLUT , 
         \core.aes_big_boi.w[3][3].sig_509.FeedThruLUT , 
         \core.aes_big_boi.w[3][2] , \core.aes_big_boi.w[3][3] , 
         \core.aes_big_boi.oldw[3][3] , \core.aes_big_boi.oldw[3][2] , 
         \core.aes_big_boi.w_0__30__N_784 , \core.aes_big_boi.w_0__31__N_782 , 
         \core.aes_big_boi.n3068 , \core.aes_big_boi.n9061 , 
         \core.aes_big_boi.n9065 , \core.aes_big_boi.w_0__0__N_845 , 
         \core.aes_big_boi.w_0__28__N_788 , \core.aes_big_boi.w_0__29__N_786 , 
         \core.aes_big_boi.n708[4] , \core.aes_big_boi.n4_adj_1688 , 
         \core.aes_big_boi.n6832 , \core.aes_big_boi.n4_adj_1691 , 
         \core.aes_big_boi.w_0__26__N_792 , \core.aes_big_boi.w_0__27__N_790 , 
         \core.aes_big_boi.n8039 , \core.aes_big_boi.n4_adj_1683 , 
         \core.aes_big_boi.n8041 , \core.aes_big_boi.n4_adj_1686 , 
         \core.aes_big_boi.w_0__24__N_796 , \core.aes_big_boi.w_0__25__N_794 , 
         \core.aes_big_boi.n8289 , \core.aes_big_boi.n4_adj_1678 , 
         \core.aes_big_boi.n6823 , \core.aes_big_boi.n4_adj_1681 , 
         \core.aes_big_boi.w_0__22__N_800 , \core.aes_big_boi.w_0__23__N_798 , 
         \core.aes_big_boi.w_0__20__N_804 , \core.aes_big_boi.w_0__21__N_802 , 
         \core.aes_big_boi.w_0__18__N_808 , \core.aes_big_boi.w_0__19__N_806 , 
         \core.aes_big_boi.w_0__16__N_812 , \core.aes_big_boi.w_0__17__N_810 , 
         \core.aes_big_boi.w_0__14__N_816 , \core.aes_big_boi.w_0__15__N_814 , 
         \core.aes_big_boi.w_0__12__N_820 , \core.aes_big_boi.w_0__13__N_818 , 
         \core.aes_big_boi.w_0__10__N_824 , \core.aes_big_boi.w_0__11__N_822 , 
         \core.aes_big_boi.w_0__8__N_828 , \core.aes_big_boi.w_0__9__N_826 , 
         \core.aes_big_boi.w_0__6__N_832 , \core.aes_big_boi.w_0__7__N_830 , 
         \core.aes_big_boi.w_0__4__N_836 , \core.aes_big_boi.w_0__5__N_834 , 
         \core.aes_big_boi.w_0__2__N_840 , \core.aes_big_boi.w_0__3__N_838 , 
         \core.aes_big_boi.w_0__0__N_844 , \core.aes_big_boi.w_0__1__N_842 , 
         \core.aes_big_boi.w_1__30__N_848 , \core.aes_big_boi.w_1__31__N_846 , 
         \core.aes_big_boi.n3066 , \core.aes_big_boi.w_1__0__N_909 , 
         \core.aes_big_boi.w_1__28__N_852 , \core.aes_big_boi.w_1__29__N_850 , 
         \core.aes_big_boi.w_1__26__N_856 , \core.aes_big_boi.w_1__27__N_854 , 
         \core.aes_big_boi.w_1__24__N_860 , \core.aes_big_boi.w_1__25__N_858 , 
         \core.aes_big_boi.w_1__22__N_864 , \core.aes_big_boi.w_1__23__N_862 , 
         \core.aes_big_boi.w_1__20__N_868 , \core.aes_big_boi.w_1__21__N_866 , 
         \core.aes_big_boi.w_1__18__N_872 , \core.aes_big_boi.w_1__19__N_870 , 
         \core.aes_big_boi.w_1__17__N_874 , \core.aes_big_boi.w_1__17__N_875 , 
         \core.aes_big_boi.w_1__16__N_876 , \core.aes_big_boi.w_1__14__N_880 , 
         \core.aes_big_boi.w_1__15__N_878 , \core.aes_big_boi.w_1__12__N_884 , 
         \core.aes_big_boi.w_1__13__N_882 , \core.aes_big_boi.w_1__10__N_888 , 
         \core.aes_big_boi.w_1__11__N_886 , \core.aes_big_boi.w_1__8__N_892 , 
         \core.aes_big_boi.w_1__9__N_890 , \core.aes_big_boi.w_1__6__N_896 , 
         \core.aes_big_boi.w_1__7__N_894 , \core.aes_big_boi.w_1__4__N_900 , 
         \core.aes_big_boi.w_1__5__N_898 , \core.aes_big_boi.w_1__2__N_904 , 
         \core.aes_big_boi.w_1__3__N_902 , \core.aes_big_boi.w_1__0__N_908 , 
         \core.aes_big_boi.w_1__1__N_906 , \core.aes_big_boi.w_2__30__N_912 , 
         \core.aes_big_boi.w_2__31__N_910 , \core.aes_big_boi.w_2__0__N_973 , 
         \core.aes_big_boi.w_2__28__N_916 , \core.aes_big_boi.w_2__29__N_914 , 
         \core.aes_big_boi.w_2__26__N_920 , \core.aes_big_boi.w_2__27__N_918 , 
         \core.aes_big_boi.w_2__24__N_924 , \core.aes_big_boi.w_2__25__N_922 , 
         \core.aes_big_boi.w_2__22__N_928 , \core.aes_big_boi.w_2__23__N_926 , 
         \core.aes_big_boi.w_2__20__N_932 , \core.aes_big_boi.w_2__21__N_930 , 
         \core.aes_big_boi.w_2__18__N_936 , \core.aes_big_boi.w_2__19__N_934 , 
         \core.aes_big_boi.w_2__16__N_940 , \core.aes_big_boi.w_2__17__N_938 , 
         \core.aes_big_boi.w_2__14__N_944 , \core.aes_big_boi.w_2__15__N_942 , 
         \core.aes_big_boi.w_2__12__N_948 , \core.aes_big_boi.w_2__13__N_946 , 
         \core.aes_big_boi.w_2__10__N_952 , \core.aes_big_boi.w_2__11__N_950 , 
         \core.aes_big_boi.w_2__8__N_956 , \core.aes_big_boi.w_2__9__N_954 , 
         \core.aes_big_boi.w_2__6__N_960 , \core.aes_big_boi.w_2__7__N_958 , 
         \core.aes_big_boi.w_2__4__N_964 , \core.aes_big_boi.w_2__5__N_962 , 
         \core.aes_big_boi.w_2__2__N_968 , \core.aes_big_boi.w_2__3__N_966 , 
         \core.aes_big_boi.w_2__0__N_972 , \core.aes_big_boi.w_2__1__N_970 , 
         \core.aes_big_boi.w_3__30__N_976 , \core.aes_big_boi.w_3__31__N_974 , 
         \core.aes_big_boi.state[0] , \core.aes_big_boi.n4974 , 
         \core.aes_big_boi.n4969 , \core.aes_big_boi.w_3__0__N_1037 , 
         \core.aes_big_boi.w_3__28__N_980 , \core.aes_big_boi.w_3__29__N_978 , 
         \core.aes_big_boi.n4984 , \core.aes_big_boi.n4979 , 
         \core.aes_big_boi.w_3__26__N_984 , \core.aes_big_boi.w_3__27__N_982 , 
         \core.aes_big_boi.n4994 , \core.aes_big_boi.n4989 , 
         \core.aes_big_boi.w_3__24__N_988 , \core.aes_big_boi.w_3__25__N_986 , 
         \core.aes_big_boi.n5004 , \core.aes_big_boi.n4999 , 
         \core.aes_big_boi.w_3__22__N_992 , \core.aes_big_boi.w_3__23__N_990 , 
         \core.aes_big_boi.n5014 , \core.aes_big_boi.n5009 , 
         \core.aes_big_boi.w_3__20__N_996 , \core.aes_big_boi.w_3__21__N_994 , 
         \core.aes_big_boi.n5024 , \core.aes_big_boi.n5019 , 
         \core.aes_big_boi.w_3__18__N_1000 , \core.aes_big_boi.w_3__19__N_998 , 
         \core.aes_big_boi.n5034 , \core.aes_big_boi.n5029 , 
         \core.aes_big_boi.w_3__16__N_1004 , 
         \core.aes_big_boi.w_3__17__N_1002 , \core.aes_big_boi.n5044 , 
         \core.aes_big_boi.n5039 , \core.aes_big_boi.w_3__14__N_1008 , 
         \core.aes_big_boi.w_3__15__N_1006 , \core.aes_big_boi.n5054 , 
         \core.aes_big_boi.n5049 , \core.aes_big_boi.w_3__12__N_1012 , 
         \core.aes_big_boi.w_3__13__N_1010 , \core.aes_big_boi.n5064 , 
         \core.aes_big_boi.n5059 , \core.aes_big_boi.w_3__10__N_1016 , 
         \core.aes_big_boi.w_3__11__N_1014 , \core.aes_big_boi.n5074 , 
         \core.aes_big_boi.n5069 , \core.aes_big_boi.w_3__8__N_1020 , 
         \core.aes_big_boi.w_3__9__N_1018 , \core.aes_big_boi.n5084 , 
         \core.aes_big_boi.n5079 , \core.aes_big_boi.w_3__6__N_1024 , 
         \core.aes_big_boi.w_3__7__N_1022 , \core.aes_big_boi.n5094 , 
         \core.aes_big_boi.n5089 , \core.aes_big_boi.w_3__4__N_1028 , 
         \core.aes_big_boi.w_3__5__N_1026 , \core.aes_big_boi.n5104 , 
         \core.aes_big_boi.n5099 , \core.aes_big_boi.w_3__2__N_1032 , 
         \core.aes_big_boi.w_3__3__N_1030 , \core.aes_big_boi.n5114 , 
         \core.aes_big_boi.n5109 , \core.aes_big_boi.w_3__0__N_1036 , 
         \core.aes_big_boi.w_3__1__N_1034 , \core.aes_big_boi.n4762 , 
         \core.aes_big_boi.n5119 , \core.aes_big_boi.round_3__N_770[2] , 
         \core.aes_big_boi.round_3__N_770[3] , \core.aes_big_boi.round[2] , 
         \core.aes_big_boi.round[1] , \core.aes_big_boi.round[0] , 
         \core.aes_big_boi.round[3] , \core.aes_big_boi.round_0__N_780 , 
         \core.aes_big_boi.round_0__N_781 , 
         \core.aes_big_boi.round_0__N_779[0] , 
         \core.aes_big_boi.round_1__N_776 , 
         \core.aes_big_boi.sub.sbox_outputs[0][6].sig_513.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[0][7].sig_512.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[0][6] , 
         \core.aes_big_boi.sub.sbox_outputs[0][7] , 
         \core.aes_big_boi.subtemp[31] , \core.aes_big_boi.subtemp[30] , 
         \core.aes_big_boi.sub.sbox_outputs[0][4].sig_515.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[0][5].sig_514.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[0][4] , 
         \core.aes_big_boi.sub.sbox_outputs[0][5] , 
         \core.aes_big_boi.subtemp[29] , \core.aes_big_boi.subtemp[28] , 
         \core.aes_big_boi.sub.sbox_outputs[0][2].sig_517.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[0][3].sig_516.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[0][2] , 
         \core.aes_big_boi.sub.sbox_outputs[0][3] , 
         \core.aes_big_boi.subtemp[27] , \core.aes_big_boi.subtemp[26] , 
         \core.aes_big_boi.sub.sbox_outputs[0][0].sig_519.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[0][1].sig_518.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[0][0] , 
         \core.aes_big_boi.sub.sbox_outputs[0][1] , 
         \core.aes_big_boi.subtemp[25] , \core.aes_big_boi.subtemp[24] , 
         \core.aes_big_boi.sub.sbox_outputs[1][6].sig_521.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[1][7].sig_520.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[1][6] , 
         \core.aes_big_boi.sub.sbox_outputs[1][7] , 
         \core.aes_big_boi.subtemp[23] , \core.aes_big_boi.subtemp[22] , 
         \core.aes_big_boi.sub.sbox_outputs[1][4].sig_523.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[1][5].sig_522.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[1][4] , 
         \core.aes_big_boi.sub.sbox_outputs[1][5] , 
         \core.aes_big_boi.subtemp[21] , \core.aes_big_boi.subtemp[20] , 
         \core.aes_big_boi.sub.sbox_outputs[1][2].sig_525.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[1][3].sig_524.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[1][2] , 
         \core.aes_big_boi.sub.sbox_outputs[1][3] , 
         \core.aes_big_boi.subtemp[19] , \core.aes_big_boi.subtemp[18] , 
         \core.aes_big_boi.sub.sbox_outputs[1][0].sig_527.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[1][1].sig_526.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[1][0] , 
         \core.aes_big_boi.sub.sbox_outputs[1][1] , 
         \core.aes_big_boi.subtemp[17] , \core.aes_big_boi.subtemp[16] , 
         \core.aes_big_boi.sub.sbox_outputs[2][6].sig_529.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[2][7].sig_528.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[2][6] , 
         \core.aes_big_boi.sub.sbox_outputs[2][7] , 
         \core.aes_big_boi.subtemp[15] , \core.aes_big_boi.subtemp[14] , 
         \core.aes_big_boi.sub.sbox_outputs[2][4].sig_531.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[2][5].sig_530.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[2][4] , 
         \core.aes_big_boi.sub.sbox_outputs[2][5] , 
         \core.aes_big_boi.subtemp[13] , \core.aes_big_boi.subtemp[12] , 
         \core.aes_big_boi.sub.sbox_outputs[2][2].sig_533.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[2][3].sig_532.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[2][2] , 
         \core.aes_big_boi.sub.sbox_outputs[2][3] , 
         \core.aes_big_boi.subtemp[11] , \core.aes_big_boi.subtemp[10] , 
         \core.aes_big_boi.sub.sbox_outputs[2][0].sig_535.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[2][1].sig_534.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[2][0] , 
         \core.aes_big_boi.sub.sbox_outputs[2][1] , 
         \core.aes_big_boi.subtemp[9] , \core.aes_big_boi.subtemp[8] , 
         \core.aes_big_boi.sub.sbox_outputs[3][6].sig_537.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[3][7].sig_536.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[3][6] , 
         \core.aes_big_boi.sub.sbox_outputs[3][7] , 
         \core.aes_big_boi.subtemp[7] , \core.aes_big_boi.subtemp[6] , 
         \core.aes_big_boi.sub.sbox_outputs[3][4].sig_539.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[3][5].sig_538.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[3][4] , 
         \core.aes_big_boi.sub.sbox_outputs[3][5] , 
         \core.aes_big_boi.subtemp[5] , \core.aes_big_boi.subtemp[4] , 
         \core.aes_big_boi.sub.sbox_outputs[3][2].sig_541.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[3][3].sig_540.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[3][2] , 
         \core.aes_big_boi.sub.sbox_outputs[3][3] , 
         \core.aes_big_boi.subtemp[3] , \core.aes_big_boi.subtemp[2] , 
         \core.aes_big_boi.sub.sbox_outputs[3][0].sig_543.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[3][1].sig_542.FeedThruLUT , 
         \core.aes_big_boi.sub.sbox_outputs[3][0] , 
         \core.aes_big_boi.sub.sbox_outputs[3][1] , 
         \core.aes_big_boi.subtemp[1] , \core.aes_big_boi.subtemp[0] , 
         \core.aes_big_boi.sb.sbox_outputs[15][6].sig_545.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[15][7].sig_544.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[15][6] , 
         \core.aes_big_boi.sb.sbox_outputs[15][7] , 
         \core.aes_big_boi.tempSB[127] , \core.aes_big_boi.tempSB[126] , 
         \core.aes_big_boi.sb.sbox_outputs[15][4].sig_547.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[15][5].sig_546.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[15][4] , 
         \core.aes_big_boi.sb.sbox_outputs[15][5] , 
         \core.aes_big_boi.tempSB[125] , \core.aes_big_boi.tempSB[124] , 
         \core.aes_big_boi.sb.sbox_outputs[15][2].sig_549.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[15][3].sig_548.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[15][2] , 
         \core.aes_big_boi.sb.sbox_outputs[15][3] , 
         \core.aes_big_boi.tempSB[123] , \core.aes_big_boi.tempSB[122] , 
         \core.aes_big_boi.sb.sbox_outputs[15][0].sig_551.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[15][1].sig_550.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[15][0] , 
         \core.aes_big_boi.sb.sbox_outputs[15][1] , 
         \core.aes_big_boi.tempSB[121] , \core.aes_big_boi.tempSB[120] , 
         \core.aes_big_boi.sb.sbox_outputs[14][6].sig_553.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[14][7].sig_552.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[14][6] , 
         \core.aes_big_boi.sb.sbox_outputs[14][7] , 
         \core.aes_big_boi.tempSB[119] , \core.aes_big_boi.tempSB[118] , 
         \core.aes_big_boi.sb.sbox_outputs[14][4].sig_555.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[14][5].sig_554.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[14][4] , 
         \core.aes_big_boi.sb.sbox_outputs[14][5] , 
         \core.aes_big_boi.tempSB[117] , \core.aes_big_boi.tempSB[116] , 
         \core.aes_big_boi.sb.sbox_outputs[14][2].sig_557.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[14][3].sig_556.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[14][2] , 
         \core.aes_big_boi.sb.sbox_outputs[14][3] , 
         \core.aes_big_boi.tempSB[115] , \core.aes_big_boi.tempSB[114] , 
         \core.aes_big_boi.sb.sbox_outputs[14][0].sig_559.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[14][1].sig_558.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[14][0] , 
         \core.aes_big_boi.sb.sbox_outputs[14][1] , 
         \core.aes_big_boi.tempSB[113] , \core.aes_big_boi.tempSB[112] , 
         \core.aes_big_boi.sb.sbox_outputs[13][6].sig_561.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[13][7].sig_560.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[13][6] , 
         \core.aes_big_boi.sb.sbox_outputs[13][7] , 
         \core.aes_big_boi.tempSB[111] , \core.aes_big_boi.tempSB[110] , 
         \core.aes_big_boi.sb.sbox_outputs[13][4].sig_563.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[13][5].sig_562.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[13][4] , 
         \core.aes_big_boi.sb.sbox_outputs[13][5] , 
         \core.aes_big_boi.tempSB[109] , \core.aes_big_boi.tempSB[108] , 
         \core.aes_big_boi.sb.sbox_outputs[13][2].sig_565.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[13][3].sig_564.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[13][2] , 
         \core.aes_big_boi.sb.sbox_outputs[13][3] , 
         \core.aes_big_boi.tempSB[107] , \core.aes_big_boi.tempSB[106] , 
         \core.aes_big_boi.sb.sbox_outputs[13][0].sig_567.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[13][1].sig_566.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[13][0] , 
         \core.aes_big_boi.sb.sbox_outputs[13][1] , 
         \core.aes_big_boi.tempSB[105] , \core.aes_big_boi.tempSB[104] , 
         \core.aes_big_boi.sb.sbox_outputs[12][6].sig_569.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[12][7].sig_568.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[12][6] , 
         \core.aes_big_boi.sb.sbox_outputs[12][7] , 
         \core.aes_big_boi.tempSB[103] , \core.aes_big_boi.tempSB[102] , 
         \core.aes_big_boi.sb.sbox_outputs[12][4].sig_571.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[12][5].sig_570.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[12][4] , 
         \core.aes_big_boi.sb.sbox_outputs[12][5] , 
         \core.aes_big_boi.tempSB[101] , \core.aes_big_boi.tempSB[100] , 
         \core.aes_big_boi.sb.sbox_outputs[12][2].sig_573.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[12][3].sig_572.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[12][2] , 
         \core.aes_big_boi.sb.sbox_outputs[12][3] , 
         \core.aes_big_boi.tempSB[99] , \core.aes_big_boi.tempSB[98] , 
         \core.aes_big_boi.sb.sbox_outputs[12][0].sig_575.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[12][1].sig_574.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[12][0] , 
         \core.aes_big_boi.sb.sbox_outputs[12][1] , 
         \core.aes_big_boi.tempSB[97] , \core.aes_big_boi.tempSB[96] , 
         \core.aes_big_boi.sb.sbox_outputs[11][6].sig_577.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[11][7].sig_576.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[11][6] , 
         \core.aes_big_boi.sb.sbox_outputs[11][7] , 
         \core.aes_big_boi.tempSB[95] , \core.aes_big_boi.tempSB[94] , 
         \core.aes_big_boi.sb.sbox_outputs[11][4].sig_579.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[11][5].sig_578.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[11][4] , 
         \core.aes_big_boi.sb.sbox_outputs[11][5] , 
         \core.aes_big_boi.tempSB[93] , \core.aes_big_boi.tempSB[92] , 
         \core.aes_big_boi.sb.sbox_outputs[11][2].sig_581.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[11][3].sig_580.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[11][2] , 
         \core.aes_big_boi.sb.sbox_outputs[11][3] , 
         \core.aes_big_boi.tempSB[91] , \core.aes_big_boi.tempSB[90] , 
         \core.aes_big_boi.sb.sbox_outputs[11][0].sig_583.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[11][1].sig_582.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[11][0] , 
         \core.aes_big_boi.sb.sbox_outputs[11][1] , 
         \core.aes_big_boi.tempSB[89] , \core.aes_big_boi.tempSB[88] , 
         \core.aes_big_boi.sb.sbox_outputs[10][6].sig_585.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[10][7].sig_584.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[10][6] , 
         \core.aes_big_boi.sb.sbox_outputs[10][7] , 
         \core.aes_big_boi.tempSB[87] , \core.aes_big_boi.tempSB[86] , 
         \core.aes_big_boi.sb.sbox_outputs[10][4].sig_587.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[10][5].sig_586.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[10][4] , 
         \core.aes_big_boi.sb.sbox_outputs[10][5] , 
         \core.aes_big_boi.tempSB[85] , \core.aes_big_boi.tempSB[84] , 
         \core.aes_big_boi.sb.sbox_outputs[10][2].sig_589.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[10][3].sig_588.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[10][2] , 
         \core.aes_big_boi.sb.sbox_outputs[10][3] , 
         \core.aes_big_boi.tempSB[83] , \core.aes_big_boi.tempSB[82] , 
         \core.aes_big_boi.sb.sbox_outputs[10][0].sig_591.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[10][1].sig_590.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[10][0] , 
         \core.aes_big_boi.sb.sbox_outputs[10][1] , 
         \core.aes_big_boi.tempSB[81] , \core.aes_big_boi.tempSB[80] , 
         \core.aes_big_boi.sb.sbox_outputs[9][6].sig_593.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[9][7].sig_592.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[9][6] , 
         \core.aes_big_boi.sb.sbox_outputs[9][7] , 
         \core.aes_big_boi.tempSB[79] , \core.aes_big_boi.tempSB[78] , 
         \core.aes_big_boi.sb.sbox_outputs[9][4].sig_595.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[9][5].sig_594.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[9][4] , 
         \core.aes_big_boi.sb.sbox_outputs[9][5] , 
         \core.aes_big_boi.tempSB[77] , \core.aes_big_boi.tempSB[76] , 
         \core.aes_big_boi.sb.sbox_outputs[9][2].sig_597.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[9][3].sig_596.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[9][2] , 
         \core.aes_big_boi.sb.sbox_outputs[9][3] , 
         \core.aes_big_boi.tempSB[75] , \core.aes_big_boi.tempSB[74] , 
         \core.aes_big_boi.sb.sbox_outputs[9][0].sig_599.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[9][1].sig_598.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[9][0] , 
         \core.aes_big_boi.sb.sbox_outputs[9][1] , 
         \core.aes_big_boi.tempSB[73] , \core.aes_big_boi.tempSB[72] , 
         \core.aes_big_boi.sb.sbox_outputs[8][6].sig_601.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[8][7].sig_600.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[8][6] , 
         \core.aes_big_boi.sb.sbox_outputs[8][7] , 
         \core.aes_big_boi.tempSB[71] , \core.aes_big_boi.tempSB[70] , 
         \core.aes_big_boi.sb.sbox_outputs[8][4].sig_603.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[8][5].sig_602.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[8][4] , 
         \core.aes_big_boi.sb.sbox_outputs[8][5] , 
         \core.aes_big_boi.tempSB[69] , \core.aes_big_boi.tempSB[68] , 
         \core.aes_big_boi.sb.sbox_outputs[8][2].sig_605.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[8][3].sig_604.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[8][2] , 
         \core.aes_big_boi.sb.sbox_outputs[8][3] , 
         \core.aes_big_boi.tempSB[67] , \core.aes_big_boi.tempSB[66] , 
         \core.aes_big_boi.sb.sbox_outputs[8][0].sig_607.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[8][1].sig_606.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[8][0] , 
         \core.aes_big_boi.sb.sbox_outputs[8][1] , 
         \core.aes_big_boi.tempSB[65] , \core.aes_big_boi.tempSB[64] , 
         \core.aes_big_boi.sb.sbox_outputs[7][6].sig_609.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[7][7].sig_608.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[7][6] , 
         \core.aes_big_boi.sb.sbox_outputs[7][7] , 
         \core.aes_big_boi.tempSB[63] , \core.aes_big_boi.tempSB[62] , 
         \core.aes_big_boi.sb.sbox_outputs[7][4].sig_611.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[7][5].sig_610.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[7][4] , 
         \core.aes_big_boi.sb.sbox_outputs[7][5] , 
         \core.aes_big_boi.tempSB[61] , \core.aes_big_boi.tempSB[60] , 
         \core.aes_big_boi.sb.sbox_outputs[7][2].sig_613.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[7][3].sig_612.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[7][2] , 
         \core.aes_big_boi.sb.sbox_outputs[7][3] , 
         \core.aes_big_boi.tempSB[59] , \core.aes_big_boi.tempSB[58] , 
         \core.aes_big_boi.sb.sbox_outputs[7][0].sig_615.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[7][1].sig_614.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[7][0] , 
         \core.aes_big_boi.sb.sbox_outputs[7][1] , 
         \core.aes_big_boi.tempSB[57] , \core.aes_big_boi.tempSB[56] , 
         \core.aes_big_boi.sb.sbox_outputs[6][6].sig_617.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[6][7].sig_616.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[6][6] , 
         \core.aes_big_boi.sb.sbox_outputs[6][7] , 
         \core.aes_big_boi.tempSB[55] , \core.aes_big_boi.tempSB[54] , 
         \core.aes_big_boi.sb.sbox_outputs[6][4].sig_619.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[6][5].sig_618.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[6][4] , 
         \core.aes_big_boi.sb.sbox_outputs[6][5] , 
         \core.aes_big_boi.tempSB[53] , \core.aes_big_boi.tempSB[52] , 
         \core.aes_big_boi.sb.sbox_outputs[6][2].sig_621.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[6][3].sig_620.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[6][2] , 
         \core.aes_big_boi.sb.sbox_outputs[6][3] , 
         \core.aes_big_boi.tempSB[51] , \core.aes_big_boi.tempSB[50] , 
         \core.aes_big_boi.sb.sbox_outputs[6][0].sig_623.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[6][1].sig_622.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[6][0] , 
         \core.aes_big_boi.sb.sbox_outputs[6][1] , 
         \core.aes_big_boi.tempSB[49] , \core.aes_big_boi.tempSB[48] , 
         \core.aes_big_boi.sb.sbox_outputs[5][6].sig_625.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[5][7].sig_624.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[5][6] , 
         \core.aes_big_boi.sb.sbox_outputs[5][7] , 
         \core.aes_big_boi.tempSB[47] , \core.aes_big_boi.tempSB[46] , 
         \core.aes_big_boi.sb.sbox_outputs[5][4].sig_627.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[5][5].sig_626.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[5][4] , 
         \core.aes_big_boi.sb.sbox_outputs[5][5] , 
         \core.aes_big_boi.tempSB[45] , \core.aes_big_boi.tempSB[44] , 
         \core.aes_big_boi.sb.sbox_outputs[5][2].sig_629.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[5][3].sig_628.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[5][2] , 
         \core.aes_big_boi.sb.sbox_outputs[5][3] , 
         \core.aes_big_boi.tempSB[43] , \core.aes_big_boi.tempSB[42] , 
         \core.aes_big_boi.sb.sbox_outputs[5][0].sig_631.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[5][1].sig_630.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[5][0] , 
         \core.aes_big_boi.sb.sbox_outputs[5][1] , 
         \core.aes_big_boi.tempSB[41] , \core.aes_big_boi.tempSB[40] , 
         \core.aes_big_boi.sb.sbox_outputs[4][6].sig_633.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[4][7].sig_632.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[4][6] , 
         \core.aes_big_boi.sb.sbox_outputs[4][7] , 
         \core.aes_big_boi.tempSB[39] , \core.aes_big_boi.tempSB[38] , 
         \core.aes_big_boi.sb.sbox_outputs[4][4].sig_635.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[4][5].sig_634.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[4][4] , 
         \core.aes_big_boi.sb.sbox_outputs[4][5] , 
         \core.aes_big_boi.tempSB[37] , \core.aes_big_boi.tempSB[36] , 
         \core.aes_big_boi.sb.sbox_outputs[4][2].sig_637.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[4][3].sig_636.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[4][2] , 
         \core.aes_big_boi.sb.sbox_outputs[4][3] , 
         \core.aes_big_boi.tempSB[35] , \core.aes_big_boi.tempSB[34] , 
         \core.aes_big_boi.sb.sbox_outputs[4][0].sig_639.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[4][1].sig_638.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[4][0] , 
         \core.aes_big_boi.sb.sbox_outputs[4][1] , 
         \core.aes_big_boi.tempSB[33] , \core.aes_big_boi.tempSB[32] , 
         \core.aes_big_boi.sb.sbox_outputs[3][6].sig_641.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[3][7].sig_640.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[3][6] , 
         \core.aes_big_boi.sb.sbox_outputs[3][7] , 
         \core.aes_big_boi.tempSB[31] , \core.aes_big_boi.tempSB[30] , 
         \core.aes_big_boi.sb.sbox_outputs[3][4].sig_643.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[3][5].sig_642.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[3][4] , 
         \core.aes_big_boi.sb.sbox_outputs[3][5] , 
         \core.aes_big_boi.tempSB[29] , \core.aes_big_boi.tempSB[28] , 
         \core.aes_big_boi.sb.sbox_outputs[3][2].sig_645.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[3][3].sig_644.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[3][2] , 
         \core.aes_big_boi.sb.sbox_outputs[3][3] , 
         \core.aes_big_boi.tempSB[27] , \core.aes_big_boi.tempSB[26] , 
         \core.aes_big_boi.sb.sbox_outputs[3][0].sig_647.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[3][1].sig_646.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[3][0] , 
         \core.aes_big_boi.sb.sbox_outputs[3][1] , 
         \core.aes_big_boi.tempSB[25] , \core.aes_big_boi.tempSB[24] , 
         \core.aes_big_boi.sb.sbox_outputs[2][6].sig_649.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[2][7].sig_648.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[2][6] , 
         \core.aes_big_boi.sb.sbox_outputs[2][7] , 
         \core.aes_big_boi.tempSB[23] , \core.aes_big_boi.tempSB[22] , 
         \core.aes_big_boi.sb.sbox_outputs[2][4].sig_651.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[2][5].sig_650.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[2][4] , 
         \core.aes_big_boi.sb.sbox_outputs[2][5] , 
         \core.aes_big_boi.tempSB[21] , \core.aes_big_boi.tempSB[20] , 
         \core.aes_big_boi.sb.sbox_outputs[2][2].sig_653.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[2][3].sig_652.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[2][2] , 
         \core.aes_big_boi.sb.sbox_outputs[2][3] , 
         \core.aes_big_boi.tempSB[19] , \core.aes_big_boi.tempSB[18] , 
         \core.aes_big_boi.sb.sbox_outputs[2][0].sig_655.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[2][1].sig_654.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[2][0] , 
         \core.aes_big_boi.sb.sbox_outputs[2][1] , 
         \core.aes_big_boi.tempSB[17] , \core.aes_big_boi.tempSB[16] , 
         \core.aes_big_boi.sb.sbox_outputs[1][6].sig_657.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[1][7].sig_656.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[1][6] , 
         \core.aes_big_boi.sb.sbox_outputs[1][7] , 
         \core.aes_big_boi.tempSB[15] , \core.aes_big_boi.tempSB[14] , 
         \core.aes_big_boi.sb.sbox_outputs[1][4].sig_659.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[1][5].sig_658.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[1][4] , 
         \core.aes_big_boi.sb.sbox_outputs[1][5] , 
         \core.aes_big_boi.tempSB[13] , \core.aes_big_boi.tempSB[12] , 
         \core.aes_big_boi.sb.sbox_outputs[1][2].sig_661.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[1][3].sig_660.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[1][2] , 
         \core.aes_big_boi.sb.sbox_outputs[1][3] , 
         \core.aes_big_boi.tempSB[11] , \core.aes_big_boi.tempSB[10] , 
         \core.aes_big_boi.sb.sbox_outputs[1][0].sig_663.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[1][1].sig_662.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[1][0] , 
         \core.aes_big_boi.sb.sbox_outputs[1][1] , 
         \core.aes_big_boi.tempSB[9] , \core.aes_big_boi.tempSB[8] , 
         \core.aes_big_boi.sb.sbox_outputs[0][6].sig_665.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[0][7].sig_664.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[0][6] , 
         \core.aes_big_boi.sb.sbox_outputs[0][7] , 
         \core.aes_big_boi.tempSB[7] , \core.aes_big_boi.tempSB[6] , 
         \core.aes_big_boi.sb.sbox_outputs[0][4].sig_667.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[0][5].sig_666.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[0][4] , 
         \core.aes_big_boi.sb.sbox_outputs[0][5] , 
         \core.aes_big_boi.tempSB[5] , \core.aes_big_boi.tempSB[4] , 
         \core.aes_big_boi.sb.sbox_outputs[0][2].sig_669.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[0][3].sig_668.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[0][2] , 
         \core.aes_big_boi.sb.sbox_outputs[0][3] , 
         \core.aes_big_boi.tempSB[3] , \core.aes_big_boi.tempSB[2] , 
         \core.aes_big_boi.sb.sbox_outputs[0][0].sig_671.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[0][1].sig_670.FeedThruLUT , 
         \core.aes_big_boi.sb.sbox_outputs[0][0] , 
         \core.aes_big_boi.sb.sbox_outputs[0][1] , 
         \core.aes_big_boi.tempSB[1] , \core.aes_big_boi.tempSB[0] , 
         \plaintext[0].sig_928.FeedThruLUT , \key[127].sig_673.FeedThruLUT , 
         sck_c, \spi.cyphertextcaptured_126__N_129[1] , 
         \spi.cyphertextcaptured_126__N_129[0] , \spi.wasdone , 
         \spi.cyphertextcaptured[0] , \spi.cyphertextcaptured[1] , 
         \plaintext[99].sig_676.FeedThruLUT , 
         \plaintext[100].sig_675.FeedThruLUT , 
         \plaintext[97].sig_678.FeedThruLUT , 
         \plaintext[98].sig_677.FeedThruLUT , 
         \plaintext[95].sig_680.FeedThruLUT , 
         \plaintext[96].sig_679.FeedThruLUT , 
         \plaintext[93].sig_682.FeedThruLUT , 
         \plaintext[94].sig_681.FeedThruLUT , 
         \plaintext[91].sig_684.FeedThruLUT , 
         \plaintext[92].sig_683.FeedThruLUT , 
         \plaintext[89].sig_686.FeedThruLUT , 
         \plaintext[90].sig_685.FeedThruLUT , 
         \plaintext[87].sig_841.FeedThruLUT , 
         \plaintext[88].sig_687.FeedThruLUT , \key[126].sig_688.FeedThruLUT , 
         \key[124].sig_690.FeedThruLUT , \key[125].sig_689.FeedThruLUT , 
         \key[122].sig_692.FeedThruLUT , \key[123].sig_691.FeedThruLUT , 
         \key[120].sig_694.FeedThruLUT , \key[121].sig_693.FeedThruLUT , 
         \key[118].sig_696.FeedThruLUT , \key[119].sig_695.FeedThruLUT , 
         \key[116].sig_698.FeedThruLUT , \key[117].sig_697.FeedThruLUT , 
         \key[114].sig_700.FeedThruLUT , \key[115].sig_699.FeedThruLUT , 
         \key[112].sig_702.FeedThruLUT , \key[113].sig_701.FeedThruLUT , 
         \key[110].sig_704.FeedThruLUT , \key[111].sig_703.FeedThruLUT , 
         \key[108].sig_706.FeedThruLUT , \key[109].sig_705.FeedThruLUT , 
         \key[106].sig_708.FeedThruLUT , \key[107].sig_707.FeedThruLUT , 
         \key[104].sig_710.FeedThruLUT , \key[105].sig_709.FeedThruLUT , 
         \key[102].sig_712.FeedThruLUT , \key[103].sig_711.FeedThruLUT , 
         \key[100].sig_714.FeedThruLUT , \key[101].sig_713.FeedThruLUT , 
         \key[98].sig_716.FeedThruLUT , \key[99].sig_715.FeedThruLUT , 
         \key[96].sig_718.FeedThruLUT , \key[97].sig_717.FeedThruLUT , 
         \key[94].sig_720.FeedThruLUT , \key[95].sig_719.FeedThruLUT , 
         \key[92].sig_722.FeedThruLUT , \key[93].sig_721.FeedThruLUT , 
         \key[90].sig_724.FeedThruLUT , \key[91].sig_723.FeedThruLUT , 
         \key[88].sig_726.FeedThruLUT , \key[89].sig_725.FeedThruLUT , 
         \key[86].sig_728.FeedThruLUT , \key[87].sig_727.FeedThruLUT , 
         \key[84].sig_730.FeedThruLUT , \key[85].sig_729.FeedThruLUT , 
         \key[82].sig_732.FeedThruLUT , \key[83].sig_731.FeedThruLUT , 
         \key[80].sig_734.FeedThruLUT , \key[81].sig_733.FeedThruLUT , 
         \key[78].sig_736.FeedThruLUT , \key[79].sig_735.FeedThruLUT , 
         \key[76].sig_738.FeedThruLUT , \key[77].sig_737.FeedThruLUT , 
         \key[74].sig_740.FeedThruLUT , \key[75].sig_739.FeedThruLUT , 
         \key[72].sig_742.FeedThruLUT , \key[73].sig_741.FeedThruLUT , 
         \key[70].sig_744.FeedThruLUT , \key[71].sig_743.FeedThruLUT , 
         \key[68].sig_746.FeedThruLUT , \key[69].sig_745.FeedThruLUT , 
         \key[66].sig_748.FeedThruLUT , \key[67].sig_747.FeedThruLUT , 
         \key[64].sig_750.FeedThruLUT , \key[65].sig_749.FeedThruLUT , 
         \key[62].sig_752.FeedThruLUT , \key[63].sig_751.FeedThruLUT , 
         \key[60].sig_754.FeedThruLUT , \key[61].sig_753.FeedThruLUT , 
         \key[58].sig_756.FeedThruLUT , \key[59].sig_755.FeedThruLUT , 
         \key[56].sig_758.FeedThruLUT , \key[57].sig_757.FeedThruLUT , 
         \key[54].sig_760.FeedThruLUT , \key[55].sig_759.FeedThruLUT , 
         \key[52].sig_762.FeedThruLUT , \key[53].sig_761.FeedThruLUT , 
         \key[50].sig_764.FeedThruLUT , \key[51].sig_763.FeedThruLUT , 
         \key[48].sig_766.FeedThruLUT , \key[49].sig_765.FeedThruLUT , 
         \key[46].sig_768.FeedThruLUT , \key[47].sig_767.FeedThruLUT , 
         \key[44].sig_770.FeedThruLUT , \key[45].sig_769.FeedThruLUT , 
         \key[42].sig_772.FeedThruLUT , \key[43].sig_771.FeedThruLUT , 
         \key[40].sig_774.FeedThruLUT , \key[41].sig_773.FeedThruLUT , 
         \key[38].sig_776.FeedThruLUT , \key[39].sig_775.FeedThruLUT , 
         \key[36].sig_778.FeedThruLUT , \key[37].sig_777.FeedThruLUT , 
         \key[34].sig_780.FeedThruLUT , \key[35].sig_779.FeedThruLUT , 
         \key[32].sig_782.FeedThruLUT , \key[33].sig_781.FeedThruLUT , 
         \key[30].sig_784.FeedThruLUT , \key[31].sig_783.FeedThruLUT , 
         \key[28].sig_786.FeedThruLUT , \key[29].sig_785.FeedThruLUT , 
         \key[26].sig_788.FeedThruLUT , \key[27].sig_787.FeedThruLUT , 
         \key[24].sig_790.FeedThruLUT , \key[25].sig_789.FeedThruLUT , 
         \key[22].sig_792.FeedThruLUT , \key[23].sig_791.FeedThruLUT , 
         \key[20].sig_794.FeedThruLUT , \key[21].sig_793.FeedThruLUT , 
         \key[18].sig_796.FeedThruLUT , \key[19].sig_795.FeedThruLUT , 
         \key[16].sig_798.FeedThruLUT , \key[17].sig_797.FeedThruLUT , 
         \key[14].sig_800.FeedThruLUT , \key[15].sig_799.FeedThruLUT , 
         \key[12].sig_802.FeedThruLUT , \key[13].sig_801.FeedThruLUT , 
         \key[10].sig_804.FeedThruLUT , \key[11].sig_803.FeedThruLUT , 
         \key[8].sig_806.FeedThruLUT , \key[9].sig_805.FeedThruLUT , 
         \key[6].sig_808.FeedThruLUT , \key[7].sig_807.FeedThruLUT , 
         \key[4].sig_810.FeedThruLUT , \key[5].sig_809.FeedThruLUT , 
         \key[2].sig_812.FeedThruLUT , \key[3].sig_811.FeedThruLUT , 
         \key[0].sig_814.FeedThruLUT , \key[1].sig_813.FeedThruLUT , 
         \spi.cyphertextcaptured_126__N_129[126] , 
         \spi.cyphertextcaptured[125] , \spi.cyphertextcaptured[126] , 
         \spi.cyphertextcaptured_126__N_129[124] , 
         \spi.cyphertextcaptured_126__N_129[125] , 
         \spi.cyphertextcaptured[123] , \spi.cyphertextcaptured[124] , 
         \spi.cyphertextcaptured_126__N_129[122] , 
         \spi.cyphertextcaptured_126__N_129[123] , 
         \spi.cyphertextcaptured[121] , \spi.cyphertextcaptured[122] , 
         \spi.cyphertextcaptured_126__N_129[120] , 
         \spi.cyphertextcaptured_126__N_129[121] , 
         \spi.cyphertextcaptured[119] , \spi.cyphertextcaptured[120] , 
         \spi.cyphertextcaptured_126__N_129[118] , 
         \spi.cyphertextcaptured_126__N_129[119] , 
         \spi.cyphertextcaptured[117] , \spi.cyphertextcaptured[118] , 
         \spi.cyphertextcaptured_126__N_129[116] , 
         \spi.cyphertextcaptured_126__N_129[117] , 
         \spi.cyphertextcaptured[115] , \spi.cyphertextcaptured[116] , 
         \spi.cyphertextcaptured_126__N_129[114] , 
         \spi.cyphertextcaptured_126__N_129[115] , 
         \spi.cyphertextcaptured[113] , \spi.cyphertextcaptured[114] , 
         \spi.cyphertextcaptured_126__N_129[112] , 
         \spi.cyphertextcaptured_126__N_129[113] , 
         \spi.cyphertextcaptured[111] , \spi.cyphertextcaptured[112] , 
         \spi.cyphertextcaptured_126__N_129[110] , 
         \spi.cyphertextcaptured_126__N_129[111] , 
         \spi.cyphertextcaptured[109] , \spi.cyphertextcaptured[110] , 
         \spi.cyphertextcaptured_126__N_129[108] , 
         \spi.cyphertextcaptured_126__N_129[109] , 
         \spi.cyphertextcaptured[107] , \spi.cyphertextcaptured[108] , 
         \spi.cyphertextcaptured_126__N_129[106] , 
         \spi.cyphertextcaptured_126__N_129[107] , 
         \spi.cyphertextcaptured[105] , \spi.cyphertextcaptured[106] , 
         \spi.cyphertextcaptured_126__N_129[104] , 
         \spi.cyphertextcaptured_126__N_129[105] , 
         \spi.cyphertextcaptured[103] , \spi.cyphertextcaptured[104] , 
         \spi.cyphertextcaptured_126__N_129[102] , 
         \spi.cyphertextcaptured_126__N_129[103] , 
         \spi.cyphertextcaptured[101] , \spi.cyphertextcaptured[102] , 
         \spi.cyphertextcaptured_126__N_129[100] , 
         \spi.cyphertextcaptured_126__N_129[101] , 
         \spi.cyphertextcaptured[99] , \spi.cyphertextcaptured[100] , 
         \spi.cyphertextcaptured_126__N_129[98] , 
         \spi.cyphertextcaptured_126__N_129[99] , \spi.cyphertextcaptured[97] , 
         \spi.cyphertextcaptured[98] , \spi.cyphertextcaptured_126__N_129[96] , 
         \spi.cyphertextcaptured_126__N_129[97] , \spi.cyphertextcaptured[95] , 
         \spi.cyphertextcaptured[96] , \spi.cyphertextcaptured_126__N_129[94] , 
         \spi.cyphertextcaptured_126__N_129[95] , \spi.cyphertextcaptured[93] , 
         \spi.cyphertextcaptured[94] , \spi.cyphertextcaptured_126__N_129[92] , 
         \spi.cyphertextcaptured_126__N_129[93] , \spi.cyphertextcaptured[91] , 
         \spi.cyphertextcaptured[92] , \spi.cyphertextcaptured_126__N_129[90] , 
         \spi.cyphertextcaptured_126__N_129[91] , \spi.cyphertextcaptured[89] , 
         \spi.cyphertextcaptured[90] , \spi.cyphertextcaptured_126__N_129[88] , 
         \spi.cyphertextcaptured_126__N_129[89] , \spi.cyphertextcaptured[87] , 
         \spi.cyphertextcaptured[88] , \spi.cyphertextcaptured_126__N_129[86] , 
         \spi.cyphertextcaptured_126__N_129[87] , \spi.cyphertextcaptured[85] , 
         \spi.cyphertextcaptured[86] , \spi.cyphertextcaptured_126__N_129[84] , 
         \spi.cyphertextcaptured_126__N_129[85] , \spi.cyphertextcaptured[83] , 
         \spi.cyphertextcaptured[84] , \spi.cyphertextcaptured_126__N_129[82] , 
         \spi.cyphertextcaptured_126__N_129[83] , \spi.cyphertextcaptured[81] , 
         \spi.cyphertextcaptured[82] , \spi.cyphertextcaptured_126__N_129[80] , 
         \spi.cyphertextcaptured_126__N_129[81] , \spi.cyphertextcaptured[79] , 
         \spi.cyphertextcaptured[80] , \spi.cyphertextcaptured_126__N_129[78] , 
         \spi.cyphertextcaptured_126__N_129[79] , \spi.cyphertextcaptured[77] , 
         \spi.cyphertextcaptured[78] , \spi.cyphertextcaptured_126__N_129[76] , 
         \spi.cyphertextcaptured_126__N_129[77] , \spi.cyphertextcaptured[75] , 
         \spi.cyphertextcaptured[76] , \spi.cyphertextcaptured_126__N_129[74] , 
         \spi.cyphertextcaptured_126__N_129[75] , \spi.cyphertextcaptured[73] , 
         \spi.cyphertextcaptured[74] , \spi.cyphertextcaptured_126__N_129[72] , 
         \spi.cyphertextcaptured_126__N_129[73] , \spi.cyphertextcaptured[71] , 
         \spi.cyphertextcaptured[72] , \spi.cyphertextcaptured_126__N_129[70] , 
         \spi.cyphertextcaptured_126__N_129[71] , \spi.cyphertextcaptured[69] , 
         \spi.cyphertextcaptured[70] , \spi.cyphertextcaptured_126__N_129[68] , 
         \spi.cyphertextcaptured_126__N_129[69] , \spi.cyphertextcaptured[67] , 
         \spi.cyphertextcaptured[68] , \spi.cyphertextcaptured_126__N_129[66] , 
         \spi.cyphertextcaptured_126__N_129[67] , \spi.cyphertextcaptured[65] , 
         \spi.cyphertextcaptured[66] , \spi.cyphertextcaptured_126__N_129[64] , 
         \spi.cyphertextcaptured_126__N_129[65] , \spi.cyphertextcaptured[63] , 
         \spi.cyphertextcaptured[64] , \spi.cyphertextcaptured_126__N_129[62] , 
         \spi.cyphertextcaptured_126__N_129[63] , \spi.cyphertextcaptured[61] , 
         \spi.cyphertextcaptured[62] , \spi.cyphertextcaptured_126__N_129[60] , 
         \spi.cyphertextcaptured_126__N_129[61] , \spi.cyphertextcaptured[59] , 
         \spi.cyphertextcaptured[60] , \spi.cyphertextcaptured_126__N_129[58] , 
         \spi.cyphertextcaptured_126__N_129[59] , \spi.cyphertextcaptured[57] , 
         \spi.cyphertextcaptured[58] , \spi.cyphertextcaptured_126__N_129[56] , 
         \spi.cyphertextcaptured_126__N_129[57] , \spi.cyphertextcaptured[55] , 
         \spi.cyphertextcaptured[56] , \spi.cyphertextcaptured_126__N_129[54] , 
         \spi.cyphertextcaptured_126__N_129[55] , \spi.cyphertextcaptured[53] , 
         \spi.cyphertextcaptured[54] , \spi.cyphertextcaptured_126__N_129[52] , 
         \spi.cyphertextcaptured_126__N_129[53] , \spi.cyphertextcaptured[51] , 
         \spi.cyphertextcaptured[52] , \spi.cyphertextcaptured_126__N_129[50] , 
         \spi.cyphertextcaptured_126__N_129[51] , \spi.cyphertextcaptured[49] , 
         \spi.cyphertextcaptured[50] , \spi.cyphertextcaptured_126__N_129[48] , 
         \spi.cyphertextcaptured_126__N_129[49] , \spi.cyphertextcaptured[47] , 
         \spi.cyphertextcaptured[48] , \spi.cyphertextcaptured_126__N_129[46] , 
         \spi.cyphertextcaptured_126__N_129[47] , \spi.cyphertextcaptured[45] , 
         \spi.cyphertextcaptured[46] , \spi.cyphertextcaptured_126__N_129[44] , 
         \spi.cyphertextcaptured_126__N_129[45] , \spi.cyphertextcaptured[43] , 
         \spi.cyphertextcaptured[44] , \spi.cyphertextcaptured_126__N_129[42] , 
         \spi.cyphertextcaptured_126__N_129[43] , \spi.cyphertextcaptured[41] , 
         \spi.cyphertextcaptured[42] , \spi.cyphertextcaptured_126__N_129[40] , 
         \spi.cyphertextcaptured_126__N_129[41] , \spi.cyphertextcaptured[39] , 
         \spi.cyphertextcaptured[40] , \spi.cyphertextcaptured_126__N_129[38] , 
         \spi.cyphertextcaptured_126__N_129[39] , \spi.cyphertextcaptured[37] , 
         \spi.cyphertextcaptured[38] , \spi.cyphertextcaptured_126__N_129[36] , 
         \spi.cyphertextcaptured_126__N_129[37] , \spi.cyphertextcaptured[35] , 
         \spi.cyphertextcaptured[36] , \spi.cyphertextcaptured_126__N_129[34] , 
         \spi.cyphertextcaptured_126__N_129[35] , \spi.cyphertextcaptured[33] , 
         \spi.cyphertextcaptured[34] , \spi.cyphertextcaptured_126__N_129[32] , 
         \spi.cyphertextcaptured_126__N_129[33] , \spi.cyphertextcaptured[31] , 
         \spi.cyphertextcaptured[32] , \spi.cyphertextcaptured_126__N_129[30] , 
         \spi.cyphertextcaptured_126__N_129[31] , \spi.cyphertextcaptured[29] , 
         \spi.cyphertextcaptured[30] , \spi.cyphertextcaptured_126__N_129[28] , 
         \spi.cyphertextcaptured_126__N_129[29] , \spi.cyphertextcaptured[27] , 
         \spi.cyphertextcaptured[28] , \spi.cyphertextcaptured_126__N_129[26] , 
         \spi.cyphertextcaptured_126__N_129[27] , \spi.cyphertextcaptured[25] , 
         \spi.cyphertextcaptured[26] , \spi.cyphertextcaptured_126__N_129[24] , 
         \spi.cyphertextcaptured_126__N_129[25] , \spi.cyphertextcaptured[23] , 
         \spi.cyphertextcaptured[24] , \spi.cyphertextcaptured_126__N_129[22] , 
         \spi.cyphertextcaptured_126__N_129[23] , \spi.cyphertextcaptured[21] , 
         \spi.cyphertextcaptured[22] , \spi.cyphertextcaptured_126__N_129[20] , 
         \spi.cyphertextcaptured_126__N_129[21] , \spi.cyphertextcaptured[19] , 
         \spi.cyphertextcaptured[20] , \spi.cyphertextcaptured_126__N_129[18] , 
         \spi.cyphertextcaptured_126__N_129[19] , \spi.cyphertextcaptured[17] , 
         \spi.cyphertextcaptured[18] , \spi.cyphertextcaptured_126__N_129[16] , 
         \spi.cyphertextcaptured_126__N_129[17] , \spi.cyphertextcaptured[15] , 
         \spi.cyphertextcaptured[16] , \spi.cyphertextcaptured_126__N_129[14] , 
         \spi.cyphertextcaptured_126__N_129[15] , \spi.cyphertextcaptured[13] , 
         \spi.cyphertextcaptured[14] , \spi.cyphertextcaptured_126__N_129[12] , 
         \spi.cyphertextcaptured_126__N_129[13] , \spi.cyphertextcaptured[11] , 
         \spi.cyphertextcaptured[12] , \spi.cyphertextcaptured_126__N_129[10] , 
         \spi.cyphertextcaptured_126__N_129[11] , \spi.cyphertextcaptured[9] , 
         \spi.cyphertextcaptured[10] , \spi.cyphertextcaptured_126__N_129[8] , 
         \spi.cyphertextcaptured_126__N_129[9] , \spi.cyphertextcaptured[7] , 
         \spi.cyphertextcaptured[8] , \spi.cyphertextcaptured_126__N_129[6] , 
         \spi.cyphertextcaptured_126__N_129[7] , \spi.cyphertextcaptured[5] , 
         \spi.cyphertextcaptured[6] , \spi.cyphertextcaptured_126__N_129[4] , 
         \spi.cyphertextcaptured_126__N_129[5] , \spi.cyphertextcaptured[3] , 
         \spi.cyphertextcaptured[4] , \spi.cyphertextcaptured_126__N_129[2] , 
         \spi.cyphertextcaptured_126__N_129[3] , \spi.cyphertextcaptured[2] , 
         \plaintext[125].sig_816.FeedThruLUT , 
         \plaintext[126].sig_815.FeedThruLUT , 
         \plaintext[123].sig_818.FeedThruLUT , 
         \plaintext[124].sig_817.FeedThruLUT , 
         \plaintext[121].sig_820.FeedThruLUT , 
         \plaintext[122].sig_819.FeedThruLUT , 
         \plaintext[119].sig_822.FeedThruLUT , 
         \plaintext[120].sig_821.FeedThruLUT , 
         \plaintext[117].sig_824.FeedThruLUT , 
         \plaintext[118].sig_823.FeedThruLUT , 
         \plaintext[115].sig_826.FeedThruLUT , 
         \plaintext[116].sig_825.FeedThruLUT , 
         \plaintext[113].sig_828.FeedThruLUT , 
         \plaintext[114].sig_827.FeedThruLUT , 
         \plaintext[111].sig_830.FeedThruLUT , 
         \plaintext[112].sig_829.FeedThruLUT , 
         \plaintext[109].sig_832.FeedThruLUT , 
         \plaintext[110].sig_831.FeedThruLUT , 
         \plaintext[107].sig_834.FeedThruLUT , 
         \plaintext[108].sig_833.FeedThruLUT , 
         \plaintext[105].sig_836.FeedThruLUT , 
         \plaintext[106].sig_835.FeedThruLUT , 
         \plaintext[103].sig_838.FeedThruLUT , 
         \plaintext[104].sig_837.FeedThruLUT , 
         \plaintext[101].sig_840.FeedThruLUT , 
         \plaintext[102].sig_839.FeedThruLUT , 
         \plaintext[85].sig_843.FeedThruLUT , 
         \plaintext[86].sig_842.FeedThruLUT , 
         \plaintext[83].sig_845.FeedThruLUT , 
         \plaintext[84].sig_844.FeedThruLUT , 
         \plaintext[81].sig_847.FeedThruLUT , 
         \plaintext[82].sig_846.FeedThruLUT , 
         \plaintext[79].sig_849.FeedThruLUT , 
         \plaintext[80].sig_848.FeedThruLUT , 
         \plaintext[77].sig_851.FeedThruLUT , 
         \plaintext[78].sig_850.FeedThruLUT , 
         \plaintext[75].sig_853.FeedThruLUT , 
         \plaintext[76].sig_852.FeedThruLUT , 
         \plaintext[73].sig_855.FeedThruLUT , 
         \plaintext[74].sig_854.FeedThruLUT , 
         \plaintext[71].sig_857.FeedThruLUT , 
         \plaintext[72].sig_856.FeedThruLUT , 
         \plaintext[69].sig_859.FeedThruLUT , 
         \plaintext[70].sig_858.FeedThruLUT , 
         \plaintext[67].sig_861.FeedThruLUT , 
         \plaintext[68].sig_860.FeedThruLUT , 
         \plaintext[65].sig_863.FeedThruLUT , 
         \plaintext[66].sig_862.FeedThruLUT , 
         \plaintext[63].sig_865.FeedThruLUT , 
         \plaintext[64].sig_864.FeedThruLUT , 
         \plaintext[61].sig_867.FeedThruLUT , 
         \plaintext[62].sig_866.FeedThruLUT , 
         \plaintext[59].sig_869.FeedThruLUT , 
         \plaintext[60].sig_868.FeedThruLUT , 
         \plaintext[57].sig_871.FeedThruLUT , 
         \plaintext[58].sig_870.FeedThruLUT , 
         \plaintext[55].sig_873.FeedThruLUT , 
         \plaintext[56].sig_872.FeedThruLUT , 
         \plaintext[53].sig_875.FeedThruLUT , 
         \plaintext[54].sig_874.FeedThruLUT , 
         \plaintext[51].sig_877.FeedThruLUT , 
         \plaintext[52].sig_876.FeedThruLUT , 
         \plaintext[49].sig_879.FeedThruLUT , 
         \plaintext[50].sig_878.FeedThruLUT , 
         \plaintext[47].sig_881.FeedThruLUT , 
         \plaintext[48].sig_880.FeedThruLUT , 
         \plaintext[45].sig_883.FeedThruLUT , 
         \plaintext[46].sig_882.FeedThruLUT , 
         \plaintext[43].sig_885.FeedThruLUT , 
         \plaintext[44].sig_884.FeedThruLUT , 
         \plaintext[41].sig_887.FeedThruLUT , 
         \plaintext[42].sig_886.FeedThruLUT , 
         \plaintext[39].sig_889.FeedThruLUT , 
         \plaintext[40].sig_888.FeedThruLUT , 
         \plaintext[37].sig_891.FeedThruLUT , 
         \plaintext[38].sig_890.FeedThruLUT , 
         \plaintext[35].sig_893.FeedThruLUT , 
         \plaintext[36].sig_892.FeedThruLUT , 
         \plaintext[33].sig_895.FeedThruLUT , 
         \plaintext[34].sig_894.FeedThruLUT , 
         \plaintext[31].sig_897.FeedThruLUT , 
         \plaintext[32].sig_896.FeedThruLUT , 
         \plaintext[29].sig_899.FeedThruLUT , 
         \plaintext[30].sig_898.FeedThruLUT , 
         \plaintext[27].sig_901.FeedThruLUT , 
         \plaintext[28].sig_900.FeedThruLUT , 
         \plaintext[25].sig_903.FeedThruLUT , 
         \plaintext[26].sig_902.FeedThruLUT , 
         \plaintext[23].sig_905.FeedThruLUT , 
         \plaintext[24].sig_904.FeedThruLUT , 
         \plaintext[21].sig_907.FeedThruLUT , 
         \plaintext[22].sig_906.FeedThruLUT , 
         \plaintext[19].sig_909.FeedThruLUT , 
         \plaintext[20].sig_908.FeedThruLUT , 
         \plaintext[17].sig_911.FeedThruLUT , 
         \plaintext[18].sig_910.FeedThruLUT , 
         \plaintext[15].sig_913.FeedThruLUT , 
         \plaintext[16].sig_912.FeedThruLUT , 
         \plaintext[13].sig_915.FeedThruLUT , 
         \plaintext[14].sig_914.FeedThruLUT , 
         \plaintext[11].sig_917.FeedThruLUT , 
         \plaintext[12].sig_916.FeedThruLUT , 
         \plaintext[9].sig_919.FeedThruLUT , 
         \plaintext[10].sig_918.FeedThruLUT , 
         \plaintext[7].sig_921.FeedThruLUT , 
         \plaintext[8].sig_920.FeedThruLUT , 
         \plaintext[5].sig_923.FeedThruLUT , 
         \plaintext[6].sig_922.FeedThruLUT , 
         \plaintext[3].sig_925.FeedThruLUT , 
         \plaintext[4].sig_924.FeedThruLUT , 
         \plaintext[1].sig_927.FeedThruLUT , 
         \plaintext[2].sig_926.FeedThruLUT , \done_c.sig_929.FeedThruLUT , 
         \core.aes_big_boi.n7_adj_1367 , \core.aes_big_boi.n50 , 
         \core.aes_big_boi.n2270 , \core.aes_big_boi.n56 , 
         \core.aes_big_boi.n9257 , \core.aes_big_boi.n38 , 
         \core.aes_big_boi.n53 , \core.aes_big_boi.n4_adj_1279 , 
         \core.aes_big_boi.ciphertext_85__N_599 , 
         \core.aes_big_boi.n56_adj_1280 , \core.aes_big_boi.n8570 , 
         \core.aes_big_boi.n38_adj_1281 , 
         \core.aes_big_boi.ciphertext_4__N_761 , 
         \core.aes_big_boi.n56_adj_1283 , \core.aes_big_boi.n9449 , 
         \core.aes_big_boi.n38_adj_1284 , 
         \core.aes_big_boi.ciphertext_114__N_541 , 
         \core.aes_big_boi.n56_adj_1287 , \core.aes_big_boi.n8576 , 
         \core.aes_big_boi.n38_adj_1288 , 
         \core.aes_big_boi.ciphertext_5__N_759 , 
         \core.aes_big_boi.n56_adj_1286 , \core.aes_big_boi.n9267 , 
         \core.aes_big_boi.n38_adj_1290 , 
         \core.aes_big_boi.ciphertext_86__N_597 , 
         \core.aes_big_boi.n56_adj_1293 , \core.aes_big_boi.n9455 , 
         \core.aes_big_boi.n38_adj_1294 , 
         \core.aes_big_boi.ciphertext_115__N_539 , 
         \core.aes_big_boi.n56_adj_1298 , \core.aes_big_boi.n9461 , 
         \core.aes_big_boi.n38_adj_1299 , 
         \core.aes_big_boi.ciphertext_116__N_537 , 
         \core.aes_big_boi.n56_adj_1295 , \core.aes_big_boi.n8582 , 
         \core.aes_big_boi.n38_adj_1302 , 
         \core.aes_big_boi.ciphertext_6__N_757 , 
         \core.aes_big_boi.n56_adj_1301 , \core.aes_big_boi.n9467 , 
         \core.aes_big_boi.n38_adj_1303 , 
         \core.aes_big_boi.ciphertext_117__N_535 , 
         \core.aes_big_boi.n56_adj_1305 , \core.aes_big_boi.n9473 , 
         \core.aes_big_boi.n38_adj_1306 , 
         \core.aes_big_boi.ciphertext_118__N_533 , 
         \core.aes_big_boi.n56_adj_1309 , \core.aes_big_boi.n9479 , 
         \core.aes_big_boi.n38_adj_1310 , 
         \core.aes_big_boi.ciphertext_119__N_531 , 
         \core.aes_big_boi.n56_adj_1312 , \core.aes_big_boi.n9275 , 
         \core.aes_big_boi.n38_adj_1313 , 
         \core.aes_big_boi.ciphertext_87__N_595 , 
         \core.aes_big_boi.n56_adj_1315 , \core.aes_big_boi.n8588 , 
         \core.aes_big_boi.n38_adj_1317 , 
         \core.aes_big_boi.ciphertext_7__N_755 , 
         \core.aes_big_boi.n56_adj_1332 , \core.aes_big_boi.n8594 , 
         \core.aes_big_boi.n38_adj_1333 , 
         \core.aes_big_boi.ciphertext_8__N_753 , 
         \core.aes_big_boi.n56_adj_1336 , \core.aes_big_boi.n8600 , 
         \core.aes_big_boi.n38_adj_1337 , 
         \core.aes_big_boi.ciphertext_9__N_751 , 
         \core.aes_big_boi.n56_adj_1341 , \core.aes_big_boi.n8606 , 
         \core.aes_big_boi.n38_adj_1342 , 
         \core.aes_big_boi.ciphertext_10__N_749 , 
         \core.aes_big_boi.n56_adj_1350 , \core.aes_big_boi.n8612 , 
         \core.aes_big_boi.n38_adj_1351 , 
         \core.aes_big_boi.ciphertext_11__N_747 , 
         \core.aes_big_boi.n56_adj_1355 , \core.aes_big_boi.n8618 , 
         \core.aes_big_boi.n38_adj_1356 , 
         \core.aes_big_boi.ciphertext_12__N_745 , \core.aes_big_boi.n21 , 
         \core.aes_big_boi.n6149 , \core.aes_big_boi.n11 , 
         \core.aes_big_boi.n12 , \core.aes_big_boi.nextstate_0__N_1212 , 
         \core.aes_big_boi.n38_adj_1375 , \core.aes_big_boi.n56_adj_1374 , 
         \core.aes_big_boi.ciphertext_13__N_743 , 
         \core.aes_big_boi.n38_adj_1384 , \core.aes_big_boi.n56_adj_1383 , 
         \core.aes_big_boi.ciphertext_14__N_741 , 
         \core.aes_big_boi.n38_adj_1389 , \core.aes_big_boi.n56_adj_1388 , 
         \core.aes_big_boi.ciphertext_15__N_739 , 
         \core.aes_big_boi.n56_adj_1393 , \core.aes_big_boi.n8642 , 
         \core.aes_big_boi.n38_adj_1394 , 
         \core.aes_big_boi.ciphertext_16__N_737 , 
         \core.aes_big_boi.n56_adj_1400 , \core.aes_big_boi.n8648 , 
         \core.aes_big_boi.n38_adj_1401 , 
         \core.aes_big_boi.ciphertext_17__N_735 , 
         \core.aes_big_boi.n56_adj_1406 , \core.aes_big_boi.n8654 , 
         \core.aes_big_boi.n38_adj_1407 , 
         \core.aes_big_boi.ciphertext_18__N_733 , 
         \core.aes_big_boi.n56_adj_1413 , \core.aes_big_boi.n8660 , 
         \core.aes_big_boi.n38_adj_1414 , 
         \core.aes_big_boi.ciphertext_19__N_731 , 
         \core.aes_big_boi.n56_adj_1415 , \core.aes_big_boi.n9341 , 
         \core.aes_big_boi.n38_adj_1416 , 
         \core.aes_big_boi.ciphertext_96__N_577 , 
         \core.aes_big_boi.n56_adj_1420 , \core.aes_big_boi.n8666 , 
         \core.aes_big_boi.n38_adj_1421 , 
         \core.aes_big_boi.ciphertext_20__N_729 , 
         \core.aes_big_boi.n56_adj_1423 , \core.aes_big_boi.n9347 , 
         \core.aes_big_boi.n38_adj_1424 , 
         \core.aes_big_boi.ciphertext_97__N_575 , 
         \core.aes_big_boi.n56_adj_1427 , \core.aes_big_boi.n8672 , 
         \core.aes_big_boi.n38_adj_1430 , 
         \core.aes_big_boi.ciphertext_21__N_727 , 
         \core.aes_big_boi.n56_adj_1431 , \core.aes_big_boi.n9353 , 
         \core.aes_big_boi.n38_adj_1432 , 
         \core.aes_big_boi.ciphertext_98__N_573 , 
         \core.aes_big_boi.n38_adj_1435 , \core.aes_big_boi.n56_adj_1429 , 
         \core.aes_big_boi.ciphertext_0__N_769 , 
         \core.aes_big_boi.n56_adj_1436 , \core.aes_big_boi.n8679 , 
         \core.aes_big_boi.n38_adj_1437 , 
         \core.aes_big_boi.ciphertext_22__N_725 , 
         \core.aes_big_boi.n56_adj_1439 , \core.aes_big_boi.n8685 , 
         \core.aes_big_boi.n38_adj_1440 , 
         \core.aes_big_boi.ciphertext_23__N_723 , 
         \core.aes_big_boi.n38_adj_1443 , \core.aes_big_boi.n56_adj_1442 , 
         \core.aes_big_boi.ciphertext_99__N_571 , 
         \core.aes_big_boi.n38_adj_1450 , \core.aes_big_boi.n56_adj_1448 , 
         \core.aes_big_boi.ciphertext_100__N_569 , 
         \core.aes_big_boi.n56_adj_1454 , \core.aes_big_boi.n9371 , 
         \core.aes_big_boi.n38_adj_1455 , 
         \core.aes_big_boi.ciphertext_101__N_567 , 
         \core.aes_big_boi.n56_adj_1460 , \core.aes_big_boi.n9377 , 
         \core.aes_big_boi.n38_adj_1461 , 
         \core.aes_big_boi.ciphertext_102__N_565 , 
         \core.aes_big_boi.n56_adj_1467 , \core.aes_big_boi.n9383 , 
         \core.aes_big_boi.n38_adj_1468 , 
         \core.aes_big_boi.ciphertext_103__N_563 , 
         \core.aes_big_boi.n56_adj_1473 , \core.aes_big_boi.n9389 , 
         \core.aes_big_boi.n38_adj_1474 , 
         \core.aes_big_boi.ciphertext_104__N_561 , 
         \core.aes_big_boi.n38_adj_1480 , \core.aes_big_boi.n56_adj_1479 , 
         \core.aes_big_boi.ciphertext_105__N_559 , 
         \core.aes_big_boi.n38_adj_1486 , \core.aes_big_boi.n56_adj_1485 , 
         \core.aes_big_boi.ciphertext_106__N_557 , 
         \core.aes_big_boi.n38_adj_1492 , \core.aes_big_boi.n56_adj_1491 , 
         \core.aes_big_boi.ciphertext_107__N_555 , 
         \core.aes_big_boi.n38_adj_1498 , \core.aes_big_boi.n56_adj_1497 , 
         \core.aes_big_boi.ciphertext_108__N_553 , 
         \core.aes_big_boi.n56_adj_1499 , \core.aes_big_boi.n8747 , 
         \core.aes_big_boi.n38_adj_1500 , 
         \core.aes_big_boi.ciphertext_32__N_705 , 
         \core.aes_big_boi.n38_adj_1508 , \core.aes_big_boi.n56_adj_1507 , 
         \core.aes_big_boi.ciphertext_109__N_551 , 
         \core.aes_big_boi.n56_adj_1506 , \core.aes_big_boi.n8753 , 
         \core.aes_big_boi.n38_adj_1509 , 
         \core.aes_big_boi.ciphertext_33__N_703 , 
         \core.aes_big_boi.n38_adj_1515 , \core.aes_big_boi.n56_adj_1514 , 
         \core.aes_big_boi.ciphertext_110__N_549 , 
         \core.aes_big_boi.n56_adj_1513 , \core.aes_big_boi.n8761 , 
         \core.aes_big_boi.n38_adj_1516 , 
         \core.aes_big_boi.ciphertext_34__N_701 , \core.aes_big_boi.n8392 , 
         \core.aes_big_boi.n38_adj_1522 , \core.aes_big_boi.n56_adj_1521 , 
         \core.aes_big_boi.ciphertext_111__N_547 , 
         \core.aes_big_boi.n56_adj_1520 , \core.aes_big_boi.n8767 , 
         \core.aes_big_boi.n38_adj_1523 , 
         \core.aes_big_boi.ciphertext_35__N_699 , 
         \core.aes_big_boi.n56_adj_1526 , \core.aes_big_boi.n9437 , 
         \core.aes_big_boi.n38_adj_1527 , 
         \core.aes_big_boi.ciphertext_112__N_545 , 
         \core.aes_big_boi.n38_adj_1531 , \core.aes_big_boi.n56_adj_1530 , 
         \core.aes_big_boi.ciphertext_36__N_697 , 
         \core.aes_big_boi.n38_adj_1539 , \core.aes_big_boi.n56_adj_1536 , 
         \core.aes_big_boi.ciphertext_113__N_543 , 
         \core.aes_big_boi.n56_adj_1538 , \core.aes_big_boi.n8779 , 
         \core.aes_big_boi.n38_adj_1540 , 
         \core.aes_big_boi.ciphertext_37__N_695 , 
         \core.aes_big_boi.n56_adj_1542 , \core.aes_big_boi.n8785 , 
         \core.aes_big_boi.n38_adj_1543 , 
         \core.aes_big_boi.ciphertext_38__N_693 , 
         \core.aes_big_boi.n56_adj_1546 , \core.aes_big_boi.n8791 , 
         \core.aes_big_boi.n38_adj_1547 , 
         \core.aes_big_boi.ciphertext_39__N_691 , 
         \core.aes_big_boi.n38_adj_1550 , \core.aes_big_boi.n56_adj_1549 , 
         \core.aes_big_boi.ciphertext_40__N_689 , 
         \core.aes_big_boi.n56_adj_1553 , \core.aes_big_boi.n8803 , 
         \core.aes_big_boi.n38_adj_1554 , 
         \core.aes_big_boi.ciphertext_41__N_687 , \core.aes_big_boi.n4586 , 
         \core.aes_big_boi.n4588 , \core.aes_big_boi.n6_adj_1373 , 
         \core.aes_big_boi.n38_adj_1557 , \core.aes_big_boi.n56_adj_1556 , 
         \core.aes_big_boi.ciphertext_42__N_685 , 
         \core.aes_big_boi.n56_adj_1559 , \core.aes_big_boi.n8815 , 
         \core.aes_big_boi.n38_adj_1560 , 
         \core.aes_big_boi.ciphertext_43__N_683 , \core.aes_big_boi.n20 , 
         \core.aes_big_boi.n6_adj_1562 , \core.aes_big_boi.n19 , 
         \core.aes_big_boi.n6_adj_1564 , \core.aes_big_boi.n7_adj_1565 , 
         \core.aes_big_boi.n9_adj_1566 , \core.aes_big_boi.fsm_done_N_1218 , 
         \core.aes_big_boi.n38_adj_1568 , \core.aes_big_boi.n56_adj_1567 , 
         \core.aes_big_boi.ciphertext_44__N_681 , \core.aes_big_boi.n5 , 
         \core.aes_big_boi.fsm_done_N_1217 , \core.aes_big_boi.n1199 , 
         \core.aes_big_boi.fsm_done_N_1216 , \core.aes_big_boi.n38_adj_1571 , 
         \core.aes_big_boi.n56_adj_1570 , 
         \core.aes_big_boi.ciphertext_45__N_679 , 
         \core.aes_big_boi.n38_adj_1574 , \core.aes_big_boi.n56_adj_1573 , 
         \core.aes_big_boi.ciphertext_46__N_677 , 
         \core.aes_big_boi.n56_adj_1576 , \core.aes_big_boi.n8839 , 
         \core.aes_big_boi.n38_adj_1577 , 
         \core.aes_big_boi.ciphertext_47__N_675 , 
         \core.aes_big_boi.n56_adj_1579 , \core.aes_big_boi.n8845 , 
         \core.aes_big_boi.n38_adj_1580 , 
         \core.aes_big_boi.ciphertext_48__N_673 , 
         \core.aes_big_boi.n56_adj_1583 , \core.aes_big_boi.n8851 , 
         \core.aes_big_boi.n38_adj_1584 , 
         \core.aes_big_boi.ciphertext_49__N_671 , 
         \core.aes_big_boi.n56_adj_1586 , \core.aes_big_boi.n8857 , 
         \core.aes_big_boi.n38_adj_1587 , 
         \core.aes_big_boi.ciphertext_50__N_669 , 
         \core.aes_big_boi.n56_adj_1590 , \core.aes_big_boi.n8863 , 
         \core.aes_big_boi.n38_adj_1591 , 
         \core.aes_big_boi.ciphertext_51__N_667 , 
         \core.aes_big_boi.n56_adj_1594 , \core.aes_big_boi.n8869 , 
         \core.aes_big_boi.n38_adj_1595 , 
         \core.aes_big_boi.ciphertext_52__N_665 , 
         \core.aes_big_boi.n56_adj_1597 , \core.aes_big_boi.n8875 , 
         \core.aes_big_boi.n38_adj_1598 , 
         \core.aes_big_boi.ciphertext_53__N_663 , 
         \core.aes_big_boi.n38_adj_1601 , \core.aes_big_boi.n56_adj_1600 , 
         \core.aes_big_boi.ciphertext_54__N_661 , 
         \core.aes_big_boi.n56_adj_1603 , \core.aes_big_boi.n8887 , 
         \core.aes_big_boi.n38_adj_1604 , 
         \core.aes_big_boi.ciphertext_55__N_659 , 
         \core.aes_big_boi.n56_adj_1632 , \core.aes_big_boi.n8949 , 
         \core.aes_big_boi.n38_adj_1633 , 
         \core.aes_big_boi.ciphertext_64__N_641 , 
         \core.aes_big_boi.n56_adj_1636 , \core.aes_big_boi.n8961 , 
         \core.aes_big_boi.n38_adj_1637 , 
         \core.aes_big_boi.ciphertext_65__N_639 , 
         \core.aes_big_boi.n56_adj_1639 , \core.aes_big_boi.n8981 , 
         \core.aes_big_boi.n38_adj_1640 , 
         \core.aes_big_boi.ciphertext_66__N_637 , 
         \core.aes_big_boi.n38_adj_1644 , \core.aes_big_boi.n56_adj_1643 , 
         \core.aes_big_boi.ciphertext_67__N_635 , 
         \core.aes_big_boi.n38_adj_1649 , \core.aes_big_boi.n56_adj_1648 , 
         \core.aes_big_boi.ciphertext_68__N_633 , 
         \core.aes_big_boi.n56_adj_1651 , \core.aes_big_boi.n9035 , 
         \core.aes_big_boi.n38_adj_1652 , 
         \core.aes_big_boi.ciphertext_69__N_631 , 
         \core.aes_big_boi.n56_adj_1654 , \core.aes_big_boi.n9053 , 
         \core.aes_big_boi.n38_adj_1655 , 
         \core.aes_big_boi.ciphertext_70__N_629 , 
         \core.aes_big_boi.n56_adj_1657 , \core.aes_big_boi.n9069 , 
         \core.aes_big_boi.n38_adj_1658 , 
         \core.aes_big_boi.ciphertext_71__N_627 , 
         \core.aes_big_boi.n38_adj_1661 , \core.aes_big_boi.n56_adj_1660 , 
         \core.aes_big_boi.ciphertext_72__N_625 , 
         \core.aes_big_boi.n38_adj_1664 , \core.aes_big_boi.n56_adj_1663 , 
         \core.aes_big_boi.ciphertext_73__N_623 , 
         \core.aes_big_boi.n38_adj_1667 , \core.aes_big_boi.n56_adj_1666 , 
         \core.aes_big_boi.ciphertext_74__N_621 , 
         \core.aes_big_boi.n38_adj_1670 , \core.aes_big_boi.n56_adj_1669 , 
         \core.aes_big_boi.ciphertext_75__N_619 , 
         \core.aes_big_boi.n38_adj_1673 , \core.aes_big_boi.n56_adj_1672 , 
         \core.aes_big_boi.ciphertext_76__N_617 , 
         \core.aes_big_boi.n38_adj_1676 , \core.aes_big_boi.n56_adj_1675 , 
         \core.aes_big_boi.ciphertext_77__N_615 , 
         \core.aes_big_boi.n38_adj_1680 , \core.aes_big_boi.n56_adj_1679 , 
         \core.aes_big_boi.ciphertext_78__N_613 , \core.aes_big_boi.n6833 , 
         \core.aes_big_boi.n8488 , \core.aes_big_boi.n38_adj_1685 , 
         \core.aes_big_boi.n56_adj_1684 , 
         \core.aes_big_boi.ciphertext_79__N_611 , 
         \core.aes_big_boi.n56_adj_1689 , \core.aes_big_boi.n9217 , 
         \core.aes_big_boi.n38_adj_1690 , 
         \core.aes_big_boi.ciphertext_80__N_609 , \core.aes_big_boi.n3971 , 
         \core.aes_big_boi.n56_adj_1693 , \core.aes_big_boi.n9225 , 
         \core.aes_big_boi.n38_adj_1694 , 
         \core.aes_big_boi.ciphertext_81__N_607 , 
         \core.aes_big_boi.n56_adj_1696 , \core.aes_big_boi.n9231 , 
         \core.aes_big_boi.n38_adj_1697 , 
         \core.aes_big_boi.ciphertext_82__N_605 , 
         \core.aes_big_boi.n56_adj_1699 , \core.aes_big_boi.n8479 , 
         \core.aes_big_boi.n38_adj_1700 , 
         \core.aes_big_boi.ciphertext_1__N_767 , 
         \core.aes_big_boi.n38_adj_1704 , \core.aes_big_boi.n56_adj_1703 , 
         \core.aes_big_boi.ciphertext_2__N_765 , 
         \core.aes_big_boi.n56_adj_1706 , \core.aes_big_boi.n9237 , 
         \core.aes_big_boi.n38_adj_1707 , 
         \core.aes_big_boi.ciphertext_83__N_603 , 
         \core.aes_big_boi.n56_adj_1711 , \core.aes_big_boi.n9243 , 
         \core.aes_big_boi.n38_adj_1712 , 
         \core.aes_big_boi.ciphertext_84__N_601 , 
         \core.aes_big_boi.n38_adj_1716 , \core.aes_big_boi.n56_adj_1715 , 
         \core.aes_big_boi.ciphertext_3__N_763 , \core.aes_big_boi.n8346 , 
         \core.aes_big_boi.n9445 , \core.aes_big_boi.n4 , 
         \core.aes_big_boi.n41 , \core.aes_big_boi.n8562 , 
         \core.aes_big_boi.n41_adj_1278 , \core.aes_big_boi.t0[5] , 
         \core.aes_big_boi.n6 , \core.aes_big_boi.t3[0] , 
         \core.aes_big_boi.n4673 , \core.aes_big_boi.t2_adj_1720[0] , 
         \core.aes_big_boi.n6043 , \core.aes_big_boi.n9259 , 
         \core.aes_big_boi.n41_adj_1282 , \core.aes_big_boi.n4633 , 
         \core.aes_big_boi.n8740 , \core.aes_big_boi.t0[7] , 
         \core.aes_big_boi.n42_adj_1493 , \core.aes_big_boi.n8572 , 
         \core.aes_big_boi.n41_adj_1285 , \core.aes_big_boi.mc.mc1.n4640 , 
         \core.aes_big_boi.t0[6] , \core.aes_big_boi.n8578 , 
         \core.aes_big_boi.n41_adj_1289 , \core.aes_big_boi.n9451 , 
         \core.aes_big_boi.n41_adj_1291 , \core.aes_big_boi.n8349 , 
         \core.aes_big_boi.n6_adj_1292 , \core.aes_big_boi.n6_adj_1297 , 
         \core.aes_big_boi.n9457 , \core.aes_big_boi.n41_adj_1296 , 
         \core.aes_big_boi.n8358 , \core.aes_big_boi.n9463 , 
         \core.aes_big_boi.n41_adj_1300 , \core.aes_big_boi.n8306 , 
         \core.aes_big_boi.n9469 , \core.aes_big_boi.n41_adj_1304 , 
         \core.aes_big_boi.n8361 , \core.aes_big_boi.n9475 , 
         \core.aes_big_boi.n41_adj_1307 , \core.aes_big_boi.n9269 , 
         \core.aes_big_boi.n41_adj_1308 , \core.aes_big_boi.n8299 , 
         \core.aes_big_boi.n9481 , \core.aes_big_boi.n41_adj_1311 , 
         \core.aes_big_boi.n9409 , \core.aes_big_boi.n41_adj_1494 , 
         \core.aes_big_boi.n9403 , \core.aes_big_boi.n41_adj_1488 , 
         \core.aes_big_boi.n9485 , \core.aes_big_boi.t0_adj_1717[0] , 
         \core.aes_big_boi.n42 , \core.aes_big_boi.n4553 , 
         \core.aes_big_boi.n44 , \core.aes_big_boi.n9487 , 
         \core.aes_big_boi.n30 , \core.aes_big_boi.n6045 , 
         \core.aes_big_boi.n65 , \core.aes_big_boi.t2[0] , 
         \core.aes_big_boi.n8271 , \core.aes_big_boi.n8584 , 
         \core.aes_big_boi.n41_adj_1314 , \core.aes_big_boi.t0[0] , 
         \core.aes_big_boi.n9492 , \core.aes_big_boi.n2[0] , 
         \core.aes_big_boi.n4695 , \core.aes_big_boi.n42_adj_1318 , 
         \core.aes_big_boi.n30_adj_1320 , \core.aes_big_boi.n9277 , 
         \core.aes_big_boi.n41_adj_1319 , \core.aes_big_boi.n9494 , 
         \core.aes_big_boi.n65_adj_1321 , 
         \core.aes_big_boi.fsm_done_N_1216$n0 , \core.fsm_done , 
         \core.aes_big_boi.ciphertext_121__N_527 , \core.aes_big_boi.n9281 , 
         \core.aes_big_boi.t0_adj_1718[0] , \core.aes_big_boi.n42_adj_1324 , 
         \core.aes_big_boi.n8590 , \core.aes_big_boi.n41_adj_1323 , 
         \core.aes_big_boi.n30_adj_1325 , \core.aes_big_boi.n9283 , 
         \core.aes_big_boi.n65_adj_1326 , \core.aes_big_boi.n9401 , 
         \core.aes_big_boi.n2[2] , \core.aes_big_boi.n9397 , 
         \core.aes_big_boi.n41_adj_1484 , \core.aes_big_boi.n9391 , 
         \core.aes_big_boi.n41_adj_1478 , \core.aes_big_boi.n9499 , 
         \core.aes_big_boi.n42_adj_1327 , \core.aes_big_boi.n30_adj_1330 , 
         \core.aes_big_boi.n9501 , \core.aes_big_boi.n65_adj_1331 , 
         \core.aes_big_boi.n2_adj_1719[0] , \core.aes_big_boi.n9506 , 
         \core.aes_big_boi.n42_adj_1334 , \core.aes_big_boi.n30_adj_1338 , 
         \core.aes_big_boi.n8596 , \core.aes_big_boi.n41_adj_1335 , 
         \core.aes_big_boi.n8302 , \core.aes_big_boi.t0[2] , 
         \core.aes_big_boi.n9508 , \core.aes_big_boi.n65_adj_1339 , 
         \core.aes_big_boi.n8602 , \core.aes_big_boi.n41_adj_1340 , 
         \core.aes_big_boi.n2_adj_1719[2] , \core.aes_big_boi.n8608 , 
         \core.aes_big_boi.n41_adj_1343 , \core.aes_big_boi.n9513 , 
         \core.aes_big_boi.n8395 , \core.aes_big_boi.n2[3] , 
         \core.aes_big_boi.n42_adj_1346 , 
         \core.aes_big_boi.ciphertext_123__N_522 , 
         \core.aes_big_boi.ciphertext_123__N_523 , \core.aes_big_boi.n9290 , 
         \core.aes_big_boi.n8375 , \core.aes_big_boi.n2_adj_1721[0] , 
         \core.aes_big_boi.n42_adj_1345 , \core.aes_big_boi.n30_adj_1347 , 
         \core.aes_big_boi.n30_adj_1352 , \core.aes_big_boi.n9292 , 
         \core.aes_big_boi.n65_adj_1348 , \core.aes_big_boi.n4687 , 
         \core.aes_big_boi.n2_adj_1719[3] , \core.aes_big_boi.n9515 , 
         \core.aes_big_boi.n65_adj_1353 , \core.aes_big_boi.n9385 , 
         \core.aes_big_boi.n41_adj_1471 , \core.aes_big_boi.n8614 , 
         \core.aes_big_boi.n41_adj_1354 , \core.aes_big_boi.n9379 , 
         \core.aes_big_boi.n41_adj_1464 , \core.aes_big_boi.n6_adj_1714 , 
         \core.aes_big_boi.n9373 , \core.aes_big_boi.n41_adj_1457 , 
         \core.aes_big_boi.n9299 , \core.aes_big_boi.n8336 , 
         \core.aes_big_boi.n42_adj_1357 , \core.aes_big_boi.n9367 , 
         \core.aes_big_boi.n41_adj_1451 , \core.aes_big_boi.n9361 , 
         \core.aes_big_boi.n41_adj_1445 , \core.aes_big_boi.n9520 , 
         \core.aes_big_boi.n42_adj_1358 , \core.aes_big_boi.n9522 , 
         \core.aes_big_boi.n30_adj_1359 , \core.aes_big_boi.n65_adj_1360 , 
         \core.aes_big_boi.n8687 , \core.aes_big_boi.n41_adj_1444 , 
         \core.aes_big_boi.n8516 , \core.aes_big_boi.n41_adj_1561 , 
         \core.aes_big_boi.n9527 , \core.aes_big_boi.n42_adj_1361 , 
         \core.aes_big_boi.n9529 , \core.aes_big_boi.n30_adj_1362 , 
         \core.aes_big_boi.n65_adj_1363 , \core.aes_big_boi.n8681 , 
         \core.aes_big_boi.n41_adj_1438 , \core.aes_big_boi.n9355 , 
         \core.aes_big_boi.n41_adj_1434 , \core.aes_big_boi.n9534 , 
         \core.aes_big_boi.t0_adj_1717[7] , \core.aes_big_boi.n42_adj_1364 , 
         \core.aes_big_boi.n30_adj_1365 , \core.aes_big_boi.n9536 , 
         \core.aes_big_boi.n65_adj_1366 , \core.aes_big_boi.n8443 , 
         \core.aes_big_boi.n8_adj_1368 , \core.aes_big_boi.n9301 , 
         \core.aes_big_boi.n30_adj_1370 , \core.aes_big_boi.n65_adj_1371 , 
         \core.aes_big_boi.n8674 , \core.aes_big_boi.n41_adj_1433 , 
         \core.aes_big_boi.n8522 , \core.aes_big_boi.n9349 , 
         \core.aes_big_boi.n41_adj_1426 , \core.aes_big_boi.n9245 , 
         \core.aes_big_boi.n41_adj_1713 , \core.aes_big_boi.n4_adj_1369 , 
         \core.aes_big_boi.n6056 , \core.aes_big_boi.n8668 , 
         \core.aes_big_boi.n41_adj_1425 , \core.aes_big_boi.n3528 , 
         \core.aes_big_boi.n8620 , \core.aes_big_boi.n41_adj_1372 , 
         \core.aes_big_boi.n9 , \core.aes_big_boi.n5249 , 
         \core.aes_big_boi.n8624 , \core.aes_big_boi.n4_adj_1376 , 
         \core.aes_big_boi.n4593 , \core.aes_big_boi.n9306 , 
         \core.aes_big_boi.n2_adj_1721[2] , \core.aes_big_boi.n8385 , 
         \core.aes_big_boi.n42_adj_1378 , \core.aes_big_boi.n30_adj_1381 , 
         \core.aes_big_boi.n9308 , \core.aes_big_boi.n65_adj_1382 , 
         \core.aes_big_boi.n8626 , \core.aes_big_boi.n41_adj_1379 , 
         \core.aes_big_boi.n6_adj_1380 , \core.aes_big_boi.n8630 , 
         \core.aes_big_boi.n8632 , \core.aes_big_boi.n41_adj_1385 , 
         \core.aes_big_boi.n9313 , \core.aes_big_boi.n2_adj_1721[3] , 
         \core.aes_big_boi.n8340 , \core.aes_big_boi.n42_adj_1387 , 
         \core.aes_big_boi.n6_adj_1647 , \core.aes_big_boi.n30_adj_1390 , 
         \core.aes_big_boi.n8636 , \core.aes_big_boi.n9315 , 
         \core.aes_big_boi.n65_adj_1391 , \core.aes_big_boi.n8638 , 
         \core.aes_big_boi.n41_adj_1392 , \core.aes_big_boi.n9343 , 
         \core.aes_big_boi.n41_adj_1418 , \core.aes_big_boi.n8662 , 
         \core.aes_big_boi.n41_adj_1417 , \core.aes_big_boi.n42_adj_1395 , 
         \core.aes_big_boi.n9320 , \core.aes_big_boi.n30_adj_1397 , 
         \core.aes_big_boi.t0_adj_1718[5] , \core.aes_big_boi.n9322 , 
         \core.aes_big_boi.n65_adj_1398 , \core.aes_big_boi.n8644 , 
         \core.aes_big_boi.n41_adj_1396 , \core.aes_big_boi.t1[0] , 
         \core.aes_big_boi.n6_adj_1399 , \core.aes_big_boi.n4608 , 
         \core.aes_big_boi.n9327 , \core.aes_big_boi.n42_adj_1402 , 
         \core.aes_big_boi.n8650 , \core.aes_big_boi.n41_adj_1403 , 
         \core.aes_big_boi.n30_adj_1404 , \core.aes_big_boi.n9329 , 
         \core.aes_big_boi.n65_adj_1405 , \core.aes_big_boi.n8656 , 
         \core.aes_big_boi.n41_adj_1408 , \core.aes_big_boi.n9334 , 
         \core.aes_big_boi.t0_adj_1718[7] , \core.aes_big_boi.n42_adj_1409 , 
         \core.aes_big_boi.n30_adj_1410 , \core.aes_big_boi.n9336 , 
         \core.aes_big_boi.n65_adj_1411 , \core.aes_big_boi.n6_adj_1412 , 
         \core.aes_big_boi.n6_adj_1419 , \core.aes_big_boi.n8343 , 
         \core.aes_big_boi.t3_adj_1722[0] , \core.aes_big_boi.n4651 , 
         \core.aes_big_boi.n4691 , \core.aes_big_boi.n9359 , 
         \core.aes_big_boi.n6_adj_1441 , 
         \core.aes_big_boi.ciphertext_122__N_524 , 
         \core.aes_big_boi.ciphertext_122__N_525 , \core.aes_big_boi.n9365 , 
         \core.aes_big_boi.n8330 , \core.aes_big_boi.n8691 , 
         \core.aes_big_boi.n42_adj_1446 , \core.aes_big_boi.n8693 , 
         \core.aes_big_boi.n30_adj_1447 , \core.aes_big_boi.n65_adj_1449 , 
         \core.aes_big_boi.n8698 , \core.aes_big_boi.n42_adj_1452 , 
         \core.aes_big_boi.n30_adj_1453 , \core.aes_big_boi.n8389 , 
         \core.aes_big_boi.n8700 , \core.aes_big_boi.n65_adj_1456 , 
         \core.aes_big_boi.n8705 , \core.aes_big_boi.n42_adj_1459 , 
         \core.aes_big_boi.n30_adj_1462 , \core.aes_big_boi.n8707 , 
         \core.aes_big_boi.n65_adj_1463 , \core.aes_big_boi.n8712 , 
         \core.aes_big_boi.n42_adj_1466 , \core.aes_big_boi.n30_adj_1469 , 
         \core.aes_big_boi.n8714 , \core.aes_big_boi.n65_adj_1470 , 
         \core.aes_big_boi.t2_adj_1723[0] , \core.aes_big_boi.n8719 , 
         \core.aes_big_boi.n4595 , \core.aes_big_boi.n42_adj_1475 , 
         \core.aes_big_boi.n30_adj_1476 , \core.aes_big_boi.n8721 , 
         \core.aes_big_boi.n65_adj_1477 , \core.aes_big_boi.n9395 , 
         \core.aes_big_boi.n8726 , \core.aes_big_boi.n42_adj_1481 , 
         \core.aes_big_boi.n30_adj_1482 , \core.aes_big_boi.n8728 , 
         \core.aes_big_boi.n65_adj_1483 , \core.aes_big_boi.n8733 , 
         \core.aes_big_boi.n42_adj_1487 , \core.aes_big_boi.n30_adj_1489 , 
         \core.aes_big_boi.n8735 , \core.aes_big_boi.n65_adj_1490 , 
         \core.aes_big_boi.n9407 , \core.aes_big_boi.n30_adj_1495 , 
         \core.aes_big_boi.n8742 , \core.aes_big_boi.n65_adj_1496 , 
         \core.aes_big_boi.n9413 , \core.aes_big_boi.n2_adj_1726[0] , 
         \core.aes_big_boi.n9415 , \core.aes_big_boi.n41_adj_1501 , 
         \core.aes_big_boi.n8749 , \core.aes_big_boi.n41_adj_1502 , 
         \core.aes_big_boi.n9419 , \core.aes_big_boi.n6_adj_1505 , 
         \core.aes_big_boi.t3_adj_1724[0] , \core.aes_big_boi.t0_adj_1725[2] , 
         \core.aes_big_boi.n4644 , \core.aes_big_boi.t2_adj_1728[0] , 
         \core.aes_big_boi.n8755 , \core.aes_big_boi.n41_adj_1510 , 
         \core.aes_big_boi.n9421 , \core.aes_big_boi.n41_adj_1511 , 
         \core.aes_big_boi.n2_adj_1726[2] , \core.aes_big_boi.n9425 , 
         \core.aes_big_boi.n8763 , \core.aes_big_boi.n41_adj_1517 , 
         \core.aes_big_boi.n9427 , \core.aes_big_boi.n41_adj_1518 , 
         \core.aes_big_boi.n2_adj_1726[3] , \core.aes_big_boi.n8320 , 
         \core.aes_big_boi.n9431 , \core.aes_big_boi.n8769 , 
         \core.aes_big_boi.n41_adj_1524 , \core.aes_big_boi.n9433 , 
         \core.aes_big_boi.n41_adj_1525 , \core.aes_big_boi.t1_adj_1727[0] , 
         \core.aes_big_boi.n8773 , \core.aes_big_boi.n6_adj_1529 , 
         \core.aes_big_boi.t0_adj_1725[5] , \core.aes_big_boi.n8928 , 
         \core.aes_big_boi.n9439 , \core.aes_big_boi.n41_adj_1532 , 
         \core.aes_big_boi.n8775 , \core.aes_big_boi.n41_adj_1533 , 
         \core.aes_big_boi.n9443 , \core.aes_big_boi.n6_adj_1535 , 
         \core.aes_big_boi.t0_adj_1725[6] , \core.aes_big_boi.n8781 , 
         \core.aes_big_boi.n41_adj_1541 , \core.aes_big_boi.t0_adj_1725[7] , 
         \core.aes_big_boi.n8787 , \core.aes_big_boi.n41_adj_1544 , 
         \core.aes_big_boi.t0_adj_1725[0] , \core.aes_big_boi.n8793 , 
         \core.aes_big_boi.n41_adj_1548 , \core.aes_big_boi.n8797 , 
         \core.aes_big_boi.n8799 , \core.aes_big_boi.n41_adj_1551 , 
         \core.aes_big_boi.n9239 , \core.aes_big_boi.n41_adj_1708 , 
         \core.aes_big_boi.n8805 , \core.aes_big_boi.n41_adj_1555 , 
         \core.aes_big_boi.n8809 , \core.aes_big_boi.n8481 , 
         \core.aes_big_boi.n41_adj_1709 , \core.aes_big_boi.n8811 , 
         \core.aes_big_boi.n41_adj_1558 , \core.aes_big_boi.n8475 , 
         \core.aes_big_boi.n41_adj_1701 , \core.aes_big_boi.n9233 , 
         \core.aes_big_boi.n41_adj_1702 , \core.aes_big_boi.n8817 , 
         \core.aes_big_boi.n41_adj_1563 , \core.aes_big_boi.n8821 , 
         \core.aes_big_boi.n8371 , \core.aes_big_boi.n6_adj_1589 , 
         \core.aes_big_boi.n8823 , \core.aes_big_boi.n41_adj_1569 , 
         \core.aes_big_boi.n8827 , \core.aes_big_boi.n8829 , 
         \core.aes_big_boi.n41_adj_1572 , \core.aes_big_boi.n9227 , 
         \core.aes_big_boi.n41_adj_1695 , \core.aes_big_boi.n8833 , 
         \core.aes_big_boi.n8835 , \core.aes_big_boi.n41_adj_1575 , 
         \core.aes_big_boi.n9219 , \core.aes_big_boi.n41_adj_1692 , 
         \core.aes_big_boi.n8323 , \core.aes_big_boi.n8841 , 
         \core.aes_big_boi.n41_adj_1578 , \core.aes_big_boi.n9210 , 
         \core.aes_big_boi.n41_adj_1687 , \core.aes_big_boi.n8847 , 
         \core.aes_big_boi.n41_adj_1581 , \core.aes_big_boi.n9208 , 
         \core.aes_big_boi.n6_adj_1582 , \core.aes_big_boi.n8853 , 
         \core.aes_big_boi.n41_adj_1585 , \core.aes_big_boi.n9203 , 
         \core.aes_big_boi.n41_adj_1682 , \core.aes_big_boi.n9187 , 
         \core.aes_big_boi.n41_adj_1677 , \core.aes_big_boi.n8859 , 
         \core.aes_big_boi.n41_adj_1588 , \core.aes_big_boi.n9169 , 
         \core.aes_big_boi.n41_adj_1674 , \core.aes_big_boi.n6_adj_1593 , 
         \core.aes_big_boi.n9151 , \core.aes_big_boi.n41_adj_1671 , 
         \core.aes_big_boi.n8865 , \core.aes_big_boi.n41_adj_1592 , 
         \core.aes_big_boi.n9131 , \core.aes_big_boi.n41_adj_1668 , 
         \core.aes_big_boi.n8313 , \core.aes_big_boi.n9129 , 
         \core.aes_big_boi.n8871 , \core.aes_big_boi.n41_adj_1596 , 
         \core.aes_big_boi.n9113 , \core.aes_big_boi.n41_adj_1665 , 
         \core.aes_big_boi.n8368 , \core.aes_big_boi.n9093 , 
         \core.aes_big_boi.n41_adj_1662 , \core.aes_big_boi.n8877 , 
         \core.aes_big_boi.n41_adj_1599 , \core.aes_big_boi.n9073 , 
         \core.aes_big_boi.n41_adj_1659 , \core.aes_big_boi.n8881 , 
         \core.aes_big_boi.n9055 , \core.aes_big_boi.n41_adj_1656 , 
         \core.aes_big_boi.n8883 , \core.aes_big_boi.n41_adj_1602 , 
         \core.aes_big_boi.n9037 , \core.aes_big_boi.n41_adj_1653 , 
         \core.aes_big_boi.n8382 , \core.aes_big_boi.n9021 , 
         \core.aes_big_boi.n41_adj_1650 , \core.aes_big_boi.n9001 , 
         \core.aes_big_boi.n41_adj_1645 , \core.aes_big_boi.n8889 , 
         \core.aes_big_boi.n41_adj_1605 , \core.aes_big_boi.n8983 , 
         \core.aes_big_boi.n41_adj_1641 , \core.aes_big_boi.n8965 , 
         \core.aes_big_boi.n41_adj_1638 , \core.aes_big_boi.n8951 , 
         \core.aes_big_boi.n41_adj_1634 , \core.aes_big_boi.n8893 , 
         \core.aes_big_boi.n42_adj_1606 , \core.aes_big_boi.n8895 , 
         \core.aes_big_boi.n30_adj_1607 , \core.aes_big_boi.n65_adj_1608 , 
         \core.aes_big_boi.n8942 , \core.aes_big_boi.n42_adj_1629 , 
         \core.aes_big_boi.n8935 , \core.aes_big_boi.n42_adj_1626 , 
         \core.aes_big_boi.n8900 , \core.aes_big_boi.n4677 , 
         \core.aes_big_boi.n42_adj_1611 , \core.aes_big_boi.n30_adj_1612 , 
         \core.aes_big_boi.n8902 , \core.aes_big_boi.n65_adj_1613 , 
         \core.aes_big_boi.n42_adj_1623 , \core.aes_big_boi.n30_adj_1624 , 
         \core.aes_big_boi.n8907 , \core.aes_big_boi.n42_adj_1614 , 
         \core.aes_big_boi.n3707 , \core.aes_big_boi.n3705 , 
         \core.aes_big_boi.n30_adj_1615 , \core.aes_big_boi.n8909 , 
         \core.aes_big_boi.n65_adj_1616 , \core.aes_big_boi.n3703 , 
         \core.aes_big_boi.n3701 , \core.aes_big_boi.n3699 , 
         \core.aes_big_boi.n8914 , \core.aes_big_boi.n42_adj_1617 , 
         \core.aes_big_boi.n30_adj_1618 , \core.aes_big_boi.n8916 , 
         \core.aes_big_boi.n65_adj_1619 , \core.aes_big_boi.n3697 , 
         \core.aes_big_boi.n3695 , \core.aes_big_boi.n3693 , 
         \core.aes_big_boi.n3691 , \core.aes_big_boi.n3689 , 
         \core.aes_big_boi.n3687 , \core.aes_big_boi.n3685 , 
         \core.aes_big_boi.n3683 , \core.aes_big_boi.n8921 , 
         \core.aes_big_boi.n42_adj_1620 , \core.aes_big_boi.n3681 , 
         \core.aes_big_boi.n30_adj_1621 , \core.aes_big_boi.n8923 , 
         \core.aes_big_boi.n65_adj_1622 , \core.aes_big_boi.n3679 , 
         \core.aes_big_boi.n3677 , \core.aes_big_boi.n8930 , 
         \core.aes_big_boi.n65_adj_1625 , \core.aes_big_boi.n3675 , 
         \core.aes_big_boi.n3673 , \core.aes_big_boi.n3671 , 
         \core.aes_big_boi.n8937 , \core.aes_big_boi.n30_adj_1627 , 
         \core.aes_big_boi.n65_adj_1628 , \core.aes_big_boi.n3669 , 
         \core.aes_big_boi.n3667 , \core.aes_big_boi.n3665 , 
         \core.aes_big_boi.n30_adj_1630 , \core.aes_big_boi.n8944 , 
         \core.aes_big_boi.n65_adj_1631 , \core.aes_big_boi.n3663 , 
         \core.aes_big_boi.n3661 , \core.aes_big_boi.n3659 , 
         \core.aes_big_boi.n3657 , \core.aes_big_boi.n8333 , 
         \core.aes_big_boi.t3_adj_1729[0] , \core.aes_big_boi.n3655 , 
         \core.aes_big_boi.n3653 , \core.aes_big_boi.n3651 , 
         \core.aes_big_boi.n3649 , \core.aes_big_boi.n3647 , 
         \core.aes_big_boi.n8999 , \core.aes_big_boi.n6_adj_1642 , 
         \core.aes_big_boi.ciphertext_90__N_588 , 
         \core.aes_big_boi.ciphertext_90__N_589 , \core.aes_big_boi.n9017 , 
         \core.aes_big_boi.n8317 , \core.aes_big_boi.n9091 , 
         \core.aes_big_boi.n9111 , \core.aes_big_boi.ciphertext_89__N_590 , 
         \core.aes_big_boi.ciphertext_89__N_591 , \core.aes_big_boi.n9147 , 
         \core.aes_big_boi.n9167 , \core.aes_big_boi.n9185 , 
         \core.aes_big_boi.n9199 , \core.aes_big_boi.n8379 , 
         \core.aes_big_boi.n6_adj_1698 , \core.aes_big_boi.n8494 , 
         \core.aes_big_boi.n6_adj_1705 , \core.aes_big_boi.n6_adj_1710 , 
         \core.aes_big_boi.n8558 , \core.aes_big_boi.ciphertext_24__N_720 , 
         \core.aes_big_boi.ciphertext_24__N_721 , 
         \core.aes_big_boi.nextstate[0] , 
         \core.aes_big_boi.nextstate_0__N_1211 , 
         \core.aes_big_boi.state_0__N_1202 , \core.state_0__N_513[0] , load_c, 
         \core.fsm_done.sig_255.FeedThruLUT , \core.state_1__N_512 , 
         \core.aes_big_boi.ciphertext_59__N_651 , 
         \core.aes_big_boi.ciphertext_12__N_744 , 
         \core.aes_big_boi.tempARK[12] , 
         \core.aes_big_boi.ciphertext_23__N_722 , 
         \core.aes_big_boi.tempARK[23] , 
         \core.aes_big_boi.ciphertext_7__N_754 , \core.aes_big_boi.tempARK[7] , 
         \core.aes_big_boi.ciphertext_0__N_768 , \core.aes_big_boi.tempARK[0] , 
         \core.aes_big_boi.ciphertext_41__N_686 , 
         \core.aes_big_boi.tempARK[41] , 
         \core.aes_big_boi.ciphertext_39__N_690 , 
         \core.aes_big_boi.tempARK[39] , 
         \core.aes_big_boi.ciphertext_59__N_650 , 
         \core.aes_big_boi.ciphertext_44__N_680 , 
         \core.aes_big_boi.tempARK[44] , 
         \core.aes_big_boi.ciphertext_47__N_674 , 
         \core.aes_big_boi.tempARK[47] , 
         \core.aes_big_boi.ciphertext_33__N_702 , 
         \core.aes_big_boi.tempARK[33] , 
         \core.aes_big_boi.ciphertext_75__N_618 , 
         \core.aes_big_boi.tempARK[75] , 
         \core.aes_big_boi.ciphertext_76__N_616 , 
         \core.aes_big_boi.tempARK[76] , 
         \core.aes_big_boi.ciphertext_78__N_612 , 
         \core.aes_big_boi.tempARK[78] , 
         \core.aes_big_boi.ciphertext_111__N_546 , 
         \core.aes_big_boi.tempARK[111] , 
         \core.aes_big_boi.ciphertext_107__N_554 , 
         \core.aes_big_boi.tempARK[107] , 
         \core.aes_big_boi.ciphertext_105__N_558 , 
         \core.aes_big_boi.tempARK[105] , 
         \core.aes_big_boi.ciphertext_108__N_552 , 
         \core.aes_big_boi.tempARK[108] , 
         \core.aes_big_boi.ciphertext_109__N_550 , 
         \core.aes_big_boi.tempARK[109] , 
         \core.aes_big_boi.ciphertext_121__N_526 , 
         \core.aes_big_boi.ciphertext_96__N_576 , 
         \core.aes_big_boi.tempARK[96] , 
         \core.aes_big_boi.ciphertext_113__N_542 , 
         \core.aes_big_boi.tempARK[113] , 
         \core.aes_big_boi.ciphertext_3__N_762 , \core.aes_big_boi.tempARK[3] , 
         \core.aes_big_boi.ciphertext_85__N_598 , 
         \core.aes_big_boi.tempARK[85] , 
         \core.aes_big_boi.ciphertext_4__N_760 , \core.aes_big_boi.tempARK[4] , 
         \core.aes_big_boi.ciphertext_5__N_758 , \core.aes_big_boi.tempARK[5] , 
         \core.aes_big_boi.ciphertext_114__N_540 , 
         \core.aes_big_boi.tempARK[114] , 
         \core.aes_big_boi.ciphertext_115__N_538 , 
         \core.aes_big_boi.tempARK[115] , 
         \core.aes_big_boi.ciphertext_116__N_536 , 
         \core.aes_big_boi.tempARK[116] , 
         \core.aes_big_boi.ciphertext_117__N_534 , 
         \core.aes_big_boi.tempARK[117] , 
         \core.aes_big_boi.ciphertext_86__N_596 , 
         \core.aes_big_boi.tempARK[86] , 
         \core.aes_big_boi.ciphertext_118__N_532 , 
         \core.aes_big_boi.tempARK[118] , 
         \core.aes_big_boi.ciphertext_119__N_530 , 
         \core.aes_big_boi.tempARK[119] , 
         \core.aes_big_boi.ciphertext_6__N_756 , \core.aes_big_boi.tempARK[6] , 
         \core.aes_big_boi.ciphertext_87__N_594 , 
         \core.aes_big_boi.tempARK[87] , 
         \core.aes_big_boi.ciphertext_8__N_752 , \core.aes_big_boi.tempARK[8] , 
         \core.aes_big_boi.ciphertext_9__N_750 , \core.aes_big_boi.tempARK[9] , 
         \core.aes_big_boi.ciphertext_10__N_748 , 
         \core.aes_big_boi.tempARK[10] , 
         \core.aes_big_boi.ciphertext_11__N_746 , 
         \core.aes_big_boi.tempARK[11] , 
         \core.aes_big_boi.ciphertext_13__N_742 , 
         \core.aes_big_boi.tempARK[13] , 
         \core.aes_big_boi.ciphertext_14__N_740 , 
         \core.aes_big_boi.tempARK[14] , 
         \core.aes_big_boi.ciphertext_15__N_738 , 
         \core.aes_big_boi.tempARK[15] , 
         \core.aes_big_boi.ciphertext_16__N_736 , 
         \core.aes_big_boi.tempARK[16] , 
         \core.aes_big_boi.ciphertext_17__N_734 , 
         \core.aes_big_boi.tempARK[17] , 
         \core.aes_big_boi.ciphertext_18__N_732 , 
         \core.aes_big_boi.tempARK[18] , 
         \core.aes_big_boi.ciphertext_19__N_730 , 
         \core.aes_big_boi.tempARK[19] , 
         \core.aes_big_boi.ciphertext_20__N_728 , 
         \core.aes_big_boi.tempARK[20] , 
         \core.aes_big_boi.ciphertext_97__N_574 , 
         \core.aes_big_boi.tempARK[97] , 
         \core.aes_big_boi.ciphertext_21__N_726 , 
         \core.aes_big_boi.tempARK[21] , 
         \core.aes_big_boi.ciphertext_98__N_572 , 
         \core.aes_big_boi.tempARK[98] , 
         \core.aes_big_boi.ciphertext_22__N_724 , 
         \core.aes_big_boi.tempARK[22] , 
         \core.aes_big_boi.ciphertext_99__N_570 , 
         \core.aes_big_boi.tempARK[99] , 
         \core.aes_big_boi.ciphertext_100__N_568 , 
         \core.aes_big_boi.tempARK[100] , 
         \core.aes_big_boi.ciphertext_101__N_566 , 
         \core.aes_big_boi.tempARK[101] , 
         \core.aes_big_boi.ciphertext_102__N_564 , 
         \core.aes_big_boi.tempARK[102] , 
         \core.aes_big_boi.ciphertext_103__N_562 , 
         \core.aes_big_boi.tempARK[103] , 
         \core.aes_big_boi.ciphertext_104__N_560 , 
         \core.aes_big_boi.tempARK[104] , 
         \core.aes_big_boi.ciphertext_106__N_556 , 
         \core.aes_big_boi.tempARK[106] , 
         \core.aes_big_boi.ciphertext_32__N_704 , 
         \core.aes_big_boi.tempARK[32] , 
         \core.aes_big_boi.ciphertext_110__N_548 , 
         \core.aes_big_boi.tempARK[110] , 
         \core.aes_big_boi.ciphertext_34__N_700 , 
         \core.aes_big_boi.tempARK[34] , 
         \core.aes_big_boi.ciphertext_35__N_698 , 
         \core.aes_big_boi.tempARK[35] , 
         \core.aes_big_boi.ciphertext_112__N_544 , 
         \core.aes_big_boi.tempARK[112] , 
         \core.aes_big_boi.ciphertext_36__N_696 , 
         \core.aes_big_boi.tempARK[36] , 
         \core.aes_big_boi.ciphertext_37__N_694 , 
         \core.aes_big_boi.tempARK[37] , 
         \core.aes_big_boi.ciphertext_38__N_692 , 
         \core.aes_big_boi.tempARK[38] , 
         \core.aes_big_boi.ciphertext_40__N_688 , 
         \core.aes_big_boi.tempARK[40] , 
         \core.aes_big_boi.ciphertext_42__N_684 , 
         \core.aes_big_boi.tempARK[42] , 
         \core.aes_big_boi.ciphertext_43__N_682 , 
         \core.aes_big_boi.tempARK[43] , 
         \core.aes_big_boi.ciphertext_45__N_678 , 
         \core.aes_big_boi.tempARK[45] , 
         \core.aes_big_boi.ciphertext_46__N_676 , 
         \core.aes_big_boi.tempARK[46] , 
         \core.aes_big_boi.ciphertext_48__N_672 , 
         \core.aes_big_boi.tempARK[48] , 
         \core.aes_big_boi.ciphertext_49__N_670 , 
         \core.aes_big_boi.tempARK[49] , 
         \core.aes_big_boi.ciphertext_50__N_668 , 
         \core.aes_big_boi.tempARK[50] , 
         \core.aes_big_boi.ciphertext_51__N_666 , 
         \core.aes_big_boi.tempARK[51] , 
         \core.aes_big_boi.ciphertext_52__N_664 , 
         \core.aes_big_boi.tempARK[52] , 
         \core.aes_big_boi.ciphertext_53__N_662 , 
         \core.aes_big_boi.tempARK[53] , 
         \core.aes_big_boi.ciphertext_54__N_660 , 
         \core.aes_big_boi.tempARK[54] , 
         \core.aes_big_boi.ciphertext_55__N_658 , 
         \core.aes_big_boi.tempARK[55] , 
         \core.aes_big_boi.ciphertext_64__N_640 , 
         \core.aes_big_boi.tempARK[64] , 
         \core.aes_big_boi.ciphertext_65__N_638 , 
         \core.aes_big_boi.tempARK[65] , 
         \core.aes_big_boi.ciphertext_66__N_636 , 
         \core.aes_big_boi.tempARK[66] , 
         \core.aes_big_boi.ciphertext_67__N_634 , 
         \core.aes_big_boi.tempARK[67] , 
         \core.aes_big_boi.ciphertext_68__N_632 , 
         \core.aes_big_boi.tempARK[68] , 
         \core.aes_big_boi.ciphertext_69__N_630 , 
         \core.aes_big_boi.tempARK[69] , 
         \core.aes_big_boi.ciphertext_70__N_628 , 
         \core.aes_big_boi.tempARK[70] , 
         \core.aes_big_boi.ciphertext_71__N_626 , 
         \core.aes_big_boi.tempARK[71] , 
         \core.aes_big_boi.ciphertext_72__N_624 , 
         \core.aes_big_boi.tempARK[72] , 
         \core.aes_big_boi.ciphertext_73__N_622 , 
         \core.aes_big_boi.tempARK[73] , 
         \core.aes_big_boi.ciphertext_74__N_620 , 
         \core.aes_big_boi.tempARK[74] , 
         \core.aes_big_boi.ciphertext_77__N_614 , 
         \core.aes_big_boi.tempARK[77] , 
         \core.aes_big_boi.ciphertext_79__N_610 , 
         \core.aes_big_boi.tempARK[79] , 
         \core.aes_big_boi.ciphertext_80__N_608 , 
         \core.aes_big_boi.tempARK[80] , 
         \core.aes_big_boi.ciphertext_81__N_606 , 
         \core.aes_big_boi.tempARK[81] , 
         \core.aes_big_boi.ciphertext_1__N_766 , \core.aes_big_boi.tempARK[1] , 
         \core.aes_big_boi.ciphertext_82__N_604 , 
         \core.aes_big_boi.tempARK[82] , 
         \core.aes_big_boi.ciphertext_83__N_602 , 
         \core.aes_big_boi.tempARK[83] , 
         \core.aes_big_boi.ciphertext_2__N_764 , \core.aes_big_boi.tempARK[2] , 
         \core.aes_big_boi.ciphertext_84__N_600 , 
         \core.aes_big_boi.tempARK[84] , 
         \spi.cyphertextcaptured[126].sig_674.FeedThruLUT , \spi.sdodelayed , 
         sdo_c, sdi_c;

  core_aes_big_boi_SLICE_0 \core.aes_big_boi.SLICE_0 ( 
    .DI1(\core.aes_big_boi.counter_11__N_1166[8] ), 
    .DI0(\core.aes_big_boi.counter_11__N_1166[7] ), 
    .D1(\core.aes_big_boi.n10865 ), .C1(\core.aes_big_boi.counter[8] ), 
    .D0(\core.aes_big_boi.n6770 ), .C0(\core.aes_big_boi.counter[7] ), 
    .CE(\core.aes_big_boi.counter_0__N_1200 ), 
    .LSR(\core.aes_big_boi.counter_0__N_1201 ), .CLK(clk_c), 
    .CIN0(\core.aes_big_boi.n6770 ), .CIN1(\core.aes_big_boi.n10865 ), 
    .Q0(\core.aes_big_boi.counter[7] ), .Q1(\core.aes_big_boi.counter[8] ), 
    .F0(\core.aes_big_boi.counter_11__N_1166[7] ), 
    .F1(\core.aes_big_boi.counter_11__N_1166[8] ), 
    .COUT1(\core.aes_big_boi.n6772 ), .COUT0(\core.aes_big_boi.n10865 ));
  core_aes_big_boi_SLICE_1 \core.aes_big_boi.SLICE_1 ( 
    .DI0(\core.aes_big_boi.counter_11__N_1166[11] ), 
    .D1(\core.aes_big_boi.n10871 ), .D0(\core.aes_big_boi.n6774 ), 
    .C0(\core.aes_big_boi.counter[11] ), 
    .CE(\core.aes_big_boi.counter_0__N_1200 ), 
    .LSR(\core.aes_big_boi.counter_0__N_1201 ), .CLK(clk_c), 
    .CIN0(\core.aes_big_boi.n6774 ), .CIN1(\core.aes_big_boi.n10871 ), 
    .Q0(\core.aes_big_boi.counter[11] ), 
    .F0(\core.aes_big_boi.counter_11__N_1166[11] ), 
    .COUT0(\core.aes_big_boi.n10871 ));
  core_aes_big_boi_SLICE_2 \core.aes_big_boi.SLICE_2 ( 
    .DI1(\core.aes_big_boi.counter_11__N_1166[6] ), 
    .DI0(\core.aes_big_boi.counter_11__N_1166[5] ), 
    .D1(\core.aes_big_boi.n10862 ), .C1(\core.aes_big_boi.counter[6] ), 
    .D0(\core.aes_big_boi.n6768 ), .C0(\core.aes_big_boi.counter[5] ), 
    .CE(\core.aes_big_boi.counter_0__N_1200 ), 
    .LSR(\core.aes_big_boi.counter_0__N_1201 ), .CLK(clk_c), 
    .CIN0(\core.aes_big_boi.n6768 ), .CIN1(\core.aes_big_boi.n10862 ), 
    .Q0(\core.aes_big_boi.counter[5] ), .Q1(\core.aes_big_boi.counter[6] ), 
    .F0(\core.aes_big_boi.counter_11__N_1166[5] ), 
    .F1(\core.aes_big_boi.counter_11__N_1166[6] ), 
    .COUT1(\core.aes_big_boi.n6770 ), .COUT0(\core.aes_big_boi.n10862 ));
  core_aes_big_boi_SLICE_3 \core.aes_big_boi.SLICE_3 ( 
    .DI1(\core.aes_big_boi.counter_11__N_1166[0] ), 
    .D1(\core.aes_big_boi.n10853 ), .C1(\core.aes_big_boi.counter[0] ), 
    .B1(VCC_net), .CE(\core.aes_big_boi.counter_0__N_1200 ), 
    .LSR(\core.aes_big_boi.counter_0__N_1201 ), .CLK(clk_c), 
    .CIN1(\core.aes_big_boi.n10853 ), .Q1(\core.aes_big_boi.counter[0] ), 
    .F1(\core.aes_big_boi.counter_11__N_1166[0] ), 
    .COUT1(\core.aes_big_boi.n6764 ), .COUT0(\core.aes_big_boi.n10853 ));
  core_aes_big_boi_SLICE_4 \core.aes_big_boi.SLICE_4 ( 
    .DI1(\core.aes_big_boi.counter_11__N_1166[4] ), 
    .DI0(\core.aes_big_boi.counter_11__N_1166[3] ), 
    .D1(\core.aes_big_boi.n10859 ), .C1(\core.aes_big_boi.counter[4] ), 
    .D0(\core.aes_big_boi.n6766 ), .C0(\core.aes_big_boi.counter[3] ), 
    .CE(\core.aes_big_boi.counter_0__N_1200 ), 
    .LSR(\core.aes_big_boi.counter_0__N_1201 ), .CLK(clk_c), 
    .CIN0(\core.aes_big_boi.n6766 ), .CIN1(\core.aes_big_boi.n10859 ), 
    .Q0(\core.aes_big_boi.counter[3] ), .Q1(\core.aes_big_boi.counter[4] ), 
    .F0(\core.aes_big_boi.counter_11__N_1166[3] ), 
    .F1(\core.aes_big_boi.counter_11__N_1166[4] ), 
    .COUT1(\core.aes_big_boi.n6768 ), .COUT0(\core.aes_big_boi.n10859 ));
  core_aes_big_boi_SLICE_5 \core.aes_big_boi.SLICE_5 ( 
    .DI1(\core.aes_big_boi.counter_11__N_1166[2] ), 
    .DI0(\core.aes_big_boi.counter_11__N_1166[1] ), 
    .D1(\core.aes_big_boi.n10856 ), .C1(\core.aes_big_boi.counter[2] ), 
    .D0(\core.aes_big_boi.n6764 ), .C0(\core.aes_big_boi.counter[1] ), 
    .CE(\core.aes_big_boi.counter_0__N_1200 ), 
    .LSR(\core.aes_big_boi.counter_0__N_1201 ), .CLK(clk_c), 
    .CIN0(\core.aes_big_boi.n6764 ), .CIN1(\core.aes_big_boi.n10856 ), 
    .Q0(\core.aes_big_boi.counter[1] ), .Q1(\core.aes_big_boi.counter[2] ), 
    .F0(\core.aes_big_boi.counter_11__N_1166[1] ), 
    .F1(\core.aes_big_boi.counter_11__N_1166[2] ), 
    .COUT1(\core.aes_big_boi.n6766 ), .COUT0(\core.aes_big_boi.n10856 ));
  core_aes_big_boi_SLICE_6 \core.aes_big_boi.SLICE_6 ( 
    .DI1(\core.aes_big_boi.counter_11__N_1166[10] ), 
    .DI0(\core.aes_big_boi.counter_11__N_1166[9] ), 
    .D1(\core.aes_big_boi.n10868 ), .C1(\core.aes_big_boi.counter[10] ), 
    .D0(\core.aes_big_boi.n6772 ), .C0(\core.aes_big_boi.counter[9] ), 
    .CE(\core.aes_big_boi.counter_0__N_1200 ), 
    .LSR(\core.aes_big_boi.counter_0__N_1201 ), .CLK(clk_c), 
    .CIN0(\core.aes_big_boi.n6772 ), .CIN1(\core.aes_big_boi.n10868 ), 
    .Q0(\core.aes_big_boi.counter[9] ), .Q1(\core.aes_big_boi.counter[10] ), 
    .F0(\core.aes_big_boi.counter_11__N_1166[9] ), 
    .F1(\core.aes_big_boi.counter_11__N_1166[10] ), 
    .COUT1(\core.aes_big_boi.n6774 ), .COUT0(\core.aes_big_boi.n10868 ));
  SLICE_7 SLICE_7( .DI1(\key[126].sig_001.FeedThruLUT ), 
    .DI0(\key[127].sig_000.FeedThruLUT ), .C1(\key[126] ), .B0(\key[127] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[127] ), 
    .Q1(\core.curKey[126] ), .F0(\key[127].sig_000.FeedThruLUT ), 
    .F1(\key[126].sig_001.FeedThruLUT ));
  SLICE_9 SLICE_9( .DI1(\key[124].sig_003.FeedThruLUT ), 
    .DI0(\key[125].sig_002.FeedThruLUT ), .D1(\key[124] ), .A0(\key[125] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[125] ), 
    .Q1(\core.curKey[124] ), .F0(\key[125].sig_002.FeedThruLUT ), 
    .F1(\key[124].sig_003.FeedThruLUT ));
  SLICE_11 SLICE_11( .DI1(\key[122].sig_005.FeedThruLUT ), 
    .DI0(\key[123].sig_004.FeedThruLUT ), .B1(\key[122] ), .A0(\key[123] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[123] ), 
    .Q1(\core.curKey[122] ), .F0(\key[123].sig_004.FeedThruLUT ), 
    .F1(\key[122].sig_005.FeedThruLUT ));
  SLICE_13 SLICE_13( .DI1(\key[120].sig_007.FeedThruLUT ), 
    .DI0(\key[121].sig_006.FeedThruLUT ), .A1(\key[120] ), .B0(\key[121] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[121] ), 
    .Q1(\core.curKey[120] ), .F0(\key[121].sig_006.FeedThruLUT ), 
    .F1(\key[120].sig_007.FeedThruLUT ));
  SLICE_15 SLICE_15( .DI1(\key[118].sig_009.FeedThruLUT ), 
    .DI0(\key[119].sig_008.FeedThruLUT ), .C1(\key[118] ), .D0(\key[119] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[119] ), 
    .Q1(\core.curKey[118] ), .F0(\key[119].sig_008.FeedThruLUT ), 
    .F1(\key[118].sig_009.FeedThruLUT ));
  SLICE_17 SLICE_17( .DI1(\key[116].sig_011.FeedThruLUT ), 
    .DI0(\key[117].sig_010.FeedThruLUT ), .C1(\key[116] ), .D0(\key[117] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[117] ), 
    .Q1(\core.curKey[116] ), .F0(\key[117].sig_010.FeedThruLUT ), 
    .F1(\key[116].sig_011.FeedThruLUT ));
  SLICE_19 SLICE_19( .DI1(\key[114].sig_013.FeedThruLUT ), 
    .DI0(\key[115].sig_012.FeedThruLUT ), .B1(\key[114] ), .B0(\key[115] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[115] ), 
    .Q1(\core.curKey[114] ), .F0(\key[115].sig_012.FeedThruLUT ), 
    .F1(\key[114].sig_013.FeedThruLUT ));
  SLICE_21 SLICE_21( .DI1(\key[112].sig_015.FeedThruLUT ), 
    .DI0(\key[113].sig_014.FeedThruLUT ), .B1(\key[112] ), .A0(\key[113] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[113] ), 
    .Q1(\core.curKey[112] ), .F0(\key[113].sig_014.FeedThruLUT ), 
    .F1(\key[112].sig_015.FeedThruLUT ));
  SLICE_23 SLICE_23( .DI1(\key[110].sig_017.FeedThruLUT ), 
    .DI0(\key[111].sig_016.FeedThruLUT ), .D1(\key[110] ), .C0(\key[111] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[111] ), 
    .Q1(\core.curKey[110] ), .F0(\key[111].sig_016.FeedThruLUT ), 
    .F1(\key[110].sig_017.FeedThruLUT ));
  SLICE_25 SLICE_25( .DI1(\key[108].sig_019.FeedThruLUT ), 
    .DI0(\key[109].sig_018.FeedThruLUT ), .B1(\key[108] ), .B0(\key[109] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[109] ), 
    .Q1(\core.curKey[108] ), .F0(\key[109].sig_018.FeedThruLUT ), 
    .F1(\key[108].sig_019.FeedThruLUT ));
  SLICE_27 SLICE_27( .DI1(\key[106].sig_021.FeedThruLUT ), 
    .DI0(\key[107].sig_020.FeedThruLUT ), .A1(\key[106] ), .A0(\key[107] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[107] ), 
    .Q1(\core.curKey[106] ), .F0(\key[107].sig_020.FeedThruLUT ), 
    .F1(\key[106].sig_021.FeedThruLUT ));
  SLICE_29 SLICE_29( .DI1(\key[104].sig_023.FeedThruLUT ), 
    .DI0(\key[105].sig_022.FeedThruLUT ), .B1(\key[104] ), .A0(\key[105] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[105] ), 
    .Q1(\core.curKey[104] ), .F0(\key[105].sig_022.FeedThruLUT ), 
    .F1(\key[104].sig_023.FeedThruLUT ));
  SLICE_31 SLICE_31( .DI1(\key[102].sig_025.FeedThruLUT ), 
    .DI0(\key[103].sig_024.FeedThruLUT ), .D1(\key[102] ), .A0(\key[103] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[103] ), 
    .Q1(\core.curKey[102] ), .F0(\key[103].sig_024.FeedThruLUT ), 
    .F1(\key[102].sig_025.FeedThruLUT ));
  SLICE_33 SLICE_33( .DI1(\key[100].sig_027.FeedThruLUT ), 
    .DI0(\key[101].sig_026.FeedThruLUT ), .A1(\key[100] ), .D0(\key[101] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[101] ), 
    .Q1(\core.curKey[100] ), .F0(\key[101].sig_026.FeedThruLUT ), 
    .F1(\key[100].sig_027.FeedThruLUT ));
  SLICE_35 SLICE_35( .DI1(\key[98].sig_029.FeedThruLUT ), 
    .DI0(\key[99].sig_028.FeedThruLUT ), .A1(\key[98] ), .C0(\key[99] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[99] ), 
    .Q1(\core.curKey[98] ), .F0(\key[99].sig_028.FeedThruLUT ), 
    .F1(\key[98].sig_029.FeedThruLUT ));
  SLICE_37 SLICE_37( .DI1(\key[96].sig_031.FeedThruLUT ), 
    .DI0(\key[97].sig_030.FeedThruLUT ), .A1(\key[96] ), .D0(\key[97] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[97] ), 
    .Q1(\core.curKey[96] ), .F0(\key[97].sig_030.FeedThruLUT ), 
    .F1(\key[96].sig_031.FeedThruLUT ));
  SLICE_39 SLICE_39( .DI1(\key[94].sig_033.FeedThruLUT ), 
    .DI0(\key[95].sig_032.FeedThruLUT ), .A1(\key[94] ), .A0(\key[95] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[95] ), 
    .Q1(\core.curKey[94] ), .F0(\key[95].sig_032.FeedThruLUT ), 
    .F1(\key[94].sig_033.FeedThruLUT ));
  SLICE_41 SLICE_41( .DI1(\key[92].sig_035.FeedThruLUT ), 
    .DI0(\key[93].sig_034.FeedThruLUT ), .C1(\key[92] ), .D0(\key[93] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[93] ), 
    .Q1(\core.curKey[92] ), .F0(\key[93].sig_034.FeedThruLUT ), 
    .F1(\key[92].sig_035.FeedThruLUT ));
  SLICE_43 SLICE_43( .DI1(\key[90].sig_037.FeedThruLUT ), 
    .DI0(\key[91].sig_036.FeedThruLUT ), .B1(\key[90] ), .B0(\key[91] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[91] ), 
    .Q1(\core.curKey[90] ), .F0(\key[91].sig_036.FeedThruLUT ), 
    .F1(\key[90].sig_037.FeedThruLUT ));
  SLICE_45 SLICE_45( .DI1(\key[88].sig_039.FeedThruLUT ), 
    .DI0(\key[89].sig_038.FeedThruLUT ), .A1(\key[88] ), .C0(\key[89] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[89] ), 
    .Q1(\core.curKey[88] ), .F0(\key[89].sig_038.FeedThruLUT ), 
    .F1(\key[88].sig_039.FeedThruLUT ));
  SLICE_47 SLICE_47( .DI1(\key[86].sig_041.FeedThruLUT ), 
    .DI0(\key[87].sig_040.FeedThruLUT ), .B1(\key[86] ), .C0(\key[87] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[87] ), 
    .Q1(\core.curKey[86] ), .F0(\key[87].sig_040.FeedThruLUT ), 
    .F1(\key[86].sig_041.FeedThruLUT ));
  SLICE_49 SLICE_49( .DI1(\key[84].sig_043.FeedThruLUT ), 
    .DI0(\key[85].sig_042.FeedThruLUT ), .C1(\key[84] ), .A0(\key[85] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[85] ), 
    .Q1(\core.curKey[84] ), .F0(\key[85].sig_042.FeedThruLUT ), 
    .F1(\key[84].sig_043.FeedThruLUT ));
  SLICE_51 SLICE_51( .DI1(\key[82].sig_045.FeedThruLUT ), 
    .DI0(\key[83].sig_044.FeedThruLUT ), .C1(\key[82] ), .C0(\key[83] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[83] ), 
    .Q1(\core.curKey[82] ), .F0(\key[83].sig_044.FeedThruLUT ), 
    .F1(\key[82].sig_045.FeedThruLUT ));
  SLICE_53 SLICE_53( .DI1(\key[80].sig_047.FeedThruLUT ), 
    .DI0(\key[81].sig_046.FeedThruLUT ), .D1(\key[80] ), .A0(\key[81] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[81] ), 
    .Q1(\core.curKey[80] ), .F0(\key[81].sig_046.FeedThruLUT ), 
    .F1(\key[80].sig_047.FeedThruLUT ));
  SLICE_55 SLICE_55( .DI1(\key[78].sig_049.FeedThruLUT ), 
    .DI0(\key[79].sig_048.FeedThruLUT ), .A1(\key[78] ), .C0(\key[79] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[79] ), 
    .Q1(\core.curKey[78] ), .F0(\key[79].sig_048.FeedThruLUT ), 
    .F1(\key[78].sig_049.FeedThruLUT ));
  SLICE_57 SLICE_57( .DI1(\key[76].sig_051.FeedThruLUT ), 
    .DI0(\key[77].sig_050.FeedThruLUT ), .C1(\key[76] ), .C0(\key[77] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[77] ), 
    .Q1(\core.curKey[76] ), .F0(\key[77].sig_050.FeedThruLUT ), 
    .F1(\key[76].sig_051.FeedThruLUT ));
  SLICE_59 SLICE_59( .DI1(\key[74].sig_053.FeedThruLUT ), 
    .DI0(\key[75].sig_052.FeedThruLUT ), .A1(\key[74] ), .D0(\key[75] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[75] ), 
    .Q1(\core.curKey[74] ), .F0(\key[75].sig_052.FeedThruLUT ), 
    .F1(\key[74].sig_053.FeedThruLUT ));
  SLICE_61 SLICE_61( .DI1(\key[72].sig_055.FeedThruLUT ), 
    .DI0(\key[73].sig_054.FeedThruLUT ), .B1(\key[72] ), .D0(\key[73] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[73] ), 
    .Q1(\core.curKey[72] ), .F0(\key[73].sig_054.FeedThruLUT ), 
    .F1(\key[72].sig_055.FeedThruLUT ));
  SLICE_63 SLICE_63( .DI1(\key[70].sig_057.FeedThruLUT ), 
    .DI0(\key[71].sig_056.FeedThruLUT ), .C1(\key[70] ), .A0(\key[71] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[71] ), 
    .Q1(\core.curKey[70] ), .F0(\key[71].sig_056.FeedThruLUT ), 
    .F1(\key[70].sig_057.FeedThruLUT ));
  SLICE_65 SLICE_65( .DI1(\key[68].sig_059.FeedThruLUT ), 
    .DI0(\key[69].sig_058.FeedThruLUT ), .D1(\key[68] ), .B0(\key[69] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[69] ), 
    .Q1(\core.curKey[68] ), .F0(\key[69].sig_058.FeedThruLUT ), 
    .F1(\key[68].sig_059.FeedThruLUT ));
  SLICE_67 SLICE_67( .DI1(\key[66].sig_061.FeedThruLUT ), 
    .DI0(\key[67].sig_060.FeedThruLUT ), .C1(\key[66] ), .B0(\key[67] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[67] ), 
    .Q1(\core.curKey[66] ), .F0(\key[67].sig_060.FeedThruLUT ), 
    .F1(\key[66].sig_061.FeedThruLUT ));
  SLICE_69 SLICE_69( .DI1(\key[64].sig_063.FeedThruLUT ), 
    .DI0(\key[65].sig_062.FeedThruLUT ), .A1(\key[64] ), .D0(\key[65] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[65] ), 
    .Q1(\core.curKey[64] ), .F0(\key[65].sig_062.FeedThruLUT ), 
    .F1(\key[64].sig_063.FeedThruLUT ));
  SLICE_71 SLICE_71( .DI1(\key[62].sig_065.FeedThruLUT ), 
    .DI0(\key[63].sig_064.FeedThruLUT ), .C1(\key[62] ), .D0(\key[63] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[63] ), 
    .Q1(\core.curKey[62] ), .F0(\key[63].sig_064.FeedThruLUT ), 
    .F1(\key[62].sig_065.FeedThruLUT ));
  SLICE_73 SLICE_73( .DI1(\key[60].sig_067.FeedThruLUT ), 
    .DI0(\key[61].sig_066.FeedThruLUT ), .C1(\key[60] ), .C0(\key[61] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[61] ), 
    .Q1(\core.curKey[60] ), .F0(\key[61].sig_066.FeedThruLUT ), 
    .F1(\key[60].sig_067.FeedThruLUT ));
  SLICE_75 SLICE_75( .DI1(\key[58].sig_069.FeedThruLUT ), 
    .DI0(\key[59].sig_068.FeedThruLUT ), .A1(\key[58] ), .C0(\key[59] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[59] ), 
    .Q1(\core.curKey[58] ), .F0(\key[59].sig_068.FeedThruLUT ), 
    .F1(\key[58].sig_069.FeedThruLUT ));
  SLICE_77 SLICE_77( .DI1(\key[56].sig_071.FeedThruLUT ), 
    .DI0(\key[57].sig_070.FeedThruLUT ), .B1(\key[56] ), .A0(\key[57] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[57] ), 
    .Q1(\core.curKey[56] ), .F0(\key[57].sig_070.FeedThruLUT ), 
    .F1(\key[56].sig_071.FeedThruLUT ));
  SLICE_79 SLICE_79( .DI1(\key[54].sig_073.FeedThruLUT ), 
    .DI0(\key[55].sig_072.FeedThruLUT ), .B1(\key[54] ), .A0(\key[55] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[55] ), 
    .Q1(\core.curKey[54] ), .F0(\key[55].sig_072.FeedThruLUT ), 
    .F1(\key[54].sig_073.FeedThruLUT ));
  SLICE_81 SLICE_81( .DI1(\key[52].sig_075.FeedThruLUT ), 
    .DI0(\key[53].sig_074.FeedThruLUT ), .C1(\key[52] ), .A0(\key[53] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[53] ), 
    .Q1(\core.curKey[52] ), .F0(\key[53].sig_074.FeedThruLUT ), 
    .F1(\key[52].sig_075.FeedThruLUT ));
  SLICE_83 SLICE_83( .DI1(\key[50].sig_077.FeedThruLUT ), 
    .DI0(\key[51].sig_076.FeedThruLUT ), .B1(\key[50] ), .C0(\key[51] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[51] ), 
    .Q1(\core.curKey[50] ), .F0(\key[51].sig_076.FeedThruLUT ), 
    .F1(\key[50].sig_077.FeedThruLUT ));
  SLICE_85 SLICE_85( .DI1(\key[48].sig_079.FeedThruLUT ), 
    .DI0(\key[49].sig_078.FeedThruLUT ), .D1(\key[48] ), .A0(\key[49] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[49] ), 
    .Q1(\core.curKey[48] ), .F0(\key[49].sig_078.FeedThruLUT ), 
    .F1(\key[48].sig_079.FeedThruLUT ));
  SLICE_87 SLICE_87( .DI1(\key[46].sig_081.FeedThruLUT ), 
    .DI0(\key[47].sig_080.FeedThruLUT ), .B1(\key[46] ), .C0(\key[47] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[47] ), 
    .Q1(\core.curKey[46] ), .F0(\key[47].sig_080.FeedThruLUT ), 
    .F1(\key[46].sig_081.FeedThruLUT ));
  SLICE_89 SLICE_89( .DI1(\key[44].sig_083.FeedThruLUT ), 
    .DI0(\key[45].sig_082.FeedThruLUT ), .A1(\key[44] ), .C0(\key[45] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[45] ), 
    .Q1(\core.curKey[44] ), .F0(\key[45].sig_082.FeedThruLUT ), 
    .F1(\key[44].sig_083.FeedThruLUT ));
  SLICE_91 SLICE_91( .DI1(\key[42].sig_085.FeedThruLUT ), 
    .DI0(\key[43].sig_084.FeedThruLUT ), .D1(\key[42] ), .C0(\key[43] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[43] ), 
    .Q1(\core.curKey[42] ), .F0(\key[43].sig_084.FeedThruLUT ), 
    .F1(\key[42].sig_085.FeedThruLUT ));
  SLICE_93 SLICE_93( .DI1(\key[40].sig_087.FeedThruLUT ), 
    .DI0(\key[41].sig_086.FeedThruLUT ), .D1(\key[40] ), .A0(\key[41] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[41] ), 
    .Q1(\core.curKey[40] ), .F0(\key[41].sig_086.FeedThruLUT ), 
    .F1(\key[40].sig_087.FeedThruLUT ));
  SLICE_95 SLICE_95( .DI1(\key[38].sig_089.FeedThruLUT ), 
    .DI0(\key[39].sig_088.FeedThruLUT ), .B1(\key[38] ), .C0(\key[39] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[39] ), 
    .Q1(\core.curKey[38] ), .F0(\key[39].sig_088.FeedThruLUT ), 
    .F1(\key[38].sig_089.FeedThruLUT ));
  SLICE_97 SLICE_97( .DI1(\key[36].sig_091.FeedThruLUT ), 
    .DI0(\key[37].sig_090.FeedThruLUT ), .C1(\key[36] ), .A0(\key[37] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[37] ), 
    .Q1(\core.curKey[36] ), .F0(\key[37].sig_090.FeedThruLUT ), 
    .F1(\key[36].sig_091.FeedThruLUT ));
  SLICE_99 SLICE_99( .DI1(\key[34].sig_093.FeedThruLUT ), 
    .DI0(\key[35].sig_092.FeedThruLUT ), .D1(\key[34] ), .A0(\key[35] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[35] ), 
    .Q1(\core.curKey[34] ), .F0(\key[35].sig_092.FeedThruLUT ), 
    .F1(\key[34].sig_093.FeedThruLUT ));
  SLICE_101 SLICE_101( .DI1(\key[32].sig_095.FeedThruLUT ), 
    .DI0(\key[33].sig_094.FeedThruLUT ), .B1(\key[32] ), .A0(\key[33] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[33] ), 
    .Q1(\core.curKey[32] ), .F0(\key[33].sig_094.FeedThruLUT ), 
    .F1(\key[32].sig_095.FeedThruLUT ));
  SLICE_103 SLICE_103( .DI1(\key[30].sig_097.FeedThruLUT ), 
    .DI0(\key[31].sig_096.FeedThruLUT ), .D1(\key[30] ), .A0(\key[31] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[31] ), 
    .Q1(\core.curKey[30] ), .F0(\key[31].sig_096.FeedThruLUT ), 
    .F1(\key[30].sig_097.FeedThruLUT ));
  SLICE_105 SLICE_105( .DI1(\key[28].sig_099.FeedThruLUT ), 
    .DI0(\key[29].sig_098.FeedThruLUT ), .B1(\key[28] ), .A0(\key[29] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[29] ), 
    .Q1(\core.curKey[28] ), .F0(\key[29].sig_098.FeedThruLUT ), 
    .F1(\key[28].sig_099.FeedThruLUT ));
  SLICE_107 SLICE_107( .DI1(\key[26].sig_101.FeedThruLUT ), 
    .DI0(\key[27].sig_100.FeedThruLUT ), .B1(\key[26] ), .B0(\key[27] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[27] ), 
    .Q1(\core.curKey[26] ), .F0(\key[27].sig_100.FeedThruLUT ), 
    .F1(\key[26].sig_101.FeedThruLUT ));
  SLICE_109 SLICE_109( .DI1(\key[24].sig_103.FeedThruLUT ), 
    .DI0(\key[25].sig_102.FeedThruLUT ), .C1(\key[24] ), .D0(\key[25] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[25] ), 
    .Q1(\core.curKey[24] ), .F0(\key[25].sig_102.FeedThruLUT ), 
    .F1(\key[24].sig_103.FeedThruLUT ));
  SLICE_111 SLICE_111( .DI1(\key[22].sig_105.FeedThruLUT ), 
    .DI0(\key[23].sig_104.FeedThruLUT ), .A1(\key[22] ), .A0(\key[23] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[23] ), 
    .Q1(\core.curKey[22] ), .F0(\key[23].sig_104.FeedThruLUT ), 
    .F1(\key[22].sig_105.FeedThruLUT ));
  SLICE_113 SLICE_113( .DI1(\key[20].sig_107.FeedThruLUT ), 
    .DI0(\key[21].sig_106.FeedThruLUT ), .B1(\key[20] ), .C0(\key[21] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[21] ), 
    .Q1(\core.curKey[20] ), .F0(\key[21].sig_106.FeedThruLUT ), 
    .F1(\key[20].sig_107.FeedThruLUT ));
  SLICE_115 SLICE_115( .DI1(\key[18].sig_109.FeedThruLUT ), 
    .DI0(\key[19].sig_108.FeedThruLUT ), .B1(\key[18] ), .B0(\key[19] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[19] ), 
    .Q1(\core.curKey[18] ), .F0(\key[19].sig_108.FeedThruLUT ), 
    .F1(\key[18].sig_109.FeedThruLUT ));
  SLICE_117 SLICE_117( .DI1(\key[16].sig_111.FeedThruLUT ), 
    .DI0(\key[17].sig_110.FeedThruLUT ), .D1(\key[16] ), .A0(\key[17] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[17] ), 
    .Q1(\core.curKey[16] ), .F0(\key[17].sig_110.FeedThruLUT ), 
    .F1(\key[16].sig_111.FeedThruLUT ));
  SLICE_119 SLICE_119( .DI1(\key[14].sig_113.FeedThruLUT ), 
    .DI0(\key[15].sig_112.FeedThruLUT ), .C1(\key[14] ), .A0(\key[15] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[15] ), 
    .Q1(\core.curKey[14] ), .F0(\key[15].sig_112.FeedThruLUT ), 
    .F1(\key[14].sig_113.FeedThruLUT ));
  SLICE_121 SLICE_121( .DI1(\key[12].sig_115.FeedThruLUT ), 
    .DI0(\key[13].sig_114.FeedThruLUT ), .B1(\key[12] ), .D0(\key[13] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[13] ), 
    .Q1(\core.curKey[12] ), .F0(\key[13].sig_114.FeedThruLUT ), 
    .F1(\key[12].sig_115.FeedThruLUT ));
  SLICE_123 SLICE_123( .DI1(\key[10].sig_117.FeedThruLUT ), 
    .DI0(\key[11].sig_116.FeedThruLUT ), .A1(\key[10] ), .A0(\key[11] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[11] ), 
    .Q1(\core.curKey[10] ), .F0(\key[11].sig_116.FeedThruLUT ), 
    .F1(\key[10].sig_117.FeedThruLUT ));
  SLICE_125 SLICE_125( .DI1(\key[8].sig_119.FeedThruLUT ), 
    .DI0(\key[9].sig_118.FeedThruLUT ), .D1(\key[8] ), .D0(\key[9] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[9] ), 
    .Q1(\core.curKey[8] ), .F0(\key[9].sig_118.FeedThruLUT ), 
    .F1(\key[8].sig_119.FeedThruLUT ));
  SLICE_127 SLICE_127( .DI1(\key[6].sig_121.FeedThruLUT ), 
    .DI0(\key[7].sig_120.FeedThruLUT ), .B1(\key[6] ), .A0(\key[7] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[7] ), 
    .Q1(\core.curKey[6] ), .F0(\key[7].sig_120.FeedThruLUT ), 
    .F1(\key[6].sig_121.FeedThruLUT ));
  SLICE_129 SLICE_129( .DI1(\key[4].sig_123.FeedThruLUT ), 
    .DI0(\key[5].sig_122.FeedThruLUT ), .B1(\key[4] ), .C0(\key[5] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[5] ), 
    .Q1(\core.curKey[4] ), .F0(\key[5].sig_122.FeedThruLUT ), 
    .F1(\key[4].sig_123.FeedThruLUT ));
  SLICE_131 SLICE_131( .DI1(\key[2].sig_125.FeedThruLUT ), 
    .DI0(\key[3].sig_124.FeedThruLUT ), .C1(\key[2] ), .A0(\key[3] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[3] ), 
    .Q1(\core.curKey[2] ), .F0(\key[3].sig_124.FeedThruLUT ), 
    .F1(\key[2].sig_125.FeedThruLUT ));
  SLICE_133 SLICE_133( .DI1(\key[0].sig_672.FeedThruLUT ), 
    .DI0(\key[1].sig_126.FeedThruLUT ), .B1(\key[0] ), .C0(\key[1] ), 
    .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), .Q0(\core.curKey[1] ), 
    .Q1(\core.curKey[0] ), .F0(\key[1].sig_126.FeedThruLUT ), 
    .F1(\key[0].sig_672.FeedThruLUT ));
  SLICE_135 SLICE_135( .DI1(\plaintext[1].sig_128.FeedThruLUT ), 
    .DI0(\plaintext[0].sig_127.FeedThruLUT ), .C1(\plaintext[1] ), 
    .B0(\plaintext[0] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[0] ), .Q1(\core.curPlaintext[1] ), 
    .F0(\plaintext[0].sig_127.FeedThruLUT ), 
    .F1(\plaintext[1].sig_128.FeedThruLUT ));
  SLICE_136 SLICE_136( .DI0(done_c_N_1213), .D0(\state[0] ), .B0(done_c), 
    .A0(\state[1] ), .CLK(clk_c), .Q0(done_c), .F0(done_c_N_1213));
  SLICE_138 SLICE_138( .DI1(\plaintext[3].sig_130.FeedThruLUT ), 
    .DI0(\plaintext[2].sig_129.FeedThruLUT ), .D1(\plaintext[3] ), 
    .A0(\plaintext[2] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[2] ), .Q1(\core.curPlaintext[3] ), 
    .F0(\plaintext[2].sig_129.FeedThruLUT ), 
    .F1(\plaintext[3].sig_130.FeedThruLUT ));
  SLICE_140 SLICE_140( .DI1(\plaintext[5].sig_132.FeedThruLUT ), 
    .DI0(\plaintext[4].sig_131.FeedThruLUT ), .B1(\plaintext[5] ), 
    .B0(\plaintext[4] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[4] ), .Q1(\core.curPlaintext[5] ), 
    .F0(\plaintext[4].sig_131.FeedThruLUT ), 
    .F1(\plaintext[5].sig_132.FeedThruLUT ));
  SLICE_142 SLICE_142( .DI1(\plaintext[7].sig_134.FeedThruLUT ), 
    .DI0(\plaintext[6].sig_133.FeedThruLUT ), .B1(\plaintext[7] ), 
    .C0(\plaintext[6] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[6] ), .Q1(\core.curPlaintext[7] ), 
    .F0(\plaintext[6].sig_133.FeedThruLUT ), 
    .F1(\plaintext[7].sig_134.FeedThruLUT ));
  SLICE_144 SLICE_144( .DI1(\plaintext[9].sig_136.FeedThruLUT ), 
    .DI0(\plaintext[8].sig_135.FeedThruLUT ), .B1(\plaintext[9] ), 
    .A0(\plaintext[8] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[8] ), .Q1(\core.curPlaintext[9] ), 
    .F0(\plaintext[8].sig_135.FeedThruLUT ), 
    .F1(\plaintext[9].sig_136.FeedThruLUT ));
  SLICE_146 SLICE_146( .DI1(\plaintext[11].sig_138.FeedThruLUT ), 
    .DI0(\plaintext[10].sig_137.FeedThruLUT ), .A1(\plaintext[11] ), 
    .D0(\plaintext[10] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[10] ), .Q1(\core.curPlaintext[11] ), 
    .F0(\plaintext[10].sig_137.FeedThruLUT ), 
    .F1(\plaintext[11].sig_138.FeedThruLUT ));
  SLICE_148 SLICE_148( .DI1(\plaintext[13].sig_140.FeedThruLUT ), 
    .DI0(\plaintext[12].sig_139.FeedThruLUT ), .D1(\plaintext[13] ), 
    .D0(\plaintext[12] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[12] ), .Q1(\core.curPlaintext[13] ), 
    .F0(\plaintext[12].sig_139.FeedThruLUT ), 
    .F1(\plaintext[13].sig_140.FeedThruLUT ));
  SLICE_150 SLICE_150( .DI1(\plaintext[15].sig_142.FeedThruLUT ), 
    .DI0(\plaintext[14].sig_141.FeedThruLUT ), .B1(\plaintext[15] ), 
    .A0(\plaintext[14] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[14] ), .Q1(\core.curPlaintext[15] ), 
    .F0(\plaintext[14].sig_141.FeedThruLUT ), 
    .F1(\plaintext[15].sig_142.FeedThruLUT ));
  SLICE_152 SLICE_152( .DI1(\plaintext[17].sig_144.FeedThruLUT ), 
    .DI0(\plaintext[16].sig_143.FeedThruLUT ), .D1(\plaintext[17] ), 
    .A0(\plaintext[16] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[16] ), .Q1(\core.curPlaintext[17] ), 
    .F0(\plaintext[16].sig_143.FeedThruLUT ), 
    .F1(\plaintext[17].sig_144.FeedThruLUT ));
  SLICE_154 SLICE_154( .DI1(\plaintext[19].sig_146.FeedThruLUT ), 
    .DI0(\plaintext[18].sig_145.FeedThruLUT ), .A1(\plaintext[19] ), 
    .A0(\plaintext[18] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[18] ), .Q1(\core.curPlaintext[19] ), 
    .F0(\plaintext[18].sig_145.FeedThruLUT ), 
    .F1(\plaintext[19].sig_146.FeedThruLUT ));
  SLICE_156 SLICE_156( .DI1(\plaintext[21].sig_148.FeedThruLUT ), 
    .DI0(\plaintext[20].sig_147.FeedThruLUT ), .D1(\plaintext[21] ), 
    .A0(\plaintext[20] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[20] ), .Q1(\core.curPlaintext[21] ), 
    .F0(\plaintext[20].sig_147.FeedThruLUT ), 
    .F1(\plaintext[21].sig_148.FeedThruLUT ));
  SLICE_158 SLICE_158( .DI1(\plaintext[23].sig_150.FeedThruLUT ), 
    .DI0(\plaintext[22].sig_149.FeedThruLUT ), .C1(\plaintext[23] ), 
    .C0(\plaintext[22] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[22] ), .Q1(\core.curPlaintext[23] ), 
    .F0(\plaintext[22].sig_149.FeedThruLUT ), 
    .F1(\plaintext[23].sig_150.FeedThruLUT ));
  SLICE_160 SLICE_160( .DI1(\plaintext[25].sig_152.FeedThruLUT ), 
    .DI0(\plaintext[24].sig_151.FeedThruLUT ), .B1(\plaintext[25] ), 
    .A0(\plaintext[24] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[24] ), .Q1(\core.curPlaintext[25] ), 
    .F0(\plaintext[24].sig_151.FeedThruLUT ), 
    .F1(\plaintext[25].sig_152.FeedThruLUT ));
  SLICE_162 SLICE_162( .DI1(\plaintext[27].sig_154.FeedThruLUT ), 
    .DI0(\plaintext[26].sig_153.FeedThruLUT ), .C1(\plaintext[27] ), 
    .D0(\plaintext[26] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[26] ), .Q1(\core.curPlaintext[27] ), 
    .F0(\plaintext[26].sig_153.FeedThruLUT ), 
    .F1(\plaintext[27].sig_154.FeedThruLUT ));
  SLICE_164 SLICE_164( .DI1(\plaintext[29].sig_156.FeedThruLUT ), 
    .DI0(\plaintext[28].sig_155.FeedThruLUT ), .D1(\plaintext[29] ), 
    .A0(\plaintext[28] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[28] ), .Q1(\core.curPlaintext[29] ), 
    .F0(\plaintext[28].sig_155.FeedThruLUT ), 
    .F1(\plaintext[29].sig_156.FeedThruLUT ));
  SLICE_166 SLICE_166( .DI1(\plaintext[31].sig_158.FeedThruLUT ), 
    .DI0(\plaintext[30].sig_157.FeedThruLUT ), .B1(\plaintext[31] ), 
    .C0(\plaintext[30] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[30] ), .Q1(\core.curPlaintext[31] ), 
    .F0(\plaintext[30].sig_157.FeedThruLUT ), 
    .F1(\plaintext[31].sig_158.FeedThruLUT ));
  SLICE_168 SLICE_168( .DI1(\plaintext[33].sig_160.FeedThruLUT ), 
    .DI0(\plaintext[32].sig_159.FeedThruLUT ), .B1(\plaintext[33] ), 
    .D0(\plaintext[32] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[32] ), .Q1(\core.curPlaintext[33] ), 
    .F0(\plaintext[32].sig_159.FeedThruLUT ), 
    .F1(\plaintext[33].sig_160.FeedThruLUT ));
  SLICE_170 SLICE_170( .DI1(\plaintext[35].sig_162.FeedThruLUT ), 
    .DI0(\plaintext[34].sig_161.FeedThruLUT ), .B1(\plaintext[35] ), 
    .A0(\plaintext[34] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[34] ), .Q1(\core.curPlaintext[35] ), 
    .F0(\plaintext[34].sig_161.FeedThruLUT ), 
    .F1(\plaintext[35].sig_162.FeedThruLUT ));
  SLICE_172 SLICE_172( .DI1(\plaintext[37].sig_164.FeedThruLUT ), 
    .DI0(\plaintext[36].sig_163.FeedThruLUT ), .A1(\plaintext[37] ), 
    .B0(\plaintext[36] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[36] ), .Q1(\core.curPlaintext[37] ), 
    .F0(\plaintext[36].sig_163.FeedThruLUT ), 
    .F1(\plaintext[37].sig_164.FeedThruLUT ));
  SLICE_174 SLICE_174( .DI1(\plaintext[39].sig_166.FeedThruLUT ), 
    .DI0(\plaintext[38].sig_165.FeedThruLUT ), .B1(\plaintext[39] ), 
    .B0(\plaintext[38] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[38] ), .Q1(\core.curPlaintext[39] ), 
    .F0(\plaintext[38].sig_165.FeedThruLUT ), 
    .F1(\plaintext[39].sig_166.FeedThruLUT ));
  SLICE_176 SLICE_176( .DI1(\plaintext[41].sig_168.FeedThruLUT ), 
    .DI0(\plaintext[40].sig_167.FeedThruLUT ), .B1(\plaintext[41] ), 
    .C0(\plaintext[40] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[40] ), .Q1(\core.curPlaintext[41] ), 
    .F0(\plaintext[40].sig_167.FeedThruLUT ), 
    .F1(\plaintext[41].sig_168.FeedThruLUT ));
  SLICE_178 SLICE_178( .DI1(\plaintext[43].sig_170.FeedThruLUT ), 
    .DI0(\plaintext[42].sig_169.FeedThruLUT ), .B1(\plaintext[43] ), 
    .C0(\plaintext[42] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[42] ), .Q1(\core.curPlaintext[43] ), 
    .F0(\plaintext[42].sig_169.FeedThruLUT ), 
    .F1(\plaintext[43].sig_170.FeedThruLUT ));
  SLICE_180 SLICE_180( .DI1(\plaintext[45].sig_172.FeedThruLUT ), 
    .DI0(\plaintext[44].sig_171.FeedThruLUT ), .D1(\plaintext[45] ), 
    .D0(\plaintext[44] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[44] ), .Q1(\core.curPlaintext[45] ), 
    .F0(\plaintext[44].sig_171.FeedThruLUT ), 
    .F1(\plaintext[45].sig_172.FeedThruLUT ));
  SLICE_182 SLICE_182( .DI1(\plaintext[47].sig_174.FeedThruLUT ), 
    .DI0(\plaintext[46].sig_173.FeedThruLUT ), .B1(\plaintext[47] ), 
    .C0(\plaintext[46] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[46] ), .Q1(\core.curPlaintext[47] ), 
    .F0(\plaintext[46].sig_173.FeedThruLUT ), 
    .F1(\plaintext[47].sig_174.FeedThruLUT ));
  SLICE_184 SLICE_184( .DI1(\plaintext[49].sig_176.FeedThruLUT ), 
    .DI0(\plaintext[48].sig_175.FeedThruLUT ), .B1(\plaintext[49] ), 
    .A0(\plaintext[48] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[48] ), .Q1(\core.curPlaintext[49] ), 
    .F0(\plaintext[48].sig_175.FeedThruLUT ), 
    .F1(\plaintext[49].sig_176.FeedThruLUT ));
  SLICE_186 SLICE_186( .DI1(\plaintext[51].sig_178.FeedThruLUT ), 
    .DI0(\plaintext[50].sig_177.FeedThruLUT ), .B1(\plaintext[51] ), 
    .A0(\plaintext[50] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[50] ), .Q1(\core.curPlaintext[51] ), 
    .F0(\plaintext[50].sig_177.FeedThruLUT ), 
    .F1(\plaintext[51].sig_178.FeedThruLUT ));
  SLICE_188 SLICE_188( .DI1(\plaintext[53].sig_180.FeedThruLUT ), 
    .DI0(\plaintext[52].sig_179.FeedThruLUT ), .B1(\plaintext[53] ), 
    .A0(\plaintext[52] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[52] ), .Q1(\core.curPlaintext[53] ), 
    .F0(\plaintext[52].sig_179.FeedThruLUT ), 
    .F1(\plaintext[53].sig_180.FeedThruLUT ));
  SLICE_190 SLICE_190( .DI1(\plaintext[55].sig_182.FeedThruLUT ), 
    .DI0(\plaintext[54].sig_181.FeedThruLUT ), .B1(\plaintext[55] ), 
    .A0(\plaintext[54] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[54] ), .Q1(\core.curPlaintext[55] ), 
    .F0(\plaintext[54].sig_181.FeedThruLUT ), 
    .F1(\plaintext[55].sig_182.FeedThruLUT ));
  SLICE_192 SLICE_192( .DI1(\plaintext[57].sig_184.FeedThruLUT ), 
    .DI0(\plaintext[56].sig_183.FeedThruLUT ), .D1(\plaintext[57] ), 
    .A0(\plaintext[56] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[56] ), .Q1(\core.curPlaintext[57] ), 
    .F0(\plaintext[56].sig_183.FeedThruLUT ), 
    .F1(\plaintext[57].sig_184.FeedThruLUT ));
  SLICE_194 SLICE_194( .DI1(\plaintext[59].sig_186.FeedThruLUT ), 
    .DI0(\plaintext[58].sig_185.FeedThruLUT ), .B1(\plaintext[59] ), 
    .C0(\plaintext[58] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[58] ), .Q1(\core.curPlaintext[59] ), 
    .F0(\plaintext[58].sig_185.FeedThruLUT ), 
    .F1(\plaintext[59].sig_186.FeedThruLUT ));
  SLICE_196 SLICE_196( .DI1(\plaintext[61].sig_188.FeedThruLUT ), 
    .DI0(\plaintext[60].sig_187.FeedThruLUT ), .D1(\plaintext[61] ), 
    .C0(\plaintext[60] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[60] ), .Q1(\core.curPlaintext[61] ), 
    .F0(\plaintext[60].sig_187.FeedThruLUT ), 
    .F1(\plaintext[61].sig_188.FeedThruLUT ));
  SLICE_198 SLICE_198( .DI1(\plaintext[63].sig_190.FeedThruLUT ), 
    .DI0(\plaintext[62].sig_189.FeedThruLUT ), .D1(\plaintext[63] ), 
    .D0(\plaintext[62] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[62] ), .Q1(\core.curPlaintext[63] ), 
    .F0(\plaintext[62].sig_189.FeedThruLUT ), 
    .F1(\plaintext[63].sig_190.FeedThruLUT ));
  SLICE_200 SLICE_200( .DI1(\plaintext[65].sig_192.FeedThruLUT ), 
    .DI0(\plaintext[64].sig_191.FeedThruLUT ), .C1(\plaintext[65] ), 
    .A0(\plaintext[64] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[64] ), .Q1(\core.curPlaintext[65] ), 
    .F0(\plaintext[64].sig_191.FeedThruLUT ), 
    .F1(\plaintext[65].sig_192.FeedThruLUT ));
  SLICE_202 SLICE_202( .DI1(\plaintext[67].sig_194.FeedThruLUT ), 
    .DI0(\plaintext[66].sig_193.FeedThruLUT ), .C1(\plaintext[67] ), 
    .A0(\plaintext[66] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[66] ), .Q1(\core.curPlaintext[67] ), 
    .F0(\plaintext[66].sig_193.FeedThruLUT ), 
    .F1(\plaintext[67].sig_194.FeedThruLUT ));
  SLICE_204 SLICE_204( .DI1(\plaintext[69].sig_196.FeedThruLUT ), 
    .DI0(\plaintext[68].sig_195.FeedThruLUT ), .C1(\plaintext[69] ), 
    .B0(\plaintext[68] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[68] ), .Q1(\core.curPlaintext[69] ), 
    .F0(\plaintext[68].sig_195.FeedThruLUT ), 
    .F1(\plaintext[69].sig_196.FeedThruLUT ));
  SLICE_206 SLICE_206( .DI1(\plaintext[71].sig_198.FeedThruLUT ), 
    .DI0(\plaintext[70].sig_197.FeedThruLUT ), .D1(\plaintext[71] ), 
    .C0(\plaintext[70] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[70] ), .Q1(\core.curPlaintext[71] ), 
    .F0(\plaintext[70].sig_197.FeedThruLUT ), 
    .F1(\plaintext[71].sig_198.FeedThruLUT ));
  SLICE_208 SLICE_208( .DI1(\plaintext[73].sig_200.FeedThruLUT ), 
    .DI0(\plaintext[72].sig_199.FeedThruLUT ), .B1(\plaintext[73] ), 
    .A0(\plaintext[72] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[72] ), .Q1(\core.curPlaintext[73] ), 
    .F0(\plaintext[72].sig_199.FeedThruLUT ), 
    .F1(\plaintext[73].sig_200.FeedThruLUT ));
  SLICE_210 SLICE_210( .DI1(\plaintext[75].sig_202.FeedThruLUT ), 
    .DI0(\plaintext[74].sig_201.FeedThruLUT ), .B1(\plaintext[75] ), 
    .A0(\plaintext[74] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[74] ), .Q1(\core.curPlaintext[75] ), 
    .F0(\plaintext[74].sig_201.FeedThruLUT ), 
    .F1(\plaintext[75].sig_202.FeedThruLUT ));
  SLICE_212 SLICE_212( .DI1(\plaintext[77].sig_204.FeedThruLUT ), 
    .DI0(\plaintext[76].sig_203.FeedThruLUT ), .D1(\plaintext[77] ), 
    .A0(\plaintext[76] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[76] ), .Q1(\core.curPlaintext[77] ), 
    .F0(\plaintext[76].sig_203.FeedThruLUT ), 
    .F1(\plaintext[77].sig_204.FeedThruLUT ));
  SLICE_214 SLICE_214( .DI1(\plaintext[79].sig_206.FeedThruLUT ), 
    .DI0(\plaintext[78].sig_205.FeedThruLUT ), .C1(\plaintext[79] ), 
    .A0(\plaintext[78] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[78] ), .Q1(\core.curPlaintext[79] ), 
    .F0(\plaintext[78].sig_205.FeedThruLUT ), 
    .F1(\plaintext[79].sig_206.FeedThruLUT ));
  SLICE_216 SLICE_216( .DI1(\plaintext[81].sig_208.FeedThruLUT ), 
    .DI0(\plaintext[80].sig_207.FeedThruLUT ), .C1(\plaintext[81] ), 
    .A0(\plaintext[80] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[80] ), .Q1(\core.curPlaintext[81] ), 
    .F0(\plaintext[80].sig_207.FeedThruLUT ), 
    .F1(\plaintext[81].sig_208.FeedThruLUT ));
  SLICE_218 SLICE_218( .DI1(\plaintext[83].sig_210.FeedThruLUT ), 
    .DI0(\plaintext[82].sig_209.FeedThruLUT ), .C1(\plaintext[83] ), 
    .A0(\plaintext[82] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[82] ), .Q1(\core.curPlaintext[83] ), 
    .F0(\plaintext[82].sig_209.FeedThruLUT ), 
    .F1(\plaintext[83].sig_210.FeedThruLUT ));
  SLICE_220 SLICE_220( .DI1(\plaintext[85].sig_212.FeedThruLUT ), 
    .DI0(\plaintext[84].sig_211.FeedThruLUT ), .B1(\plaintext[85] ), 
    .A0(\plaintext[84] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[84] ), .Q1(\core.curPlaintext[85] ), 
    .F0(\plaintext[84].sig_211.FeedThruLUT ), 
    .F1(\plaintext[85].sig_212.FeedThruLUT ));
  SLICE_222 SLICE_222( .DI1(\plaintext[87].sig_214.FeedThruLUT ), 
    .DI0(\plaintext[86].sig_213.FeedThruLUT ), .B1(\plaintext[87] ), 
    .C0(\plaintext[86] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[86] ), .Q1(\core.curPlaintext[87] ), 
    .F0(\plaintext[86].sig_213.FeedThruLUT ), 
    .F1(\plaintext[87].sig_214.FeedThruLUT ));
  SLICE_224 SLICE_224( .DI1(\plaintext[89].sig_216.FeedThruLUT ), 
    .DI0(\plaintext[88].sig_215.FeedThruLUT ), .B1(\plaintext[89] ), 
    .A0(\plaintext[88] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[88] ), .Q1(\core.curPlaintext[89] ), 
    .F0(\plaintext[88].sig_215.FeedThruLUT ), 
    .F1(\plaintext[89].sig_216.FeedThruLUT ));
  SLICE_226 SLICE_226( .DI1(\plaintext[91].sig_218.FeedThruLUT ), 
    .DI0(\plaintext[90].sig_217.FeedThruLUT ), .B1(\plaintext[91] ), 
    .A0(\plaintext[90] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[90] ), .Q1(\core.curPlaintext[91] ), 
    .F0(\plaintext[90].sig_217.FeedThruLUT ), 
    .F1(\plaintext[91].sig_218.FeedThruLUT ));
  SLICE_228 SLICE_228( .DI1(\plaintext[93].sig_220.FeedThruLUT ), 
    .DI0(\plaintext[92].sig_219.FeedThruLUT ), .A1(\plaintext[93] ), 
    .A0(\plaintext[92] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[92] ), .Q1(\core.curPlaintext[93] ), 
    .F0(\plaintext[92].sig_219.FeedThruLUT ), 
    .F1(\plaintext[93].sig_220.FeedThruLUT ));
  SLICE_230 SLICE_230( .DI1(\plaintext[95].sig_222.FeedThruLUT ), 
    .DI0(\plaintext[94].sig_221.FeedThruLUT ), .A1(\plaintext[95] ), 
    .A0(\plaintext[94] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[94] ), .Q1(\core.curPlaintext[95] ), 
    .F0(\plaintext[94].sig_221.FeedThruLUT ), 
    .F1(\plaintext[95].sig_222.FeedThruLUT ));
  SLICE_232 SLICE_232( .DI1(\plaintext[97].sig_224.FeedThruLUT ), 
    .DI0(\plaintext[96].sig_223.FeedThruLUT ), .B1(\plaintext[97] ), 
    .C0(\plaintext[96] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[96] ), .Q1(\core.curPlaintext[97] ), 
    .F0(\plaintext[96].sig_223.FeedThruLUT ), 
    .F1(\plaintext[97].sig_224.FeedThruLUT ));
  SLICE_234 SLICE_234( .DI1(\plaintext[99].sig_226.FeedThruLUT ), 
    .DI0(\plaintext[98].sig_225.FeedThruLUT ), .D1(\plaintext[99] ), 
    .A0(\plaintext[98] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[98] ), .Q1(\core.curPlaintext[99] ), 
    .F0(\plaintext[98].sig_225.FeedThruLUT ), 
    .F1(\plaintext[99].sig_226.FeedThruLUT ));
  SLICE_236 SLICE_236( .DI1(\plaintext[101].sig_228.FeedThruLUT ), 
    .DI0(\plaintext[100].sig_227.FeedThruLUT ), .A1(\plaintext[101] ), 
    .B0(\plaintext[100] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[100] ), .Q1(\core.curPlaintext[101] ), 
    .F0(\plaintext[100].sig_227.FeedThruLUT ), 
    .F1(\plaintext[101].sig_228.FeedThruLUT ));
  SLICE_238 SLICE_238( .DI1(\plaintext[103].sig_230.FeedThruLUT ), 
    .DI0(\plaintext[102].sig_229.FeedThruLUT ), .C1(\plaintext[103] ), 
    .C0(\plaintext[102] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[102] ), .Q1(\core.curPlaintext[103] ), 
    .F0(\plaintext[102].sig_229.FeedThruLUT ), 
    .F1(\plaintext[103].sig_230.FeedThruLUT ));
  SLICE_240 SLICE_240( .DI1(\plaintext[105].sig_232.FeedThruLUT ), 
    .DI0(\plaintext[104].sig_231.FeedThruLUT ), .C1(\plaintext[105] ), 
    .A0(\plaintext[104] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[104] ), .Q1(\core.curPlaintext[105] ), 
    .F0(\plaintext[104].sig_231.FeedThruLUT ), 
    .F1(\plaintext[105].sig_232.FeedThruLUT ));
  SLICE_242 SLICE_242( .DI1(\plaintext[107].sig_234.FeedThruLUT ), 
    .DI0(\plaintext[106].sig_233.FeedThruLUT ), .D1(\plaintext[107] ), 
    .A0(\plaintext[106] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[106] ), .Q1(\core.curPlaintext[107] ), 
    .F0(\plaintext[106].sig_233.FeedThruLUT ), 
    .F1(\plaintext[107].sig_234.FeedThruLUT ));
  SLICE_244 SLICE_244( .DI1(\plaintext[109].sig_236.FeedThruLUT ), 
    .DI0(\plaintext[108].sig_235.FeedThruLUT ), .D1(\plaintext[109] ), 
    .C0(\plaintext[108] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[108] ), .Q1(\core.curPlaintext[109] ), 
    .F0(\plaintext[108].sig_235.FeedThruLUT ), 
    .F1(\plaintext[109].sig_236.FeedThruLUT ));
  SLICE_246 SLICE_246( .DI1(\plaintext[111].sig_238.FeedThruLUT ), 
    .DI0(\plaintext[110].sig_237.FeedThruLUT ), .C1(\plaintext[111] ), 
    .D0(\plaintext[110] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[110] ), .Q1(\core.curPlaintext[111] ), 
    .F0(\plaintext[110].sig_237.FeedThruLUT ), 
    .F1(\plaintext[111].sig_238.FeedThruLUT ));
  SLICE_248 SLICE_248( .DI1(\plaintext[113].sig_240.FeedThruLUT ), 
    .DI0(\plaintext[112].sig_239.FeedThruLUT ), .A1(\plaintext[113] ), 
    .C0(\plaintext[112] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[112] ), .Q1(\core.curPlaintext[113] ), 
    .F0(\plaintext[112].sig_239.FeedThruLUT ), 
    .F1(\plaintext[113].sig_240.FeedThruLUT ));
  SLICE_250 SLICE_250( .DI1(\plaintext[115].sig_242.FeedThruLUT ), 
    .DI0(\plaintext[114].sig_241.FeedThruLUT ), .D1(\plaintext[115] ), 
    .A0(\plaintext[114] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[114] ), .Q1(\core.curPlaintext[115] ), 
    .F0(\plaintext[114].sig_241.FeedThruLUT ), 
    .F1(\plaintext[115].sig_242.FeedThruLUT ));
  SLICE_252 SLICE_252( .DI1(\plaintext[117].sig_244.FeedThruLUT ), 
    .DI0(\plaintext[116].sig_243.FeedThruLUT ), .B1(\plaintext[117] ), 
    .C0(\plaintext[116] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[116] ), .Q1(\core.curPlaintext[117] ), 
    .F0(\plaintext[116].sig_243.FeedThruLUT ), 
    .F1(\plaintext[117].sig_244.FeedThruLUT ));
  SLICE_254 SLICE_254( .DI1(\plaintext[119].sig_246.FeedThruLUT ), 
    .DI0(\plaintext[118].sig_245.FeedThruLUT ), .C1(\plaintext[119] ), 
    .A0(\plaintext[118] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[118] ), .Q1(\core.curPlaintext[119] ), 
    .F0(\plaintext[118].sig_245.FeedThruLUT ), 
    .F1(\plaintext[119].sig_246.FeedThruLUT ));
  SLICE_256 SLICE_256( .DI1(\plaintext[121].sig_248.FeedThruLUT ), 
    .DI0(\plaintext[120].sig_247.FeedThruLUT ), .C1(\plaintext[121] ), 
    .C0(\plaintext[120] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[120] ), .Q1(\core.curPlaintext[121] ), 
    .F0(\plaintext[120].sig_247.FeedThruLUT ), 
    .F1(\plaintext[121].sig_248.FeedThruLUT ));
  SLICE_258 SLICE_258( .DI1(\plaintext[123].sig_250.FeedThruLUT ), 
    .DI0(\plaintext[122].sig_249.FeedThruLUT ), .B1(\plaintext[123] ), 
    .A0(\plaintext[122] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[122] ), .Q1(\core.curPlaintext[123] ), 
    .F0(\plaintext[122].sig_249.FeedThruLUT ), 
    .F1(\plaintext[123].sig_250.FeedThruLUT ));
  SLICE_260 SLICE_260( .DI1(\plaintext[125].sig_252.FeedThruLUT ), 
    .DI0(\plaintext[124].sig_251.FeedThruLUT ), .D1(\plaintext[125] ), 
    .C0(\plaintext[124] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[124] ), .Q1(\core.curPlaintext[125] ), 
    .F0(\plaintext[124].sig_251.FeedThruLUT ), 
    .F1(\plaintext[125].sig_252.FeedThruLUT ));
  SLICE_262 SLICE_262( .DI1(\plaintext[127].sig_254.FeedThruLUT ), 
    .DI0(\plaintext[126].sig_253.FeedThruLUT ), .B1(\plaintext[127] ), 
    .A0(\plaintext[126] ), .CE(\core.curPlaintext_0__N_511 ), .CLK(clk_c), 
    .Q0(\core.curPlaintext[126] ), .Q1(\core.curPlaintext[127] ), 
    .F0(\plaintext[126].sig_253.FeedThruLUT ), 
    .F1(\plaintext[127].sig_254.FeedThruLUT ));
  core_aes_big_boi_SLICE_265 \core.aes_big_boi.SLICE_265 ( 
    .DI1(\core.aes_big_boi.w[3][1].sig_511.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][0].sig_256.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[3][1] ), .D0(\core.aes_big_boi.w[3][0] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][0] ), .Q1(\core.aes_big_boi.oldw[3][1] ), 
    .F0(\core.aes_big_boi.w[3][0].sig_256.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][1].sig_511.FeedThruLUT ));
  core_aes_big_boi_SLICE_266 \core.aes_big_boi.SLICE_266 ( 
    .DI1(\core.aes_big_boi.ciphertext[1].sig_384.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[0].sig_257.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[1] ), 
    .D0(\core.aes_big_boi.ciphertext[0] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[0] ), .Q1(\cyphertext[1] ), 
    .F0(\core.aes_big_boi.ciphertext[0].sig_257.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[1].sig_384.FeedThruLUT ));
  core_aes_big_boi_SLICE_269 \core.aes_big_boi.SLICE_269 ( 
    .DI1(\core.aes_big_boi.nextstate[3] ), 
    .DI0(\core.aes_big_boi.nextstate[4] ), .D1(\core.aes_big_boi.state[3] ), 
    .C1(\core.aes_big_boi.nextstate_3__N_1206 ), 
    .B1(\core.aes_big_boi.state[4] ), 
    .A1(\core.aes_big_boi.nextstate_3__N_1205 ), 
    .D0(\core.aes_big_boi.nextstate_4__N_1204 ), 
    .C0(\core.aes_big_boi.nextstate_4__N_1203 ), 
    .B0(\core.aes_big_boi.state[4] ), .A0(\core.aes_big_boi.state[3] ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.state[4] ), 
    .Q1(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.nextstate[4] ), 
    .F1(\core.aes_big_boi.nextstate[3] ));
  core_aes_big_boi_SLICE_271 \core.aes_big_boi.SLICE_271 ( 
    .DI1(\core.aes_big_boi.nextstate[1] ), 
    .DI0(\core.aes_big_boi.nextstate[2] ), 
    .D1(\core.aes_big_boi.nextstate_1__N_1210 ), 
    .C1(\core.aes_big_boi.nextstate_1__N_1209 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[4] ), 
    .C0(\core.aes_big_boi.nextstate_2__N_1208 ), 
    .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.nextstate_2__N_1207 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.state[2] ), .Q1(\core.aes_big_boi.state[1] ), 
    .F0(\core.aes_big_boi.nextstate[2] ), .F1(\core.aes_big_boi.nextstate[1] ));
  core_aes_big_boi_SLICE_273 \core.aes_big_boi.SLICE_273 ( 
    .DI0(\core.aes_big_boi.ciphertext_127__N_514 ), 
    .D0(\core.aes_big_boi.n39 ), .B0(\core.aes_big_boi.ciphertext[127] ), 
    .LSR(\core.aes_big_boi.ciphertext_127__N_515 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[127] ), 
    .F0(\core.aes_big_boi.ciphertext_127__N_514 ));
  core_aes_big_boi_SLICE_274 \core.aes_big_boi.SLICE_274 ( 
    .DI0(\core.aes_big_boi.ciphertext_126__N_516 ), 
    .D0(\core.aes_big_boi.n39 ), .C0(\core.aes_big_boi.ciphertext[126] ), 
    .LSR(\core.aes_big_boi.ciphertext_126__N_517 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[126] ), 
    .F0(\core.aes_big_boi.ciphertext_126__N_516 ));
  core_aes_big_boi_SLICE_275 \core.aes_big_boi.SLICE_275 ( 
    .DI0(\core.aes_big_boi.ciphertext_125__N_518 ), 
    .D0(\core.aes_big_boi.ciphertext[125] ), .C0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_125__N_519 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[125] ), 
    .F0(\core.aes_big_boi.ciphertext_125__N_518 ));
  core_aes_big_boi_SLICE_276 \core.aes_big_boi.SLICE_276 ( 
    .DI0(\core.aes_big_boi.ciphertext_124__N_520 ), 
    .B0(\core.aes_big_boi.ciphertext[124] ), .A0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_124__N_521 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[124] ), 
    .F0(\core.aes_big_boi.ciphertext_124__N_520 ));
  core_aes_big_boi_SLICE_280 \core.aes_big_boi.SLICE_280 ( 
    .DI0(\core.aes_big_boi.ciphertext_120__N_528 ), 
    .D0(\core.aes_big_boi.n39 ), .A0(\core.aes_big_boi.ciphertext[120] ), 
    .LSR(\core.aes_big_boi.ciphertext_120__N_529 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[120] ), 
    .F0(\core.aes_big_boi.ciphertext_120__N_528 ));
  core_aes_big_boi_SLICE_305 \core.aes_big_boi.SLICE_305 ( 
    .DI0(\core.aes_big_boi.ciphertext_95__N_578 ), 
    .C0(\core.aes_big_boi.ciphertext[95] ), .B0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_95__N_579 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[95] ), 
    .F0(\core.aes_big_boi.ciphertext_95__N_578 ));
  core_aes_big_boi_SLICE_306 \core.aes_big_boi.SLICE_306 ( 
    .DI0(\core.aes_big_boi.ciphertext_94__N_580 ), .D0(\core.aes_big_boi.n39 ), 
    .B0(\core.aes_big_boi.ciphertext[94] ), 
    .LSR(\core.aes_big_boi.ciphertext_94__N_581 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[94] ), 
    .F0(\core.aes_big_boi.ciphertext_94__N_580 ));
  core_aes_big_boi_SLICE_307 \core.aes_big_boi.SLICE_307 ( 
    .DI0(\core.aes_big_boi.ciphertext_93__N_582 ), 
    .C0(\core.aes_big_boi.ciphertext[93] ), .A0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_93__N_583 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[93] ), 
    .F0(\core.aes_big_boi.ciphertext_93__N_582 ));
  core_aes_big_boi_SLICE_308 \core.aes_big_boi.SLICE_308 ( 
    .DI0(\core.aes_big_boi.ciphertext_92__N_584 ), 
    .B0(\core.aes_big_boi.ciphertext[92] ), .A0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_92__N_585 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[92] ), 
    .F0(\core.aes_big_boi.ciphertext_92__N_584 ));
  core_aes_big_boi_SLICE_309 \core.aes_big_boi.SLICE_309 ( 
    .DI0(\core.aes_big_boi.ciphertext_91__N_586 ), 
    .C0(\core.aes_big_boi.ciphertext[91] ), .B0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_91__N_587 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[91] ), 
    .F0(\core.aes_big_boi.ciphertext_91__N_586 ));
  core_aes_big_boi_SLICE_312 \core.aes_big_boi.SLICE_312 ( 
    .DI0(\core.aes_big_boi.ciphertext_88__N_592 ), 
    .D0(\core.aes_big_boi.ciphertext[88] ), .B0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_88__N_593 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[88] ), 
    .F0(\core.aes_big_boi.ciphertext_88__N_592 ));
  core_aes_big_boi_SLICE_337 \core.aes_big_boi.SLICE_337 ( 
    .DI0(\core.aes_big_boi.ciphertext_63__N_642 ), 
    .D0(\core.aes_big_boi.ciphertext[63] ), .A0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_63__N_643 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[63] ), 
    .F0(\core.aes_big_boi.ciphertext_63__N_642 ));
  core_aes_big_boi_SLICE_338 \core.aes_big_boi.SLICE_338 ( 
    .DI0(\core.aes_big_boi.ciphertext_62__N_644 ), 
    .D0(\core.aes_big_boi.ciphertext[62] ), .C0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_62__N_645 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[62] ), 
    .F0(\core.aes_big_boi.ciphertext_62__N_644 ));
  core_aes_big_boi_SLICE_339 \core.aes_big_boi.SLICE_339 ( 
    .DI0(\core.aes_big_boi.ciphertext_61__N_646 ), .D0(\core.aes_big_boi.n39 ), 
    .B0(\core.aes_big_boi.ciphertext[61] ), 
    .LSR(\core.aes_big_boi.ciphertext_61__N_647 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[61] ), 
    .F0(\core.aes_big_boi.ciphertext_61__N_646 ));
  core_aes_big_boi_SLICE_340 \core.aes_big_boi.SLICE_340 ( 
    .DI0(\core.aes_big_boi.ciphertext_60__N_648 ), .D0(\core.aes_big_boi.n39 ), 
    .B0(\core.aes_big_boi.ciphertext[60] ), 
    .LSR(\core.aes_big_boi.ciphertext_60__N_649 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[60] ), 
    .F0(\core.aes_big_boi.ciphertext_60__N_648 ));
  core_aes_big_boi_SLICE_342 \core.aes_big_boi.SLICE_342 ( 
    .DI0(\core.aes_big_boi.ciphertext_58__N_652 ), .C0(\core.aes_big_boi.n39 ), 
    .B0(\core.aes_big_boi.ciphertext[58] ), 
    .LSR(\core.aes_big_boi.ciphertext_58__N_653 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[58] ), 
    .F0(\core.aes_big_boi.ciphertext_58__N_652 ));
  core_aes_big_boi_SLICE_343 \core.aes_big_boi.SLICE_343 ( 
    .DI0(\core.aes_big_boi.ciphertext_57__N_654 ), 
    .D0(\core.aes_big_boi.ciphertext[57] ), .A0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_57__N_655 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[57] ), 
    .F0(\core.aes_big_boi.ciphertext_57__N_654 ));
  core_aes_big_boi_SLICE_344 \core.aes_big_boi.SLICE_344 ( 
    .DI0(\core.aes_big_boi.ciphertext_56__N_656 ), 
    .D0(\core.aes_big_boi.ciphertext[56] ), .C0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_56__N_657 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[56] ), 
    .F0(\core.aes_big_boi.ciphertext_56__N_656 ));
  core_aes_big_boi_SLICE_369 \core.aes_big_boi.SLICE_369 ( 
    .DI0(\core.aes_big_boi.ciphertext_31__N_706 ), 
    .D0(\core.aes_big_boi.ciphertext[31] ), .B0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_31__N_707 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[31] ), 
    .F0(\core.aes_big_boi.ciphertext_31__N_706 ));
  core_aes_big_boi_SLICE_370 \core.aes_big_boi.SLICE_370 ( 
    .DI0(\core.aes_big_boi.ciphertext_30__N_708 ), 
    .B0(\core.aes_big_boi.ciphertext[30] ), .A0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_30__N_709 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[30] ), 
    .F0(\core.aes_big_boi.ciphertext_30__N_708 ));
  core_aes_big_boi_SLICE_371 \core.aes_big_boi.SLICE_371 ( 
    .DI0(\core.aes_big_boi.ciphertext_29__N_710 ), 
    .D0(\core.aes_big_boi.ciphertext[29] ), .B0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_29__N_711 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[29] ), 
    .F0(\core.aes_big_boi.ciphertext_29__N_710 ));
  core_aes_big_boi_SLICE_372 \core.aes_big_boi.SLICE_372 ( 
    .DI0(\core.aes_big_boi.ciphertext_28__N_712 ), 
    .D0(\core.aes_big_boi.ciphertext[28] ), .A0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_28__N_713 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[28] ), 
    .F0(\core.aes_big_boi.ciphertext_28__N_712 ));
  core_aes_big_boi_SLICE_373 \core.aes_big_boi.SLICE_373 ( 
    .DI0(\core.aes_big_boi.ciphertext_27__N_714 ), 
    .B0(\core.aes_big_boi.ciphertext[27] ), .A0(\core.aes_big_boi.n39 ), 
    .LSR(\core.aes_big_boi.ciphertext_27__N_715 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[27] ), 
    .F0(\core.aes_big_boi.ciphertext_27__N_714 ));
  core_aes_big_boi_SLICE_374 \core.aes_big_boi.SLICE_374 ( 
    .DI0(\core.aes_big_boi.ciphertext_26__N_716 ), .D0(\core.aes_big_boi.n39 ), 
    .A0(\core.aes_big_boi.ciphertext[26] ), 
    .LSR(\core.aes_big_boi.ciphertext_26__N_717 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[26] ), 
    .F0(\core.aes_big_boi.ciphertext_26__N_716 ));
  core_aes_big_boi_SLICE_375 \core.aes_big_boi.SLICE_375 ( 
    .DI0(\core.aes_big_boi.ciphertext_25__N_718 ), .D0(\core.aes_big_boi.n39 ), 
    .B0(\core.aes_big_boi.ciphertext[25] ), 
    .LSR(\core.aes_big_boi.ciphertext_25__N_719 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.ciphertext[25] ), 
    .F0(\core.aes_big_boi.ciphertext_25__N_718 ));
  core_aes_big_boi_SLICE_400 \core.aes_big_boi.SLICE_400 ( 
    .DI1(\core.aes_big_boi.ciphertext[126].sig_259.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[127].sig_258.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[126] ), 
    .C0(\core.aes_big_boi.ciphertext[127] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[127] ), .Q1(\cyphertext[126] ), 
    .F0(\core.aes_big_boi.ciphertext[127].sig_258.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[126].sig_259.FeedThruLUT ));
  core_aes_big_boi_SLICE_402 \core.aes_big_boi.SLICE_402 ( 
    .DI1(\core.aes_big_boi.ciphertext[124].sig_261.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[125].sig_260.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[124] ), 
    .A0(\core.aes_big_boi.ciphertext[125] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[125] ), .Q1(\cyphertext[124] ), 
    .F0(\core.aes_big_boi.ciphertext[125].sig_260.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[124].sig_261.FeedThruLUT ));
  core_aes_big_boi_SLICE_404 \core.aes_big_boi.SLICE_404 ( 
    .DI1(\core.aes_big_boi.ciphertext[122].sig_263.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[123].sig_262.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[122] ), 
    .B0(\core.aes_big_boi.ciphertext[123] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[123] ), .Q1(\cyphertext[122] ), 
    .F0(\core.aes_big_boi.ciphertext[123].sig_262.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[122].sig_263.FeedThruLUT ));
  core_aes_big_boi_SLICE_406 \core.aes_big_boi.SLICE_406 ( 
    .DI1(\core.aes_big_boi.ciphertext[120].sig_265.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[121].sig_264.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[120] ), 
    .A0(\core.aes_big_boi.ciphertext[121] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[121] ), .Q1(\cyphertext[120] ), 
    .F0(\core.aes_big_boi.ciphertext[121].sig_264.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[120].sig_265.FeedThruLUT ));
  core_aes_big_boi_SLICE_408 \core.aes_big_boi.SLICE_408 ( 
    .DI1(\core.aes_big_boi.ciphertext[118].sig_267.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[119].sig_266.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[118] ), 
    .C0(\core.aes_big_boi.ciphertext[119] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[119] ), .Q1(\cyphertext[118] ), 
    .F0(\core.aes_big_boi.ciphertext[119].sig_266.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[118].sig_267.FeedThruLUT ));
  core_aes_big_boi_SLICE_410 \core.aes_big_boi.SLICE_410 ( 
    .DI1(\core.aes_big_boi.ciphertext[116].sig_269.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[117].sig_268.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[116] ), 
    .B0(\core.aes_big_boi.ciphertext[117] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[117] ), .Q1(\cyphertext[116] ), 
    .F0(\core.aes_big_boi.ciphertext[117].sig_268.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[116].sig_269.FeedThruLUT ));
  core_aes_big_boi_SLICE_412 \core.aes_big_boi.SLICE_412 ( 
    .DI1(\core.aes_big_boi.ciphertext[114].sig_271.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[115].sig_270.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[114] ), 
    .D0(\core.aes_big_boi.ciphertext[115] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[115] ), .Q1(\cyphertext[114] ), 
    .F0(\core.aes_big_boi.ciphertext[115].sig_270.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[114].sig_271.FeedThruLUT ));
  core_aes_big_boi_SLICE_414 \core.aes_big_boi.SLICE_414 ( 
    .DI1(\core.aes_big_boi.ciphertext[112].sig_273.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[113].sig_272.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[112] ), 
    .C0(\core.aes_big_boi.ciphertext[113] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[113] ), .Q1(\cyphertext[112] ), 
    .F0(\core.aes_big_boi.ciphertext[113].sig_272.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[112].sig_273.FeedThruLUT ));
  core_aes_big_boi_SLICE_416 \core.aes_big_boi.SLICE_416 ( 
    .DI1(\core.aes_big_boi.ciphertext[110].sig_275.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[111].sig_274.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[110] ), 
    .D0(\core.aes_big_boi.ciphertext[111] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[111] ), .Q1(\cyphertext[110] ), 
    .F0(\core.aes_big_boi.ciphertext[111].sig_274.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[110].sig_275.FeedThruLUT ));
  core_aes_big_boi_SLICE_418 \core.aes_big_boi.SLICE_418 ( 
    .DI1(\core.aes_big_boi.ciphertext[108].sig_277.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[109].sig_276.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[108] ), 
    .B0(\core.aes_big_boi.ciphertext[109] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[109] ), .Q1(\cyphertext[108] ), 
    .F0(\core.aes_big_boi.ciphertext[109].sig_276.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[108].sig_277.FeedThruLUT ));
  core_aes_big_boi_SLICE_420 \core.aes_big_boi.SLICE_420 ( 
    .DI1(\core.aes_big_boi.ciphertext[106].sig_279.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[107].sig_278.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[106] ), 
    .B0(\core.aes_big_boi.ciphertext[107] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[107] ), .Q1(\cyphertext[106] ), 
    .F0(\core.aes_big_boi.ciphertext[107].sig_278.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[106].sig_279.FeedThruLUT ));
  core_aes_big_boi_SLICE_422 \core.aes_big_boi.SLICE_422 ( 
    .DI1(\core.aes_big_boi.ciphertext[104].sig_281.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[105].sig_280.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[104] ), 
    .D0(\core.aes_big_boi.ciphertext[105] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[105] ), .Q1(\cyphertext[104] ), 
    .F0(\core.aes_big_boi.ciphertext[105].sig_280.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[104].sig_281.FeedThruLUT ));
  core_aes_big_boi_SLICE_424 \core.aes_big_boi.SLICE_424 ( 
    .DI1(\core.aes_big_boi.ciphertext[102].sig_283.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[103].sig_282.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[102] ), 
    .C0(\core.aes_big_boi.ciphertext[103] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[103] ), .Q1(\cyphertext[102] ), 
    .F0(\core.aes_big_boi.ciphertext[103].sig_282.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[102].sig_283.FeedThruLUT ));
  core_aes_big_boi_SLICE_426 \core.aes_big_boi.SLICE_426 ( 
    .DI1(\core.aes_big_boi.ciphertext[100].sig_285.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[101].sig_284.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[100] ), 
    .A0(\core.aes_big_boi.ciphertext[101] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[101] ), .Q1(\cyphertext[100] ), 
    .F0(\core.aes_big_boi.ciphertext[101].sig_284.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[100].sig_285.FeedThruLUT ));
  core_aes_big_boi_SLICE_428 \core.aes_big_boi.SLICE_428 ( 
    .DI1(\core.aes_big_boi.ciphertext[98].sig_287.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[99].sig_286.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[98] ), 
    .A0(\core.aes_big_boi.ciphertext[99] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[99] ), .Q1(\cyphertext[98] ), 
    .F0(\core.aes_big_boi.ciphertext[99].sig_286.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[98].sig_287.FeedThruLUT ));
  core_aes_big_boi_SLICE_430 \core.aes_big_boi.SLICE_430 ( 
    .DI1(\core.aes_big_boi.ciphertext[96].sig_289.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[97].sig_288.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[96] ), 
    .C0(\core.aes_big_boi.ciphertext[97] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[97] ), .Q1(\cyphertext[96] ), 
    .F0(\core.aes_big_boi.ciphertext[97].sig_288.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[96].sig_289.FeedThruLUT ));
  core_aes_big_boi_SLICE_432 \core.aes_big_boi.SLICE_432 ( 
    .DI1(\core.aes_big_boi.ciphertext[94].sig_291.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[95].sig_290.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[94] ), 
    .A0(\core.aes_big_boi.ciphertext[95] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[95] ), .Q1(\cyphertext[94] ), 
    .F0(\core.aes_big_boi.ciphertext[95].sig_290.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[94].sig_291.FeedThruLUT ));
  core_aes_big_boi_SLICE_434 \core.aes_big_boi.SLICE_434 ( 
    .DI1(\core.aes_big_boi.ciphertext[92].sig_293.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[93].sig_292.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[92] ), 
    .B0(\core.aes_big_boi.ciphertext[93] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[93] ), .Q1(\cyphertext[92] ), 
    .F0(\core.aes_big_boi.ciphertext[93].sig_292.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[92].sig_293.FeedThruLUT ));
  core_aes_big_boi_SLICE_436 \core.aes_big_boi.SLICE_436 ( 
    .DI1(\core.aes_big_boi.ciphertext[90].sig_295.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[91].sig_294.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[90] ), 
    .D0(\core.aes_big_boi.ciphertext[91] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[91] ), .Q1(\cyphertext[90] ), 
    .F0(\core.aes_big_boi.ciphertext[91].sig_294.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[90].sig_295.FeedThruLUT ));
  core_aes_big_boi_SLICE_438 \core.aes_big_boi.SLICE_438 ( 
    .DI1(\core.aes_big_boi.ciphertext[88].sig_297.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[89].sig_296.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[88] ), 
    .C0(\core.aes_big_boi.ciphertext[89] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[89] ), .Q1(\cyphertext[88] ), 
    .F0(\core.aes_big_boi.ciphertext[89].sig_296.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[88].sig_297.FeedThruLUT ));
  core_aes_big_boi_SLICE_440 \core.aes_big_boi.SLICE_440 ( 
    .DI1(\core.aes_big_boi.ciphertext[86].sig_299.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[87].sig_298.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[86] ), 
    .A0(\core.aes_big_boi.ciphertext[87] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[87] ), .Q1(\cyphertext[86] ), 
    .F0(\core.aes_big_boi.ciphertext[87].sig_298.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[86].sig_299.FeedThruLUT ));
  core_aes_big_boi_SLICE_442 \core.aes_big_boi.SLICE_442 ( 
    .DI1(\core.aes_big_boi.ciphertext[84].sig_301.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[85].sig_300.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[84] ), 
    .C0(\core.aes_big_boi.ciphertext[85] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[85] ), .Q1(\cyphertext[84] ), 
    .F0(\core.aes_big_boi.ciphertext[85].sig_300.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[84].sig_301.FeedThruLUT ));
  core_aes_big_boi_SLICE_444 \core.aes_big_boi.SLICE_444 ( 
    .DI1(\core.aes_big_boi.ciphertext[82].sig_303.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[83].sig_302.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[82] ), 
    .B0(\core.aes_big_boi.ciphertext[83] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[83] ), .Q1(\cyphertext[82] ), 
    .F0(\core.aes_big_boi.ciphertext[83].sig_302.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[82].sig_303.FeedThruLUT ));
  core_aes_big_boi_SLICE_446 \core.aes_big_boi.SLICE_446 ( 
    .DI1(\core.aes_big_boi.ciphertext[80].sig_305.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[81].sig_304.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[80] ), 
    .D0(\core.aes_big_boi.ciphertext[81] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[81] ), .Q1(\cyphertext[80] ), 
    .F0(\core.aes_big_boi.ciphertext[81].sig_304.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[80].sig_305.FeedThruLUT ));
  core_aes_big_boi_SLICE_448 \core.aes_big_boi.SLICE_448 ( 
    .DI1(\core.aes_big_boi.ciphertext[78].sig_307.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[79].sig_306.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[78] ), 
    .A0(\core.aes_big_boi.ciphertext[79] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[79] ), .Q1(\cyphertext[78] ), 
    .F0(\core.aes_big_boi.ciphertext[79].sig_306.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[78].sig_307.FeedThruLUT ));
  core_aes_big_boi_SLICE_450 \core.aes_big_boi.SLICE_450 ( 
    .DI1(\core.aes_big_boi.ciphertext[76].sig_309.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[77].sig_308.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[76] ), 
    .D0(\core.aes_big_boi.ciphertext[77] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[77] ), .Q1(\cyphertext[76] ), 
    .F0(\core.aes_big_boi.ciphertext[77].sig_308.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[76].sig_309.FeedThruLUT ));
  core_aes_big_boi_SLICE_452 \core.aes_big_boi.SLICE_452 ( 
    .DI1(\core.aes_big_boi.ciphertext[74].sig_311.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[75].sig_310.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[74] ), 
    .C0(\core.aes_big_boi.ciphertext[75] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[75] ), .Q1(\cyphertext[74] ), 
    .F0(\core.aes_big_boi.ciphertext[75].sig_310.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[74].sig_311.FeedThruLUT ));
  core_aes_big_boi_SLICE_454 \core.aes_big_boi.SLICE_454 ( 
    .DI1(\core.aes_big_boi.ciphertext[72].sig_313.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[73].sig_312.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[72] ), 
    .A0(\core.aes_big_boi.ciphertext[73] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[73] ), .Q1(\cyphertext[72] ), 
    .F0(\core.aes_big_boi.ciphertext[73].sig_312.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[72].sig_313.FeedThruLUT ));
  core_aes_big_boi_SLICE_456 \core.aes_big_boi.SLICE_456 ( 
    .DI1(\core.aes_big_boi.ciphertext[70].sig_315.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[71].sig_314.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[70] ), 
    .C0(\core.aes_big_boi.ciphertext[71] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[71] ), .Q1(\cyphertext[70] ), 
    .F0(\core.aes_big_boi.ciphertext[71].sig_314.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[70].sig_315.FeedThruLUT ));
  core_aes_big_boi_SLICE_458 \core.aes_big_boi.SLICE_458 ( 
    .DI1(\core.aes_big_boi.ciphertext[68].sig_317.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[69].sig_316.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[68] ), 
    .B0(\core.aes_big_boi.ciphertext[69] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[69] ), .Q1(\cyphertext[68] ), 
    .F0(\core.aes_big_boi.ciphertext[69].sig_316.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[68].sig_317.FeedThruLUT ));
  core_aes_big_boi_SLICE_460 \core.aes_big_boi.SLICE_460 ( 
    .DI1(\core.aes_big_boi.ciphertext[66].sig_319.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[67].sig_318.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[66] ), 
    .B0(\core.aes_big_boi.ciphertext[67] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[67] ), .Q1(\cyphertext[66] ), 
    .F0(\core.aes_big_boi.ciphertext[67].sig_318.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[66].sig_319.FeedThruLUT ));
  core_aes_big_boi_SLICE_462 \core.aes_big_boi.SLICE_462 ( 
    .DI1(\core.aes_big_boi.ciphertext[64].sig_321.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[65].sig_320.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[64] ), 
    .C0(\core.aes_big_boi.ciphertext[65] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[65] ), .Q1(\cyphertext[64] ), 
    .F0(\core.aes_big_boi.ciphertext[65].sig_320.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[64].sig_321.FeedThruLUT ));
  core_aes_big_boi_SLICE_464 \core.aes_big_boi.SLICE_464 ( 
    .DI1(\core.aes_big_boi.ciphertext[62].sig_323.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[63].sig_322.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[62] ), 
    .B0(\core.aes_big_boi.ciphertext[63] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[63] ), .Q1(\cyphertext[62] ), 
    .F0(\core.aes_big_boi.ciphertext[63].sig_322.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[62].sig_323.FeedThruLUT ));
  core_aes_big_boi_SLICE_466 \core.aes_big_boi.SLICE_466 ( 
    .DI1(\core.aes_big_boi.ciphertext[60].sig_325.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[61].sig_324.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[60] ), 
    .C0(\core.aes_big_boi.ciphertext[61] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[61] ), .Q1(\cyphertext[60] ), 
    .F0(\core.aes_big_boi.ciphertext[61].sig_324.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[60].sig_325.FeedThruLUT ));
  core_aes_big_boi_SLICE_468 \core.aes_big_boi.SLICE_468 ( 
    .DI1(\core.aes_big_boi.ciphertext[58].sig_327.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[59].sig_326.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[58] ), 
    .D0(\core.aes_big_boi.ciphertext[59] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[59] ), .Q1(\cyphertext[58] ), 
    .F0(\core.aes_big_boi.ciphertext[59].sig_326.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[58].sig_327.FeedThruLUT ));
  core_aes_big_boi_SLICE_470 \core.aes_big_boi.SLICE_470 ( 
    .DI1(\core.aes_big_boi.ciphertext[56].sig_329.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[57].sig_328.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[56] ), 
    .B0(\core.aes_big_boi.ciphertext[57] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[57] ), .Q1(\cyphertext[56] ), 
    .F0(\core.aes_big_boi.ciphertext[57].sig_328.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[56].sig_329.FeedThruLUT ));
  core_aes_big_boi_SLICE_472 \core.aes_big_boi.SLICE_472 ( 
    .DI1(\core.aes_big_boi.ciphertext[54].sig_331.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[55].sig_330.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[54] ), 
    .B0(\core.aes_big_boi.ciphertext[55] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[55] ), .Q1(\cyphertext[54] ), 
    .F0(\core.aes_big_boi.ciphertext[55].sig_330.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[54].sig_331.FeedThruLUT ));
  core_aes_big_boi_SLICE_474 \core.aes_big_boi.SLICE_474 ( 
    .DI1(\core.aes_big_boi.ciphertext[52].sig_333.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[53].sig_332.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[52] ), 
    .D0(\core.aes_big_boi.ciphertext[53] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[53] ), .Q1(\cyphertext[52] ), 
    .F0(\core.aes_big_boi.ciphertext[53].sig_332.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[52].sig_333.FeedThruLUT ));
  core_aes_big_boi_SLICE_476 \core.aes_big_boi.SLICE_476 ( 
    .DI1(\core.aes_big_boi.ciphertext[50].sig_335.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[51].sig_334.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[50] ), 
    .C0(\core.aes_big_boi.ciphertext[51] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[51] ), .Q1(\cyphertext[50] ), 
    .F0(\core.aes_big_boi.ciphertext[51].sig_334.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[50].sig_335.FeedThruLUT ));
  core_aes_big_boi_SLICE_478 \core.aes_big_boi.SLICE_478 ( 
    .DI1(\core.aes_big_boi.ciphertext[48].sig_337.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[49].sig_336.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[48] ), 
    .A0(\core.aes_big_boi.ciphertext[49] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[49] ), .Q1(\cyphertext[48] ), 
    .F0(\core.aes_big_boi.ciphertext[49].sig_336.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[48].sig_337.FeedThruLUT ));
  core_aes_big_boi_SLICE_480 \core.aes_big_boi.SLICE_480 ( 
    .DI1(\core.aes_big_boi.ciphertext[46].sig_339.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[47].sig_338.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[46] ), 
    .B0(\core.aes_big_boi.ciphertext[47] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[47] ), .Q1(\cyphertext[46] ), 
    .F0(\core.aes_big_boi.ciphertext[47].sig_338.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[46].sig_339.FeedThruLUT ));
  core_aes_big_boi_SLICE_482 \core.aes_big_boi.SLICE_482 ( 
    .DI1(\core.aes_big_boi.ciphertext[44].sig_341.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[45].sig_340.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[44] ), 
    .B0(\core.aes_big_boi.ciphertext[45] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[45] ), .Q1(\cyphertext[44] ), 
    .F0(\core.aes_big_boi.ciphertext[45].sig_340.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[44].sig_341.FeedThruLUT ));
  core_aes_big_boi_SLICE_484 \core.aes_big_boi.SLICE_484 ( 
    .DI1(\core.aes_big_boi.ciphertext[42].sig_343.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[43].sig_342.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[42] ), 
    .D0(\core.aes_big_boi.ciphertext[43] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[43] ), .Q1(\cyphertext[42] ), 
    .F0(\core.aes_big_boi.ciphertext[43].sig_342.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[42].sig_343.FeedThruLUT ));
  core_aes_big_boi_SLICE_486 \core.aes_big_boi.SLICE_486 ( 
    .DI1(\core.aes_big_boi.ciphertext[40].sig_345.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[41].sig_344.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[40] ), 
    .B0(\core.aes_big_boi.ciphertext[41] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[41] ), .Q1(\cyphertext[40] ), 
    .F0(\core.aes_big_boi.ciphertext[41].sig_344.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[40].sig_345.FeedThruLUT ));
  core_aes_big_boi_SLICE_488 \core.aes_big_boi.SLICE_488 ( 
    .DI1(\core.aes_big_boi.ciphertext[38].sig_347.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[39].sig_346.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[38] ), 
    .D0(\core.aes_big_boi.ciphertext[39] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[39] ), .Q1(\cyphertext[38] ), 
    .F0(\core.aes_big_boi.ciphertext[39].sig_346.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[38].sig_347.FeedThruLUT ));
  core_aes_big_boi_SLICE_490 \core.aes_big_boi.SLICE_490 ( 
    .DI1(\core.aes_big_boi.ciphertext[36].sig_349.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[37].sig_348.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[36] ), 
    .C0(\core.aes_big_boi.ciphertext[37] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[37] ), .Q1(\cyphertext[36] ), 
    .F0(\core.aes_big_boi.ciphertext[37].sig_348.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[36].sig_349.FeedThruLUT ));
  core_aes_big_boi_SLICE_492 \core.aes_big_boi.SLICE_492 ( 
    .DI1(\core.aes_big_boi.ciphertext[34].sig_351.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[35].sig_350.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[34] ), 
    .A0(\core.aes_big_boi.ciphertext[35] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[35] ), .Q1(\cyphertext[34] ), 
    .F0(\core.aes_big_boi.ciphertext[35].sig_350.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[34].sig_351.FeedThruLUT ));
  core_aes_big_boi_SLICE_494 \core.aes_big_boi.SLICE_494 ( 
    .DI1(\core.aes_big_boi.ciphertext[32].sig_353.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[33].sig_352.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[32] ), 
    .A0(\core.aes_big_boi.ciphertext[33] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[33] ), .Q1(\cyphertext[32] ), 
    .F0(\core.aes_big_boi.ciphertext[33].sig_352.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[32].sig_353.FeedThruLUT ));
  core_aes_big_boi_SLICE_496 \core.aes_big_boi.SLICE_496 ( 
    .DI1(\core.aes_big_boi.ciphertext[30].sig_355.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[31].sig_354.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[30] ), 
    .A0(\core.aes_big_boi.ciphertext[31] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[31] ), .Q1(\cyphertext[30] ), 
    .F0(\core.aes_big_boi.ciphertext[31].sig_354.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[30].sig_355.FeedThruLUT ));
  core_aes_big_boi_SLICE_498 \core.aes_big_boi.SLICE_498 ( 
    .DI1(\core.aes_big_boi.ciphertext[28].sig_357.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[29].sig_356.FeedThruLUT ), 
    .B1(\core.aes_big_boi.ciphertext[28] ), 
    .D0(\core.aes_big_boi.ciphertext[29] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[29] ), .Q1(\cyphertext[28] ), 
    .F0(\core.aes_big_boi.ciphertext[29].sig_356.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[28].sig_357.FeedThruLUT ));
  core_aes_big_boi_SLICE_500 \core.aes_big_boi.SLICE_500 ( 
    .DI1(\core.aes_big_boi.ciphertext[26].sig_359.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[27].sig_358.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[26] ), 
    .B0(\core.aes_big_boi.ciphertext[27] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[27] ), .Q1(\cyphertext[26] ), 
    .F0(\core.aes_big_boi.ciphertext[27].sig_358.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[26].sig_359.FeedThruLUT ));
  core_aes_big_boi_SLICE_502 \core.aes_big_boi.SLICE_502 ( 
    .DI1(\core.aes_big_boi.ciphertext[24].sig_361.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[25].sig_360.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[24] ), 
    .A0(\core.aes_big_boi.ciphertext[25] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[25] ), .Q1(\cyphertext[24] ), 
    .F0(\core.aes_big_boi.ciphertext[25].sig_360.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[24].sig_361.FeedThruLUT ));
  core_aes_big_boi_SLICE_504 \core.aes_big_boi.SLICE_504 ( 
    .DI1(\core.aes_big_boi.ciphertext[22].sig_363.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[23].sig_362.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[22] ), 
    .C0(\core.aes_big_boi.ciphertext[23] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[23] ), .Q1(\cyphertext[22] ), 
    .F0(\core.aes_big_boi.ciphertext[23].sig_362.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[22].sig_363.FeedThruLUT ));
  core_aes_big_boi_SLICE_506 \core.aes_big_boi.SLICE_506 ( 
    .DI1(\core.aes_big_boi.ciphertext[20].sig_365.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[21].sig_364.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[20] ), 
    .A0(\core.aes_big_boi.ciphertext[21] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[21] ), .Q1(\cyphertext[20] ), 
    .F0(\core.aes_big_boi.ciphertext[21].sig_364.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[20].sig_365.FeedThruLUT ));
  core_aes_big_boi_SLICE_508 \core.aes_big_boi.SLICE_508 ( 
    .DI1(\core.aes_big_boi.ciphertext[18].sig_367.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[19].sig_366.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[18] ), 
    .D0(\core.aes_big_boi.ciphertext[19] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[19] ), .Q1(\cyphertext[18] ), 
    .F0(\core.aes_big_boi.ciphertext[19].sig_366.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[18].sig_367.FeedThruLUT ));
  core_aes_big_boi_SLICE_510 \core.aes_big_boi.SLICE_510 ( 
    .DI1(\core.aes_big_boi.ciphertext[16].sig_369.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[17].sig_368.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[16] ), 
    .C0(\core.aes_big_boi.ciphertext[17] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[17] ), .Q1(\cyphertext[16] ), 
    .F0(\core.aes_big_boi.ciphertext[17].sig_368.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[16].sig_369.FeedThruLUT ));
  core_aes_big_boi_SLICE_512 \core.aes_big_boi.SLICE_512 ( 
    .DI1(\core.aes_big_boi.ciphertext[14].sig_371.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[15].sig_370.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[14] ), 
    .D0(\core.aes_big_boi.ciphertext[15] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[15] ), .Q1(\cyphertext[14] ), 
    .F0(\core.aes_big_boi.ciphertext[15].sig_370.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[14].sig_371.FeedThruLUT ));
  core_aes_big_boi_SLICE_514 \core.aes_big_boi.SLICE_514 ( 
    .DI1(\core.aes_big_boi.ciphertext[12].sig_373.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[13].sig_372.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[12] ), 
    .B0(\core.aes_big_boi.ciphertext[13] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[13] ), .Q1(\cyphertext[12] ), 
    .F0(\core.aes_big_boi.ciphertext[13].sig_372.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[12].sig_373.FeedThruLUT ));
  core_aes_big_boi_SLICE_516 \core.aes_big_boi.SLICE_516 ( 
    .DI1(\core.aes_big_boi.ciphertext[10].sig_375.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[11].sig_374.FeedThruLUT ), 
    .C1(\core.aes_big_boi.ciphertext[10] ), 
    .A0(\core.aes_big_boi.ciphertext[11] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[11] ), .Q1(\cyphertext[10] ), 
    .F0(\core.aes_big_boi.ciphertext[11].sig_374.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[10].sig_375.FeedThruLUT ));
  core_aes_big_boi_SLICE_518 \core.aes_big_boi.SLICE_518 ( 
    .DI1(\core.aes_big_boi.ciphertext[8].sig_377.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[9].sig_376.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[8] ), 
    .C0(\core.aes_big_boi.ciphertext[9] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[9] ), .Q1(\cyphertext[8] ), 
    .F0(\core.aes_big_boi.ciphertext[9].sig_376.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[8].sig_377.FeedThruLUT ));
  core_aes_big_boi_SLICE_520 \core.aes_big_boi.SLICE_520 ( 
    .DI1(\core.aes_big_boi.ciphertext[6].sig_379.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[7].sig_378.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[6] ), 
    .A0(\core.aes_big_boi.ciphertext[7] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[7] ), .Q1(\cyphertext[6] ), 
    .F0(\core.aes_big_boi.ciphertext[7].sig_378.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[6].sig_379.FeedThruLUT ));
  core_aes_big_boi_SLICE_522 \core.aes_big_boi.SLICE_522 ( 
    .DI1(\core.aes_big_boi.ciphertext[4].sig_381.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[5].sig_380.FeedThruLUT ), 
    .A1(\core.aes_big_boi.ciphertext[4] ), 
    .B0(\core.aes_big_boi.ciphertext[5] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[5] ), .Q1(\cyphertext[4] ), 
    .F0(\core.aes_big_boi.ciphertext[5].sig_380.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[4].sig_381.FeedThruLUT ));
  core_aes_big_boi_SLICE_524 \core.aes_big_boi.SLICE_524 ( 
    .DI1(\core.aes_big_boi.ciphertext[2].sig_383.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.ciphertext[3].sig_382.FeedThruLUT ), 
    .D1(\core.aes_big_boi.ciphertext[2] ), 
    .B0(\core.aes_big_boi.ciphertext[3] ), 
    .CE(\core.aes_big_boi.cyphertext_0__N_128 ), .CLK(clk_c), 
    .Q0(\cyphertext[3] ), .Q1(\cyphertext[2] ), 
    .F0(\core.aes_big_boi.ciphertext[3].sig_382.FeedThruLUT ), 
    .F1(\core.aes_big_boi.ciphertext[2].sig_383.FeedThruLUT ));
  core_aes_big_boi_SLICE_527 \core.aes_big_boi.SLICE_527 ( 
    .DI1(\core.aes_big_boi.w[0][30].sig_386.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][31].sig_385.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[0][30] ), .C0(\core.aes_big_boi.w[0][31] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][31] ), .Q1(\core.aes_big_boi.oldw[0][30] ), 
    .F0(\core.aes_big_boi.w[0][31].sig_385.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][30].sig_386.FeedThruLUT ));
  core_aes_big_boi_SLICE_529 \core.aes_big_boi.SLICE_529 ( 
    .DI1(\core.aes_big_boi.w[0][28].sig_388.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][29].sig_387.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[0][28] ), .A0(\core.aes_big_boi.w[0][29] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][29] ), .Q1(\core.aes_big_boi.oldw[0][28] ), 
    .F0(\core.aes_big_boi.w[0][29].sig_387.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][28].sig_388.FeedThruLUT ));
  core_aes_big_boi_SLICE_531 \core.aes_big_boi.SLICE_531 ( 
    .DI1(\core.aes_big_boi.w[0][26].sig_390.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][27].sig_389.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[0][26] ), .A0(\core.aes_big_boi.w[0][27] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][27] ), .Q1(\core.aes_big_boi.oldw[0][26] ), 
    .F0(\core.aes_big_boi.w[0][27].sig_389.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][26].sig_390.FeedThruLUT ));
  core_aes_big_boi_SLICE_533 \core.aes_big_boi.SLICE_533 ( 
    .DI1(\core.aes_big_boi.w[0][24].sig_392.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][25].sig_391.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[0][24] ), .D0(\core.aes_big_boi.w[0][25] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][25] ), .Q1(\core.aes_big_boi.oldw[0][24] ), 
    .F0(\core.aes_big_boi.w[0][25].sig_391.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][24].sig_392.FeedThruLUT ));
  core_aes_big_boi_SLICE_535 \core.aes_big_boi.SLICE_535 ( 
    .DI1(\core.aes_big_boi.w[0][22].sig_394.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][23].sig_393.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[0][22] ), .C0(\core.aes_big_boi.w[0][23] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][23] ), .Q1(\core.aes_big_boi.oldw[0][22] ), 
    .F0(\core.aes_big_boi.w[0][23].sig_393.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][22].sig_394.FeedThruLUT ));
  core_aes_big_boi_SLICE_537 \core.aes_big_boi.SLICE_537 ( 
    .DI1(\core.aes_big_boi.w[0][20].sig_396.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][21].sig_395.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[0][20] ), .A0(\core.aes_big_boi.w[0][21] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][21] ), .Q1(\core.aes_big_boi.oldw[0][20] ), 
    .F0(\core.aes_big_boi.w[0][21].sig_395.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][20].sig_396.FeedThruLUT ));
  core_aes_big_boi_SLICE_539 \core.aes_big_boi.SLICE_539 ( 
    .DI1(\core.aes_big_boi.w[0][18].sig_398.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][19].sig_397.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[0][18] ), .D0(\core.aes_big_boi.w[0][19] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][19] ), .Q1(\core.aes_big_boi.oldw[0][18] ), 
    .F0(\core.aes_big_boi.w[0][19].sig_397.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][18].sig_398.FeedThruLUT ));
  core_aes_big_boi_SLICE_541 \core.aes_big_boi.SLICE_541 ( 
    .DI1(\core.aes_big_boi.w[0][16].sig_400.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][17].sig_399.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[0][16] ), .A0(\core.aes_big_boi.w[0][17] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][17] ), .Q1(\core.aes_big_boi.oldw[0][16] ), 
    .F0(\core.aes_big_boi.w[0][17].sig_399.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][16].sig_400.FeedThruLUT ));
  core_aes_big_boi_SLICE_543 \core.aes_big_boi.SLICE_543 ( 
    .DI1(\core.aes_big_boi.w[0][14].sig_402.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][15].sig_401.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[0][14] ), .B0(\core.aes_big_boi.w[0][15] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][15] ), .Q1(\core.aes_big_boi.oldw[0][14] ), 
    .F0(\core.aes_big_boi.w[0][15].sig_401.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][14].sig_402.FeedThruLUT ));
  core_aes_big_boi_SLICE_545 \core.aes_big_boi.SLICE_545 ( 
    .DI1(\core.aes_big_boi.w[0][12].sig_404.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][13].sig_403.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[0][12] ), .B0(\core.aes_big_boi.w[0][13] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][13] ), .Q1(\core.aes_big_boi.oldw[0][12] ), 
    .F0(\core.aes_big_boi.w[0][13].sig_403.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][12].sig_404.FeedThruLUT ));
  core_aes_big_boi_SLICE_547 \core.aes_big_boi.SLICE_547 ( 
    .DI1(\core.aes_big_boi.w[0][10].sig_406.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][11].sig_405.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[0][10] ), .B0(\core.aes_big_boi.w[0][11] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][11] ), .Q1(\core.aes_big_boi.oldw[0][10] ), 
    .F0(\core.aes_big_boi.w[0][11].sig_405.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][10].sig_406.FeedThruLUT ));
  core_aes_big_boi_SLICE_549 \core.aes_big_boi.SLICE_549 ( 
    .DI1(\core.aes_big_boi.w[0][8].sig_408.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][9].sig_407.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[0][8] ), .A0(\core.aes_big_boi.w[0][9] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][9] ), .Q1(\core.aes_big_boi.oldw[0][8] ), 
    .F0(\core.aes_big_boi.w[0][9].sig_407.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][8].sig_408.FeedThruLUT ));
  core_aes_big_boi_SLICE_551 \core.aes_big_boi.SLICE_551 ( 
    .DI1(\core.aes_big_boi.w[0][6].sig_410.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][7].sig_409.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[0][6] ), .A0(\core.aes_big_boi.w[0][7] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][7] ), .Q1(\core.aes_big_boi.oldw[0][6] ), 
    .F0(\core.aes_big_boi.w[0][7].sig_409.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][6].sig_410.FeedThruLUT ));
  core_aes_big_boi_SLICE_553 \core.aes_big_boi.SLICE_553 ( 
    .DI1(\core.aes_big_boi.w[0][4].sig_412.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][5].sig_411.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[0][4] ), .A0(\core.aes_big_boi.w[0][5] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][5] ), .Q1(\core.aes_big_boi.oldw[0][4] ), 
    .F0(\core.aes_big_boi.w[0][5].sig_411.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][4].sig_412.FeedThruLUT ));
  core_aes_big_boi_SLICE_555 \core.aes_big_boi.SLICE_555 ( 
    .DI1(\core.aes_big_boi.w[0][2].sig_414.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][3].sig_413.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[0][2] ), .D0(\core.aes_big_boi.w[0][3] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][3] ), .Q1(\core.aes_big_boi.oldw[0][2] ), 
    .F0(\core.aes_big_boi.w[0][3].sig_413.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][2].sig_414.FeedThruLUT ));
  core_aes_big_boi_SLICE_557 \core.aes_big_boi.SLICE_557 ( 
    .DI1(\core.aes_big_boi.w[0][0].sig_416.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[0][1].sig_415.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[0][0] ), .D0(\core.aes_big_boi.w[0][1] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[0][1] ), .Q1(\core.aes_big_boi.oldw[0][0] ), 
    .F0(\core.aes_big_boi.w[0][1].sig_415.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[0][0].sig_416.FeedThruLUT ));
  core_aes_big_boi_SLICE_559 \core.aes_big_boi.SLICE_559 ( 
    .DI1(\core.aes_big_boi.w[1][30].sig_418.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][31].sig_417.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[1][30] ), .D0(\core.aes_big_boi.w[1][31] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][31] ), .Q1(\core.aes_big_boi.oldw[1][30] ), 
    .F0(\core.aes_big_boi.w[1][31].sig_417.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][30].sig_418.FeedThruLUT ));
  core_aes_big_boi_SLICE_561 \core.aes_big_boi.SLICE_561 ( 
    .DI1(\core.aes_big_boi.w[1][28].sig_420.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][29].sig_419.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[1][28] ), .C0(\core.aes_big_boi.w[1][29] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][29] ), .Q1(\core.aes_big_boi.oldw[1][28] ), 
    .F0(\core.aes_big_boi.w[1][29].sig_419.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][28].sig_420.FeedThruLUT ));
  core_aes_big_boi_SLICE_563 \core.aes_big_boi.SLICE_563 ( 
    .DI1(\core.aes_big_boi.w[1][26].sig_422.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][27].sig_421.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[1][26] ), .A0(\core.aes_big_boi.w[1][27] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][27] ), .Q1(\core.aes_big_boi.oldw[1][26] ), 
    .F0(\core.aes_big_boi.w[1][27].sig_421.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][26].sig_422.FeedThruLUT ));
  core_aes_big_boi_SLICE_565 \core.aes_big_boi.SLICE_565 ( 
    .DI1(\core.aes_big_boi.w[1][24].sig_424.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][25].sig_423.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[1][24] ), .B0(\core.aes_big_boi.w[1][25] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][25] ), .Q1(\core.aes_big_boi.oldw[1][24] ), 
    .F0(\core.aes_big_boi.w[1][25].sig_423.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][24].sig_424.FeedThruLUT ));
  core_aes_big_boi_SLICE_567 \core.aes_big_boi.SLICE_567 ( 
    .DI1(\core.aes_big_boi.w[1][22].sig_426.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][23].sig_425.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[1][22] ), .A0(\core.aes_big_boi.w[1][23] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][23] ), .Q1(\core.aes_big_boi.oldw[1][22] ), 
    .F0(\core.aes_big_boi.w[1][23].sig_425.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][22].sig_426.FeedThruLUT ));
  core_aes_big_boi_SLICE_569 \core.aes_big_boi.SLICE_569 ( 
    .DI1(\core.aes_big_boi.w[1][20].sig_428.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][21].sig_427.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[1][20] ), .D0(\core.aes_big_boi.w[1][21] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][21] ), .Q1(\core.aes_big_boi.oldw[1][20] ), 
    .F0(\core.aes_big_boi.w[1][21].sig_427.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][20].sig_428.FeedThruLUT ));
  core_aes_big_boi_SLICE_571 \core.aes_big_boi.SLICE_571 ( 
    .DI1(\core.aes_big_boi.w[1][18].sig_430.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][19].sig_429.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[1][18] ), .C0(\core.aes_big_boi.w[1][19] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][19] ), .Q1(\core.aes_big_boi.oldw[1][18] ), 
    .F0(\core.aes_big_boi.w[1][19].sig_429.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][18].sig_430.FeedThruLUT ));
  core_aes_big_boi_SLICE_573 \core.aes_big_boi.SLICE_573 ( 
    .DI1(\core.aes_big_boi.w[1][16].sig_432.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][17].sig_431.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[1][16] ), .D0(\core.aes_big_boi.w[1][17] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][17] ), .Q1(\core.aes_big_boi.oldw[1][16] ), 
    .F0(\core.aes_big_boi.w[1][17].sig_431.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][16].sig_432.FeedThruLUT ));
  core_aes_big_boi_SLICE_575 \core.aes_big_boi.SLICE_575 ( 
    .DI1(\core.aes_big_boi.w[1][14].sig_434.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][15].sig_433.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[1][14] ), .C0(\core.aes_big_boi.w[1][15] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][15] ), .Q1(\core.aes_big_boi.oldw[1][14] ), 
    .F0(\core.aes_big_boi.w[1][15].sig_433.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][14].sig_434.FeedThruLUT ));
  core_aes_big_boi_SLICE_577 \core.aes_big_boi.SLICE_577 ( 
    .DI1(\core.aes_big_boi.w[1][12].sig_436.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][13].sig_435.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[1][12] ), .A0(\core.aes_big_boi.w[1][13] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][13] ), .Q1(\core.aes_big_boi.oldw[1][12] ), 
    .F0(\core.aes_big_boi.w[1][13].sig_435.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][12].sig_436.FeedThruLUT ));
  core_aes_big_boi_SLICE_579 \core.aes_big_boi.SLICE_579 ( 
    .DI1(\core.aes_big_boi.w[1][10].sig_438.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][11].sig_437.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[1][10] ), .B0(\core.aes_big_boi.w[1][11] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][11] ), .Q1(\core.aes_big_boi.oldw[1][10] ), 
    .F0(\core.aes_big_boi.w[1][11].sig_437.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][10].sig_438.FeedThruLUT ));
  core_aes_big_boi_SLICE_581 \core.aes_big_boi.SLICE_581 ( 
    .DI1(\core.aes_big_boi.w[1][8].sig_440.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][9].sig_439.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[1][8] ), .A0(\core.aes_big_boi.w[1][9] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][9] ), .Q1(\core.aes_big_boi.oldw[1][8] ), 
    .F0(\core.aes_big_boi.w[1][9].sig_439.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][8].sig_440.FeedThruLUT ));
  core_aes_big_boi_SLICE_583 \core.aes_big_boi.SLICE_583 ( 
    .DI1(\core.aes_big_boi.w[1][6].sig_442.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][7].sig_441.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[1][6] ), .A0(\core.aes_big_boi.w[1][7] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][7] ), .Q1(\core.aes_big_boi.oldw[1][6] ), 
    .F0(\core.aes_big_boi.w[1][7].sig_441.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][6].sig_442.FeedThruLUT ));
  core_aes_big_boi_SLICE_585 \core.aes_big_boi.SLICE_585 ( 
    .DI1(\core.aes_big_boi.w[1][4].sig_444.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][5].sig_443.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[1][4] ), .C0(\core.aes_big_boi.w[1][5] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][5] ), .Q1(\core.aes_big_boi.oldw[1][4] ), 
    .F0(\core.aes_big_boi.w[1][5].sig_443.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][4].sig_444.FeedThruLUT ));
  core_aes_big_boi_SLICE_587 \core.aes_big_boi.SLICE_587 ( 
    .DI1(\core.aes_big_boi.w[1][2].sig_446.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][3].sig_445.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[1][2] ), .C0(\core.aes_big_boi.w[1][3] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][3] ), .Q1(\core.aes_big_boi.oldw[1][2] ), 
    .F0(\core.aes_big_boi.w[1][3].sig_445.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][2].sig_446.FeedThruLUT ));
  core_aes_big_boi_SLICE_589 \core.aes_big_boi.SLICE_589 ( 
    .DI1(\core.aes_big_boi.w[1][0].sig_448.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[1][1].sig_447.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[1][0] ), .A0(\core.aes_big_boi.w[1][1] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[1][1] ), .Q1(\core.aes_big_boi.oldw[1][0] ), 
    .F0(\core.aes_big_boi.w[1][1].sig_447.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[1][0].sig_448.FeedThruLUT ));
  core_aes_big_boi_SLICE_591 \core.aes_big_boi.SLICE_591 ( 
    .DI1(\core.aes_big_boi.w[2][30].sig_450.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][31].sig_449.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[2][30] ), .D0(\core.aes_big_boi.w[2][31] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][31] ), .Q1(\core.aes_big_boi.oldw[2][30] ), 
    .F0(\core.aes_big_boi.w[2][31].sig_449.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][30].sig_450.FeedThruLUT ));
  core_aes_big_boi_SLICE_593 \core.aes_big_boi.SLICE_593 ( 
    .DI1(\core.aes_big_boi.w[2][28].sig_452.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][29].sig_451.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[2][28] ), .C0(\core.aes_big_boi.w[2][29] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][29] ), .Q1(\core.aes_big_boi.oldw[2][28] ), 
    .F0(\core.aes_big_boi.w[2][29].sig_451.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][28].sig_452.FeedThruLUT ));
  core_aes_big_boi_SLICE_595 \core.aes_big_boi.SLICE_595 ( 
    .DI1(\core.aes_big_boi.w[2][26].sig_454.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][27].sig_453.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[2][26] ), .B0(\core.aes_big_boi.w[2][27] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][27] ), .Q1(\core.aes_big_boi.oldw[2][26] ), 
    .F0(\core.aes_big_boi.w[2][27].sig_453.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][26].sig_454.FeedThruLUT ));
  core_aes_big_boi_SLICE_597 \core.aes_big_boi.SLICE_597 ( 
    .DI1(\core.aes_big_boi.w[2][24].sig_456.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][25].sig_455.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[2][24] ), .C0(\core.aes_big_boi.w[2][25] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][25] ), .Q1(\core.aes_big_boi.oldw[2][24] ), 
    .F0(\core.aes_big_boi.w[2][25].sig_455.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][24].sig_456.FeedThruLUT ));
  core_aes_big_boi_SLICE_599 \core.aes_big_boi.SLICE_599 ( 
    .DI1(\core.aes_big_boi.w[2][22].sig_458.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][23].sig_457.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[2][22] ), .B0(\core.aes_big_boi.w[2][23] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][23] ), .Q1(\core.aes_big_boi.oldw[2][22] ), 
    .F0(\core.aes_big_boi.w[2][23].sig_457.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][22].sig_458.FeedThruLUT ));
  core_aes_big_boi_SLICE_601 \core.aes_big_boi.SLICE_601 ( 
    .DI1(\core.aes_big_boi.w[2][20].sig_460.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][21].sig_459.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[2][20] ), .D0(\core.aes_big_boi.w[2][21] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][21] ), .Q1(\core.aes_big_boi.oldw[2][20] ), 
    .F0(\core.aes_big_boi.w[2][21].sig_459.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][20].sig_460.FeedThruLUT ));
  core_aes_big_boi_SLICE_603 \core.aes_big_boi.SLICE_603 ( 
    .DI1(\core.aes_big_boi.w[2][18].sig_462.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][19].sig_461.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[2][18] ), .D0(\core.aes_big_boi.w[2][19] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][19] ), .Q1(\core.aes_big_boi.oldw[2][18] ), 
    .F0(\core.aes_big_boi.w[2][19].sig_461.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][18].sig_462.FeedThruLUT ));
  core_aes_big_boi_SLICE_605 \core.aes_big_boi.SLICE_605 ( 
    .DI1(\core.aes_big_boi.w[2][16].sig_464.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][17].sig_463.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[2][16] ), .B0(\core.aes_big_boi.w[2][17] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][17] ), .Q1(\core.aes_big_boi.oldw[2][16] ), 
    .F0(\core.aes_big_boi.w[2][17].sig_463.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][16].sig_464.FeedThruLUT ));
  core_aes_big_boi_SLICE_607 \core.aes_big_boi.SLICE_607 ( 
    .DI1(\core.aes_big_boi.w[2][14].sig_466.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][15].sig_465.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[2][14] ), .D0(\core.aes_big_boi.w[2][15] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][15] ), .Q1(\core.aes_big_boi.oldw[2][14] ), 
    .F0(\core.aes_big_boi.w[2][15].sig_465.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][14].sig_466.FeedThruLUT ));
  core_aes_big_boi_SLICE_609 \core.aes_big_boi.SLICE_609 ( 
    .DI1(\core.aes_big_boi.w[2][12].sig_468.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][13].sig_467.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[2][12] ), .A0(\core.aes_big_boi.w[2][13] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][13] ), .Q1(\core.aes_big_boi.oldw[2][12] ), 
    .F0(\core.aes_big_boi.w[2][13].sig_467.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][12].sig_468.FeedThruLUT ));
  core_aes_big_boi_SLICE_611 \core.aes_big_boi.SLICE_611 ( 
    .DI1(\core.aes_big_boi.w[2][10].sig_470.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][11].sig_469.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[2][10] ), .B0(\core.aes_big_boi.w[2][11] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][11] ), .Q1(\core.aes_big_boi.oldw[2][10] ), 
    .F0(\core.aes_big_boi.w[2][11].sig_469.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][10].sig_470.FeedThruLUT ));
  core_aes_big_boi_SLICE_613 \core.aes_big_boi.SLICE_613 ( 
    .DI1(\core.aes_big_boi.w[2][8].sig_472.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][9].sig_471.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[2][8] ), .C0(\core.aes_big_boi.w[2][9] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][9] ), .Q1(\core.aes_big_boi.oldw[2][8] ), 
    .F0(\core.aes_big_boi.w[2][9].sig_471.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][8].sig_472.FeedThruLUT ));
  core_aes_big_boi_SLICE_615 \core.aes_big_boi.SLICE_615 ( 
    .DI1(\core.aes_big_boi.w[2][6].sig_474.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][7].sig_473.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[2][6] ), .B0(\core.aes_big_boi.w[2][7] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][7] ), .Q1(\core.aes_big_boi.oldw[2][6] ), 
    .F0(\core.aes_big_boi.w[2][7].sig_473.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][6].sig_474.FeedThruLUT ));
  core_aes_big_boi_SLICE_617 \core.aes_big_boi.SLICE_617 ( 
    .DI1(\core.aes_big_boi.w[2][4].sig_476.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][5].sig_475.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[2][4] ), .A0(\core.aes_big_boi.w[2][5] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][5] ), .Q1(\core.aes_big_boi.oldw[2][4] ), 
    .F0(\core.aes_big_boi.w[2][5].sig_475.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][4].sig_476.FeedThruLUT ));
  core_aes_big_boi_SLICE_619 \core.aes_big_boi.SLICE_619 ( 
    .DI1(\core.aes_big_boi.w[2][2].sig_478.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][3].sig_477.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[2][2] ), .D0(\core.aes_big_boi.w[2][3] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][3] ), .Q1(\core.aes_big_boi.oldw[2][2] ), 
    .F0(\core.aes_big_boi.w[2][3].sig_477.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][2].sig_478.FeedThruLUT ));
  core_aes_big_boi_SLICE_621 \core.aes_big_boi.SLICE_621 ( 
    .DI1(\core.aes_big_boi.w[2][0].sig_480.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[2][1].sig_479.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[2][0] ), .A0(\core.aes_big_boi.w[2][1] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[2][1] ), .Q1(\core.aes_big_boi.oldw[2][0] ), 
    .F0(\core.aes_big_boi.w[2][1].sig_479.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[2][0].sig_480.FeedThruLUT ));
  core_aes_big_boi_SLICE_623 \core.aes_big_boi.SLICE_623 ( 
    .DI1(\core.aes_big_boi.w[3][30].sig_482.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][31].sig_481.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[3][30] ), .A0(\core.aes_big_boi.w[3][31] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][31] ), .Q1(\core.aes_big_boi.oldw[3][30] ), 
    .F0(\core.aes_big_boi.w[3][31].sig_481.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][30].sig_482.FeedThruLUT ));
  core_aes_big_boi_SLICE_625 \core.aes_big_boi.SLICE_625 ( 
    .DI1(\core.aes_big_boi.w[3][28].sig_484.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][29].sig_483.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[3][28] ), .C0(\core.aes_big_boi.w[3][29] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][29] ), .Q1(\core.aes_big_boi.oldw[3][28] ), 
    .F0(\core.aes_big_boi.w[3][29].sig_483.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][28].sig_484.FeedThruLUT ));
  core_aes_big_boi_SLICE_627 \core.aes_big_boi.SLICE_627 ( 
    .DI1(\core.aes_big_boi.w[3][26].sig_486.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][27].sig_485.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[3][26] ), .A0(\core.aes_big_boi.w[3][27] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][27] ), .Q1(\core.aes_big_boi.oldw[3][26] ), 
    .F0(\core.aes_big_boi.w[3][27].sig_485.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][26].sig_486.FeedThruLUT ));
  core_aes_big_boi_SLICE_629 \core.aes_big_boi.SLICE_629 ( 
    .DI1(\core.aes_big_boi.w[3][24].sig_488.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][25].sig_487.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[3][24] ), .A0(\core.aes_big_boi.w[3][25] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][25] ), .Q1(\core.aes_big_boi.oldw[3][24] ), 
    .F0(\core.aes_big_boi.w[3][25].sig_487.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][24].sig_488.FeedThruLUT ));
  core_aes_big_boi_SLICE_631 \core.aes_big_boi.SLICE_631 ( 
    .DI1(\core.aes_big_boi.w[3][22].sig_490.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][23].sig_489.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[3][22] ), .B0(\core.aes_big_boi.w[3][23] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][23] ), .Q1(\core.aes_big_boi.oldw[3][22] ), 
    .F0(\core.aes_big_boi.w[3][23].sig_489.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][22].sig_490.FeedThruLUT ));
  core_aes_big_boi_SLICE_633 \core.aes_big_boi.SLICE_633 ( 
    .DI1(\core.aes_big_boi.w[3][20].sig_492.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][21].sig_491.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[3][20] ), .D0(\core.aes_big_boi.w[3][21] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][21] ), .Q1(\core.aes_big_boi.oldw[3][20] ), 
    .F0(\core.aes_big_boi.w[3][21].sig_491.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][20].sig_492.FeedThruLUT ));
  core_aes_big_boi_SLICE_635 \core.aes_big_boi.SLICE_635 ( 
    .DI1(\core.aes_big_boi.w[3][18].sig_494.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][19].sig_493.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[3][18] ), .B0(\core.aes_big_boi.w[3][19] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][19] ), .Q1(\core.aes_big_boi.oldw[3][18] ), 
    .F0(\core.aes_big_boi.w[3][19].sig_493.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][18].sig_494.FeedThruLUT ));
  core_aes_big_boi_SLICE_637 \core.aes_big_boi.SLICE_637 ( 
    .DI1(\core.aes_big_boi.w[3][16].sig_496.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][17].sig_495.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[3][16] ), .C0(\core.aes_big_boi.w[3][17] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][17] ), .Q1(\core.aes_big_boi.oldw[3][16] ), 
    .F0(\core.aes_big_boi.w[3][17].sig_495.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][16].sig_496.FeedThruLUT ));
  core_aes_big_boi_SLICE_639 \core.aes_big_boi.SLICE_639 ( 
    .DI1(\core.aes_big_boi.w[3][14].sig_498.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][15].sig_497.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[3][14] ), .D0(\core.aes_big_boi.w[3][15] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][15] ), .Q1(\core.aes_big_boi.oldw[3][14] ), 
    .F0(\core.aes_big_boi.w[3][15].sig_497.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][14].sig_498.FeedThruLUT ));
  core_aes_big_boi_SLICE_641 \core.aes_big_boi.SLICE_641 ( 
    .DI1(\core.aes_big_boi.w[3][12].sig_500.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][13].sig_499.FeedThruLUT ), 
    .D1(\core.aes_big_boi.w[3][12] ), .C0(\core.aes_big_boi.w[3][13] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][13] ), .Q1(\core.aes_big_boi.oldw[3][12] ), 
    .F0(\core.aes_big_boi.w[3][13].sig_499.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][12].sig_500.FeedThruLUT ));
  core_aes_big_boi_SLICE_643 \core.aes_big_boi.SLICE_643 ( 
    .DI1(\core.aes_big_boi.w[3][10].sig_502.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][11].sig_501.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[3][10] ), .D0(\core.aes_big_boi.w[3][11] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][11] ), .Q1(\core.aes_big_boi.oldw[3][10] ), 
    .F0(\core.aes_big_boi.w[3][11].sig_501.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][10].sig_502.FeedThruLUT ));
  core_aes_big_boi_SLICE_645 \core.aes_big_boi.SLICE_645 ( 
    .DI1(\core.aes_big_boi.w[3][8].sig_504.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][9].sig_503.FeedThruLUT ), 
    .C1(\core.aes_big_boi.w[3][8] ), .B0(\core.aes_big_boi.w[3][9] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][9] ), .Q1(\core.aes_big_boi.oldw[3][8] ), 
    .F0(\core.aes_big_boi.w[3][9].sig_503.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][8].sig_504.FeedThruLUT ));
  core_aes_big_boi_SLICE_647 \core.aes_big_boi.SLICE_647 ( 
    .DI1(\core.aes_big_boi.w[3][6].sig_506.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][7].sig_505.FeedThruLUT ), 
    .A1(\core.aes_big_boi.w[3][6] ), .B0(\core.aes_big_boi.w[3][7] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][7] ), .Q1(\core.aes_big_boi.oldw[3][6] ), 
    .F0(\core.aes_big_boi.w[3][7].sig_505.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][6].sig_506.FeedThruLUT ));
  core_aes_big_boi_SLICE_649 \core.aes_big_boi.SLICE_649 ( 
    .DI1(\core.aes_big_boi.w[3][4].sig_508.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][5].sig_507.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[3][4] ), .A0(\core.aes_big_boi.w[3][5] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][5] ), .Q1(\core.aes_big_boi.oldw[3][4] ), 
    .F0(\core.aes_big_boi.w[3][5].sig_507.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][4].sig_508.FeedThruLUT ));
  core_aes_big_boi_SLICE_651 \core.aes_big_boi.SLICE_651 ( 
    .DI1(\core.aes_big_boi.w[3][2].sig_510.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.w[3][3].sig_509.FeedThruLUT ), 
    .B1(\core.aes_big_boi.w[3][2] ), .C0(\core.aes_big_boi.w[3][3] ), 
    .CE(\core.aes_big_boi.oldw_3__0__N_1165 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.oldw[3][3] ), .Q1(\core.aes_big_boi.oldw[3][2] ), 
    .F0(\core.aes_big_boi.w[3][3].sig_509.FeedThruLUT ), 
    .F1(\core.aes_big_boi.w[3][2].sig_510.FeedThruLUT ));
  core_aes_big_boi_SLICE_654 \core.aes_big_boi.SLICE_654 ( 
    .DI1(\core.aes_big_boi.w_0__30__N_784 ), 
    .DI0(\core.aes_big_boi.w_0__31__N_782 ), .D1(\core.aes_big_boi.n3068 ), 
    .C1(\core.curKey[126] ), .B1(\core.aes_big_boi.n9061 ), 
    .D0(\core.curKey[127] ), .C0(\core.aes_big_boi.n9065 ), 
    .A0(\core.aes_big_boi.n3068 ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][31] ), 
    .Q1(\core.aes_big_boi.w[0][30] ), .F0(\core.aes_big_boi.w_0__31__N_782 ), 
    .F1(\core.aes_big_boi.w_0__30__N_784 ));
  core_aes_big_boi_SLICE_656 \core.aes_big_boi.SLICE_656 ( 
    .DI1(\core.aes_big_boi.w_0__28__N_788 ), 
    .DI0(\core.aes_big_boi.w_0__29__N_786 ), .D1(\core.curKey[124] ), 
    .C1(\core.aes_big_boi.n708[4] ), .B1(\core.aes_big_boi.n4_adj_1688 ), 
    .A1(\core.aes_big_boi.n3068 ), .D0(\core.aes_big_boi.n6832 ), 
    .C0(\core.curKey[125] ), .B0(\core.aes_big_boi.n4_adj_1691 ), 
    .A0(\core.aes_big_boi.n3068 ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][29] ), 
    .Q1(\core.aes_big_boi.w[0][28] ), .F0(\core.aes_big_boi.w_0__29__N_786 ), 
    .F1(\core.aes_big_boi.w_0__28__N_788 ));
  core_aes_big_boi_SLICE_658 \core.aes_big_boi.SLICE_658 ( 
    .DI1(\core.aes_big_boi.w_0__26__N_792 ), 
    .DI0(\core.aes_big_boi.w_0__27__N_790 ), .D1(\core.curKey[122] ), 
    .C1(\core.aes_big_boi.n8039 ), .B1(\core.aes_big_boi.n3068 ), 
    .A1(\core.aes_big_boi.n4_adj_1683 ), .D0(\core.aes_big_boi.n8041 ), 
    .C0(\core.curKey[123] ), .B0(\core.aes_big_boi.n4_adj_1686 ), 
    .A0(\core.aes_big_boi.n3068 ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][27] ), 
    .Q1(\core.aes_big_boi.w[0][26] ), .F0(\core.aes_big_boi.w_0__27__N_790 ), 
    .F1(\core.aes_big_boi.w_0__26__N_792 ));
  core_aes_big_boi_SLICE_660 \core.aes_big_boi.SLICE_660 ( 
    .DI1(\core.aes_big_boi.w_0__24__N_796 ), 
    .DI0(\core.aes_big_boi.w_0__25__N_794 ), .D1(\core.aes_big_boi.n3068 ), 
    .C1(\core.aes_big_boi.n8289 ), .B1(\core.aes_big_boi.n4_adj_1678 ), 
    .A1(\core.curKey[120] ), .D0(\core.aes_big_boi.n3068 ), 
    .C0(\core.aes_big_boi.n6823 ), .B0(\core.curKey[121] ), 
    .A0(\core.aes_big_boi.n4_adj_1681 ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][25] ), 
    .Q1(\core.aes_big_boi.w[0][24] ), .F0(\core.aes_big_boi.w_0__25__N_794 ), 
    .F1(\core.aes_big_boi.w_0__24__N_796 ));
  core_aes_big_boi_SLICE_662 \core.aes_big_boi.SLICE_662 ( 
    .DI1(\core.aes_big_boi.w_0__22__N_800 ), 
    .DI0(\core.aes_big_boi.w_0__23__N_798 ), .D1(\core.aes_big_boi.n3068 ), 
    .C1(\core.aes_big_boi.w[3][22] ), .B1(\core.aes_big_boi.oldw[0][22] ), 
    .A1(\core.curKey[118] ), .D0(\core.curKey[119] ), 
    .C0(\core.aes_big_boi.w[3][23] ), .B0(\core.aes_big_boi.oldw[0][23] ), 
    .A0(\core.aes_big_boi.n3068 ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][23] ), 
    .Q1(\core.aes_big_boi.w[0][22] ), .F0(\core.aes_big_boi.w_0__23__N_798 ), 
    .F1(\core.aes_big_boi.w_0__22__N_800 ));
  core_aes_big_boi_SLICE_664 \core.aes_big_boi.SLICE_664 ( 
    .DI1(\core.aes_big_boi.w_0__20__N_804 ), 
    .DI0(\core.aes_big_boi.w_0__21__N_802 ), .D1(\core.curKey[116] ), 
    .C1(\core.aes_big_boi.w[3][20] ), .B1(\core.aes_big_boi.n3068 ), 
    .A1(\core.aes_big_boi.oldw[0][20] ), .D0(\core.aes_big_boi.w[3][21] ), 
    .C0(\core.aes_big_boi.oldw[0][21] ), .B0(\core.curKey[117] ), 
    .A0(\core.aes_big_boi.n3068 ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][21] ), 
    .Q1(\core.aes_big_boi.w[0][20] ), .F0(\core.aes_big_boi.w_0__21__N_802 ), 
    .F1(\core.aes_big_boi.w_0__20__N_804 ));
  core_aes_big_boi_SLICE_666 \core.aes_big_boi.SLICE_666 ( 
    .DI1(\core.aes_big_boi.w_0__18__N_808 ), 
    .DI0(\core.aes_big_boi.w_0__19__N_806 ), .D1(\core.aes_big_boi.w[3][18] ), 
    .C1(\core.curKey[114] ), .B1(\core.aes_big_boi.n3068 ), 
    .A1(\core.aes_big_boi.oldw[0][18] ), .D0(\core.curKey[115] ), 
    .C0(\core.aes_big_boi.n3068 ), .B0(\core.aes_big_boi.w[3][19] ), 
    .A0(\core.aes_big_boi.oldw[0][19] ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][19] ), 
    .Q1(\core.aes_big_boi.w[0][18] ), .F0(\core.aes_big_boi.w_0__19__N_806 ), 
    .F1(\core.aes_big_boi.w_0__18__N_808 ));
  core_aes_big_boi_SLICE_668 \core.aes_big_boi.SLICE_668 ( 
    .DI1(\core.aes_big_boi.w_0__16__N_812 ), 
    .DI0(\core.aes_big_boi.w_0__17__N_810 ), .D1(\core.curKey[112] ), 
    .C1(\core.aes_big_boi.w[3][16] ), .B1(\core.aes_big_boi.n3068 ), 
    .A1(\core.aes_big_boi.oldw[0][16] ), .D0(\core.curKey[113] ), 
    .C0(\core.aes_big_boi.n3068 ), .B0(\core.aes_big_boi.oldw[0][17] ), 
    .A0(\core.aes_big_boi.w[3][17] ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][17] ), 
    .Q1(\core.aes_big_boi.w[0][16] ), .F0(\core.aes_big_boi.w_0__17__N_810 ), 
    .F1(\core.aes_big_boi.w_0__16__N_812 ));
  core_aes_big_boi_SLICE_670 \core.aes_big_boi.SLICE_670 ( 
    .DI1(\core.aes_big_boi.w_0__14__N_816 ), 
    .DI0(\core.aes_big_boi.w_0__15__N_814 ), 
    .D1(\core.aes_big_boi.oldw[0][14] ), .C1(\core.aes_big_boi.n3068 ), 
    .B1(\core.aes_big_boi.w[3][14] ), .A1(\core.curKey[110] ), 
    .D0(\core.aes_big_boi.n3068 ), .C0(\core.aes_big_boi.w[3][15] ), 
    .B0(\core.aes_big_boi.oldw[0][15] ), .A0(\core.curKey[111] ), 
    .CE(\core.aes_big_boi.w_0__0__N_845 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[0][15] ), .Q1(\core.aes_big_boi.w[0][14] ), 
    .F0(\core.aes_big_boi.w_0__15__N_814 ), 
    .F1(\core.aes_big_boi.w_0__14__N_816 ));
  core_aes_big_boi_SLICE_672 \core.aes_big_boi.SLICE_672 ( 
    .DI1(\core.aes_big_boi.w_0__12__N_820 ), 
    .DI0(\core.aes_big_boi.w_0__13__N_818 ), .D1(\core.aes_big_boi.n3068 ), 
    .C1(\core.aes_big_boi.oldw[0][12] ), .B1(\core.curKey[108] ), 
    .A1(\core.aes_big_boi.w[3][12] ), .D0(\core.aes_big_boi.oldw[0][13] ), 
    .C0(\core.curKey[109] ), .B0(\core.aes_big_boi.w[3][13] ), 
    .A0(\core.aes_big_boi.n3068 ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][13] ), 
    .Q1(\core.aes_big_boi.w[0][12] ), .F0(\core.aes_big_boi.w_0__13__N_818 ), 
    .F1(\core.aes_big_boi.w_0__12__N_820 ));
  core_aes_big_boi_SLICE_674 \core.aes_big_boi.SLICE_674 ( 
    .DI1(\core.aes_big_boi.w_0__10__N_824 ), 
    .DI0(\core.aes_big_boi.w_0__11__N_822 ), .D1(\core.aes_big_boi.n3068 ), 
    .C1(\core.aes_big_boi.w[3][10] ), .B1(\core.aes_big_boi.oldw[0][10] ), 
    .A1(\core.curKey[106] ), .D0(\core.aes_big_boi.oldw[0][11] ), 
    .C0(\core.aes_big_boi.n3068 ), .B0(\core.curKey[107] ), 
    .A0(\core.aes_big_boi.w[3][11] ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][11] ), 
    .Q1(\core.aes_big_boi.w[0][10] ), .F0(\core.aes_big_boi.w_0__11__N_822 ), 
    .F1(\core.aes_big_boi.w_0__10__N_824 ));
  core_aes_big_boi_SLICE_676 \core.aes_big_boi.SLICE_676 ( 
    .DI1(\core.aes_big_boi.w_0__8__N_828 ), 
    .DI0(\core.aes_big_boi.w_0__9__N_826 ), .D1(\core.aes_big_boi.n3068 ), 
    .C1(\core.aes_big_boi.w[3][8] ), .B1(\core.aes_big_boi.oldw[0][8] ), 
    .A1(\core.curKey[104] ), .D0(\core.curKey[105] ), 
    .C0(\core.aes_big_boi.w[3][9] ), .B0(\core.aes_big_boi.oldw[0][9] ), 
    .A0(\core.aes_big_boi.n3068 ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][9] ), 
    .Q1(\core.aes_big_boi.w[0][8] ), .F0(\core.aes_big_boi.w_0__9__N_826 ), 
    .F1(\core.aes_big_boi.w_0__8__N_828 ));
  core_aes_big_boi_SLICE_678 \core.aes_big_boi.SLICE_678 ( 
    .DI1(\core.aes_big_boi.w_0__6__N_832 ), 
    .DI0(\core.aes_big_boi.w_0__7__N_830 ), .D1(\core.aes_big_boi.oldw[0][6] ), 
    .C1(\core.curKey[102] ), .B1(\core.aes_big_boi.n3068 ), 
    .A1(\core.aes_big_boi.w[3][6] ), .D0(\core.curKey[103] ), 
    .C0(\core.aes_big_boi.oldw[0][7] ), .B0(\core.aes_big_boi.w[3][7] ), 
    .A0(\core.aes_big_boi.n3068 ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][7] ), 
    .Q1(\core.aes_big_boi.w[0][6] ), .F0(\core.aes_big_boi.w_0__7__N_830 ), 
    .F1(\core.aes_big_boi.w_0__6__N_832 ));
  core_aes_big_boi_SLICE_680 \core.aes_big_boi.SLICE_680 ( 
    .DI1(\core.aes_big_boi.w_0__4__N_836 ), 
    .DI0(\core.aes_big_boi.w_0__5__N_834 ), .D1(\core.aes_big_boi.n3068 ), 
    .C1(\core.curKey[100] ), .B1(\core.aes_big_boi.w[3][4] ), 
    .A1(\core.aes_big_boi.oldw[0][4] ), .D0(\core.curKey[101] ), 
    .C0(\core.aes_big_boi.oldw[0][5] ), .B0(\core.aes_big_boi.w[3][5] ), 
    .A0(\core.aes_big_boi.n3068 ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][5] ), 
    .Q1(\core.aes_big_boi.w[0][4] ), .F0(\core.aes_big_boi.w_0__5__N_834 ), 
    .F1(\core.aes_big_boi.w_0__4__N_836 ));
  core_aes_big_boi_SLICE_682 \core.aes_big_boi.SLICE_682 ( 
    .DI1(\core.aes_big_boi.w_0__2__N_840 ), 
    .DI0(\core.aes_big_boi.w_0__3__N_838 ), .D1(\core.curKey[98] ), 
    .C1(\core.aes_big_boi.oldw[0][2] ), .B1(\core.aes_big_boi.w[3][2] ), 
    .A1(\core.aes_big_boi.n3068 ), .D0(\core.aes_big_boi.oldw[0][3] ), 
    .C0(\core.aes_big_boi.n3068 ), .B0(\core.aes_big_boi.w[3][3] ), 
    .A0(\core.curKey[99] ), .CE(\core.aes_big_boi.w_0__0__N_845 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[0][3] ), .Q1(\core.aes_big_boi.w[0][2] ), 
    .F0(\core.aes_big_boi.w_0__3__N_838 ), 
    .F1(\core.aes_big_boi.w_0__2__N_840 ));
  core_aes_big_boi_SLICE_684 \core.aes_big_boi.SLICE_684 ( 
    .DI1(\core.aes_big_boi.w_0__0__N_844 ), 
    .DI0(\core.aes_big_boi.w_0__1__N_842 ), .D1(\core.aes_big_boi.n3068 ), 
    .C1(\core.aes_big_boi.w[3][0] ), .B1(\core.aes_big_boi.oldw[0][0] ), 
    .A1(\core.curKey[96] ), .D0(\core.curKey[97] ), 
    .C0(\core.aes_big_boi.w[3][1] ), .B0(\core.aes_big_boi.n3068 ), 
    .A0(\core.aes_big_boi.oldw[0][1] ), .CE(\core.aes_big_boi.w_0__0__N_845 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[0][1] ), 
    .Q1(\core.aes_big_boi.w[0][0] ), .F0(\core.aes_big_boi.w_0__1__N_842 ), 
    .F1(\core.aes_big_boi.w_0__0__N_844 ));
  core_aes_big_boi_SLICE_686 \core.aes_big_boi.SLICE_686 ( 
    .DI1(\core.aes_big_boi.w_1__30__N_848 ), 
    .DI0(\core.aes_big_boi.w_1__31__N_846 ), 
    .D1(\core.aes_big_boi.oldw[1][30] ), .C1(\core.aes_big_boi.n3066 ), 
    .B1(\core.aes_big_boi.w[0][30] ), .A1(\core.curKey[94] ), 
    .D0(\core.aes_big_boi.n3066 ), .C0(\core.curKey[95] ), 
    .B0(\core.aes_big_boi.w[0][31] ), .A0(\core.aes_big_boi.oldw[1][31] ), 
    .CE(\core.aes_big_boi.w_1__0__N_909 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[1][31] ), .Q1(\core.aes_big_boi.w[1][30] ), 
    .F0(\core.aes_big_boi.w_1__31__N_846 ), 
    .F1(\core.aes_big_boi.w_1__30__N_848 ));
  core_aes_big_boi_SLICE_688 \core.aes_big_boi.SLICE_688 ( 
    .DI1(\core.aes_big_boi.w_1__28__N_852 ), 
    .DI0(\core.aes_big_boi.w_1__29__N_850 ), .D1(\core.aes_big_boi.n3066 ), 
    .C1(\core.aes_big_boi.oldw[1][28] ), .B1(\core.aes_big_boi.w[0][28] ), 
    .A1(\core.curKey[92] ), .D0(\core.aes_big_boi.w[0][29] ), 
    .C0(\core.curKey[93] ), .B0(\core.aes_big_boi.oldw[1][29] ), 
    .A0(\core.aes_big_boi.n3066 ), .CE(\core.aes_big_boi.w_1__0__N_909 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[1][29] ), 
    .Q1(\core.aes_big_boi.w[1][28] ), .F0(\core.aes_big_boi.w_1__29__N_850 ), 
    .F1(\core.aes_big_boi.w_1__28__N_852 ));
  core_aes_big_boi_SLICE_690 \core.aes_big_boi.SLICE_690 ( 
    .DI1(\core.aes_big_boi.w_1__26__N_856 ), 
    .DI0(\core.aes_big_boi.w_1__27__N_854 ), .D1(\core.aes_big_boi.w[0][26] ), 
    .C1(\core.aes_big_boi.n3066 ), .B1(\core.aes_big_boi.oldw[1][26] ), 
    .A1(\core.curKey[90] ), .D0(\core.aes_big_boi.n3066 ), 
    .C0(\core.curKey[91] ), .B0(\core.aes_big_boi.w[0][27] ), 
    .A0(\core.aes_big_boi.oldw[1][27] ), .CE(\core.aes_big_boi.w_1__0__N_909 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[1][27] ), 
    .Q1(\core.aes_big_boi.w[1][26] ), .F0(\core.aes_big_boi.w_1__27__N_854 ), 
    .F1(\core.aes_big_boi.w_1__26__N_856 ));
  core_aes_big_boi_SLICE_692 \core.aes_big_boi.SLICE_692 ( 
    .DI1(\core.aes_big_boi.w_1__24__N_860 ), 
    .DI0(\core.aes_big_boi.w_1__25__N_858 ), .D1(\core.aes_big_boi.n3066 ), 
    .C1(\core.aes_big_boi.w[0][24] ), .B1(\core.aes_big_boi.oldw[1][24] ), 
    .A1(\core.curKey[88] ), .D0(\core.aes_big_boi.oldw[1][25] ), 
    .C0(\core.aes_big_boi.n3066 ), .B0(\core.curKey[89] ), 
    .A0(\core.aes_big_boi.w[0][25] ), .CE(\core.aes_big_boi.w_1__0__N_909 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[1][25] ), 
    .Q1(\core.aes_big_boi.w[1][24] ), .F0(\core.aes_big_boi.w_1__25__N_858 ), 
    .F1(\core.aes_big_boi.w_1__24__N_860 ));
  core_aes_big_boi_SLICE_694 \core.aes_big_boi.SLICE_694 ( 
    .DI1(\core.aes_big_boi.w_1__22__N_864 ), 
    .DI0(\core.aes_big_boi.w_1__23__N_862 ), .D1(\core.aes_big_boi.w[0][22] ), 
    .C1(\core.aes_big_boi.n3066 ), .B1(\core.aes_big_boi.oldw[1][22] ), 
    .A1(\core.curKey[86] ), .D0(\core.aes_big_boi.oldw[1][23] ), 
    .C0(\core.aes_big_boi.n3066 ), .B0(\core.aes_big_boi.w[0][23] ), 
    .A0(\core.curKey[87] ), .CE(\core.aes_big_boi.w_1__0__N_909 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[1][23] ), .Q1(\core.aes_big_boi.w[1][22] ), 
    .F0(\core.aes_big_boi.w_1__23__N_862 ), 
    .F1(\core.aes_big_boi.w_1__22__N_864 ));
  core_aes_big_boi_SLICE_696 \core.aes_big_boi.SLICE_696 ( 
    .DI1(\core.aes_big_boi.w_1__20__N_868 ), 
    .DI0(\core.aes_big_boi.w_1__21__N_866 ), .D1(\core.aes_big_boi.w[0][20] ), 
    .C1(\core.curKey[84] ), .B1(\core.aes_big_boi.oldw[1][20] ), 
    .A1(\core.aes_big_boi.n3066 ), .D0(\core.aes_big_boi.w[0][21] ), 
    .C0(\core.aes_big_boi.n3066 ), .B0(\core.aes_big_boi.oldw[1][21] ), 
    .A0(\core.curKey[85] ), .CE(\core.aes_big_boi.w_1__0__N_909 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[1][21] ), .Q1(\core.aes_big_boi.w[1][20] ), 
    .F0(\core.aes_big_boi.w_1__21__N_866 ), 
    .F1(\core.aes_big_boi.w_1__20__N_868 ));
  core_aes_big_boi_SLICE_698 \core.aes_big_boi.SLICE_698 ( 
    .DI1(\core.aes_big_boi.w_1__18__N_872 ), 
    .DI0(\core.aes_big_boi.w_1__19__N_870 ), .D1(\core.curKey[82] ), 
    .C1(\core.aes_big_boi.oldw[1][18] ), .B1(\core.aes_big_boi.w[0][18] ), 
    .A1(\core.aes_big_boi.n3066 ), .D0(\core.aes_big_boi.w[0][19] ), 
    .C0(\core.curKey[83] ), .B0(\core.aes_big_boi.n3066 ), 
    .A0(\core.aes_big_boi.oldw[1][19] ), .CE(\core.aes_big_boi.w_1__0__N_909 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[1][19] ), 
    .Q1(\core.aes_big_boi.w[1][18] ), .F0(\core.aes_big_boi.w_1__19__N_870 ), 
    .F1(\core.aes_big_boi.w_1__18__N_872 ));
  core_aes_big_boi_SLICE_700 \core.aes_big_boi.SLICE_700 ( 
    .DI0(\core.aes_big_boi.w_1__17__N_874 ), .D0(\core.aes_big_boi.w[0][17] ), 
    .C0(\core.curKey[81] ), .B0(\core.aes_big_boi.oldw[1][17] ), 
    .A0(\core.aes_big_boi.n3066 ), .CE(\core.aes_big_boi.w_1__17__N_875 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[1][17] ), 
    .F0(\core.aes_big_boi.w_1__17__N_874 ));
  core_aes_big_boi_SLICE_701 \core.aes_big_boi.SLICE_701 ( 
    .DI0(\core.aes_big_boi.w_1__16__N_876 ), 
    .D0(\core.aes_big_boi.oldw[1][16] ), .C0(\core.curKey[80] ), 
    .B0(\core.aes_big_boi.n3066 ), .A0(\core.aes_big_boi.w[0][16] ), 
    .CE(\core.aes_big_boi.w_1__0__N_909 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[1][16] ), .F0(\core.aes_big_boi.w_1__16__N_876 ));
  core_aes_big_boi_SLICE_702 \core.aes_big_boi.SLICE_702 ( 
    .DI1(\core.aes_big_boi.w_1__14__N_880 ), 
    .DI0(\core.aes_big_boi.w_1__15__N_878 ), .D1(\core.curKey[78] ), 
    .C1(\core.aes_big_boi.w[0][14] ), .B1(\core.aes_big_boi.oldw[1][14] ), 
    .A1(\core.aes_big_boi.n3066 ), .D0(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.oldw[1][15] ), .B0(\core.aes_big_boi.w[0][15] ), 
    .A0(\core.curKey[79] ), .CE(\core.aes_big_boi.w_1__0__N_909 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[1][15] ), .Q1(\core.aes_big_boi.w[1][14] ), 
    .F0(\core.aes_big_boi.w_1__15__N_878 ), 
    .F1(\core.aes_big_boi.w_1__14__N_880 ));
  core_aes_big_boi_SLICE_704 \core.aes_big_boi.SLICE_704 ( 
    .DI1(\core.aes_big_boi.w_1__12__N_884 ), 
    .DI0(\core.aes_big_boi.w_1__13__N_882 ), 
    .D1(\core.aes_big_boi.oldw[1][12] ), .C1(\core.aes_big_boi.n3066 ), 
    .B1(\core.curKey[76] ), .A1(\core.aes_big_boi.w[0][12] ), 
    .D0(\core.curKey[77] ), .C0(\core.aes_big_boi.oldw[1][13] ), 
    .B0(\core.aes_big_boi.n3066 ), .A0(\core.aes_big_boi.w[0][13] ), 
    .CE(\core.aes_big_boi.w_1__0__N_909 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[1][13] ), .Q1(\core.aes_big_boi.w[1][12] ), 
    .F0(\core.aes_big_boi.w_1__13__N_882 ), 
    .F1(\core.aes_big_boi.w_1__12__N_884 ));
  core_aes_big_boi_SLICE_706 \core.aes_big_boi.SLICE_706 ( 
    .DI1(\core.aes_big_boi.w_1__10__N_888 ), 
    .DI0(\core.aes_big_boi.w_1__11__N_886 ), .D1(\core.aes_big_boi.w[0][10] ), 
    .C1(\core.aes_big_boi.oldw[1][10] ), .B1(\core.curKey[74] ), 
    .A1(\core.aes_big_boi.n3066 ), .D0(\core.aes_big_boi.n3066 ), 
    .C0(\core.curKey[75] ), .B0(\core.aes_big_boi.oldw[1][11] ), 
    .A0(\core.aes_big_boi.w[0][11] ), .CE(\core.aes_big_boi.w_1__0__N_909 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[1][11] ), 
    .Q1(\core.aes_big_boi.w[1][10] ), .F0(\core.aes_big_boi.w_1__11__N_886 ), 
    .F1(\core.aes_big_boi.w_1__10__N_888 ));
  core_aes_big_boi_SLICE_708 \core.aes_big_boi.SLICE_708 ( 
    .DI1(\core.aes_big_boi.w_1__8__N_892 ), 
    .DI0(\core.aes_big_boi.w_1__9__N_890 ), .D1(\core.aes_big_boi.w[0][8] ), 
    .C1(\core.aes_big_boi.oldw[1][8] ), .B1(\core.curKey[72] ), 
    .A1(\core.aes_big_boi.n3066 ), .D0(\core.aes_big_boi.n3066 ), 
    .C0(\core.curKey[73] ), .B0(\core.aes_big_boi.w[0][9] ), 
    .A0(\core.aes_big_boi.oldw[1][9] ), .CE(\core.aes_big_boi.w_1__0__N_909 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[1][9] ), 
    .Q1(\core.aes_big_boi.w[1][8] ), .F0(\core.aes_big_boi.w_1__9__N_890 ), 
    .F1(\core.aes_big_boi.w_1__8__N_892 ));
  core_aes_big_boi_SLICE_710 \core.aes_big_boi.SLICE_710 ( 
    .DI1(\core.aes_big_boi.w_1__6__N_896 ), 
    .DI0(\core.aes_big_boi.w_1__7__N_894 ), .D1(\core.aes_big_boi.n3066 ), 
    .C1(\core.aes_big_boi.w[0][6] ), .B1(\core.aes_big_boi.oldw[1][6] ), 
    .A1(\core.curKey[70] ), .D0(\core.curKey[71] ), 
    .C0(\core.aes_big_boi.oldw[1][7] ), .B0(\core.aes_big_boi.w[0][7] ), 
    .A0(\core.aes_big_boi.n3066 ), .CE(\core.aes_big_boi.w_1__0__N_909 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[1][7] ), 
    .Q1(\core.aes_big_boi.w[1][6] ), .F0(\core.aes_big_boi.w_1__7__N_894 ), 
    .F1(\core.aes_big_boi.w_1__6__N_896 ));
  core_aes_big_boi_SLICE_712 \core.aes_big_boi.SLICE_712 ( 
    .DI1(\core.aes_big_boi.w_1__4__N_900 ), 
    .DI0(\core.aes_big_boi.w_1__5__N_898 ), .D1(\core.aes_big_boi.oldw[1][4] ), 
    .C1(\core.aes_big_boi.w[0][4] ), .B1(\core.aes_big_boi.n3066 ), 
    .A1(\core.curKey[68] ), .D0(\core.curKey[69] ), 
    .C0(\core.aes_big_boi.oldw[1][5] ), .B0(\core.aes_big_boi.w[0][5] ), 
    .A0(\core.aes_big_boi.n3066 ), .CE(\core.aes_big_boi.w_1__0__N_909 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[1][5] ), 
    .Q1(\core.aes_big_boi.w[1][4] ), .F0(\core.aes_big_boi.w_1__5__N_898 ), 
    .F1(\core.aes_big_boi.w_1__4__N_900 ));
  core_aes_big_boi_SLICE_714 \core.aes_big_boi.SLICE_714 ( 
    .DI1(\core.aes_big_boi.w_1__2__N_904 ), 
    .DI0(\core.aes_big_boi.w_1__3__N_902 ), .D1(\core.aes_big_boi.w[0][2] ), 
    .C1(\core.curKey[66] ), .B1(\core.aes_big_boi.n3066 ), 
    .A1(\core.aes_big_boi.oldw[1][2] ), .D0(\core.curKey[67] ), 
    .C0(\core.aes_big_boi.w[0][3] ), .B0(\core.aes_big_boi.oldw[1][3] ), 
    .A0(\core.aes_big_boi.n3066 ), .CE(\core.aes_big_boi.w_1__0__N_909 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[1][3] ), 
    .Q1(\core.aes_big_boi.w[1][2] ), .F0(\core.aes_big_boi.w_1__3__N_902 ), 
    .F1(\core.aes_big_boi.w_1__2__N_904 ));
  core_aes_big_boi_SLICE_716 \core.aes_big_boi.SLICE_716 ( 
    .DI1(\core.aes_big_boi.w_1__0__N_908 ), 
    .DI0(\core.aes_big_boi.w_1__1__N_906 ), .D1(\core.aes_big_boi.n3066 ), 
    .C1(\core.curKey[64] ), .B1(\core.aes_big_boi.oldw[1][0] ), 
    .A1(\core.aes_big_boi.w[0][0] ), .D0(\core.aes_big_boi.oldw[1][1] ), 
    .C0(\core.curKey[65] ), .B0(\core.aes_big_boi.w[0][1] ), 
    .A0(\core.aes_big_boi.n3066 ), .CE(\core.aes_big_boi.w_1__0__N_909 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[1][1] ), 
    .Q1(\core.aes_big_boi.w[1][0] ), .F0(\core.aes_big_boi.w_1__1__N_906 ), 
    .F1(\core.aes_big_boi.w_1__0__N_908 ));
  core_aes_big_boi_SLICE_718 \core.aes_big_boi.SLICE_718 ( 
    .DI1(\core.aes_big_boi.w_2__30__N_912 ), 
    .DI0(\core.aes_big_boi.w_2__31__N_910 ), .D1(\core.aes_big_boi.n3066 ), 
    .C1(\core.curKey[62] ), .B1(\core.aes_big_boi.oldw[2][30] ), 
    .A1(\core.aes_big_boi.w[1][30] ), .D0(\core.aes_big_boi.w[1][31] ), 
    .C0(\core.aes_big_boi.n3066 ), .B0(\core.aes_big_boi.oldw[2][31] ), 
    .A0(\core.curKey[63] ), .CE(\core.aes_big_boi.w_2__0__N_973 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[2][31] ), .Q1(\core.aes_big_boi.w[2][30] ), 
    .F0(\core.aes_big_boi.w_2__31__N_910 ), 
    .F1(\core.aes_big_boi.w_2__30__N_912 ));
  core_aes_big_boi_SLICE_720 \core.aes_big_boi.SLICE_720 ( 
    .DI1(\core.aes_big_boi.w_2__28__N_916 ), 
    .DI0(\core.aes_big_boi.w_2__29__N_914 ), .D1(\core.curKey[60] ), 
    .C1(\core.aes_big_boi.n3066 ), .B1(\core.aes_big_boi.oldw[2][28] ), 
    .A1(\core.aes_big_boi.w[1][28] ), .D0(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.oldw[2][29] ), .B0(\core.curKey[61] ), 
    .A0(\core.aes_big_boi.w[1][29] ), .CE(\core.aes_big_boi.w_2__0__N_973 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[2][29] ), 
    .Q1(\core.aes_big_boi.w[2][28] ), .F0(\core.aes_big_boi.w_2__29__N_914 ), 
    .F1(\core.aes_big_boi.w_2__28__N_916 ));
  core_aes_big_boi_SLICE_722 \core.aes_big_boi.SLICE_722 ( 
    .DI1(\core.aes_big_boi.w_2__26__N_920 ), 
    .DI0(\core.aes_big_boi.w_2__27__N_918 ), 
    .D1(\core.aes_big_boi.oldw[2][26] ), .C1(\core.aes_big_boi.w[1][26] ), 
    .B1(\core.curKey[58] ), .A1(\core.aes_big_boi.n3066 ), 
    .D0(\core.curKey[59] ), .C0(\core.aes_big_boi.w[1][27] ), 
    .B0(\core.aes_big_boi.n3066 ), .A0(\core.aes_big_boi.oldw[2][27] ), 
    .CE(\core.aes_big_boi.w_2__0__N_973 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[2][27] ), .Q1(\core.aes_big_boi.w[2][26] ), 
    .F0(\core.aes_big_boi.w_2__27__N_918 ), 
    .F1(\core.aes_big_boi.w_2__26__N_920 ));
  core_aes_big_boi_SLICE_724 \core.aes_big_boi.SLICE_724 ( 
    .DI1(\core.aes_big_boi.w_2__24__N_924 ), 
    .DI0(\core.aes_big_boi.w_2__25__N_922 ), .D1(\core.curKey[56] ), 
    .C1(\core.aes_big_boi.w[1][24] ), .B1(\core.aes_big_boi.oldw[2][24] ), 
    .A1(\core.aes_big_boi.n3066 ), .D0(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.oldw[2][25] ), .B0(\core.aes_big_boi.w[1][25] ), 
    .A0(\core.curKey[57] ), .CE(\core.aes_big_boi.w_2__0__N_973 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[2][25] ), .Q1(\core.aes_big_boi.w[2][24] ), 
    .F0(\core.aes_big_boi.w_2__25__N_922 ), 
    .F1(\core.aes_big_boi.w_2__24__N_924 ));
  core_aes_big_boi_SLICE_726 \core.aes_big_boi.SLICE_726 ( 
    .DI1(\core.aes_big_boi.w_2__22__N_928 ), 
    .DI0(\core.aes_big_boi.w_2__23__N_926 ), .D1(\core.aes_big_boi.w[1][22] ), 
    .C1(\core.aes_big_boi.oldw[2][22] ), .B1(\core.curKey[54] ), 
    .A1(\core.aes_big_boi.n3066 ), .D0(\core.aes_big_boi.w[1][23] ), 
    .C0(\core.aes_big_boi.oldw[2][23] ), .B0(\core.curKey[55] ), 
    .A0(\core.aes_big_boi.n3066 ), .CE(\core.aes_big_boi.w_2__0__N_973 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[2][23] ), 
    .Q1(\core.aes_big_boi.w[2][22] ), .F0(\core.aes_big_boi.w_2__23__N_926 ), 
    .F1(\core.aes_big_boi.w_2__22__N_928 ));
  core_aes_big_boi_SLICE_728 \core.aes_big_boi.SLICE_728 ( 
    .DI1(\core.aes_big_boi.w_2__20__N_932 ), 
    .DI0(\core.aes_big_boi.w_2__21__N_930 ), .D1(\core.curKey[52] ), 
    .C1(\core.aes_big_boi.oldw[2][20] ), .B1(\core.aes_big_boi.w[1][20] ), 
    .A1(\core.aes_big_boi.n3066 ), .D0(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.oldw[2][21] ), .B0(\core.aes_big_boi.w[1][21] ), 
    .A0(\core.curKey[53] ), .CE(\core.aes_big_boi.w_2__0__N_973 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[2][21] ), .Q1(\core.aes_big_boi.w[2][20] ), 
    .F0(\core.aes_big_boi.w_2__21__N_930 ), 
    .F1(\core.aes_big_boi.w_2__20__N_932 ));
  core_aes_big_boi_SLICE_730 \core.aes_big_boi.SLICE_730 ( 
    .DI1(\core.aes_big_boi.w_2__18__N_936 ), 
    .DI0(\core.aes_big_boi.w_2__19__N_934 ), .D1(\core.curKey[50] ), 
    .C1(\core.aes_big_boi.oldw[2][18] ), .B1(\core.aes_big_boi.n3066 ), 
    .A1(\core.aes_big_boi.w[1][18] ), .D0(\core.aes_big_boi.w[1][19] ), 
    .C0(\core.curKey[51] ), .B0(\core.aes_big_boi.oldw[2][19] ), 
    .A0(\core.aes_big_boi.n3066 ), .CE(\core.aes_big_boi.w_2__0__N_973 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[2][19] ), 
    .Q1(\core.aes_big_boi.w[2][18] ), .F0(\core.aes_big_boi.w_2__19__N_934 ), 
    .F1(\core.aes_big_boi.w_2__18__N_936 ));
  core_aes_big_boi_SLICE_732 \core.aes_big_boi.SLICE_732 ( 
    .DI1(\core.aes_big_boi.w_2__16__N_940 ), 
    .DI0(\core.aes_big_boi.w_2__17__N_938 ), 
    .D1(\core.aes_big_boi.oldw[2][16] ), .C1(\core.aes_big_boi.n3066 ), 
    .B1(\core.aes_big_boi.w[1][16] ), .A1(\core.curKey[48] ), 
    .D0(\core.curKey[49] ), .C0(\core.aes_big_boi.w[1][17] ), 
    .B0(\core.aes_big_boi.n3066 ), .A0(\core.aes_big_boi.oldw[2][17] ), 
    .CE(\core.aes_big_boi.w_2__0__N_973 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[2][17] ), .Q1(\core.aes_big_boi.w[2][16] ), 
    .F0(\core.aes_big_boi.w_2__17__N_938 ), 
    .F1(\core.aes_big_boi.w_2__16__N_940 ));
  core_aes_big_boi_SLICE_734 \core.aes_big_boi.SLICE_734 ( 
    .DI1(\core.aes_big_boi.w_2__14__N_944 ), 
    .DI0(\core.aes_big_boi.w_2__15__N_942 ), 
    .D1(\core.aes_big_boi.oldw[2][14] ), .C1(\core.aes_big_boi.w[1][14] ), 
    .B1(\core.curKey[46] ), .A1(\core.aes_big_boi.n3066 ), 
    .D0(\core.aes_big_boi.w[1][15] ), .C0(\core.curKey[47] ), 
    .B0(\core.aes_big_boi.n3066 ), .A0(\core.aes_big_boi.oldw[2][15] ), 
    .CE(\core.aes_big_boi.w_2__0__N_973 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.w[2][15] ), .Q1(\core.aes_big_boi.w[2][14] ), 
    .F0(\core.aes_big_boi.w_2__15__N_942 ), 
    .F1(\core.aes_big_boi.w_2__14__N_944 ));
  core_aes_big_boi_SLICE_736 \core.aes_big_boi.SLICE_736 ( 
    .DI1(\core.aes_big_boi.w_2__12__N_948 ), 
    .DI0(\core.aes_big_boi.w_2__13__N_946 ), .D1(\core.curKey[44] ), 
    .C1(\core.aes_big_boi.w[1][12] ), .B1(\core.aes_big_boi.n3066 ), 
    .A1(\core.aes_big_boi.oldw[2][12] ), .D0(\core.curKey[45] ), 
    .C0(\core.aes_big_boi.n3066 ), .B0(\core.aes_big_boi.w[1][13] ), 
    .A0(\core.aes_big_boi.oldw[2][13] ), .CE(\core.aes_big_boi.w_2__0__N_973 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[2][13] ), 
    .Q1(\core.aes_big_boi.w[2][12] ), .F0(\core.aes_big_boi.w_2__13__N_946 ), 
    .F1(\core.aes_big_boi.w_2__12__N_948 ));
  core_aes_big_boi_SLICE_738 \core.aes_big_boi.SLICE_738 ( 
    .DI1(\core.aes_big_boi.w_2__10__N_952 ), 
    .DI0(\core.aes_big_boi.w_2__11__N_950 ), .D1(\core.aes_big_boi.w[1][10] ), 
    .C1(\core.aes_big_boi.n3066 ), .B1(\core.curKey[42] ), 
    .A1(\core.aes_big_boi.oldw[2][10] ), .D0(\core.curKey[43] ), 
    .C0(\core.aes_big_boi.oldw[2][11] ), .B0(\core.aes_big_boi.n3066 ), 
    .A0(\core.aes_big_boi.w[1][11] ), .CE(\core.aes_big_boi.w_2__0__N_973 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[2][11] ), 
    .Q1(\core.aes_big_boi.w[2][10] ), .F0(\core.aes_big_boi.w_2__11__N_950 ), 
    .F1(\core.aes_big_boi.w_2__10__N_952 ));
  core_aes_big_boi_SLICE_740 \core.aes_big_boi.SLICE_740 ( 
    .DI1(\core.aes_big_boi.w_2__8__N_956 ), 
    .DI0(\core.aes_big_boi.w_2__9__N_954 ), .D1(\core.aes_big_boi.w[1][8] ), 
    .C1(\core.aes_big_boi.n3066 ), .B1(\core.aes_big_boi.oldw[2][8] ), 
    .A1(\core.curKey[40] ), .D0(\core.curKey[41] ), 
    .C0(\core.aes_big_boi.w[1][9] ), .B0(\core.aes_big_boi.n3066 ), 
    .A0(\core.aes_big_boi.oldw[2][9] ), .CE(\core.aes_big_boi.w_2__0__N_973 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[2][9] ), 
    .Q1(\core.aes_big_boi.w[2][8] ), .F0(\core.aes_big_boi.w_2__9__N_954 ), 
    .F1(\core.aes_big_boi.w_2__8__N_956 ));
  core_aes_big_boi_SLICE_742 \core.aes_big_boi.SLICE_742 ( 
    .DI1(\core.aes_big_boi.w_2__6__N_960 ), 
    .DI0(\core.aes_big_boi.w_2__7__N_958 ), .D1(\core.aes_big_boi.oldw[2][6] ), 
    .C1(\core.curKey[38] ), .B1(\core.aes_big_boi.w[1][6] ), 
    .A1(\core.aes_big_boi.n3066 ), .D0(\core.curKey[39] ), 
    .C0(\core.aes_big_boi.w[1][7] ), .B0(\core.aes_big_boi.n3066 ), 
    .A0(\core.aes_big_boi.oldw[2][7] ), .CE(\core.aes_big_boi.w_2__0__N_973 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[2][7] ), 
    .Q1(\core.aes_big_boi.w[2][6] ), .F0(\core.aes_big_boi.w_2__7__N_958 ), 
    .F1(\core.aes_big_boi.w_2__6__N_960 ));
  core_aes_big_boi_SLICE_744 \core.aes_big_boi.SLICE_744 ( 
    .DI1(\core.aes_big_boi.w_2__4__N_964 ), 
    .DI0(\core.aes_big_boi.w_2__5__N_962 ), .D1(\core.curKey[36] ), 
    .C1(\core.aes_big_boi.oldw[2][4] ), .B1(\core.aes_big_boi.n3066 ), 
    .A1(\core.aes_big_boi.w[1][4] ), .D0(\core.aes_big_boi.w[1][5] ), 
    .C0(\core.aes_big_boi.oldw[2][5] ), .B0(\core.curKey[37] ), 
    .A0(\core.aes_big_boi.n3066 ), .CE(\core.aes_big_boi.w_2__0__N_973 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[2][5] ), 
    .Q1(\core.aes_big_boi.w[2][4] ), .F0(\core.aes_big_boi.w_2__5__N_962 ), 
    .F1(\core.aes_big_boi.w_2__4__N_964 ));
  core_aes_big_boi_SLICE_746 \core.aes_big_boi.SLICE_746 ( 
    .DI1(\core.aes_big_boi.w_2__2__N_968 ), 
    .DI0(\core.aes_big_boi.w_2__3__N_966 ), .D1(\core.aes_big_boi.w[1][2] ), 
    .C1(\core.aes_big_boi.n3066 ), .B1(\core.aes_big_boi.oldw[2][2] ), 
    .A1(\core.curKey[34] ), .D0(\core.curKey[35] ), 
    .C0(\core.aes_big_boi.w[1][3] ), .B0(\core.aes_big_boi.n3066 ), 
    .A0(\core.aes_big_boi.oldw[2][3] ), .CE(\core.aes_big_boi.w_2__0__N_973 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[2][3] ), 
    .Q1(\core.aes_big_boi.w[2][2] ), .F0(\core.aes_big_boi.w_2__3__N_966 ), 
    .F1(\core.aes_big_boi.w_2__2__N_968 ));
  core_aes_big_boi_SLICE_748 \core.aes_big_boi.SLICE_748 ( 
    .DI1(\core.aes_big_boi.w_2__0__N_972 ), 
    .DI0(\core.aes_big_boi.w_2__1__N_970 ), .D1(\core.aes_big_boi.w[1][0] ), 
    .C1(\core.curKey[32] ), .B1(\core.aes_big_boi.oldw[2][0] ), 
    .A1(\core.aes_big_boi.n3066 ), .D0(\core.curKey[33] ), 
    .C0(\core.aes_big_boi.w[1][1] ), .B0(\core.aes_big_boi.n3066 ), 
    .A0(\core.aes_big_boi.oldw[2][1] ), .CE(\core.aes_big_boi.w_2__0__N_973 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[2][1] ), 
    .Q1(\core.aes_big_boi.w[2][0] ), .F0(\core.aes_big_boi.w_2__1__N_970 ), 
    .F1(\core.aes_big_boi.w_2__0__N_972 ));
  core_aes_big_boi_SLICE_750 \core.aes_big_boi.SLICE_750 ( 
    .DI1(\core.aes_big_boi.w_3__30__N_976 ), 
    .DI0(\core.aes_big_boi.w_3__31__N_974 ), .D1(\core.aes_big_boi.state[2] ), 
    .C1(\core.aes_big_boi.state[0] ), .B1(\core.aes_big_boi.n4974 ), 
    .A1(\core.curKey[30] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.state[2] ), .B0(\core.curKey[31] ), 
    .A0(\core.aes_big_boi.n4969 ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][31] ), 
    .Q1(\core.aes_big_boi.w[3][30] ), .F0(\core.aes_big_boi.w_3__31__N_974 ), 
    .F1(\core.aes_big_boi.w_3__30__N_976 ));
  core_aes_big_boi_SLICE_752 \core.aes_big_boi.SLICE_752 ( 
    .DI1(\core.aes_big_boi.w_3__28__N_980 ), 
    .DI0(\core.aes_big_boi.w_3__29__N_978 ), .D1(\core.curKey[28] ), 
    .C1(\core.aes_big_boi.state[0] ), .B1(\core.aes_big_boi.state[2] ), 
    .A1(\core.aes_big_boi.n4984 ), .D0(\core.aes_big_boi.n4979 ), 
    .C0(\core.aes_big_boi.state[2] ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.curKey[29] ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][29] ), 
    .Q1(\core.aes_big_boi.w[3][28] ), .F0(\core.aes_big_boi.w_3__29__N_978 ), 
    .F1(\core.aes_big_boi.w_3__28__N_980 ));
  core_aes_big_boi_SLICE_754 \core.aes_big_boi.SLICE_754 ( 
    .DI1(\core.aes_big_boi.w_3__26__N_984 ), 
    .DI0(\core.aes_big_boi.w_3__27__N_982 ), .D1(\core.aes_big_boi.state[0] ), 
    .C1(\core.curKey[26] ), .B1(\core.aes_big_boi.n4994 ), 
    .A1(\core.aes_big_boi.state[2] ), .D0(\core.aes_big_boi.n4989 ), 
    .C0(\core.curKey[27] ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.state[0] ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][27] ), 
    .Q1(\core.aes_big_boi.w[3][26] ), .F0(\core.aes_big_boi.w_3__27__N_982 ), 
    .F1(\core.aes_big_boi.w_3__26__N_984 ));
  core_aes_big_boi_SLICE_756 \core.aes_big_boi.SLICE_756 ( 
    .DI1(\core.aes_big_boi.w_3__24__N_988 ), 
    .DI0(\core.aes_big_boi.w_3__25__N_986 ), .D1(\core.aes_big_boi.state[0] ), 
    .C1(\core.aes_big_boi.state[2] ), .B1(\core.aes_big_boi.n5004 ), 
    .A1(\core.curKey[24] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.state[0] ), .B0(\core.curKey[25] ), 
    .A0(\core.aes_big_boi.n4999 ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][25] ), 
    .Q1(\core.aes_big_boi.w[3][24] ), .F0(\core.aes_big_boi.w_3__25__N_986 ), 
    .F1(\core.aes_big_boi.w_3__24__N_988 ));
  core_aes_big_boi_SLICE_758 \core.aes_big_boi.SLICE_758 ( 
    .DI1(\core.aes_big_boi.w_3__22__N_992 ), 
    .DI0(\core.aes_big_boi.w_3__23__N_990 ), .D1(\core.aes_big_boi.state[0] ), 
    .C1(\core.aes_big_boi.n5014 ), .B1(\core.aes_big_boi.state[2] ), 
    .A1(\core.curKey[22] ), .D0(\core.aes_big_boi.n5009 ), 
    .C0(\core.aes_big_boi.state[2] ), .B0(\core.curKey[23] ), 
    .A0(\core.aes_big_boi.state[0] ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][23] ), 
    .Q1(\core.aes_big_boi.w[3][22] ), .F0(\core.aes_big_boi.w_3__23__N_990 ), 
    .F1(\core.aes_big_boi.w_3__22__N_992 ));
  core_aes_big_boi_SLICE_760 \core.aes_big_boi.SLICE_760 ( 
    .DI1(\core.aes_big_boi.w_3__20__N_996 ), 
    .DI0(\core.aes_big_boi.w_3__21__N_994 ), .D1(\core.aes_big_boi.state[0] ), 
    .C1(\core.aes_big_boi.n5024 ), .B1(\core.curKey[20] ), 
    .A1(\core.aes_big_boi.state[2] ), .D0(\core.curKey[21] ), 
    .C0(\core.aes_big_boi.state[0] ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.n5019 ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][21] ), 
    .Q1(\core.aes_big_boi.w[3][20] ), .F0(\core.aes_big_boi.w_3__21__N_994 ), 
    .F1(\core.aes_big_boi.w_3__20__N_996 ));
  core_aes_big_boi_SLICE_762 \core.aes_big_boi.SLICE_762 ( 
    .DI1(\core.aes_big_boi.w_3__18__N_1000 ), 
    .DI0(\core.aes_big_boi.w_3__19__N_998 ), .D1(\core.aes_big_boi.state[0] ), 
    .C1(\core.aes_big_boi.state[2] ), .B1(\core.aes_big_boi.n5034 ), 
    .A1(\core.curKey[18] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.state[0] ), .B0(\core.curKey[19] ), 
    .A0(\core.aes_big_boi.n5029 ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][19] ), 
    .Q1(\core.aes_big_boi.w[3][18] ), .F0(\core.aes_big_boi.w_3__19__N_998 ), 
    .F1(\core.aes_big_boi.w_3__18__N_1000 ));
  core_aes_big_boi_SLICE_764 \core.aes_big_boi.SLICE_764 ( 
    .DI1(\core.aes_big_boi.w_3__16__N_1004 ), 
    .DI0(\core.aes_big_boi.w_3__17__N_1002 ), .D1(\core.aes_big_boi.state[0] ), 
    .C1(\core.curKey[16] ), .B1(\core.aes_big_boi.n5044 ), 
    .A1(\core.aes_big_boi.state[2] ), .D0(\core.aes_big_boi.n5039 ), 
    .C0(\core.aes_big_boi.state[2] ), .B0(\core.curKey[17] ), 
    .A0(\core.aes_big_boi.state[0] ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][17] ), 
    .Q1(\core.aes_big_boi.w[3][16] ), .F0(\core.aes_big_boi.w_3__17__N_1002 ), 
    .F1(\core.aes_big_boi.w_3__16__N_1004 ));
  core_aes_big_boi_SLICE_766 \core.aes_big_boi.SLICE_766 ( 
    .DI1(\core.aes_big_boi.w_3__14__N_1008 ), 
    .DI0(\core.aes_big_boi.w_3__15__N_1006 ), .D1(\core.aes_big_boi.state[2] ), 
    .C1(\core.aes_big_boi.state[0] ), .B1(\core.aes_big_boi.n5054 ), 
    .A1(\core.curKey[14] ), .D0(\core.curKey[15] ), 
    .C0(\core.aes_big_boi.n5049 ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.state[2] ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][15] ), 
    .Q1(\core.aes_big_boi.w[3][14] ), .F0(\core.aes_big_boi.w_3__15__N_1006 ), 
    .F1(\core.aes_big_boi.w_3__14__N_1008 ));
  core_aes_big_boi_SLICE_768 \core.aes_big_boi.SLICE_768 ( 
    .DI1(\core.aes_big_boi.w_3__12__N_1012 ), 
    .DI0(\core.aes_big_boi.w_3__13__N_1010 ), .D1(\core.aes_big_boi.state[0] ), 
    .C1(\core.aes_big_boi.n5064 ), .B1(\core.curKey[12] ), 
    .A1(\core.aes_big_boi.state[2] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.curKey[13] ), .B0(\core.aes_big_boi.n5059 ), 
    .A0(\core.aes_big_boi.state[0] ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][13] ), 
    .Q1(\core.aes_big_boi.w[3][12] ), .F0(\core.aes_big_boi.w_3__13__N_1010 ), 
    .F1(\core.aes_big_boi.w_3__12__N_1012 ));
  core_aes_big_boi_SLICE_770 \core.aes_big_boi.SLICE_770 ( 
    .DI1(\core.aes_big_boi.w_3__10__N_1016 ), 
    .DI0(\core.aes_big_boi.w_3__11__N_1014 ), .D1(\core.aes_big_boi.n5074 ), 
    .C1(\core.aes_big_boi.state[0] ), .B1(\core.aes_big_boi.state[2] ), 
    .A1(\core.curKey[10] ), .D0(\core.aes_big_boi.n5069 ), 
    .C0(\core.curKey[11] ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.state[2] ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][11] ), 
    .Q1(\core.aes_big_boi.w[3][10] ), .F0(\core.aes_big_boi.w_3__11__N_1014 ), 
    .F1(\core.aes_big_boi.w_3__10__N_1016 ));
  core_aes_big_boi_SLICE_772 \core.aes_big_boi.SLICE_772 ( 
    .DI1(\core.aes_big_boi.w_3__8__N_1020 ), 
    .DI0(\core.aes_big_boi.w_3__9__N_1018 ), .D1(\core.aes_big_boi.state[0] ), 
    .C1(\core.aes_big_boi.state[2] ), .B1(\core.curKey[8] ), 
    .A1(\core.aes_big_boi.n5084 ), .D0(\core.aes_big_boi.n5079 ), 
    .C0(\core.curKey[9] ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.state[0] ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][9] ), 
    .Q1(\core.aes_big_boi.w[3][8] ), .F0(\core.aes_big_boi.w_3__9__N_1018 ), 
    .F1(\core.aes_big_boi.w_3__8__N_1020 ));
  core_aes_big_boi_SLICE_774 \core.aes_big_boi.SLICE_774 ( 
    .DI1(\core.aes_big_boi.w_3__6__N_1024 ), 
    .DI0(\core.aes_big_boi.w_3__7__N_1022 ), .D1(\core.curKey[6] ), 
    .C1(\core.aes_big_boi.state[0] ), .B1(\core.aes_big_boi.state[2] ), 
    .A1(\core.aes_big_boi.n5094 ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.curKey[7] ), .B0(\core.aes_big_boi.n5089 ), 
    .A0(\core.aes_big_boi.state[2] ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][7] ), 
    .Q1(\core.aes_big_boi.w[3][6] ), .F0(\core.aes_big_boi.w_3__7__N_1022 ), 
    .F1(\core.aes_big_boi.w_3__6__N_1024 ));
  core_aes_big_boi_SLICE_776 \core.aes_big_boi.SLICE_776 ( 
    .DI1(\core.aes_big_boi.w_3__4__N_1028 ), 
    .DI0(\core.aes_big_boi.w_3__5__N_1026 ), .D1(\core.aes_big_boi.state[2] ), 
    .C1(\core.aes_big_boi.state[0] ), .B1(\core.curKey[4] ), 
    .A1(\core.aes_big_boi.n5104 ), .D0(\core.curKey[5] ), 
    .C0(\core.aes_big_boi.state[2] ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.n5099 ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][5] ), 
    .Q1(\core.aes_big_boi.w[3][4] ), .F0(\core.aes_big_boi.w_3__5__N_1026 ), 
    .F1(\core.aes_big_boi.w_3__4__N_1028 ));
  core_aes_big_boi_SLICE_778 \core.aes_big_boi.SLICE_778 ( 
    .DI1(\core.aes_big_boi.w_3__2__N_1032 ), 
    .DI0(\core.aes_big_boi.w_3__3__N_1030 ), .D1(\core.curKey[2] ), 
    .C1(\core.aes_big_boi.n5114 ), .B1(\core.aes_big_boi.state[2] ), 
    .A1(\core.aes_big_boi.state[0] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n5109 ), .B0(\core.curKey[3] ), 
    .A0(\core.aes_big_boi.state[2] ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][3] ), 
    .Q1(\core.aes_big_boi.w[3][2] ), .F0(\core.aes_big_boi.w_3__3__N_1030 ), 
    .F1(\core.aes_big_boi.w_3__2__N_1032 ));
  core_aes_big_boi_SLICE_780 \core.aes_big_boi.SLICE_780 ( 
    .DI1(\core.aes_big_boi.w_3__0__N_1036 ), 
    .DI0(\core.aes_big_boi.w_3__1__N_1034 ), .D1(\core.aes_big_boi.state[2] ), 
    .C1(\core.aes_big_boi.n4762 ), .B1(\core.aes_big_boi.state[0] ), 
    .A1(\core.curKey[0] ), .D0(\core.aes_big_boi.n5119 ), 
    .C0(\core.curKey[1] ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.state[0] ), .CE(\core.aes_big_boi.w_3__0__N_1037 ), 
    .CLK(clk_c), .Q0(\core.aes_big_boi.w[3][1] ), 
    .Q1(\core.aes_big_boi.w[3][0] ), .F0(\core.aes_big_boi.w_3__1__N_1034 ), 
    .F1(\core.aes_big_boi.w_3__0__N_1036 ));
  core_aes_big_boi_SLICE_781 \core.aes_big_boi.SLICE_781 ( 
    .DI1(\core.aes_big_boi.round_3__N_770[2] ), 
    .DI0(\core.aes_big_boi.round_3__N_770[3] ), 
    .D1(\core.aes_big_boi.round[2] ), .C1(\core.aes_big_boi.round[1] ), 
    .B1(\core.aes_big_boi.round[0] ), .D0(\core.aes_big_boi.round[1] ), 
    .C0(\core.aes_big_boi.round[2] ), .B0(\core.aes_big_boi.round[3] ), 
    .A0(\core.aes_big_boi.round[0] ), .CE(\core.aes_big_boi.round_0__N_780 ), 
    .LSR(\core.aes_big_boi.round_0__N_781 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.round[3] ), .Q1(\core.aes_big_boi.round[2] ), 
    .F0(\core.aes_big_boi.round_3__N_770[3] ), 
    .F1(\core.aes_big_boi.round_3__N_770[2] ));
  core_aes_big_boi_SLICE_783 \core.aes_big_boi.SLICE_783 ( 
    .DI1(\core.aes_big_boi.round_0__N_779[0] ), 
    .DI0(\core.aes_big_boi.round_1__N_776 ), .D1(\core.aes_big_boi.round[0] ), 
    .D0(\core.aes_big_boi.round[1] ), .C0(\core.aes_big_boi.round[0] ), 
    .CE(\core.aes_big_boi.round_0__N_780 ), 
    .LSR(\core.aes_big_boi.round_0__N_781 ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.round[1] ), .Q1(\core.aes_big_boi.round[0] ), 
    .F0(\core.aes_big_boi.round_1__N_776 ), 
    .F1(\core.aes_big_boi.round_0__N_779[0] ));
  core_aes_big_boi_sub_SLICE_786 \core.aes_big_boi.sub.SLICE_786 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[0][6].sig_513.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[0][7].sig_512.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sub.sbox_outputs[0][6] ), 
    .C0(\core.aes_big_boi.sub.sbox_outputs[0][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[31] ), .Q1(\core.aes_big_boi.subtemp[30] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[0][7].sig_512.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[0][6].sig_513.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_788 \core.aes_big_boi.sub.SLICE_788 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[0][4].sig_515.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[0][5].sig_514.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sub.sbox_outputs[0][4] ), 
    .A0(\core.aes_big_boi.sub.sbox_outputs[0][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[29] ), .Q1(\core.aes_big_boi.subtemp[28] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[0][5].sig_514.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[0][4].sig_515.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_790 \core.aes_big_boi.sub.SLICE_790 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[0][2].sig_517.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[0][3].sig_516.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sub.sbox_outputs[0][2] ), 
    .D0(\core.aes_big_boi.sub.sbox_outputs[0][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[27] ), .Q1(\core.aes_big_boi.subtemp[26] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[0][3].sig_516.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[0][2].sig_517.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_792 \core.aes_big_boi.sub.SLICE_792 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[0][0].sig_519.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[0][1].sig_518.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sub.sbox_outputs[0][0] ), 
    .B0(\core.aes_big_boi.sub.sbox_outputs[0][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[25] ), .Q1(\core.aes_big_boi.subtemp[24] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[0][1].sig_518.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[0][0].sig_519.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_794 \core.aes_big_boi.sub.SLICE_794 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[1][6].sig_521.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[1][7].sig_520.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sub.sbox_outputs[1][6] ), 
    .C0(\core.aes_big_boi.sub.sbox_outputs[1][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[23] ), .Q1(\core.aes_big_boi.subtemp[22] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[1][7].sig_520.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[1][6].sig_521.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_796 \core.aes_big_boi.sub.SLICE_796 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[1][4].sig_523.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[1][5].sig_522.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sub.sbox_outputs[1][4] ), 
    .B0(\core.aes_big_boi.sub.sbox_outputs[1][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[21] ), .Q1(\core.aes_big_boi.subtemp[20] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[1][5].sig_522.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[1][4].sig_523.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_798 \core.aes_big_boi.sub.SLICE_798 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[1][2].sig_525.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[1][3].sig_524.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sub.sbox_outputs[1][2] ), 
    .C0(\core.aes_big_boi.sub.sbox_outputs[1][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[19] ), .Q1(\core.aes_big_boi.subtemp[18] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[1][3].sig_524.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[1][2].sig_525.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_800 \core.aes_big_boi.sub.SLICE_800 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[1][0].sig_527.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[1][1].sig_526.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sub.sbox_outputs[1][0] ), 
    .C0(\core.aes_big_boi.sub.sbox_outputs[1][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[17] ), .Q1(\core.aes_big_boi.subtemp[16] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[1][1].sig_526.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[1][0].sig_527.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_802 \core.aes_big_boi.sub.SLICE_802 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[2][6].sig_529.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[2][7].sig_528.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sub.sbox_outputs[2][6] ), 
    .A0(\core.aes_big_boi.sub.sbox_outputs[2][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[15] ), .Q1(\core.aes_big_boi.subtemp[14] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[2][7].sig_528.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[2][6].sig_529.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_804 \core.aes_big_boi.sub.SLICE_804 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[2][4].sig_531.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[2][5].sig_530.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sub.sbox_outputs[2][4] ), 
    .B0(\core.aes_big_boi.sub.sbox_outputs[2][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[13] ), .Q1(\core.aes_big_boi.subtemp[12] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[2][5].sig_530.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[2][4].sig_531.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_806 \core.aes_big_boi.sub.SLICE_806 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[2][2].sig_533.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[2][3].sig_532.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sub.sbox_outputs[2][2] ), 
    .B0(\core.aes_big_boi.sub.sbox_outputs[2][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[11] ), .Q1(\core.aes_big_boi.subtemp[10] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[2][3].sig_532.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[2][2].sig_533.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_808 \core.aes_big_boi.sub.SLICE_808 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[2][0].sig_535.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[2][1].sig_534.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sub.sbox_outputs[2][0] ), 
    .D0(\core.aes_big_boi.sub.sbox_outputs[2][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[9] ), .Q1(\core.aes_big_boi.subtemp[8] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[2][1].sig_534.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[2][0].sig_535.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_810 \core.aes_big_boi.sub.SLICE_810 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[3][6].sig_537.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[3][7].sig_536.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sub.sbox_outputs[3][6] ), 
    .C0(\core.aes_big_boi.sub.sbox_outputs[3][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[7] ), .Q1(\core.aes_big_boi.subtemp[6] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[3][7].sig_536.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[3][6].sig_537.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_812 \core.aes_big_boi.sub.SLICE_812 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[3][4].sig_539.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[3][5].sig_538.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sub.sbox_outputs[3][4] ), 
    .C0(\core.aes_big_boi.sub.sbox_outputs[3][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[5] ), .Q1(\core.aes_big_boi.subtemp[4] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[3][5].sig_538.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[3][4].sig_539.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_814 \core.aes_big_boi.sub.SLICE_814 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[3][2].sig_541.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[3][3].sig_540.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sub.sbox_outputs[3][2] ), 
    .B0(\core.aes_big_boi.sub.sbox_outputs[3][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[3] ), .Q1(\core.aes_big_boi.subtemp[2] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[3][3].sig_540.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[3][2].sig_541.FeedThruLUT ));
  core_aes_big_boi_sub_SLICE_816 \core.aes_big_boi.sub.SLICE_816 ( 
    .DI1(\core.aes_big_boi.sub.sbox_outputs[3][0].sig_543.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sub.sbox_outputs[3][1].sig_542.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sub.sbox_outputs[3][0] ), 
    .B0(\core.aes_big_boi.sub.sbox_outputs[3][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.subtemp[1] ), .Q1(\core.aes_big_boi.subtemp[0] ), 
    .F0(\core.aes_big_boi.sub.sbox_outputs[3][1].sig_542.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sub.sbox_outputs[3][0].sig_543.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_818 \core.aes_big_boi.sb.SLICE_818 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[15][6].sig_545.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[15][7].sig_544.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[15][6] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[15][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[127] ), .Q1(\core.aes_big_boi.tempSB[126] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[15][7].sig_544.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[15][6].sig_545.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_820 \core.aes_big_boi.sb.SLICE_820 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[15][4].sig_547.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[15][5].sig_546.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[15][4] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[15][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[125] ), .Q1(\core.aes_big_boi.tempSB[124] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[15][5].sig_546.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[15][4].sig_547.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_822 \core.aes_big_boi.sb.SLICE_822 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[15][2].sig_549.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[15][3].sig_548.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[15][2] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[15][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[123] ), .Q1(\core.aes_big_boi.tempSB[122] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[15][3].sig_548.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[15][2].sig_549.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_824 \core.aes_big_boi.sb.SLICE_824 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[15][0].sig_551.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[15][1].sig_550.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[15][0] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[15][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[121] ), .Q1(\core.aes_big_boi.tempSB[120] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[15][1].sig_550.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[15][0].sig_551.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_826 \core.aes_big_boi.sb.SLICE_826 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[14][6].sig_553.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[14][7].sig_552.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[14][6] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[14][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[119] ), .Q1(\core.aes_big_boi.tempSB[118] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[14][7].sig_552.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[14][6].sig_553.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_828 \core.aes_big_boi.sb.SLICE_828 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[14][4].sig_555.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[14][5].sig_554.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[14][4] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[14][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[117] ), .Q1(\core.aes_big_boi.tempSB[116] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[14][5].sig_554.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[14][4].sig_555.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_830 \core.aes_big_boi.sb.SLICE_830 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[14][2].sig_557.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[14][3].sig_556.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[14][2] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[14][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[115] ), .Q1(\core.aes_big_boi.tempSB[114] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[14][3].sig_556.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[14][2].sig_557.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_832 \core.aes_big_boi.sb.SLICE_832 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[14][0].sig_559.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[14][1].sig_558.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[14][0] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[14][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[113] ), .Q1(\core.aes_big_boi.tempSB[112] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[14][1].sig_558.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[14][0].sig_559.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_834 \core.aes_big_boi.sb.SLICE_834 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[13][6].sig_561.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[13][7].sig_560.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[13][6] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[13][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[111] ), .Q1(\core.aes_big_boi.tempSB[110] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[13][7].sig_560.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[13][6].sig_561.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_836 \core.aes_big_boi.sb.SLICE_836 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[13][4].sig_563.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[13][5].sig_562.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[13][4] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[13][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[109] ), .Q1(\core.aes_big_boi.tempSB[108] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[13][5].sig_562.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[13][4].sig_563.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_838 \core.aes_big_boi.sb.SLICE_838 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[13][2].sig_565.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[13][3].sig_564.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[13][2] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[13][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[107] ), .Q1(\core.aes_big_boi.tempSB[106] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[13][3].sig_564.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[13][2].sig_565.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_840 \core.aes_big_boi.sb.SLICE_840 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[13][0].sig_567.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[13][1].sig_566.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[13][0] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[13][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[105] ), .Q1(\core.aes_big_boi.tempSB[104] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[13][1].sig_566.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[13][0].sig_567.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_842 \core.aes_big_boi.sb.SLICE_842 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[12][6].sig_569.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[12][7].sig_568.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[12][6] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[12][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[103] ), .Q1(\core.aes_big_boi.tempSB[102] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[12][7].sig_568.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[12][6].sig_569.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_844 \core.aes_big_boi.sb.SLICE_844 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[12][4].sig_571.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[12][5].sig_570.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[12][4] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[12][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[101] ), .Q1(\core.aes_big_boi.tempSB[100] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[12][5].sig_570.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[12][4].sig_571.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_846 \core.aes_big_boi.sb.SLICE_846 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[12][2].sig_573.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[12][3].sig_572.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[12][2] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[12][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[99] ), .Q1(\core.aes_big_boi.tempSB[98] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[12][3].sig_572.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[12][2].sig_573.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_848 \core.aes_big_boi.sb.SLICE_848 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[12][0].sig_575.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[12][1].sig_574.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[12][0] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[12][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[97] ), .Q1(\core.aes_big_boi.tempSB[96] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[12][1].sig_574.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[12][0].sig_575.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_850 \core.aes_big_boi.sb.SLICE_850 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[11][6].sig_577.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[11][7].sig_576.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[11][6] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[11][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[95] ), .Q1(\core.aes_big_boi.tempSB[94] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[11][7].sig_576.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[11][6].sig_577.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_852 \core.aes_big_boi.sb.SLICE_852 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[11][4].sig_579.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[11][5].sig_578.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[11][4] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[11][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[93] ), .Q1(\core.aes_big_boi.tempSB[92] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[11][5].sig_578.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[11][4].sig_579.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_854 \core.aes_big_boi.sb.SLICE_854 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[11][2].sig_581.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[11][3].sig_580.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[11][2] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[11][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[91] ), .Q1(\core.aes_big_boi.tempSB[90] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[11][3].sig_580.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[11][2].sig_581.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_856 \core.aes_big_boi.sb.SLICE_856 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[11][0].sig_583.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[11][1].sig_582.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[11][0] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[11][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[89] ), .Q1(\core.aes_big_boi.tempSB[88] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[11][1].sig_582.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[11][0].sig_583.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_858 \core.aes_big_boi.sb.SLICE_858 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[10][6].sig_585.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[10][7].sig_584.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[10][6] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[10][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[87] ), .Q1(\core.aes_big_boi.tempSB[86] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[10][7].sig_584.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[10][6].sig_585.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_860 \core.aes_big_boi.sb.SLICE_860 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[10][4].sig_587.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[10][5].sig_586.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[10][4] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[10][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[85] ), .Q1(\core.aes_big_boi.tempSB[84] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[10][5].sig_586.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[10][4].sig_587.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_862 \core.aes_big_boi.sb.SLICE_862 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[10][2].sig_589.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[10][3].sig_588.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[10][2] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[10][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[83] ), .Q1(\core.aes_big_boi.tempSB[82] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[10][3].sig_588.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[10][2].sig_589.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_864 \core.aes_big_boi.sb.SLICE_864 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[10][0].sig_591.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[10][1].sig_590.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[10][0] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[10][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[81] ), .Q1(\core.aes_big_boi.tempSB[80] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[10][1].sig_590.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[10][0].sig_591.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_866 \core.aes_big_boi.sb.SLICE_866 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[9][6].sig_593.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[9][7].sig_592.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[9][6] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[9][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[79] ), .Q1(\core.aes_big_boi.tempSB[78] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[9][7].sig_592.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[9][6].sig_593.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_868 \core.aes_big_boi.sb.SLICE_868 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[9][4].sig_595.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[9][5].sig_594.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[9][4] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[9][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[77] ), .Q1(\core.aes_big_boi.tempSB[76] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[9][5].sig_594.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[9][4].sig_595.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_870 \core.aes_big_boi.sb.SLICE_870 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[9][2].sig_597.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[9][3].sig_596.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[9][2] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[9][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[75] ), .Q1(\core.aes_big_boi.tempSB[74] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[9][3].sig_596.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[9][2].sig_597.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_872 \core.aes_big_boi.sb.SLICE_872 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[9][0].sig_599.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[9][1].sig_598.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[9][0] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[9][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[73] ), .Q1(\core.aes_big_boi.tempSB[72] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[9][1].sig_598.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[9][0].sig_599.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_874 \core.aes_big_boi.sb.SLICE_874 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[8][6].sig_601.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[8][7].sig_600.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[8][6] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[8][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[71] ), .Q1(\core.aes_big_boi.tempSB[70] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[8][7].sig_600.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[8][6].sig_601.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_876 \core.aes_big_boi.sb.SLICE_876 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[8][4].sig_603.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[8][5].sig_602.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[8][4] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[8][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[69] ), .Q1(\core.aes_big_boi.tempSB[68] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[8][5].sig_602.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[8][4].sig_603.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_878 \core.aes_big_boi.sb.SLICE_878 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[8][2].sig_605.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[8][3].sig_604.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[8][2] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[8][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[67] ), .Q1(\core.aes_big_boi.tempSB[66] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[8][3].sig_604.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[8][2].sig_605.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_880 \core.aes_big_boi.sb.SLICE_880 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[8][0].sig_607.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[8][1].sig_606.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[8][0] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[8][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[65] ), .Q1(\core.aes_big_boi.tempSB[64] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[8][1].sig_606.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[8][0].sig_607.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_882 \core.aes_big_boi.sb.SLICE_882 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[7][6].sig_609.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[7][7].sig_608.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[7][6] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[7][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[63] ), .Q1(\core.aes_big_boi.tempSB[62] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[7][7].sig_608.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[7][6].sig_609.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_884 \core.aes_big_boi.sb.SLICE_884 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[7][4].sig_611.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[7][5].sig_610.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[7][4] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[7][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[61] ), .Q1(\core.aes_big_boi.tempSB[60] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[7][5].sig_610.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[7][4].sig_611.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_886 \core.aes_big_boi.sb.SLICE_886 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[7][2].sig_613.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[7][3].sig_612.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[7][2] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[7][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[59] ), .Q1(\core.aes_big_boi.tempSB[58] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[7][3].sig_612.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[7][2].sig_613.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_888 \core.aes_big_boi.sb.SLICE_888 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[7][0].sig_615.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[7][1].sig_614.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[7][0] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[7][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[57] ), .Q1(\core.aes_big_boi.tempSB[56] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[7][1].sig_614.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[7][0].sig_615.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_890 \core.aes_big_boi.sb.SLICE_890 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[6][6].sig_617.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[6][7].sig_616.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[6][6] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[6][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[55] ), .Q1(\core.aes_big_boi.tempSB[54] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[6][7].sig_616.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[6][6].sig_617.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_892 \core.aes_big_boi.sb.SLICE_892 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[6][4].sig_619.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[6][5].sig_618.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[6][4] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[6][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[53] ), .Q1(\core.aes_big_boi.tempSB[52] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[6][5].sig_618.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[6][4].sig_619.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_894 \core.aes_big_boi.sb.SLICE_894 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[6][2].sig_621.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[6][3].sig_620.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[6][2] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[6][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[51] ), .Q1(\core.aes_big_boi.tempSB[50] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[6][3].sig_620.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[6][2].sig_621.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_896 \core.aes_big_boi.sb.SLICE_896 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[6][0].sig_623.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[6][1].sig_622.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[6][0] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[6][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[49] ), .Q1(\core.aes_big_boi.tempSB[48] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[6][1].sig_622.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[6][0].sig_623.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_898 \core.aes_big_boi.sb.SLICE_898 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[5][6].sig_625.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[5][7].sig_624.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[5][6] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[5][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[47] ), .Q1(\core.aes_big_boi.tempSB[46] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[5][7].sig_624.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[5][6].sig_625.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_900 \core.aes_big_boi.sb.SLICE_900 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[5][4].sig_627.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[5][5].sig_626.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[5][4] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[5][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[45] ), .Q1(\core.aes_big_boi.tempSB[44] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[5][5].sig_626.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[5][4].sig_627.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_902 \core.aes_big_boi.sb.SLICE_902 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[5][2].sig_629.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[5][3].sig_628.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[5][2] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[5][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[43] ), .Q1(\core.aes_big_boi.tempSB[42] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[5][3].sig_628.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[5][2].sig_629.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_904 \core.aes_big_boi.sb.SLICE_904 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[5][0].sig_631.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[5][1].sig_630.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[5][0] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[5][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[41] ), .Q1(\core.aes_big_boi.tempSB[40] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[5][1].sig_630.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[5][0].sig_631.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_906 \core.aes_big_boi.sb.SLICE_906 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[4][6].sig_633.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[4][7].sig_632.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[4][6] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[4][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[39] ), .Q1(\core.aes_big_boi.tempSB[38] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[4][7].sig_632.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[4][6].sig_633.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_908 \core.aes_big_boi.sb.SLICE_908 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[4][4].sig_635.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[4][5].sig_634.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[4][4] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[4][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[37] ), .Q1(\core.aes_big_boi.tempSB[36] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[4][5].sig_634.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[4][4].sig_635.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_910 \core.aes_big_boi.sb.SLICE_910 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[4][2].sig_637.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[4][3].sig_636.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[4][2] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[4][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[35] ), .Q1(\core.aes_big_boi.tempSB[34] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[4][3].sig_636.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[4][2].sig_637.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_912 \core.aes_big_boi.sb.SLICE_912 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[4][0].sig_639.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[4][1].sig_638.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[4][0] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[4][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[33] ), .Q1(\core.aes_big_boi.tempSB[32] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[4][1].sig_638.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[4][0].sig_639.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_914 \core.aes_big_boi.sb.SLICE_914 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[3][6].sig_641.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[3][7].sig_640.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[3][6] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[3][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[31] ), .Q1(\core.aes_big_boi.tempSB[30] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[3][7].sig_640.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[3][6].sig_641.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_916 \core.aes_big_boi.sb.SLICE_916 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[3][4].sig_643.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[3][5].sig_642.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[3][4] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[3][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[29] ), .Q1(\core.aes_big_boi.tempSB[28] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[3][5].sig_642.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[3][4].sig_643.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_918 \core.aes_big_boi.sb.SLICE_918 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[3][2].sig_645.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[3][3].sig_644.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[3][2] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[3][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[27] ), .Q1(\core.aes_big_boi.tempSB[26] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[3][3].sig_644.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[3][2].sig_645.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_920 \core.aes_big_boi.sb.SLICE_920 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[3][0].sig_647.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[3][1].sig_646.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[3][0] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[3][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[25] ), .Q1(\core.aes_big_boi.tempSB[24] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[3][1].sig_646.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[3][0].sig_647.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_922 \core.aes_big_boi.sb.SLICE_922 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[2][6].sig_649.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[2][7].sig_648.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[2][6] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[2][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[23] ), .Q1(\core.aes_big_boi.tempSB[22] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[2][7].sig_648.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[2][6].sig_649.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_924 \core.aes_big_boi.sb.SLICE_924 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[2][4].sig_651.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[2][5].sig_650.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[2][4] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[2][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[21] ), .Q1(\core.aes_big_boi.tempSB[20] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[2][5].sig_650.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[2][4].sig_651.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_926 \core.aes_big_boi.sb.SLICE_926 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[2][2].sig_653.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[2][3].sig_652.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[2][2] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[2][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[19] ), .Q1(\core.aes_big_boi.tempSB[18] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[2][3].sig_652.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[2][2].sig_653.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_928 \core.aes_big_boi.sb.SLICE_928 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[2][0].sig_655.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[2][1].sig_654.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[2][0] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[2][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[17] ), .Q1(\core.aes_big_boi.tempSB[16] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[2][1].sig_654.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[2][0].sig_655.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_930 \core.aes_big_boi.sb.SLICE_930 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[1][6].sig_657.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[1][7].sig_656.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[1][6] ), 
    .D0(\core.aes_big_boi.sb.sbox_outputs[1][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[15] ), .Q1(\core.aes_big_boi.tempSB[14] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[1][7].sig_656.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[1][6].sig_657.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_932 \core.aes_big_boi.sb.SLICE_932 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[1][4].sig_659.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[1][5].sig_658.FeedThruLUT ), 
    .B1(\core.aes_big_boi.sb.sbox_outputs[1][4] ), 
    .C0(\core.aes_big_boi.sb.sbox_outputs[1][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[13] ), .Q1(\core.aes_big_boi.tempSB[12] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[1][5].sig_658.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[1][4].sig_659.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_934 \core.aes_big_boi.sb.SLICE_934 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[1][2].sig_661.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[1][3].sig_660.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[1][2] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[1][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[11] ), .Q1(\core.aes_big_boi.tempSB[10] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[1][3].sig_660.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[1][2].sig_661.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_936 \core.aes_big_boi.sb.SLICE_936 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[1][0].sig_663.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[1][1].sig_662.FeedThruLUT ), 
    .C1(\core.aes_big_boi.sb.sbox_outputs[1][0] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[1][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[9] ), .Q1(\core.aes_big_boi.tempSB[8] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[1][1].sig_662.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[1][0].sig_663.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_938 \core.aes_big_boi.sb.SLICE_938 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[0][6].sig_665.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[0][7].sig_664.FeedThruLUT ), 
    .D1(\core.aes_big_boi.sb.sbox_outputs[0][6] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[0][7] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[7] ), .Q1(\core.aes_big_boi.tempSB[6] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[0][7].sig_664.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[0][6].sig_665.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_940 \core.aes_big_boi.sb.SLICE_940 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[0][4].sig_667.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[0][5].sig_666.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[0][4] ), 
    .B0(\core.aes_big_boi.sb.sbox_outputs[0][5] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[5] ), .Q1(\core.aes_big_boi.tempSB[4] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[0][5].sig_666.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[0][4].sig_667.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_942 \core.aes_big_boi.sb.SLICE_942 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[0][2].sig_669.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[0][3].sig_668.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[0][2] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[0][3] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[3] ), .Q1(\core.aes_big_boi.tempSB[2] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[0][3].sig_668.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[0][2].sig_669.FeedThruLUT ));
  core_aes_big_boi_sb_SLICE_944 \core.aes_big_boi.sb.SLICE_944 ( 
    .DI1(\core.aes_big_boi.sb.sbox_outputs[0][0].sig_671.FeedThruLUT ), 
    .DI0(\core.aes_big_boi.sb.sbox_outputs[0][1].sig_670.FeedThruLUT ), 
    .A1(\core.aes_big_boi.sb.sbox_outputs[0][0] ), 
    .A0(\core.aes_big_boi.sb.sbox_outputs[0][1] ), .CLK(clk_c), 
    .Q0(\core.aes_big_boi.tempSB[1] ), .Q1(\core.aes_big_boi.tempSB[0] ), 
    .F0(\core.aes_big_boi.sb.sbox_outputs[0][1].sig_670.FeedThruLUT ), 
    .F1(\core.aes_big_boi.sb.sbox_outputs[0][0].sig_671.FeedThruLUT ));
  SLICE_948 SLICE_948( .DI1(\plaintext[0].sig_928.FeedThruLUT ), 
    .DI0(\key[127].sig_673.FeedThruLUT ), .A1(\plaintext[0] ), .D0(\key[127] ), 
    .CLK(sck_c), .Q0(\plaintext[0] ), .Q1(\plaintext[1] ), 
    .F0(\key[127].sig_673.FeedThruLUT ), 
    .F1(\plaintext[0].sig_928.FeedThruLUT ));
  spi_SLICE_950 \spi.SLICE_950 ( .DI1(\spi.cyphertextcaptured_126__N_129[1] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[0] ), .D1(\spi.wasdone ), 
    .C1(\spi.cyphertextcaptured[0] ), .B1(\cyphertext[1] ), 
    .C0(\cyphertext[0] ), .B0(\plaintext[127] ), .A0(\spi.wasdone ), 
    .CLK(sck_c), .Q0(\spi.cyphertextcaptured[0] ), 
    .Q1(\spi.cyphertextcaptured[1] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[0] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[1] ));
  SLICE_951 SLICE_951( .DI1(\plaintext[99].sig_676.FeedThruLUT ), 
    .DI0(\plaintext[100].sig_675.FeedThruLUT ), .A1(\plaintext[99] ), 
    .D0(\plaintext[100] ), .CLK(sck_c), .Q0(\plaintext[101] ), 
    .Q1(\plaintext[100] ), .F0(\plaintext[100].sig_675.FeedThruLUT ), 
    .F1(\plaintext[99].sig_676.FeedThruLUT ));
  SLICE_953 SLICE_953( .DI1(\plaintext[97].sig_678.FeedThruLUT ), 
    .DI0(\plaintext[98].sig_677.FeedThruLUT ), .C1(\plaintext[97] ), 
    .A0(\plaintext[98] ), .CLK(sck_c), .Q0(\plaintext[99] ), 
    .Q1(\plaintext[98] ), .F0(\plaintext[98].sig_677.FeedThruLUT ), 
    .F1(\plaintext[97].sig_678.FeedThruLUT ));
  SLICE_955 SLICE_955( .DI1(\plaintext[95].sig_680.FeedThruLUT ), 
    .DI0(\plaintext[96].sig_679.FeedThruLUT ), .C1(\plaintext[95] ), 
    .A0(\plaintext[96] ), .CLK(sck_c), .Q0(\plaintext[97] ), 
    .Q1(\plaintext[96] ), .F0(\plaintext[96].sig_679.FeedThruLUT ), 
    .F1(\plaintext[95].sig_680.FeedThruLUT ));
  SLICE_957 SLICE_957( .DI1(\plaintext[93].sig_682.FeedThruLUT ), 
    .DI0(\plaintext[94].sig_681.FeedThruLUT ), .A1(\plaintext[93] ), 
    .C0(\plaintext[94] ), .CLK(sck_c), .Q0(\plaintext[95] ), 
    .Q1(\plaintext[94] ), .F0(\plaintext[94].sig_681.FeedThruLUT ), 
    .F1(\plaintext[93].sig_682.FeedThruLUT ));
  SLICE_959 SLICE_959( .DI1(\plaintext[91].sig_684.FeedThruLUT ), 
    .DI0(\plaintext[92].sig_683.FeedThruLUT ), .C1(\plaintext[91] ), 
    .C0(\plaintext[92] ), .CLK(sck_c), .Q0(\plaintext[93] ), 
    .Q1(\plaintext[92] ), .F0(\plaintext[92].sig_683.FeedThruLUT ), 
    .F1(\plaintext[91].sig_684.FeedThruLUT ));
  SLICE_961 SLICE_961( .DI1(\plaintext[89].sig_686.FeedThruLUT ), 
    .DI0(\plaintext[90].sig_685.FeedThruLUT ), .A1(\plaintext[89] ), 
    .C0(\plaintext[90] ), .CLK(sck_c), .Q0(\plaintext[91] ), 
    .Q1(\plaintext[90] ), .F0(\plaintext[90].sig_685.FeedThruLUT ), 
    .F1(\plaintext[89].sig_686.FeedThruLUT ));
  SLICE_963 SLICE_963( .DI1(\plaintext[87].sig_841.FeedThruLUT ), 
    .DI0(\plaintext[88].sig_687.FeedThruLUT ), .C1(\plaintext[87] ), 
    .A0(\plaintext[88] ), .CLK(sck_c), .Q0(\plaintext[89] ), 
    .Q1(\plaintext[88] ), .F0(\plaintext[88].sig_687.FeedThruLUT ), 
    .F1(\plaintext[87].sig_841.FeedThruLUT ));
  SLICE_964 SLICE_964( .DI0(\key[126].sig_688.FeedThruLUT ), .B0(\key[126] ), 
    .CLK(sck_c), .Q0(\key[127] ), .F0(\key[126].sig_688.FeedThruLUT ));
  SLICE_965 SLICE_965( .DI1(\key[124].sig_690.FeedThruLUT ), 
    .DI0(\key[125].sig_689.FeedThruLUT ), .A1(\key[124] ), .C0(\key[125] ), 
    .CLK(sck_c), .Q0(\key[126] ), .Q1(\key[125] ), 
    .F0(\key[125].sig_689.FeedThruLUT ), .F1(\key[124].sig_690.FeedThruLUT ));
  SLICE_967 SLICE_967( .DI1(\key[122].sig_692.FeedThruLUT ), 
    .DI0(\key[123].sig_691.FeedThruLUT ), .C1(\key[122] ), .C0(\key[123] ), 
    .CLK(sck_c), .Q0(\key[124] ), .Q1(\key[123] ), 
    .F0(\key[123].sig_691.FeedThruLUT ), .F1(\key[122].sig_692.FeedThruLUT ));
  SLICE_969 SLICE_969( .DI1(\key[120].sig_694.FeedThruLUT ), 
    .DI0(\key[121].sig_693.FeedThruLUT ), .C1(\key[120] ), .C0(\key[121] ), 
    .CLK(sck_c), .Q0(\key[122] ), .Q1(\key[121] ), 
    .F0(\key[121].sig_693.FeedThruLUT ), .F1(\key[120].sig_694.FeedThruLUT ));
  SLICE_971 SLICE_971( .DI1(\key[118].sig_696.FeedThruLUT ), 
    .DI0(\key[119].sig_695.FeedThruLUT ), .C1(\key[118] ), .A0(\key[119] ), 
    .CLK(sck_c), .Q0(\key[120] ), .Q1(\key[119] ), 
    .F0(\key[119].sig_695.FeedThruLUT ), .F1(\key[118].sig_696.FeedThruLUT ));
  SLICE_973 SLICE_973( .DI1(\key[116].sig_698.FeedThruLUT ), 
    .DI0(\key[117].sig_697.FeedThruLUT ), .A1(\key[116] ), .A0(\key[117] ), 
    .CLK(sck_c), .Q0(\key[118] ), .Q1(\key[117] ), 
    .F0(\key[117].sig_697.FeedThruLUT ), .F1(\key[116].sig_698.FeedThruLUT ));
  SLICE_975 SLICE_975( .DI1(\key[114].sig_700.FeedThruLUT ), 
    .DI0(\key[115].sig_699.FeedThruLUT ), .A1(\key[114] ), .A0(\key[115] ), 
    .CLK(sck_c), .Q0(\key[116] ), .Q1(\key[115] ), 
    .F0(\key[115].sig_699.FeedThruLUT ), .F1(\key[114].sig_700.FeedThruLUT ));
  SLICE_977 SLICE_977( .DI1(\key[112].sig_702.FeedThruLUT ), 
    .DI0(\key[113].sig_701.FeedThruLUT ), .A1(\key[112] ), .A0(\key[113] ), 
    .CLK(sck_c), .Q0(\key[114] ), .Q1(\key[113] ), 
    .F0(\key[113].sig_701.FeedThruLUT ), .F1(\key[112].sig_702.FeedThruLUT ));
  SLICE_979 SLICE_979( .DI1(\key[110].sig_704.FeedThruLUT ), 
    .DI0(\key[111].sig_703.FeedThruLUT ), .C1(\key[110] ), .C0(\key[111] ), 
    .CLK(sck_c), .Q0(\key[112] ), .Q1(\key[111] ), 
    .F0(\key[111].sig_703.FeedThruLUT ), .F1(\key[110].sig_704.FeedThruLUT ));
  SLICE_981 SLICE_981( .DI1(\key[108].sig_706.FeedThruLUT ), 
    .DI0(\key[109].sig_705.FeedThruLUT ), .C1(\key[108] ), .A0(\key[109] ), 
    .CLK(sck_c), .Q0(\key[110] ), .Q1(\key[109] ), 
    .F0(\key[109].sig_705.FeedThruLUT ), .F1(\key[108].sig_706.FeedThruLUT ));
  SLICE_983 SLICE_983( .DI1(\key[106].sig_708.FeedThruLUT ), 
    .DI0(\key[107].sig_707.FeedThruLUT ), .C1(\key[106] ), .C0(\key[107] ), 
    .CLK(sck_c), .Q0(\key[108] ), .Q1(\key[107] ), 
    .F0(\key[107].sig_707.FeedThruLUT ), .F1(\key[106].sig_708.FeedThruLUT ));
  SLICE_985 SLICE_985( .DI1(\key[104].sig_710.FeedThruLUT ), 
    .DI0(\key[105].sig_709.FeedThruLUT ), .C1(\key[104] ), .A0(\key[105] ), 
    .CLK(sck_c), .Q0(\key[106] ), .Q1(\key[105] ), 
    .F0(\key[105].sig_709.FeedThruLUT ), .F1(\key[104].sig_710.FeedThruLUT ));
  SLICE_987 SLICE_987( .DI1(\key[102].sig_712.FeedThruLUT ), 
    .DI0(\key[103].sig_711.FeedThruLUT ), .C1(\key[102] ), .C0(\key[103] ), 
    .CLK(sck_c), .Q0(\key[104] ), .Q1(\key[103] ), 
    .F0(\key[103].sig_711.FeedThruLUT ), .F1(\key[102].sig_712.FeedThruLUT ));
  SLICE_989 SLICE_989( .DI1(\key[100].sig_714.FeedThruLUT ), 
    .DI0(\key[101].sig_713.FeedThruLUT ), .A1(\key[100] ), .A0(\key[101] ), 
    .CLK(sck_c), .Q0(\key[102] ), .Q1(\key[101] ), 
    .F0(\key[101].sig_713.FeedThruLUT ), .F1(\key[100].sig_714.FeedThruLUT ));
  SLICE_991 SLICE_991( .DI1(\key[98].sig_716.FeedThruLUT ), 
    .DI0(\key[99].sig_715.FeedThruLUT ), .C1(\key[98] ), .C0(\key[99] ), 
    .CLK(sck_c), .Q0(\key[100] ), .Q1(\key[99] ), 
    .F0(\key[99].sig_715.FeedThruLUT ), .F1(\key[98].sig_716.FeedThruLUT ));
  SLICE_993 SLICE_993( .DI1(\key[96].sig_718.FeedThruLUT ), 
    .DI0(\key[97].sig_717.FeedThruLUT ), .C1(\key[96] ), .A0(\key[97] ), 
    .CLK(sck_c), .Q0(\key[98] ), .Q1(\key[97] ), 
    .F0(\key[97].sig_717.FeedThruLUT ), .F1(\key[96].sig_718.FeedThruLUT ));
  SLICE_995 SLICE_995( .DI1(\key[94].sig_720.FeedThruLUT ), 
    .DI0(\key[95].sig_719.FeedThruLUT ), .D1(\key[94] ), .C0(\key[95] ), 
    .CLK(sck_c), .Q0(\key[96] ), .Q1(\key[95] ), 
    .F0(\key[95].sig_719.FeedThruLUT ), .F1(\key[94].sig_720.FeedThruLUT ));
  SLICE_997 SLICE_997( .DI1(\key[92].sig_722.FeedThruLUT ), 
    .DI0(\key[93].sig_721.FeedThruLUT ), .C1(\key[92] ), .C0(\key[93] ), 
    .CLK(sck_c), .Q0(\key[94] ), .Q1(\key[93] ), 
    .F0(\key[93].sig_721.FeedThruLUT ), .F1(\key[92].sig_722.FeedThruLUT ));
  SLICE_999 SLICE_999( .DI1(\key[90].sig_724.FeedThruLUT ), 
    .DI0(\key[91].sig_723.FeedThruLUT ), .C1(\key[90] ), .A0(\key[91] ), 
    .CLK(sck_c), .Q0(\key[92] ), .Q1(\key[91] ), 
    .F0(\key[91].sig_723.FeedThruLUT ), .F1(\key[90].sig_724.FeedThruLUT ));
  SLICE_1001 SLICE_1001( .DI1(\key[88].sig_726.FeedThruLUT ), 
    .DI0(\key[89].sig_725.FeedThruLUT ), .D1(\key[88] ), .A0(\key[89] ), 
    .CLK(sck_c), .Q0(\key[90] ), .Q1(\key[89] ), 
    .F0(\key[89].sig_725.FeedThruLUT ), .F1(\key[88].sig_726.FeedThruLUT ));
  SLICE_1003 SLICE_1003( .DI1(\key[86].sig_728.FeedThruLUT ), 
    .DI0(\key[87].sig_727.FeedThruLUT ), .D1(\key[86] ), .A0(\key[87] ), 
    .CLK(sck_c), .Q0(\key[88] ), .Q1(\key[87] ), 
    .F0(\key[87].sig_727.FeedThruLUT ), .F1(\key[86].sig_728.FeedThruLUT ));
  SLICE_1005 SLICE_1005( .DI1(\key[84].sig_730.FeedThruLUT ), 
    .DI0(\key[85].sig_729.FeedThruLUT ), .C1(\key[84] ), .C0(\key[85] ), 
    .CLK(sck_c), .Q0(\key[86] ), .Q1(\key[85] ), 
    .F0(\key[85].sig_729.FeedThruLUT ), .F1(\key[84].sig_730.FeedThruLUT ));
  SLICE_1007 SLICE_1007( .DI1(\key[82].sig_732.FeedThruLUT ), 
    .DI0(\key[83].sig_731.FeedThruLUT ), .A1(\key[82] ), .A0(\key[83] ), 
    .CLK(sck_c), .Q0(\key[84] ), .Q1(\key[83] ), 
    .F0(\key[83].sig_731.FeedThruLUT ), .F1(\key[82].sig_732.FeedThruLUT ));
  SLICE_1009 SLICE_1009( .DI1(\key[80].sig_734.FeedThruLUT ), 
    .DI0(\key[81].sig_733.FeedThruLUT ), .C1(\key[80] ), .A0(\key[81] ), 
    .CLK(sck_c), .Q0(\key[82] ), .Q1(\key[81] ), 
    .F0(\key[81].sig_733.FeedThruLUT ), .F1(\key[80].sig_734.FeedThruLUT ));
  SLICE_1011 SLICE_1011( .DI1(\key[78].sig_736.FeedThruLUT ), 
    .DI0(\key[79].sig_735.FeedThruLUT ), .A1(\key[78] ), .C0(\key[79] ), 
    .CLK(sck_c), .Q0(\key[80] ), .Q1(\key[79] ), 
    .F0(\key[79].sig_735.FeedThruLUT ), .F1(\key[78].sig_736.FeedThruLUT ));
  SLICE_1013 SLICE_1013( .DI1(\key[76].sig_738.FeedThruLUT ), 
    .DI0(\key[77].sig_737.FeedThruLUT ), .A1(\key[76] ), .C0(\key[77] ), 
    .CLK(sck_c), .Q0(\key[78] ), .Q1(\key[77] ), 
    .F0(\key[77].sig_737.FeedThruLUT ), .F1(\key[76].sig_738.FeedThruLUT ));
  SLICE_1015 SLICE_1015( .DI1(\key[74].sig_740.FeedThruLUT ), 
    .DI0(\key[75].sig_739.FeedThruLUT ), .C1(\key[74] ), .A0(\key[75] ), 
    .CLK(sck_c), .Q0(\key[76] ), .Q1(\key[75] ), 
    .F0(\key[75].sig_739.FeedThruLUT ), .F1(\key[74].sig_740.FeedThruLUT ));
  SLICE_1017 SLICE_1017( .DI1(\key[72].sig_742.FeedThruLUT ), 
    .DI0(\key[73].sig_741.FeedThruLUT ), .B1(\key[72] ), .C0(\key[73] ), 
    .CLK(sck_c), .Q0(\key[74] ), .Q1(\key[73] ), 
    .F0(\key[73].sig_741.FeedThruLUT ), .F1(\key[72].sig_742.FeedThruLUT ));
  SLICE_1019 SLICE_1019( .DI1(\key[70].sig_744.FeedThruLUT ), 
    .DI0(\key[71].sig_743.FeedThruLUT ), .C1(\key[70] ), .C0(\key[71] ), 
    .CLK(sck_c), .Q0(\key[72] ), .Q1(\key[71] ), 
    .F0(\key[71].sig_743.FeedThruLUT ), .F1(\key[70].sig_744.FeedThruLUT ));
  SLICE_1021 SLICE_1021( .DI1(\key[68].sig_746.FeedThruLUT ), 
    .DI0(\key[69].sig_745.FeedThruLUT ), .C1(\key[68] ), .C0(\key[69] ), 
    .CLK(sck_c), .Q0(\key[70] ), .Q1(\key[69] ), 
    .F0(\key[69].sig_745.FeedThruLUT ), .F1(\key[68].sig_746.FeedThruLUT ));
  SLICE_1023 SLICE_1023( .DI1(\key[66].sig_748.FeedThruLUT ), 
    .DI0(\key[67].sig_747.FeedThruLUT ), .A1(\key[66] ), .A0(\key[67] ), 
    .CLK(sck_c), .Q0(\key[68] ), .Q1(\key[67] ), 
    .F0(\key[67].sig_747.FeedThruLUT ), .F1(\key[66].sig_748.FeedThruLUT ));
  SLICE_1025 SLICE_1025( .DI1(\key[64].sig_750.FeedThruLUT ), 
    .DI0(\key[65].sig_749.FeedThruLUT ), .D1(\key[64] ), .A0(\key[65] ), 
    .CLK(sck_c), .Q0(\key[66] ), .Q1(\key[65] ), 
    .F0(\key[65].sig_749.FeedThruLUT ), .F1(\key[64].sig_750.FeedThruLUT ));
  SLICE_1027 SLICE_1027( .DI1(\key[62].sig_752.FeedThruLUT ), 
    .DI0(\key[63].sig_751.FeedThruLUT ), .B1(\key[62] ), .A0(\key[63] ), 
    .CLK(sck_c), .Q0(\key[64] ), .Q1(\key[63] ), 
    .F0(\key[63].sig_751.FeedThruLUT ), .F1(\key[62].sig_752.FeedThruLUT ));
  SLICE_1029 SLICE_1029( .DI1(\key[60].sig_754.FeedThruLUT ), 
    .DI0(\key[61].sig_753.FeedThruLUT ), .D1(\key[60] ), .A0(\key[61] ), 
    .CLK(sck_c), .Q0(\key[62] ), .Q1(\key[61] ), 
    .F0(\key[61].sig_753.FeedThruLUT ), .F1(\key[60].sig_754.FeedThruLUT ));
  SLICE_1031 SLICE_1031( .DI1(\key[58].sig_756.FeedThruLUT ), 
    .DI0(\key[59].sig_755.FeedThruLUT ), .B1(\key[58] ), .A0(\key[59] ), 
    .CLK(sck_c), .Q0(\key[60] ), .Q1(\key[59] ), 
    .F0(\key[59].sig_755.FeedThruLUT ), .F1(\key[58].sig_756.FeedThruLUT ));
  SLICE_1033 SLICE_1033( .DI1(\key[56].sig_758.FeedThruLUT ), 
    .DI0(\key[57].sig_757.FeedThruLUT ), .C1(\key[56] ), .A0(\key[57] ), 
    .CLK(sck_c), .Q0(\key[58] ), .Q1(\key[57] ), 
    .F0(\key[57].sig_757.FeedThruLUT ), .F1(\key[56].sig_758.FeedThruLUT ));
  SLICE_1035 SLICE_1035( .DI1(\key[54].sig_760.FeedThruLUT ), 
    .DI0(\key[55].sig_759.FeedThruLUT ), .A1(\key[54] ), .C0(\key[55] ), 
    .CLK(sck_c), .Q0(\key[56] ), .Q1(\key[55] ), 
    .F0(\key[55].sig_759.FeedThruLUT ), .F1(\key[54].sig_760.FeedThruLUT ));
  SLICE_1037 SLICE_1037( .DI1(\key[52].sig_762.FeedThruLUT ), 
    .DI0(\key[53].sig_761.FeedThruLUT ), .D1(\key[52] ), .C0(\key[53] ), 
    .CLK(sck_c), .Q0(\key[54] ), .Q1(\key[53] ), 
    .F0(\key[53].sig_761.FeedThruLUT ), .F1(\key[52].sig_762.FeedThruLUT ));
  SLICE_1039 SLICE_1039( .DI1(\key[50].sig_764.FeedThruLUT ), 
    .DI0(\key[51].sig_763.FeedThruLUT ), .C1(\key[50] ), .C0(\key[51] ), 
    .CLK(sck_c), .Q0(\key[52] ), .Q1(\key[51] ), 
    .F0(\key[51].sig_763.FeedThruLUT ), .F1(\key[50].sig_764.FeedThruLUT ));
  SLICE_1041 SLICE_1041( .DI1(\key[48].sig_766.FeedThruLUT ), 
    .DI0(\key[49].sig_765.FeedThruLUT ), .C1(\key[48] ), .A0(\key[49] ), 
    .CLK(sck_c), .Q0(\key[50] ), .Q1(\key[49] ), 
    .F0(\key[49].sig_765.FeedThruLUT ), .F1(\key[48].sig_766.FeedThruLUT ));
  SLICE_1043 SLICE_1043( .DI1(\key[46].sig_768.FeedThruLUT ), 
    .DI0(\key[47].sig_767.FeedThruLUT ), .A1(\key[46] ), .C0(\key[47] ), 
    .CLK(sck_c), .Q0(\key[48] ), .Q1(\key[47] ), 
    .F0(\key[47].sig_767.FeedThruLUT ), .F1(\key[46].sig_768.FeedThruLUT ));
  SLICE_1045 SLICE_1045( .DI1(\key[44].sig_770.FeedThruLUT ), 
    .DI0(\key[45].sig_769.FeedThruLUT ), .D1(\key[44] ), .A0(\key[45] ), 
    .CLK(sck_c), .Q0(\key[46] ), .Q1(\key[45] ), 
    .F0(\key[45].sig_769.FeedThruLUT ), .F1(\key[44].sig_770.FeedThruLUT ));
  SLICE_1047 SLICE_1047( .DI1(\key[42].sig_772.FeedThruLUT ), 
    .DI0(\key[43].sig_771.FeedThruLUT ), .C1(\key[42] ), .C0(\key[43] ), 
    .CLK(sck_c), .Q0(\key[44] ), .Q1(\key[43] ), 
    .F0(\key[43].sig_771.FeedThruLUT ), .F1(\key[42].sig_772.FeedThruLUT ));
  SLICE_1049 SLICE_1049( .DI1(\key[40].sig_774.FeedThruLUT ), 
    .DI0(\key[41].sig_773.FeedThruLUT ), .C1(\key[40] ), .C0(\key[41] ), 
    .CLK(sck_c), .Q0(\key[42] ), .Q1(\key[41] ), 
    .F0(\key[41].sig_773.FeedThruLUT ), .F1(\key[40].sig_774.FeedThruLUT ));
  SLICE_1051 SLICE_1051( .DI1(\key[38].sig_776.FeedThruLUT ), 
    .DI0(\key[39].sig_775.FeedThruLUT ), .A1(\key[38] ), .C0(\key[39] ), 
    .CLK(sck_c), .Q0(\key[40] ), .Q1(\key[39] ), 
    .F0(\key[39].sig_775.FeedThruLUT ), .F1(\key[38].sig_776.FeedThruLUT ));
  SLICE_1053 SLICE_1053( .DI1(\key[36].sig_778.FeedThruLUT ), 
    .DI0(\key[37].sig_777.FeedThruLUT ), .B1(\key[36] ), .A0(\key[37] ), 
    .CLK(sck_c), .Q0(\key[38] ), .Q1(\key[37] ), 
    .F0(\key[37].sig_777.FeedThruLUT ), .F1(\key[36].sig_778.FeedThruLUT ));
  SLICE_1055 SLICE_1055( .DI1(\key[34].sig_780.FeedThruLUT ), 
    .DI0(\key[35].sig_779.FeedThruLUT ), .C1(\key[34] ), .C0(\key[35] ), 
    .CLK(sck_c), .Q0(\key[36] ), .Q1(\key[35] ), 
    .F0(\key[35].sig_779.FeedThruLUT ), .F1(\key[34].sig_780.FeedThruLUT ));
  SLICE_1057 SLICE_1057( .DI1(\key[32].sig_782.FeedThruLUT ), 
    .DI0(\key[33].sig_781.FeedThruLUT ), .A1(\key[32] ), .A0(\key[33] ), 
    .CLK(sck_c), .Q0(\key[34] ), .Q1(\key[33] ), 
    .F0(\key[33].sig_781.FeedThruLUT ), .F1(\key[32].sig_782.FeedThruLUT ));
  SLICE_1059 SLICE_1059( .DI1(\key[30].sig_784.FeedThruLUT ), 
    .DI0(\key[31].sig_783.FeedThruLUT ), .C1(\key[30] ), .C0(\key[31] ), 
    .CLK(sck_c), .Q0(\key[32] ), .Q1(\key[31] ), 
    .F0(\key[31].sig_783.FeedThruLUT ), .F1(\key[30].sig_784.FeedThruLUT ));
  SLICE_1061 SLICE_1061( .DI1(\key[28].sig_786.FeedThruLUT ), 
    .DI0(\key[29].sig_785.FeedThruLUT ), .B1(\key[28] ), .A0(\key[29] ), 
    .CLK(sck_c), .Q0(\key[30] ), .Q1(\key[29] ), 
    .F0(\key[29].sig_785.FeedThruLUT ), .F1(\key[28].sig_786.FeedThruLUT ));
  SLICE_1063 SLICE_1063( .DI1(\key[26].sig_788.FeedThruLUT ), 
    .DI0(\key[27].sig_787.FeedThruLUT ), .B1(\key[26] ), .A0(\key[27] ), 
    .CLK(sck_c), .Q0(\key[28] ), .Q1(\key[27] ), 
    .F0(\key[27].sig_787.FeedThruLUT ), .F1(\key[26].sig_788.FeedThruLUT ));
  SLICE_1065 SLICE_1065( .DI1(\key[24].sig_790.FeedThruLUT ), 
    .DI0(\key[25].sig_789.FeedThruLUT ), .C1(\key[24] ), .A0(\key[25] ), 
    .CLK(sck_c), .Q0(\key[26] ), .Q1(\key[25] ), 
    .F0(\key[25].sig_789.FeedThruLUT ), .F1(\key[24].sig_790.FeedThruLUT ));
  SLICE_1067 SLICE_1067( .DI1(\key[22].sig_792.FeedThruLUT ), 
    .DI0(\key[23].sig_791.FeedThruLUT ), .A1(\key[22] ), .C0(\key[23] ), 
    .CLK(sck_c), .Q0(\key[24] ), .Q1(\key[23] ), 
    .F0(\key[23].sig_791.FeedThruLUT ), .F1(\key[22].sig_792.FeedThruLUT ));
  SLICE_1069 SLICE_1069( .DI1(\key[20].sig_794.FeedThruLUT ), 
    .DI0(\key[21].sig_793.FeedThruLUT ), .A1(\key[20] ), .A0(\key[21] ), 
    .CLK(sck_c), .Q0(\key[22] ), .Q1(\key[21] ), 
    .F0(\key[21].sig_793.FeedThruLUT ), .F1(\key[20].sig_794.FeedThruLUT ));
  SLICE_1071 SLICE_1071( .DI1(\key[18].sig_796.FeedThruLUT ), 
    .DI0(\key[19].sig_795.FeedThruLUT ), .C1(\key[18] ), .C0(\key[19] ), 
    .CLK(sck_c), .Q0(\key[20] ), .Q1(\key[19] ), 
    .F0(\key[19].sig_795.FeedThruLUT ), .F1(\key[18].sig_796.FeedThruLUT ));
  SLICE_1073 SLICE_1073( .DI1(\key[16].sig_798.FeedThruLUT ), 
    .DI0(\key[17].sig_797.FeedThruLUT ), .A1(\key[16] ), .A0(\key[17] ), 
    .CLK(sck_c), .Q0(\key[18] ), .Q1(\key[17] ), 
    .F0(\key[17].sig_797.FeedThruLUT ), .F1(\key[16].sig_798.FeedThruLUT ));
  SLICE_1075 SLICE_1075( .DI1(\key[14].sig_800.FeedThruLUT ), 
    .DI0(\key[15].sig_799.FeedThruLUT ), .B1(\key[14] ), .C0(\key[15] ), 
    .CLK(sck_c), .Q0(\key[16] ), .Q1(\key[15] ), 
    .F0(\key[15].sig_799.FeedThruLUT ), .F1(\key[14].sig_800.FeedThruLUT ));
  SLICE_1077 SLICE_1077( .DI1(\key[12].sig_802.FeedThruLUT ), 
    .DI0(\key[13].sig_801.FeedThruLUT ), .C1(\key[12] ), .C0(\key[13] ), 
    .CLK(sck_c), .Q0(\key[14] ), .Q1(\key[13] ), 
    .F0(\key[13].sig_801.FeedThruLUT ), .F1(\key[12].sig_802.FeedThruLUT ));
  SLICE_1079 SLICE_1079( .DI1(\key[10].sig_804.FeedThruLUT ), 
    .DI0(\key[11].sig_803.FeedThruLUT ), .A1(\key[10] ), .A0(\key[11] ), 
    .CLK(sck_c), .Q0(\key[12] ), .Q1(\key[11] ), 
    .F0(\key[11].sig_803.FeedThruLUT ), .F1(\key[10].sig_804.FeedThruLUT ));
  SLICE_1081 SLICE_1081( .DI1(\key[8].sig_806.FeedThruLUT ), 
    .DI0(\key[9].sig_805.FeedThruLUT ), .D1(\key[8] ), .A0(\key[9] ), 
    .CLK(sck_c), .Q0(\key[10] ), .Q1(\key[9] ), 
    .F0(\key[9].sig_805.FeedThruLUT ), .F1(\key[8].sig_806.FeedThruLUT ));
  SLICE_1083 SLICE_1083( .DI1(\key[6].sig_808.FeedThruLUT ), 
    .DI0(\key[7].sig_807.FeedThruLUT ), .C1(\key[6] ), .C0(\key[7] ), 
    .CLK(sck_c), .Q0(\key[8] ), .Q1(\key[7] ), 
    .F0(\key[7].sig_807.FeedThruLUT ), .F1(\key[6].sig_808.FeedThruLUT ));
  SLICE_1085 SLICE_1085( .DI1(\key[4].sig_810.FeedThruLUT ), 
    .DI0(\key[5].sig_809.FeedThruLUT ), .A1(\key[4] ), .C0(\key[5] ), 
    .CLK(sck_c), .Q0(\key[6] ), .Q1(\key[5] ), 
    .F0(\key[5].sig_809.FeedThruLUT ), .F1(\key[4].sig_810.FeedThruLUT ));
  SLICE_1087 SLICE_1087( .DI1(\key[2].sig_812.FeedThruLUT ), 
    .DI0(\key[3].sig_811.FeedThruLUT ), .A1(\key[2] ), .A0(\key[3] ), 
    .CLK(sck_c), .Q0(\key[4] ), .Q1(\key[3] ), 
    .F0(\key[3].sig_811.FeedThruLUT ), .F1(\key[2].sig_812.FeedThruLUT ));
  SLICE_1089 SLICE_1089( .DI1(\key[0].sig_814.FeedThruLUT ), 
    .DI0(\key[1].sig_813.FeedThruLUT ), .C1(\key[0] ), .A0(\key[1] ), 
    .CLK(sck_c), .Q0(\key[2] ), .Q1(\key[1] ), 
    .F0(\key[1].sig_813.FeedThruLUT ), .F1(\key[0].sig_814.FeedThruLUT ));
  spi_SLICE_1091 \spi.SLICE_1091 ( 
    .DI0(\spi.cyphertextcaptured_126__N_129[126] ), 
    .D0(\spi.cyphertextcaptured[125] ), .C0(\spi.wasdone ), 
    .A0(\cyphertext[126] ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[126] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[126] ));
  spi_SLICE_1092 \spi.SLICE_1092 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[124] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[125] ), .D1(\spi.wasdone ), 
    .C1(\spi.cyphertextcaptured[123] ), .B1(\cyphertext[124] ), 
    .D0(\cyphertext[125] ), .C0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[124] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[125] ), .Q1(\spi.cyphertextcaptured[124] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[125] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[124] ));
  spi_SLICE_1094 \spi.SLICE_1094 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[122] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[123] ), .C1(\cyphertext[122] ), 
    .B1(\spi.cyphertextcaptured[121] ), .A1(\spi.wasdone ), .D0(\spi.wasdone ), 
    .C0(\cyphertext[123] ), .A0(\spi.cyphertextcaptured[122] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[123] ), .Q1(\spi.cyphertextcaptured[122] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[123] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[122] ));
  spi_SLICE_1096 \spi.SLICE_1096 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[120] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[121] ), .D1(\cyphertext[120] ), 
    .C1(\spi.cyphertextcaptured[119] ), .A1(\spi.wasdone ), 
    .C0(\spi.cyphertextcaptured[120] ), .B0(\spi.wasdone ), 
    .A0(\cyphertext[121] ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[121] ), 
    .Q1(\spi.cyphertextcaptured[120] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[121] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[120] ));
  spi_SLICE_1098 \spi.SLICE_1098 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[118] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[119] ), 
    .C1(\spi.cyphertextcaptured[117] ), .B1(\cyphertext[118] ), 
    .A1(\spi.wasdone ), .C0(\cyphertext[119] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[118] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[119] ), .Q1(\spi.cyphertextcaptured[118] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[119] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[118] ));
  spi_SLICE_1100 \spi.SLICE_1100 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[116] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[117] ), .D1(\spi.wasdone ), 
    .B1(\cyphertext[116] ), .A1(\spi.cyphertextcaptured[115] ), 
    .C0(\spi.wasdone ), .B0(\cyphertext[117] ), 
    .A0(\spi.cyphertextcaptured[116] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[117] ), .Q1(\spi.cyphertextcaptured[116] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[117] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[116] ));
  spi_SLICE_1102 \spi.SLICE_1102 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[114] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[115] ), .D1(\cyphertext[114] ), 
    .C1(\spi.cyphertextcaptured[113] ), .A1(\spi.wasdone ), 
    .D0(\cyphertext[115] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[114] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[115] ), .Q1(\spi.cyphertextcaptured[114] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[115] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[114] ));
  spi_SLICE_1104 \spi.SLICE_1104 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[112] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[113] ), .C1(\spi.wasdone ), 
    .B1(\cyphertext[112] ), .A1(\spi.cyphertextcaptured[111] ), 
    .C0(\cyphertext[113] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[112] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[113] ), .Q1(\spi.cyphertextcaptured[112] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[113] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[112] ));
  spi_SLICE_1106 \spi.SLICE_1106 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[110] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[111] ), 
    .C1(\spi.cyphertextcaptured[109] ), .B1(\cyphertext[110] ), 
    .A1(\spi.wasdone ), .C0(\cyphertext[111] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[110] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[111] ), .Q1(\spi.cyphertextcaptured[110] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[111] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[110] ));
  spi_SLICE_1108 \spi.SLICE_1108 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[108] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[109] ), .D1(\spi.wasdone ), 
    .B1(\cyphertext[108] ), .A1(\spi.cyphertextcaptured[107] ), 
    .D0(\cyphertext[109] ), .C0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[108] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[109] ), .Q1(\spi.cyphertextcaptured[108] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[109] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[108] ));
  spi_SLICE_1110 \spi.SLICE_1110 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[106] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[107] ), 
    .D1(\spi.cyphertextcaptured[105] ), .C1(\spi.wasdone ), 
    .B1(\cyphertext[106] ), .D0(\spi.wasdone ), .B0(\cyphertext[107] ), 
    .A0(\spi.cyphertextcaptured[106] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[107] ), .Q1(\spi.cyphertextcaptured[106] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[107] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[106] ));
  spi_SLICE_1112 \spi.SLICE_1112 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[104] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[105] ), .D1(\spi.wasdone ), 
    .C1(\cyphertext[104] ), .B1(\spi.cyphertextcaptured[103] ), 
    .C0(\spi.wasdone ), .B0(\cyphertext[105] ), 
    .A0(\spi.cyphertextcaptured[104] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[105] ), .Q1(\spi.cyphertextcaptured[104] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[105] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[104] ));
  spi_SLICE_1114 \spi.SLICE_1114 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[102] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[103] ), .D1(\cyphertext[102] ), 
    .C1(\spi.wasdone ), .A1(\spi.cyphertextcaptured[101] ), .D0(\spi.wasdone ), 
    .B0(\cyphertext[103] ), .A0(\spi.cyphertextcaptured[102] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[103] ), .Q1(\spi.cyphertextcaptured[102] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[103] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[102] ));
  spi_SLICE_1116 \spi.SLICE_1116 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[100] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[101] ), .D1(\cyphertext[100] ), 
    .C1(\spi.wasdone ), .B1(\spi.cyphertextcaptured[99] ), .D0(\spi.wasdone ), 
    .C0(\spi.cyphertextcaptured[100] ), .A0(\cyphertext[101] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[101] ), .Q1(\spi.cyphertextcaptured[100] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[101] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[100] ));
  spi_SLICE_1118 \spi.SLICE_1118 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[98] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[99] ), .D1(\spi.wasdone ), 
    .C1(\spi.cyphertextcaptured[97] ), .A1(\cyphertext[98] ), 
    .C0(\spi.wasdone ), .B0(\cyphertext[99] ), 
    .A0(\spi.cyphertextcaptured[98] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[99] ), .Q1(\spi.cyphertextcaptured[98] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[99] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[98] ));
  spi_SLICE_1120 \spi.SLICE_1120 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[96] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[97] ), .D1(\spi.wasdone ), 
    .C1(\spi.cyphertextcaptured[95] ), .B1(\cyphertext[96] ), 
    .D0(\cyphertext[97] ), .C0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[96] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[97] ), .Q1(\spi.cyphertextcaptured[96] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[97] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[96] ));
  spi_SLICE_1122 \spi.SLICE_1122 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[94] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[95] ), .D1(\spi.wasdone ), 
    .B1(\cyphertext[94] ), .A1(\spi.cyphertextcaptured[93] ), 
    .C0(\spi.wasdone ), .B0(\cyphertext[95] ), 
    .A0(\spi.cyphertextcaptured[94] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[95] ), .Q1(\spi.cyphertextcaptured[94] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[95] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[94] ));
  spi_SLICE_1124 \spi.SLICE_1124 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[92] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[93] ), .D1(\spi.wasdone ), 
    .C1(\cyphertext[92] ), .B1(\spi.cyphertextcaptured[91] ), 
    .D0(\cyphertext[93] ), .C0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[92] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[93] ), .Q1(\spi.cyphertextcaptured[92] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[93] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[92] ));
  spi_SLICE_1126 \spi.SLICE_1126 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[90] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[91] ), 
    .C1(\spi.cyphertextcaptured[89] ), .B1(\spi.wasdone ), 
    .A1(\cyphertext[90] ), .D0(\cyphertext[91] ), 
    .C0(\spi.cyphertextcaptured[90] ), .A0(\spi.wasdone ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[91] ), .Q1(\spi.cyphertextcaptured[90] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[91] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[90] ));
  spi_SLICE_1128 \spi.SLICE_1128 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[88] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[89] ), .D1(\cyphertext[88] ), 
    .C1(\spi.cyphertextcaptured[87] ), .A1(\spi.wasdone ), 
    .D0(\cyphertext[89] ), .C0(\spi.cyphertextcaptured[88] ), 
    .B0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[89] ), 
    .Q1(\spi.cyphertextcaptured[88] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[89] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[88] ));
  spi_SLICE_1130 \spi.SLICE_1130 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[86] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[87] ), 
    .D1(\spi.cyphertextcaptured[85] ), .C1(\spi.wasdone ), 
    .B1(\cyphertext[86] ), .C0(\cyphertext[87] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[86] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[87] ), .Q1(\spi.cyphertextcaptured[86] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[87] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[86] ));
  spi_SLICE_1132 \spi.SLICE_1132 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[84] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[85] ), .D1(\spi.wasdone ), 
    .C1(\cyphertext[84] ), .B1(\spi.cyphertextcaptured[83] ), 
    .D0(\cyphertext[85] ), .C0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[84] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[85] ), .Q1(\spi.cyphertextcaptured[84] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[85] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[84] ));
  spi_SLICE_1134 \spi.SLICE_1134 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[82] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[83] ), .D1(\spi.wasdone ), 
    .B1(\spi.cyphertextcaptured[81] ), .A1(\cyphertext[82] ), 
    .D0(\cyphertext[83] ), .C0(\spi.cyphertextcaptured[82] ), 
    .A0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[83] ), 
    .Q1(\spi.cyphertextcaptured[82] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[83] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[82] ));
  spi_SLICE_1136 \spi.SLICE_1136 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[80] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[81] ), .D1(\cyphertext[80] ), 
    .C1(\spi.wasdone ), .A1(\spi.cyphertextcaptured[79] ), 
    .C0(\cyphertext[81] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[80] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[81] ), .Q1(\spi.cyphertextcaptured[80] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[81] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[80] ));
  spi_SLICE_1138 \spi.SLICE_1138 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[78] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[79] ), 
    .C1(\spi.cyphertextcaptured[77] ), .B1(\cyphertext[78] ), 
    .A1(\spi.wasdone ), .C0(\spi.cyphertextcaptured[78] ), .B0(\spi.wasdone ), 
    .A0(\cyphertext[79] ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[79] ), 
    .Q1(\spi.cyphertextcaptured[78] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[79] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[78] ));
  spi_SLICE_1140 \spi.SLICE_1140 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[76] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[77] ), .D1(\cyphertext[76] ), 
    .B1(\spi.cyphertextcaptured[75] ), .A1(\spi.wasdone ), 
    .D0(\cyphertext[77] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[76] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[77] ), .Q1(\spi.cyphertextcaptured[76] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[77] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[76] ));
  spi_SLICE_1142 \spi.SLICE_1142 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[74] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[75] ), .D1(\spi.wasdone ), 
    .C1(\spi.cyphertextcaptured[73] ), .A1(\cyphertext[74] ), 
    .C0(\spi.wasdone ), .B0(\cyphertext[75] ), 
    .A0(\spi.cyphertextcaptured[74] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[75] ), .Q1(\spi.cyphertextcaptured[74] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[75] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[74] ));
  spi_SLICE_1144 \spi.SLICE_1144 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[72] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[73] ), .D1(\cyphertext[72] ), 
    .C1(\spi.cyphertextcaptured[71] ), .B1(\spi.wasdone ), 
    .C0(\spi.cyphertextcaptured[72] ), .B0(\cyphertext[73] ), 
    .A0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[73] ), 
    .Q1(\spi.cyphertextcaptured[72] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[73] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[72] ));
  spi_SLICE_1146 \spi.SLICE_1146 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[70] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[71] ), .D1(\spi.wasdone ), 
    .C1(\cyphertext[70] ), .B1(\spi.cyphertextcaptured[69] ), 
    .D0(\cyphertext[71] ), .C0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[70] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[71] ), .Q1(\spi.cyphertextcaptured[70] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[71] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[70] ));
  spi_SLICE_1148 \spi.SLICE_1148 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[68] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[69] ), .D1(\cyphertext[68] ), 
    .C1(\spi.cyphertextcaptured[67] ), .B1(\spi.wasdone ), .C0(\spi.wasdone ), 
    .B0(\cyphertext[69] ), .A0(\spi.cyphertextcaptured[68] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[69] ), .Q1(\spi.cyphertextcaptured[68] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[69] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[68] ));
  spi_SLICE_1150 \spi.SLICE_1150 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[66] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[67] ), .D1(\spi.wasdone ), 
    .C1(\spi.cyphertextcaptured[65] ), .A1(\cyphertext[66] ), 
    .C0(\spi.wasdone ), .B0(\cyphertext[67] ), 
    .A0(\spi.cyphertextcaptured[66] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[67] ), .Q1(\spi.cyphertextcaptured[66] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[67] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[66] ));
  spi_SLICE_1152 \spi.SLICE_1152 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[64] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[65] ), .D1(\spi.wasdone ), 
    .B1(\spi.cyphertextcaptured[63] ), .A1(\cyphertext[64] ), 
    .D0(\cyphertext[65] ), .C0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[64] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[65] ), .Q1(\spi.cyphertextcaptured[64] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[65] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[64] ));
  spi_SLICE_1154 \spi.SLICE_1154 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[62] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[63] ), 
    .D1(\spi.cyphertextcaptured[61] ), .B1(\cyphertext[62] ), 
    .A1(\spi.wasdone ), .C0(\cyphertext[63] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[62] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[63] ), .Q1(\spi.cyphertextcaptured[62] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[63] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[62] ));
  spi_SLICE_1156 \spi.SLICE_1156 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[60] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[61] ), .D1(\cyphertext[60] ), 
    .C1(\spi.cyphertextcaptured[59] ), .B1(\spi.wasdone ), 
    .C0(\spi.cyphertextcaptured[60] ), .B0(\cyphertext[61] ), 
    .A0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[61] ), 
    .Q1(\spi.cyphertextcaptured[60] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[61] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[60] ));
  spi_SLICE_1158 \spi.SLICE_1158 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[58] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[59] ), 
    .D1(\spi.cyphertextcaptured[57] ), .C1(\cyphertext[58] ), 
    .B1(\spi.wasdone ), .C0(\spi.cyphertextcaptured[58] ), 
    .B0(\cyphertext[59] ), .A0(\spi.wasdone ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[59] ), .Q1(\spi.cyphertextcaptured[58] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[59] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[58] ));
  spi_SLICE_1160 \spi.SLICE_1160 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[56] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[57] ), .D1(\cyphertext[56] ), 
    .B1(\spi.cyphertextcaptured[55] ), .A1(\spi.wasdone ), .D0(\spi.wasdone ), 
    .C0(\spi.cyphertextcaptured[56] ), .B0(\cyphertext[57] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[57] ), .Q1(\spi.cyphertextcaptured[56] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[57] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[56] ));
  spi_SLICE_1162 \spi.SLICE_1162 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[54] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[55] ), .D1(\spi.wasdone ), 
    .B1(\cyphertext[54] ), .A1(\spi.cyphertextcaptured[53] ), 
    .C0(\spi.cyphertextcaptured[54] ), .B0(\cyphertext[55] ), 
    .A0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[55] ), 
    .Q1(\spi.cyphertextcaptured[54] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[55] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[54] ));
  spi_SLICE_1164 \spi.SLICE_1164 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[52] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[53] ), 
    .D1(\spi.cyphertextcaptured[51] ), .B1(\spi.wasdone ), 
    .A1(\cyphertext[52] ), .C0(\spi.wasdone ), .B0(\cyphertext[53] ), 
    .A0(\spi.cyphertextcaptured[52] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[53] ), .Q1(\spi.cyphertextcaptured[52] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[53] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[52] ));
  spi_SLICE_1166 \spi.SLICE_1166 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[50] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[51] ), .D1(\cyphertext[50] ), 
    .C1(\spi.cyphertextcaptured[49] ), .A1(\spi.wasdone ), 
    .C0(\cyphertext[51] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[50] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[51] ), .Q1(\spi.cyphertextcaptured[50] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[51] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[50] ));
  spi_SLICE_1168 \spi.SLICE_1168 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[48] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[49] ), .D1(\cyphertext[48] ), 
    .C1(\spi.cyphertextcaptured[47] ), .A1(\spi.wasdone ), .D0(\spi.wasdone ), 
    .B0(\cyphertext[49] ), .A0(\spi.cyphertextcaptured[48] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[49] ), .Q1(\spi.cyphertextcaptured[48] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[49] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[48] ));
  spi_SLICE_1170 \spi.SLICE_1170 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[46] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[47] ), 
    .D1(\spi.cyphertextcaptured[45] ), .C1(\spi.wasdone ), 
    .A1(\cyphertext[46] ), .C0(\cyphertext[47] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[46] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[47] ), .Q1(\spi.cyphertextcaptured[46] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[47] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[46] ));
  spi_SLICE_1172 \spi.SLICE_1172 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[44] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[45] ), 
    .D1(\spi.cyphertextcaptured[43] ), .C1(\cyphertext[44] ), 
    .A1(\spi.wasdone ), .D0(\cyphertext[45] ), 
    .C0(\spi.cyphertextcaptured[44] ), .B0(\spi.wasdone ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[45] ), .Q1(\spi.cyphertextcaptured[44] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[45] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[44] ));
  spi_SLICE_1174 \spi.SLICE_1174 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[42] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[43] ), 
    .D1(\spi.cyphertextcaptured[41] ), .B1(\cyphertext[42] ), 
    .A1(\spi.wasdone ), .D0(\spi.wasdone ), .C0(\spi.cyphertextcaptured[42] ), 
    .A0(\cyphertext[43] ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[43] ), 
    .Q1(\spi.cyphertextcaptured[42] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[43] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[42] ));
  spi_SLICE_1176 \spi.SLICE_1176 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[40] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[41] ), .C1(\spi.wasdone ), 
    .B1(\spi.cyphertextcaptured[39] ), .A1(\cyphertext[40] ), 
    .D0(\cyphertext[41] ), .C0(\spi.cyphertextcaptured[40] ), 
    .B0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[41] ), 
    .Q1(\spi.cyphertextcaptured[40] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[41] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[40] ));
  spi_SLICE_1178 \spi.SLICE_1178 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[38] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[39] ), 
    .C1(\spi.cyphertextcaptured[37] ), .B1(\cyphertext[38] ), 
    .A1(\spi.wasdone ), .D0(\spi.wasdone ), .C0(\spi.cyphertextcaptured[38] ), 
    .A0(\cyphertext[39] ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[39] ), 
    .Q1(\spi.cyphertextcaptured[38] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[39] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[38] ));
  spi_SLICE_1180 \spi.SLICE_1180 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[36] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[37] ), .D1(\spi.wasdone ), 
    .B1(\cyphertext[36] ), .A1(\spi.cyphertextcaptured[35] ), 
    .D0(\cyphertext[37] ), .C0(\spi.cyphertextcaptured[36] ), 
    .A0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[37] ), 
    .Q1(\spi.cyphertextcaptured[36] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[37] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[36] ));
  spi_SLICE_1182 \spi.SLICE_1182 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[34] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[35] ), 
    .D1(\spi.cyphertextcaptured[33] ), .B1(\cyphertext[34] ), 
    .A1(\spi.wasdone ), .D0(\cyphertext[35] ), 
    .C0(\spi.cyphertextcaptured[34] ), .B0(\spi.wasdone ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[35] ), .Q1(\spi.cyphertextcaptured[34] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[35] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[34] ));
  spi_SLICE_1184 \spi.SLICE_1184 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[32] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[33] ), .D1(\cyphertext[32] ), 
    .C1(\spi.cyphertextcaptured[31] ), .B1(\spi.wasdone ), 
    .D0(\cyphertext[33] ), .C0(\spi.cyphertextcaptured[32] ), 
    .A0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[33] ), 
    .Q1(\spi.cyphertextcaptured[32] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[33] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[32] ));
  spi_SLICE_1186 \spi.SLICE_1186 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[30] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[31] ), .C1(\spi.wasdone ), 
    .B1(\cyphertext[30] ), .A1(\spi.cyphertextcaptured[29] ), 
    .D0(\spi.wasdone ), .C0(\spi.cyphertextcaptured[30] ), 
    .B0(\cyphertext[31] ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[31] ), 
    .Q1(\spi.cyphertextcaptured[30] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[31] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[30] ));
  spi_SLICE_1188 \spi.SLICE_1188 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[28] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[29] ), .D1(\cyphertext[28] ), 
    .C1(\spi.cyphertextcaptured[27] ), .A1(\spi.wasdone ), .D0(\spi.wasdone ), 
    .C0(\spi.cyphertextcaptured[28] ), .A0(\cyphertext[29] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[29] ), .Q1(\spi.cyphertextcaptured[28] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[29] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[28] ));
  spi_SLICE_1190 \spi.SLICE_1190 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[26] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[27] ), .C1(\spi.wasdone ), 
    .B1(\cyphertext[26] ), .A1(\spi.cyphertextcaptured[25] ), 
    .D0(\spi.wasdone ), .C0(\cyphertext[27] ), 
    .A0(\spi.cyphertextcaptured[26] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[27] ), .Q1(\spi.cyphertextcaptured[26] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[27] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[26] ));
  spi_SLICE_1192 \spi.SLICE_1192 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[24] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[25] ), .D1(\spi.wasdone ), 
    .C1(\spi.cyphertextcaptured[23] ), .B1(\cyphertext[24] ), 
    .C0(\spi.wasdone ), .B0(\cyphertext[25] ), 
    .A0(\spi.cyphertextcaptured[24] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[25] ), .Q1(\spi.cyphertextcaptured[24] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[25] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[24] ));
  spi_SLICE_1194 \spi.SLICE_1194 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[22] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[23] ), .D1(\spi.wasdone ), 
    .B1(\cyphertext[22] ), .A1(\spi.cyphertextcaptured[21] ), 
    .C0(\spi.wasdone ), .B0(\cyphertext[23] ), 
    .A0(\spi.cyphertextcaptured[22] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[23] ), .Q1(\spi.cyphertextcaptured[22] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[23] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[22] ));
  spi_SLICE_1196 \spi.SLICE_1196 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[20] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[21] ), .D1(\cyphertext[20] ), 
    .C1(\spi.cyphertextcaptured[19] ), .A1(\spi.wasdone ), 
    .D0(\cyphertext[21] ), .C0(\spi.cyphertextcaptured[20] ), 
    .B0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[21] ), 
    .Q1(\spi.cyphertextcaptured[20] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[21] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[20] ));
  spi_SLICE_1198 \spi.SLICE_1198 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[18] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[19] ), .D1(\cyphertext[18] ), 
    .C1(\spi.wasdone ), .A1(\spi.cyphertextcaptured[17] ), 
    .C0(\cyphertext[19] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[18] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[19] ), .Q1(\spi.cyphertextcaptured[18] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[19] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[18] ));
  spi_SLICE_1200 \spi.SLICE_1200 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[16] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[17] ), .D1(\cyphertext[16] ), 
    .B1(\spi.wasdone ), .A1(\spi.cyphertextcaptured[15] ), 
    .C0(\spi.cyphertextcaptured[16] ), .B0(\cyphertext[17] ), 
    .A0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[17] ), 
    .Q1(\spi.cyphertextcaptured[16] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[17] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[16] ));
  spi_SLICE_1202 \spi.SLICE_1202 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[14] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[15] ), .D1(\cyphertext[14] ), 
    .C1(\spi.cyphertextcaptured[13] ), .B1(\spi.wasdone ), 
    .D0(\cyphertext[15] ), .C0(\spi.cyphertextcaptured[14] ), 
    .A0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[15] ), 
    .Q1(\spi.cyphertextcaptured[14] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[15] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[14] ));
  spi_SLICE_1204 \spi.SLICE_1204 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[12] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[13] ), .D1(\cyphertext[12] ), 
    .C1(\spi.cyphertextcaptured[11] ), .B1(\spi.wasdone ), 
    .C0(\spi.cyphertextcaptured[12] ), .B0(\cyphertext[13] ), 
    .A0(\spi.wasdone ), .CLK(sck_c), .Q0(\spi.cyphertextcaptured[13] ), 
    .Q1(\spi.cyphertextcaptured[12] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[13] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[12] ));
  spi_SLICE_1206 \spi.SLICE_1206 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[10] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[11] ), 
    .C1(\spi.cyphertextcaptured[9] ), .B1(\cyphertext[10] ), 
    .A1(\spi.wasdone ), .C0(\cyphertext[11] ), .B0(\spi.wasdone ), 
    .A0(\spi.cyphertextcaptured[10] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[11] ), .Q1(\spi.cyphertextcaptured[10] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[11] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[10] ));
  spi_SLICE_1208 \spi.SLICE_1208 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[8] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[9] ), .D1(\spi.wasdone ), 
    .C1(\cyphertext[8] ), .B1(\spi.cyphertextcaptured[7] ), 
    .C0(\spi.cyphertextcaptured[8] ), .B0(\cyphertext[9] ), .A0(\spi.wasdone ), 
    .CLK(sck_c), .Q0(\spi.cyphertextcaptured[9] ), 
    .Q1(\spi.cyphertextcaptured[8] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[9] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[8] ));
  spi_SLICE_1210 \spi.SLICE_1210 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[6] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[7] ), .C1(\spi.wasdone ), 
    .B1(\cyphertext[6] ), .A1(\spi.cyphertextcaptured[5] ), .D0(\spi.wasdone ), 
    .C0(\spi.cyphertextcaptured[6] ), .A0(\cyphertext[7] ), .CLK(sck_c), 
    .Q0(\spi.cyphertextcaptured[7] ), .Q1(\spi.cyphertextcaptured[6] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[7] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[6] ));
  spi_SLICE_1212 \spi.SLICE_1212 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[4] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[5] ), 
    .C1(\spi.cyphertextcaptured[3] ), .B1(\cyphertext[4] ), .A1(\spi.wasdone ), 
    .D0(\spi.wasdone ), .C0(\spi.cyphertextcaptured[4] ), .B0(\cyphertext[5] ), 
    .CLK(sck_c), .Q0(\spi.cyphertextcaptured[5] ), 
    .Q1(\spi.cyphertextcaptured[4] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[5] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[4] ));
  spi_SLICE_1214 \spi.SLICE_1214 ( 
    .DI1(\spi.cyphertextcaptured_126__N_129[2] ), 
    .DI0(\spi.cyphertextcaptured_126__N_129[3] ), 
    .C1(\spi.cyphertextcaptured[1] ), .B1(\cyphertext[2] ), .A1(\spi.wasdone ), 
    .D0(\spi.wasdone ), .B0(\cyphertext[3] ), .A0(\spi.cyphertextcaptured[2] ), 
    .CLK(sck_c), .Q0(\spi.cyphertextcaptured[3] ), 
    .Q1(\spi.cyphertextcaptured[2] ), 
    .F0(\spi.cyphertextcaptured_126__N_129[3] ), 
    .F1(\spi.cyphertextcaptured_126__N_129[2] ));
  SLICE_1217 SLICE_1217( .DI1(\plaintext[125].sig_816.FeedThruLUT ), 
    .DI0(\plaintext[126].sig_815.FeedThruLUT ), .A1(\plaintext[125] ), 
    .A0(\plaintext[126] ), .CLK(sck_c), .Q0(\plaintext[127] ), 
    .Q1(\plaintext[126] ), .F0(\plaintext[126].sig_815.FeedThruLUT ), 
    .F1(\plaintext[125].sig_816.FeedThruLUT ));
  SLICE_1219 SLICE_1219( .DI1(\plaintext[123].sig_818.FeedThruLUT ), 
    .DI0(\plaintext[124].sig_817.FeedThruLUT ), .C1(\plaintext[123] ), 
    .A0(\plaintext[124] ), .CLK(sck_c), .Q0(\plaintext[125] ), 
    .Q1(\plaintext[124] ), .F0(\plaintext[124].sig_817.FeedThruLUT ), 
    .F1(\plaintext[123].sig_818.FeedThruLUT ));
  SLICE_1221 SLICE_1221( .DI1(\plaintext[121].sig_820.FeedThruLUT ), 
    .DI0(\plaintext[122].sig_819.FeedThruLUT ), .A1(\plaintext[121] ), 
    .A0(\plaintext[122] ), .CLK(sck_c), .Q0(\plaintext[123] ), 
    .Q1(\plaintext[122] ), .F0(\plaintext[122].sig_819.FeedThruLUT ), 
    .F1(\plaintext[121].sig_820.FeedThruLUT ));
  SLICE_1223 SLICE_1223( .DI1(\plaintext[119].sig_822.FeedThruLUT ), 
    .DI0(\plaintext[120].sig_821.FeedThruLUT ), .A1(\plaintext[119] ), 
    .C0(\plaintext[120] ), .CLK(sck_c), .Q0(\plaintext[121] ), 
    .Q1(\plaintext[120] ), .F0(\plaintext[120].sig_821.FeedThruLUT ), 
    .F1(\plaintext[119].sig_822.FeedThruLUT ));
  SLICE_1225 SLICE_1225( .DI1(\plaintext[117].sig_824.FeedThruLUT ), 
    .DI0(\plaintext[118].sig_823.FeedThruLUT ), .B1(\plaintext[117] ), 
    .C0(\plaintext[118] ), .CLK(sck_c), .Q0(\plaintext[119] ), 
    .Q1(\plaintext[118] ), .F0(\plaintext[118].sig_823.FeedThruLUT ), 
    .F1(\plaintext[117].sig_824.FeedThruLUT ));
  SLICE_1227 SLICE_1227( .DI1(\plaintext[115].sig_826.FeedThruLUT ), 
    .DI0(\plaintext[116].sig_825.FeedThruLUT ), .A1(\plaintext[115] ), 
    .C0(\plaintext[116] ), .CLK(sck_c), .Q0(\plaintext[117] ), 
    .Q1(\plaintext[116] ), .F0(\plaintext[116].sig_825.FeedThruLUT ), 
    .F1(\plaintext[115].sig_826.FeedThruLUT ));
  SLICE_1229 SLICE_1229( .DI1(\plaintext[113].sig_828.FeedThruLUT ), 
    .DI0(\plaintext[114].sig_827.FeedThruLUT ), .D1(\plaintext[113] ), 
    .C0(\plaintext[114] ), .CLK(sck_c), .Q0(\plaintext[115] ), 
    .Q1(\plaintext[114] ), .F0(\plaintext[114].sig_827.FeedThruLUT ), 
    .F1(\plaintext[113].sig_828.FeedThruLUT ));
  SLICE_1231 SLICE_1231( .DI1(\plaintext[111].sig_830.FeedThruLUT ), 
    .DI0(\plaintext[112].sig_829.FeedThruLUT ), .C1(\plaintext[111] ), 
    .A0(\plaintext[112] ), .CLK(sck_c), .Q0(\plaintext[113] ), 
    .Q1(\plaintext[112] ), .F0(\plaintext[112].sig_829.FeedThruLUT ), 
    .F1(\plaintext[111].sig_830.FeedThruLUT ));
  SLICE_1233 SLICE_1233( .DI1(\plaintext[109].sig_832.FeedThruLUT ), 
    .DI0(\plaintext[110].sig_831.FeedThruLUT ), .D1(\plaintext[109] ), 
    .A0(\plaintext[110] ), .CLK(sck_c), .Q0(\plaintext[111] ), 
    .Q1(\plaintext[110] ), .F0(\plaintext[110].sig_831.FeedThruLUT ), 
    .F1(\plaintext[109].sig_832.FeedThruLUT ));
  SLICE_1235 SLICE_1235( .DI1(\plaintext[107].sig_834.FeedThruLUT ), 
    .DI0(\plaintext[108].sig_833.FeedThruLUT ), .D1(\plaintext[107] ), 
    .A0(\plaintext[108] ), .CLK(sck_c), .Q0(\plaintext[109] ), 
    .Q1(\plaintext[108] ), .F0(\plaintext[108].sig_833.FeedThruLUT ), 
    .F1(\plaintext[107].sig_834.FeedThruLUT ));
  SLICE_1237 SLICE_1237( .DI1(\plaintext[105].sig_836.FeedThruLUT ), 
    .DI0(\plaintext[106].sig_835.FeedThruLUT ), .D1(\plaintext[105] ), 
    .A0(\plaintext[106] ), .CLK(sck_c), .Q0(\plaintext[107] ), 
    .Q1(\plaintext[106] ), .F0(\plaintext[106].sig_835.FeedThruLUT ), 
    .F1(\plaintext[105].sig_836.FeedThruLUT ));
  SLICE_1239 SLICE_1239( .DI1(\plaintext[103].sig_838.FeedThruLUT ), 
    .DI0(\plaintext[104].sig_837.FeedThruLUT ), .A1(\plaintext[103] ), 
    .B0(\plaintext[104] ), .CLK(sck_c), .Q0(\plaintext[105] ), 
    .Q1(\plaintext[104] ), .F0(\plaintext[104].sig_837.FeedThruLUT ), 
    .F1(\plaintext[103].sig_838.FeedThruLUT ));
  SLICE_1241 SLICE_1241( .DI1(\plaintext[101].sig_840.FeedThruLUT ), 
    .DI0(\plaintext[102].sig_839.FeedThruLUT ), .A1(\plaintext[101] ), 
    .A0(\plaintext[102] ), .CLK(sck_c), .Q0(\plaintext[103] ), 
    .Q1(\plaintext[102] ), .F0(\plaintext[102].sig_839.FeedThruLUT ), 
    .F1(\plaintext[101].sig_840.FeedThruLUT ));
  SLICE_1244 SLICE_1244( .DI1(\plaintext[85].sig_843.FeedThruLUT ), 
    .DI0(\plaintext[86].sig_842.FeedThruLUT ), .C1(\plaintext[85] ), 
    .A0(\plaintext[86] ), .CLK(sck_c), .Q0(\plaintext[87] ), 
    .Q1(\plaintext[86] ), .F0(\plaintext[86].sig_842.FeedThruLUT ), 
    .F1(\plaintext[85].sig_843.FeedThruLUT ));
  SLICE_1246 SLICE_1246( .DI1(\plaintext[83].sig_845.FeedThruLUT ), 
    .DI0(\plaintext[84].sig_844.FeedThruLUT ), .C1(\plaintext[83] ), 
    .A0(\plaintext[84] ), .CLK(sck_c), .Q0(\plaintext[85] ), 
    .Q1(\plaintext[84] ), .F0(\plaintext[84].sig_844.FeedThruLUT ), 
    .F1(\plaintext[83].sig_845.FeedThruLUT ));
  SLICE_1248 SLICE_1248( .DI1(\plaintext[81].sig_847.FeedThruLUT ), 
    .DI0(\plaintext[82].sig_846.FeedThruLUT ), .D1(\plaintext[81] ), 
    .C0(\plaintext[82] ), .CLK(sck_c), .Q0(\plaintext[83] ), 
    .Q1(\plaintext[82] ), .F0(\plaintext[82].sig_846.FeedThruLUT ), 
    .F1(\plaintext[81].sig_847.FeedThruLUT ));
  SLICE_1250 SLICE_1250( .DI1(\plaintext[79].sig_849.FeedThruLUT ), 
    .DI0(\plaintext[80].sig_848.FeedThruLUT ), .C1(\plaintext[79] ), 
    .C0(\plaintext[80] ), .CLK(sck_c), .Q0(\plaintext[81] ), 
    .Q1(\plaintext[80] ), .F0(\plaintext[80].sig_848.FeedThruLUT ), 
    .F1(\plaintext[79].sig_849.FeedThruLUT ));
  SLICE_1252 SLICE_1252( .DI1(\plaintext[77].sig_851.FeedThruLUT ), 
    .DI0(\plaintext[78].sig_850.FeedThruLUT ), .A1(\plaintext[77] ), 
    .A0(\plaintext[78] ), .CLK(sck_c), .Q0(\plaintext[79] ), 
    .Q1(\plaintext[78] ), .F0(\plaintext[78].sig_850.FeedThruLUT ), 
    .F1(\plaintext[77].sig_851.FeedThruLUT ));
  SLICE_1254 SLICE_1254( .DI1(\plaintext[75].sig_853.FeedThruLUT ), 
    .DI0(\plaintext[76].sig_852.FeedThruLUT ), .A1(\plaintext[75] ), 
    .C0(\plaintext[76] ), .CLK(sck_c), .Q0(\plaintext[77] ), 
    .Q1(\plaintext[76] ), .F0(\plaintext[76].sig_852.FeedThruLUT ), 
    .F1(\plaintext[75].sig_853.FeedThruLUT ));
  SLICE_1256 SLICE_1256( .DI1(\plaintext[73].sig_855.FeedThruLUT ), 
    .DI0(\plaintext[74].sig_854.FeedThruLUT ), .C1(\plaintext[73] ), 
    .A0(\plaintext[74] ), .CLK(sck_c), .Q0(\plaintext[75] ), 
    .Q1(\plaintext[74] ), .F0(\plaintext[74].sig_854.FeedThruLUT ), 
    .F1(\plaintext[73].sig_855.FeedThruLUT ));
  SLICE_1258 SLICE_1258( .DI1(\plaintext[71].sig_857.FeedThruLUT ), 
    .DI0(\plaintext[72].sig_856.FeedThruLUT ), .B1(\plaintext[71] ), 
    .C0(\plaintext[72] ), .CLK(sck_c), .Q0(\plaintext[73] ), 
    .Q1(\plaintext[72] ), .F0(\plaintext[72].sig_856.FeedThruLUT ), 
    .F1(\plaintext[71].sig_857.FeedThruLUT ));
  SLICE_1260 SLICE_1260( .DI1(\plaintext[69].sig_859.FeedThruLUT ), 
    .DI0(\plaintext[70].sig_858.FeedThruLUT ), .A1(\plaintext[69] ), 
    .C0(\plaintext[70] ), .CLK(sck_c), .Q0(\plaintext[71] ), 
    .Q1(\plaintext[70] ), .F0(\plaintext[70].sig_858.FeedThruLUT ), 
    .F1(\plaintext[69].sig_859.FeedThruLUT ));
  SLICE_1262 SLICE_1262( .DI1(\plaintext[67].sig_861.FeedThruLUT ), 
    .DI0(\plaintext[68].sig_860.FeedThruLUT ), .A1(\plaintext[67] ), 
    .C0(\plaintext[68] ), .CLK(sck_c), .Q0(\plaintext[69] ), 
    .Q1(\plaintext[68] ), .F0(\plaintext[68].sig_860.FeedThruLUT ), 
    .F1(\plaintext[67].sig_861.FeedThruLUT ));
  SLICE_1264 SLICE_1264( .DI1(\plaintext[65].sig_863.FeedThruLUT ), 
    .DI0(\plaintext[66].sig_862.FeedThruLUT ), .C1(\plaintext[65] ), 
    .C0(\plaintext[66] ), .CLK(sck_c), .Q0(\plaintext[67] ), 
    .Q1(\plaintext[66] ), .F0(\plaintext[66].sig_862.FeedThruLUT ), 
    .F1(\plaintext[65].sig_863.FeedThruLUT ));
  SLICE_1266 SLICE_1266( .DI1(\plaintext[63].sig_865.FeedThruLUT ), 
    .DI0(\plaintext[64].sig_864.FeedThruLUT ), .B1(\plaintext[63] ), 
    .A0(\plaintext[64] ), .CLK(sck_c), .Q0(\plaintext[65] ), 
    .Q1(\plaintext[64] ), .F0(\plaintext[64].sig_864.FeedThruLUT ), 
    .F1(\plaintext[63].sig_865.FeedThruLUT ));
  SLICE_1268 SLICE_1268( .DI1(\plaintext[61].sig_867.FeedThruLUT ), 
    .DI0(\plaintext[62].sig_866.FeedThruLUT ), .C1(\plaintext[61] ), 
    .C0(\plaintext[62] ), .CLK(sck_c), .Q0(\plaintext[63] ), 
    .Q1(\plaintext[62] ), .F0(\plaintext[62].sig_866.FeedThruLUT ), 
    .F1(\plaintext[61].sig_867.FeedThruLUT ));
  SLICE_1270 SLICE_1270( .DI1(\plaintext[59].sig_869.FeedThruLUT ), 
    .DI0(\plaintext[60].sig_868.FeedThruLUT ), .A1(\plaintext[59] ), 
    .A0(\plaintext[60] ), .CLK(sck_c), .Q0(\plaintext[61] ), 
    .Q1(\plaintext[60] ), .F0(\plaintext[60].sig_868.FeedThruLUT ), 
    .F1(\plaintext[59].sig_869.FeedThruLUT ));
  SLICE_1272 SLICE_1272( .DI1(\plaintext[57].sig_871.FeedThruLUT ), 
    .DI0(\plaintext[58].sig_870.FeedThruLUT ), .A1(\plaintext[57] ), 
    .C0(\plaintext[58] ), .CLK(sck_c), .Q0(\plaintext[59] ), 
    .Q1(\plaintext[58] ), .F0(\plaintext[58].sig_870.FeedThruLUT ), 
    .F1(\plaintext[57].sig_871.FeedThruLUT ));
  SLICE_1274 SLICE_1274( .DI1(\plaintext[55].sig_873.FeedThruLUT ), 
    .DI0(\plaintext[56].sig_872.FeedThruLUT ), .C1(\plaintext[55] ), 
    .C0(\plaintext[56] ), .CLK(sck_c), .Q0(\plaintext[57] ), 
    .Q1(\plaintext[56] ), .F0(\plaintext[56].sig_872.FeedThruLUT ), 
    .F1(\plaintext[55].sig_873.FeedThruLUT ));
  SLICE_1276 SLICE_1276( .DI1(\plaintext[53].sig_875.FeedThruLUT ), 
    .DI0(\plaintext[54].sig_874.FeedThruLUT ), .D1(\plaintext[53] ), 
    .C0(\plaintext[54] ), .CLK(sck_c), .Q0(\plaintext[55] ), 
    .Q1(\plaintext[54] ), .F0(\plaintext[54].sig_874.FeedThruLUT ), 
    .F1(\plaintext[53].sig_875.FeedThruLUT ));
  SLICE_1278 SLICE_1278( .DI1(\plaintext[51].sig_877.FeedThruLUT ), 
    .DI0(\plaintext[52].sig_876.FeedThruLUT ), .A1(\plaintext[51] ), 
    .C0(\plaintext[52] ), .CLK(sck_c), .Q0(\plaintext[53] ), 
    .Q1(\plaintext[52] ), .F0(\plaintext[52].sig_876.FeedThruLUT ), 
    .F1(\plaintext[51].sig_877.FeedThruLUT ));
  SLICE_1280 SLICE_1280( .DI1(\plaintext[49].sig_879.FeedThruLUT ), 
    .DI0(\plaintext[50].sig_878.FeedThruLUT ), .A1(\plaintext[49] ), 
    .A0(\plaintext[50] ), .CLK(sck_c), .Q0(\plaintext[51] ), 
    .Q1(\plaintext[50] ), .F0(\plaintext[50].sig_878.FeedThruLUT ), 
    .F1(\plaintext[49].sig_879.FeedThruLUT ));
  SLICE_1282 SLICE_1282( .DI1(\plaintext[47].sig_881.FeedThruLUT ), 
    .DI0(\plaintext[48].sig_880.FeedThruLUT ), .D1(\plaintext[47] ), 
    .A0(\plaintext[48] ), .CLK(sck_c), .Q0(\plaintext[49] ), 
    .Q1(\plaintext[48] ), .F0(\plaintext[48].sig_880.FeedThruLUT ), 
    .F1(\plaintext[47].sig_881.FeedThruLUT ));
  SLICE_1284 SLICE_1284( .DI1(\plaintext[45].sig_883.FeedThruLUT ), 
    .DI0(\plaintext[46].sig_882.FeedThruLUT ), .A1(\plaintext[45] ), 
    .C0(\plaintext[46] ), .CLK(sck_c), .Q0(\plaintext[47] ), 
    .Q1(\plaintext[46] ), .F0(\plaintext[46].sig_882.FeedThruLUT ), 
    .F1(\plaintext[45].sig_883.FeedThruLUT ));
  SLICE_1286 SLICE_1286( .DI1(\plaintext[43].sig_885.FeedThruLUT ), 
    .DI0(\plaintext[44].sig_884.FeedThruLUT ), .A1(\plaintext[43] ), 
    .C0(\plaintext[44] ), .CLK(sck_c), .Q0(\plaintext[45] ), 
    .Q1(\plaintext[44] ), .F0(\plaintext[44].sig_884.FeedThruLUT ), 
    .F1(\plaintext[43].sig_885.FeedThruLUT ));
  SLICE_1288 SLICE_1288( .DI1(\plaintext[41].sig_887.FeedThruLUT ), 
    .DI0(\plaintext[42].sig_886.FeedThruLUT ), .A1(\plaintext[41] ), 
    .C0(\plaintext[42] ), .CLK(sck_c), .Q0(\plaintext[43] ), 
    .Q1(\plaintext[42] ), .F0(\plaintext[42].sig_886.FeedThruLUT ), 
    .F1(\plaintext[41].sig_887.FeedThruLUT ));
  SLICE_1290 SLICE_1290( .DI1(\plaintext[39].sig_889.FeedThruLUT ), 
    .DI0(\plaintext[40].sig_888.FeedThruLUT ), .B1(\plaintext[39] ), 
    .C0(\plaintext[40] ), .CLK(sck_c), .Q0(\plaintext[41] ), 
    .Q1(\plaintext[40] ), .F0(\plaintext[40].sig_888.FeedThruLUT ), 
    .F1(\plaintext[39].sig_889.FeedThruLUT ));
  SLICE_1292 SLICE_1292( .DI1(\plaintext[37].sig_891.FeedThruLUT ), 
    .DI0(\plaintext[38].sig_890.FeedThruLUT ), .D1(\plaintext[37] ), 
    .A0(\plaintext[38] ), .CLK(sck_c), .Q0(\plaintext[39] ), 
    .Q1(\plaintext[38] ), .F0(\plaintext[38].sig_890.FeedThruLUT ), 
    .F1(\plaintext[37].sig_891.FeedThruLUT ));
  SLICE_1294 SLICE_1294( .DI1(\plaintext[35].sig_893.FeedThruLUT ), 
    .DI0(\plaintext[36].sig_892.FeedThruLUT ), .B1(\plaintext[35] ), 
    .A0(\plaintext[36] ), .CLK(sck_c), .Q0(\plaintext[37] ), 
    .Q1(\plaintext[36] ), .F0(\plaintext[36].sig_892.FeedThruLUT ), 
    .F1(\plaintext[35].sig_893.FeedThruLUT ));
  SLICE_1296 SLICE_1296( .DI1(\plaintext[33].sig_895.FeedThruLUT ), 
    .DI0(\plaintext[34].sig_894.FeedThruLUT ), .A1(\plaintext[33] ), 
    .C0(\plaintext[34] ), .CLK(sck_c), .Q0(\plaintext[35] ), 
    .Q1(\plaintext[34] ), .F0(\plaintext[34].sig_894.FeedThruLUT ), 
    .F1(\plaintext[33].sig_895.FeedThruLUT ));
  SLICE_1298 SLICE_1298( .DI1(\plaintext[31].sig_897.FeedThruLUT ), 
    .DI0(\plaintext[32].sig_896.FeedThruLUT ), .C1(\plaintext[31] ), 
    .C0(\plaintext[32] ), .CLK(sck_c), .Q0(\plaintext[33] ), 
    .Q1(\plaintext[32] ), .F0(\plaintext[32].sig_896.FeedThruLUT ), 
    .F1(\plaintext[31].sig_897.FeedThruLUT ));
  SLICE_1300 SLICE_1300( .DI1(\plaintext[29].sig_899.FeedThruLUT ), 
    .DI0(\plaintext[30].sig_898.FeedThruLUT ), .A1(\plaintext[29] ), 
    .A0(\plaintext[30] ), .CLK(sck_c), .Q0(\plaintext[31] ), 
    .Q1(\plaintext[30] ), .F0(\plaintext[30].sig_898.FeedThruLUT ), 
    .F1(\plaintext[29].sig_899.FeedThruLUT ));
  SLICE_1302 SLICE_1302( .DI1(\plaintext[27].sig_901.FeedThruLUT ), 
    .DI0(\plaintext[28].sig_900.FeedThruLUT ), .D1(\plaintext[27] ), 
    .A0(\plaintext[28] ), .CLK(sck_c), .Q0(\plaintext[29] ), 
    .Q1(\plaintext[28] ), .F0(\plaintext[28].sig_900.FeedThruLUT ), 
    .F1(\plaintext[27].sig_901.FeedThruLUT ));
  SLICE_1304 SLICE_1304( .DI1(\plaintext[25].sig_903.FeedThruLUT ), 
    .DI0(\plaintext[26].sig_902.FeedThruLUT ), .C1(\plaintext[25] ), 
    .B0(\plaintext[26] ), .CLK(sck_c), .Q0(\plaintext[27] ), 
    .Q1(\plaintext[26] ), .F0(\plaintext[26].sig_902.FeedThruLUT ), 
    .F1(\plaintext[25].sig_903.FeedThruLUT ));
  SLICE_1306 SLICE_1306( .DI1(\plaintext[23].sig_905.FeedThruLUT ), 
    .DI0(\plaintext[24].sig_904.FeedThruLUT ), .C1(\plaintext[23] ), 
    .C0(\plaintext[24] ), .CLK(sck_c), .Q0(\plaintext[25] ), 
    .Q1(\plaintext[24] ), .F0(\plaintext[24].sig_904.FeedThruLUT ), 
    .F1(\plaintext[23].sig_905.FeedThruLUT ));
  SLICE_1308 SLICE_1308( .DI1(\plaintext[21].sig_907.FeedThruLUT ), 
    .DI0(\plaintext[22].sig_906.FeedThruLUT ), .A1(\plaintext[21] ), 
    .C0(\plaintext[22] ), .CLK(sck_c), .Q0(\plaintext[23] ), 
    .Q1(\plaintext[22] ), .F0(\plaintext[22].sig_906.FeedThruLUT ), 
    .F1(\plaintext[21].sig_907.FeedThruLUT ));
  SLICE_1310 SLICE_1310( .DI1(\plaintext[19].sig_909.FeedThruLUT ), 
    .DI0(\plaintext[20].sig_908.FeedThruLUT ), .A1(\plaintext[19] ), 
    .A0(\plaintext[20] ), .CLK(sck_c), .Q0(\plaintext[21] ), 
    .Q1(\plaintext[20] ), .F0(\plaintext[20].sig_908.FeedThruLUT ), 
    .F1(\plaintext[19].sig_909.FeedThruLUT ));
  SLICE_1312 SLICE_1312( .DI1(\plaintext[17].sig_911.FeedThruLUT ), 
    .DI0(\plaintext[18].sig_910.FeedThruLUT ), .A1(\plaintext[17] ), 
    .A0(\plaintext[18] ), .CLK(sck_c), .Q0(\plaintext[19] ), 
    .Q1(\plaintext[18] ), .F0(\plaintext[18].sig_910.FeedThruLUT ), 
    .F1(\plaintext[17].sig_911.FeedThruLUT ));
  SLICE_1314 SLICE_1314( .DI1(\plaintext[15].sig_913.FeedThruLUT ), 
    .DI0(\plaintext[16].sig_912.FeedThruLUT ), .C1(\plaintext[15] ), 
    .C0(\plaintext[16] ), .CLK(sck_c), .Q0(\plaintext[17] ), 
    .Q1(\plaintext[16] ), .F0(\plaintext[16].sig_912.FeedThruLUT ), 
    .F1(\plaintext[15].sig_913.FeedThruLUT ));
  SLICE_1316 SLICE_1316( .DI1(\plaintext[13].sig_915.FeedThruLUT ), 
    .DI0(\plaintext[14].sig_914.FeedThruLUT ), .C1(\plaintext[13] ), 
    .A0(\plaintext[14] ), .CLK(sck_c), .Q0(\plaintext[15] ), 
    .Q1(\plaintext[14] ), .F0(\plaintext[14].sig_914.FeedThruLUT ), 
    .F1(\plaintext[13].sig_915.FeedThruLUT ));
  SLICE_1318 SLICE_1318( .DI1(\plaintext[11].sig_917.FeedThruLUT ), 
    .DI0(\plaintext[12].sig_916.FeedThruLUT ), .A1(\plaintext[11] ), 
    .C0(\plaintext[12] ), .CLK(sck_c), .Q0(\plaintext[13] ), 
    .Q1(\plaintext[12] ), .F0(\plaintext[12].sig_916.FeedThruLUT ), 
    .F1(\plaintext[11].sig_917.FeedThruLUT ));
  SLICE_1320 SLICE_1320( .DI1(\plaintext[9].sig_919.FeedThruLUT ), 
    .DI0(\plaintext[10].sig_918.FeedThruLUT ), .C1(\plaintext[9] ), 
    .C0(\plaintext[10] ), .CLK(sck_c), .Q0(\plaintext[11] ), 
    .Q1(\plaintext[10] ), .F0(\plaintext[10].sig_918.FeedThruLUT ), 
    .F1(\plaintext[9].sig_919.FeedThruLUT ));
  SLICE_1322 SLICE_1322( .DI1(\plaintext[7].sig_921.FeedThruLUT ), 
    .DI0(\plaintext[8].sig_920.FeedThruLUT ), .A1(\plaintext[7] ), 
    .C0(\plaintext[8] ), .CLK(sck_c), .Q0(\plaintext[9] ), .Q1(\plaintext[8] ), 
    .F0(\plaintext[8].sig_920.FeedThruLUT ), 
    .F1(\plaintext[7].sig_921.FeedThruLUT ));
  SLICE_1324 SLICE_1324( .DI1(\plaintext[5].sig_923.FeedThruLUT ), 
    .DI0(\plaintext[6].sig_922.FeedThruLUT ), .D1(\plaintext[5] ), 
    .A0(\plaintext[6] ), .CLK(sck_c), .Q0(\plaintext[7] ), .Q1(\plaintext[6] ), 
    .F0(\plaintext[6].sig_922.FeedThruLUT ), 
    .F1(\plaintext[5].sig_923.FeedThruLUT ));
  SLICE_1326 SLICE_1326( .DI1(\plaintext[3].sig_925.FeedThruLUT ), 
    .DI0(\plaintext[4].sig_924.FeedThruLUT ), .C1(\plaintext[3] ), 
    .A0(\plaintext[4] ), .CLK(sck_c), .Q0(\plaintext[5] ), .Q1(\plaintext[4] ), 
    .F0(\plaintext[4].sig_924.FeedThruLUT ), 
    .F1(\plaintext[3].sig_925.FeedThruLUT ));
  SLICE_1328 SLICE_1328( .DI1(\plaintext[1].sig_927.FeedThruLUT ), 
    .DI0(\plaintext[2].sig_926.FeedThruLUT ), .B1(\plaintext[1] ), 
    .C0(\plaintext[2] ), .CLK(sck_c), .Q0(\plaintext[3] ), .Q1(\plaintext[2] ), 
    .F0(\plaintext[2].sig_926.FeedThruLUT ), 
    .F1(\plaintext[1].sig_927.FeedThruLUT ));
  SLICE_1331 SLICE_1331( .DI0(\done_c.sig_929.FeedThruLUT ), .A0(done_c), 
    .CLK(sck_c), .Q0(\spi.wasdone ), .F0(\done_c.sig_929.FeedThruLUT ));
  core_aes_big_boi_SLICE_1332 \core.aes_big_boi.SLICE_1332 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n7_adj_1367 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.round[0] ), .C0(\core.aes_big_boi.round[1] ), 
    .B0(\core.aes_big_boi.round[2] ), .A0(\core.aes_big_boi.round[3] ), 
    .F0(\core.aes_big_boi.n7_adj_1367 ), .F1(\core.aes_big_boi.n50 ));
  core_aes_big_boi_SLICE_1333 \core.aes_big_boi.SLICE_1333 ( 
    .D1(\core.aes_big_boi.n2270 ), .B1(\core.aes_big_boi.state[0] ), 
    .A1(\core.aes_big_boi.state[2] ), .D0(\core.aes_big_boi.state[4] ), 
    .C0(\core.aes_big_boi.n50 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.nextstate_1__N_1210 ), 
    .F1(\core.aes_big_boi.w_0__0__N_845 ));
  core_aes_big_boi_SLICE_1334 \core.aes_big_boi.SLICE_1334 ( 
    .C1(\core.aes_big_boi.state[3] ), .B1(\core.aes_big_boi.ciphertext[85] ), 
    .A1(\core.aes_big_boi.n56 ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n9257 ), .B0(\core.aes_big_boi.tempSB[85] ), 
    .A0(\core.aes_big_boi.state[2] ), .F0(\core.aes_big_boi.n56 ), 
    .F1(\core.aes_big_boi.n38 ));
  core_aes_big_boi_SLICE_1335 \core.aes_big_boi.SLICE_1335 ( 
    .D0(\core.aes_big_boi.ciphertext[85] ), .C0(\core.aes_big_boi.n38 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.n4_adj_1279 ), 
    .F0(\core.aes_big_boi.ciphertext_85__N_599 ));
  core_aes_big_boi_SLICE_1336 \core.aes_big_boi.SLICE_1336 ( 
    .D1(\core.aes_big_boi.ciphertext[4] ), 
    .C1(\core.aes_big_boi.n56_adj_1280 ), .B1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.tempSB[4] ), .C0(\core.aes_big_boi.n8570 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n56_adj_1280 ), .F1(\core.aes_big_boi.n38_adj_1281 ));
  core_aes_big_boi_SLICE_1337 \core.aes_big_boi.SLICE_1337 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n4_adj_1279 ), 
    .B0(\core.aes_big_boi.n38_adj_1281 ), 
    .A0(\core.aes_big_boi.ciphertext[4] ), 
    .F0(\core.aes_big_boi.ciphertext_4__N_761 ));
  core_aes_big_boi_SLICE_1338 \core.aes_big_boi.SLICE_1338 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1283 ), 
    .B1(\core.aes_big_boi.ciphertext[114] ), 
    .D0(\core.aes_big_boi.tempSB[114] ), .C0(\core.aes_big_boi.n9449 ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.n56_adj_1283 ), .F1(\core.aes_big_boi.n38_adj_1284 ));
  core_aes_big_boi_SLICE_1339 \core.aes_big_boi.SLICE_1339 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1284 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[114] ), 
    .F0(\core.aes_big_boi.ciphertext_114__N_541 ));
  core_aes_big_boi_SLICE_1340 \core.aes_big_boi.SLICE_1340 ( 
    .D1(\core.aes_big_boi.ciphertext[5] ), 
    .C1(\core.aes_big_boi.n56_adj_1287 ), .B1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.n8576 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.tempSB[5] ), 
    .F0(\core.aes_big_boi.n56_adj_1287 ), .F1(\core.aes_big_boi.n38_adj_1288 ));
  core_aes_big_boi_SLICE_1341 \core.aes_big_boi.SLICE_1341 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n4_adj_1279 ), 
    .B0(\core.aes_big_boi.n38_adj_1288 ), 
    .A0(\core.aes_big_boi.ciphertext[5] ), 
    .F0(\core.aes_big_boi.ciphertext_5__N_759 ));
  core_aes_big_boi_SLICE_1342 \core.aes_big_boi.SLICE_1342 ( 
    .C1(\core.aes_big_boi.state[3] ), .B1(\core.aes_big_boi.ciphertext[86] ), 
    .A1(\core.aes_big_boi.n56_adj_1286 ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n9267 ), .B0(\core.aes_big_boi.tempSB[86] ), 
    .A0(\core.aes_big_boi.state[2] ), .F0(\core.aes_big_boi.n56_adj_1286 ), 
    .F1(\core.aes_big_boi.n38_adj_1290 ));
  core_aes_big_boi_SLICE_1343 \core.aes_big_boi.SLICE_1343 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1290 ), 
    .B0(\core.aes_big_boi.ciphertext[86] ), .A0(\core.aes_big_boi.n53 ), 
    .F0(\core.aes_big_boi.ciphertext_86__N_597 ));
  core_aes_big_boi_SLICE_1344 \core.aes_big_boi.SLICE_1344 ( 
    .C1(\core.aes_big_boi.n56_adj_1293 ), 
    .B1(\core.aes_big_boi.ciphertext[115] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.tempSB[115] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.n9455 ), 
    .F0(\core.aes_big_boi.n56_adj_1293 ), .F1(\core.aes_big_boi.n38_adj_1294 ));
  core_aes_big_boi_SLICE_1345 \core.aes_big_boi.SLICE_1345 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1294 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[115] ), 
    .F0(\core.aes_big_boi.ciphertext_115__N_539 ));
  core_aes_big_boi_SLICE_1346 \core.aes_big_boi.SLICE_1346 ( 
    .C1(\core.aes_big_boi.n56_adj_1298 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[116] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n9461 ), .B0(\core.aes_big_boi.tempSB[116] ), 
    .A0(\core.aes_big_boi.state[2] ), .F0(\core.aes_big_boi.n56_adj_1298 ), 
    .F1(\core.aes_big_boi.n38_adj_1299 ));
  core_aes_big_boi_SLICE_1347 \core.aes_big_boi.SLICE_1347 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1299 ), 
    .B0(\core.aes_big_boi.ciphertext[116] ), 
    .A0(\core.aes_big_boi.n4_adj_1279 ), 
    .F0(\core.aes_big_boi.ciphertext_116__N_537 ));
  core_aes_big_boi_SLICE_1348 \core.aes_big_boi.SLICE_1348 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1295 ), 
    .B1(\core.aes_big_boi.ciphertext[6] ), .D0(\core.aes_big_boi.tempSB[6] ), 
    .C0(\core.aes_big_boi.n8582 ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.state[2] ), .F0(\core.aes_big_boi.n56_adj_1295 ), 
    .F1(\core.aes_big_boi.n38_adj_1302 ));
  core_aes_big_boi_SLICE_1349 \core.aes_big_boi.SLICE_1349 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1302 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), .A0(\core.aes_big_boi.ciphertext[6] ), 
    .F0(\core.aes_big_boi.ciphertext_6__N_757 ));
  core_aes_big_boi_SLICE_1350 \core.aes_big_boi.SLICE_1350 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1301 ), 
    .B1(\core.aes_big_boi.ciphertext[117] ), 
    .D0(\core.aes_big_boi.tempSB[117] ), .C0(\core.aes_big_boi.n9467 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n56_adj_1301 ), .F1(\core.aes_big_boi.n38_adj_1303 ));
  core_aes_big_boi_SLICE_1351 \core.aes_big_boi.SLICE_1351 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n4_adj_1279 ), 
    .B0(\core.aes_big_boi.n38_adj_1303 ), 
    .A0(\core.aes_big_boi.ciphertext[117] ), 
    .F0(\core.aes_big_boi.ciphertext_117__N_535 ));
  core_aes_big_boi_SLICE_1352 \core.aes_big_boi.SLICE_1352 ( 
    .C1(\core.aes_big_boi.n56_adj_1305 ), 
    .B1(\core.aes_big_boi.ciphertext[118] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.n9473 ), 
    .B0(\core.aes_big_boi.tempSB[118] ), .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.n56_adj_1305 ), .F1(\core.aes_big_boi.n38_adj_1306 ));
  core_aes_big_boi_SLICE_1353 \core.aes_big_boi.SLICE_1353 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1306 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[118] ), 
    .F0(\core.aes_big_boi.ciphertext_118__N_533 ));
  core_aes_big_boi_SLICE_1354 \core.aes_big_boi.SLICE_1354 ( 
    .D1(\core.aes_big_boi.ciphertext[119] ), 
    .C1(\core.aes_big_boi.n56_adj_1309 ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.tempSB[119] ), .C0(\core.aes_big_boi.n9479 ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.n56_adj_1309 ), .F1(\core.aes_big_boi.n38_adj_1310 ));
  core_aes_big_boi_SLICE_1355 \core.aes_big_boi.SLICE_1355 ( 
    .D0(\core.aes_big_boi.n38_adj_1310 ), .C0(\core.aes_big_boi.n4_adj_1279 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[119] ), 
    .F0(\core.aes_big_boi.ciphertext_119__N_531 ));
  core_aes_big_boi_SLICE_1356 \core.aes_big_boi.SLICE_1356 ( 
    .D1(\core.aes_big_boi.ciphertext[87] ), 
    .C1(\core.aes_big_boi.n56_adj_1312 ), .B1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.tempSB[87] ), .C0(\core.aes_big_boi.n9275 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n56_adj_1312 ), .F1(\core.aes_big_boi.n38_adj_1313 ));
  core_aes_big_boi_SLICE_1357 \core.aes_big_boi.SLICE_1357 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1313 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[87] ), 
    .F0(\core.aes_big_boi.ciphertext_87__N_595 ));
  core_aes_big_boi_SLICE_1358 \core.aes_big_boi.SLICE_1358 ( 
    .D1(\core.aes_big_boi.ciphertext[7] ), 
    .C1(\core.aes_big_boi.n56_adj_1315 ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.n8588 ), 
    .B0(\core.aes_big_boi.tempSB[7] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n56_adj_1315 ), .F1(\core.aes_big_boi.n38_adj_1317 ));
  core_aes_big_boi_SLICE_1359 \core.aes_big_boi.SLICE_1359 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1317 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), .A0(\core.aes_big_boi.ciphertext[7] ), 
    .F0(\core.aes_big_boi.ciphertext_7__N_755 ));
  core_aes_big_boi_SLICE_1360 \core.aes_big_boi.SLICE_1360 ( 
    .C1(\core.aes_big_boi.n56_adj_1332 ), 
    .B1(\core.aes_big_boi.ciphertext[8] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.n8594 ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.tempSB[8] ), 
    .F0(\core.aes_big_boi.n56_adj_1332 ), .F1(\core.aes_big_boi.n38_adj_1333 ));
  core_aes_big_boi_SLICE_1361 \core.aes_big_boi.SLICE_1361 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1333 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), .A0(\core.aes_big_boi.ciphertext[8] ), 
    .F0(\core.aes_big_boi.ciphertext_8__N_753 ));
  core_aes_big_boi_SLICE_1362 \core.aes_big_boi.SLICE_1362 ( 
    .D1(\core.aes_big_boi.ciphertext[9] ), 
    .C1(\core.aes_big_boi.n56_adj_1336 ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.n8600 ), 
    .B0(\core.aes_big_boi.tempSB[9] ), .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.n56_adj_1336 ), .F1(\core.aes_big_boi.n38_adj_1337 ));
  core_aes_big_boi_SLICE_1363 \core.aes_big_boi.SLICE_1363 ( 
    .D0(\core.aes_big_boi.n38_adj_1337 ), .C0(\core.aes_big_boi.n4_adj_1279 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[9] ), 
    .F0(\core.aes_big_boi.ciphertext_9__N_751 ));
  core_aes_big_boi_SLICE_1364 \core.aes_big_boi.SLICE_1364 ( 
    .C1(\core.aes_big_boi.n56_adj_1341 ), 
    .B1(\core.aes_big_boi.ciphertext[10] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.tempSB[10] ), .C0(\core.aes_big_boi.n8606 ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.n56_adj_1341 ), .F1(\core.aes_big_boi.n38_adj_1342 ));
  core_aes_big_boi_SLICE_1365 \core.aes_big_boi.SLICE_1365 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1342 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[10] ), 
    .F0(\core.aes_big_boi.ciphertext_10__N_749 ));
  core_aes_big_boi_SLICE_1366 \core.aes_big_boi.SLICE_1366 ( 
    .D1(\core.aes_big_boi.ciphertext[11] ), 
    .C1(\core.aes_big_boi.n56_adj_1350 ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.tempSB[11] ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.n8612 ), 
    .F0(\core.aes_big_boi.n56_adj_1350 ), .F1(\core.aes_big_boi.n38_adj_1351 ));
  core_aes_big_boi_SLICE_1367 \core.aes_big_boi.SLICE_1367 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1351 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[11] ), 
    .F0(\core.aes_big_boi.ciphertext_11__N_747 ));
  core_aes_big_boi_SLICE_1368 \core.aes_big_boi.SLICE_1368 ( 
    .C1(\core.aes_big_boi.n56_adj_1355 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[12] ), .D0(\core.aes_big_boi.tempSB[12] ), 
    .C0(\core.aes_big_boi.n8618 ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.state[2] ), .F0(\core.aes_big_boi.n56_adj_1355 ), 
    .F1(\core.aes_big_boi.n38_adj_1356 ));
  core_aes_big_boi_SLICE_1369 \core.aes_big_boi.SLICE_1369 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1356 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[12] ), 
    .F0(\core.aes_big_boi.ciphertext_12__N_745 ));
  core_aes_big_boi_SLICE_1370 \core.aes_big_boi.SLICE_1370 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n21 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.n6149 ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.aes_big_boi.n11 ), 
    .B0(\core.aes_big_boi.n12 ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n21 ), .F1(\core.aes_big_boi.nextstate_0__N_1212 ));
  core_aes_big_boi_SLICE_1372 \core.aes_big_boi.SLICE_1372 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1375 ), 
    .B1(\core.aes_big_boi.n53 ), .A1(\core.aes_big_boi.ciphertext[13] ), 
    .D0(\core.aes_big_boi.ciphertext[13] ), 
    .C0(\core.aes_big_boi.n56_adj_1374 ), .B0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1375 ), 
    .F1(\core.aes_big_boi.ciphertext_13__N_743 ));
  core_aes_big_boi_SLICE_1374 \core.aes_big_boi.SLICE_1374 ( 
    .D1(\core.aes_big_boi.n53 ), .C1(\core.aes_big_boi.n38_adj_1384 ), 
    .B1(\core.aes_big_boi.ciphertext[14] ), 
    .A1(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n56_adj_1383 ), 
    .B0(\core.aes_big_boi.state[3] ), .A0(\core.aes_big_boi.ciphertext[14] ), 
    .F0(\core.aes_big_boi.n38_adj_1384 ), 
    .F1(\core.aes_big_boi.ciphertext_14__N_741 ));
  core_aes_big_boi_SLICE_1376 \core.aes_big_boi.SLICE_1376 ( 
    .D1(\core.aes_big_boi.n38_adj_1389 ), .C1(\core.aes_big_boi.n4_adj_1279 ), 
    .B1(\core.aes_big_boi.n53 ), .A1(\core.aes_big_boi.ciphertext[15] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n56_adj_1388 ), 
    .B0(\core.aes_big_boi.ciphertext[15] ), 
    .F0(\core.aes_big_boi.n38_adj_1389 ), 
    .F1(\core.aes_big_boi.ciphertext_15__N_739 ));
  core_aes_big_boi_SLICE_1378 \core.aes_big_boi.SLICE_1378 ( 
    .D1(\core.aes_big_boi.ciphertext[16] ), 
    .C1(\core.aes_big_boi.n56_adj_1393 ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.tempSB[16] ), .C0(\core.aes_big_boi.n8642 ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.n56_adj_1393 ), .F1(\core.aes_big_boi.n38_adj_1394 ));
  core_aes_big_boi_SLICE_1379 \core.aes_big_boi.SLICE_1379 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1394 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[16] ), 
    .F0(\core.aes_big_boi.ciphertext_16__N_737 ));
  core_aes_big_boi_SLICE_1380 \core.aes_big_boi.SLICE_1380 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1400 ), 
    .A1(\core.aes_big_boi.ciphertext[17] ), .D0(\core.aes_big_boi.tempSB[17] ), 
    .C0(\core.aes_big_boi.n8648 ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.state[2] ), .F0(\core.aes_big_boi.n56_adj_1400 ), 
    .F1(\core.aes_big_boi.n38_adj_1401 ));
  core_aes_big_boi_SLICE_1381 \core.aes_big_boi.SLICE_1381 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1401 ), 
    .B0(\core.aes_big_boi.ciphertext[17] ), 
    .A0(\core.aes_big_boi.n4_adj_1279 ), 
    .F0(\core.aes_big_boi.ciphertext_17__N_735 ));
  core_aes_big_boi_SLICE_1382 \core.aes_big_boi.SLICE_1382 ( 
    .D1(\core.aes_big_boi.ciphertext[18] ), 
    .C1(\core.aes_big_boi.n56_adj_1406 ), .B1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.n8654 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.tempSB[18] ), 
    .F0(\core.aes_big_boi.n56_adj_1406 ), .F1(\core.aes_big_boi.n38_adj_1407 ));
  core_aes_big_boi_SLICE_1383 \core.aes_big_boi.SLICE_1383 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1407 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[18] ), 
    .F0(\core.aes_big_boi.ciphertext_18__N_733 ));
  core_aes_big_boi_SLICE_1384 \core.aes_big_boi.SLICE_1384 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1413 ), 
    .A1(\core.aes_big_boi.ciphertext[19] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.n8660 ), .B0(\core.aes_big_boi.tempSB[19] ), 
    .A0(\core.aes_big_boi.state[0] ), .F0(\core.aes_big_boi.n56_adj_1413 ), 
    .F1(\core.aes_big_boi.n38_adj_1414 ));
  core_aes_big_boi_SLICE_1385 \core.aes_big_boi.SLICE_1385 ( 
    .D0(\core.aes_big_boi.ciphertext[19] ), 
    .C0(\core.aes_big_boi.n38_adj_1414 ), .B0(\core.aes_big_boi.n53 ), 
    .A0(\core.aes_big_boi.n4_adj_1279 ), 
    .F0(\core.aes_big_boi.ciphertext_19__N_731 ));
  core_aes_big_boi_SLICE_1386 \core.aes_big_boi.SLICE_1386 ( 
    .C1(\core.aes_big_boi.n56_adj_1415 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[96] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.n9341 ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.tempSB[96] ), .F0(\core.aes_big_boi.n56_adj_1415 ), 
    .F1(\core.aes_big_boi.n38_adj_1416 ));
  core_aes_big_boi_SLICE_1387 \core.aes_big_boi.SLICE_1387 ( 
    .D0(\core.aes_big_boi.ciphertext[96] ), 
    .C0(\core.aes_big_boi.n4_adj_1279 ), .B0(\core.aes_big_boi.n38_adj_1416 ), 
    .A0(\core.aes_big_boi.n53 ), .F0(\core.aes_big_boi.ciphertext_96__N_577 ));
  core_aes_big_boi_SLICE_1388 \core.aes_big_boi.SLICE_1388 ( 
    .D1(\core.aes_big_boi.ciphertext[20] ), 
    .C1(\core.aes_big_boi.n56_adj_1420 ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.n8666 ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.tempSB[20] ), 
    .F0(\core.aes_big_boi.n56_adj_1420 ), .F1(\core.aes_big_boi.n38_adj_1421 ));
  core_aes_big_boi_SLICE_1389 \core.aes_big_boi.SLICE_1389 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1421 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[20] ), 
    .F0(\core.aes_big_boi.ciphertext_20__N_729 ));
  core_aes_big_boi_SLICE_1390 \core.aes_big_boi.SLICE_1390 ( 
    .C1(\core.aes_big_boi.n56_adj_1423 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[97] ), .D0(\core.aes_big_boi.tempSB[97] ), 
    .C0(\core.aes_big_boi.n9347 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.state[0] ), .F0(\core.aes_big_boi.n56_adj_1423 ), 
    .F1(\core.aes_big_boi.n38_adj_1424 ));
  core_aes_big_boi_SLICE_1391 \core.aes_big_boi.SLICE_1391 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1424 ), 
    .B0(\core.aes_big_boi.ciphertext[97] ), .A0(\core.aes_big_boi.n53 ), 
    .F0(\core.aes_big_boi.ciphertext_97__N_575 ));
  core_aes_big_boi_SLICE_1392 \core.aes_big_boi.SLICE_1392 ( 
    .C1(\core.aes_big_boi.n56_adj_1427 ), 
    .B1(\core.aes_big_boi.ciphertext[21] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.n8672 ), 
    .B0(\core.aes_big_boi.tempSB[21] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n56_adj_1427 ), .F1(\core.aes_big_boi.n38_adj_1430 ));
  core_aes_big_boi_SLICE_1393 \core.aes_big_boi.SLICE_1393 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1430 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[21] ), 
    .F0(\core.aes_big_boi.ciphertext_21__N_727 ));
  core_aes_big_boi_SLICE_1394 \core.aes_big_boi.SLICE_1394 ( 
    .C1(\core.aes_big_boi.n56_adj_1431 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[98] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n9353 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.tempSB[98] ), .F0(\core.aes_big_boi.n56_adj_1431 ), 
    .F1(\core.aes_big_boi.n38_adj_1432 ));
  core_aes_big_boi_SLICE_1395 \core.aes_big_boi.SLICE_1395 ( 
    .D0(\core.aes_big_boi.ciphertext[98] ), 
    .C0(\core.aes_big_boi.n38_adj_1432 ), .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.n53 ), .F0(\core.aes_big_boi.ciphertext_98__N_573 ));
  core_aes_big_boi_SLICE_1396 \core.aes_big_boi.SLICE_1396 ( 
    .D1(\core.aes_big_boi.n53 ), .C1(\core.aes_big_boi.n38_adj_1435 ), 
    .B1(\core.aes_big_boi.ciphertext[0] ), .A1(\core.aes_big_boi.n4_adj_1279 ), 
    .C0(\core.aes_big_boi.n56_adj_1429 ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.ciphertext[0] ), 
    .F0(\core.aes_big_boi.n38_adj_1435 ), 
    .F1(\core.aes_big_boi.ciphertext_0__N_769 ));
  core_aes_big_boi_SLICE_1398 \core.aes_big_boi.SLICE_1398 ( 
    .C1(\core.aes_big_boi.n56_adj_1436 ), 
    .B1(\core.aes_big_boi.ciphertext[22] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.n8679 ), .C0(\core.aes_big_boi.state[2] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.tempSB[22] ), 
    .F0(\core.aes_big_boi.n56_adj_1436 ), .F1(\core.aes_big_boi.n38_adj_1437 ));
  core_aes_big_boi_SLICE_1399 \core.aes_big_boi.SLICE_1399 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1437 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[22] ), 
    .F0(\core.aes_big_boi.ciphertext_22__N_725 ));
  core_aes_big_boi_SLICE_1400 \core.aes_big_boi.SLICE_1400 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1439 ), 
    .A1(\core.aes_big_boi.ciphertext[23] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n8685 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.tempSB[23] ), .F0(\core.aes_big_boi.n56_adj_1439 ), 
    .F1(\core.aes_big_boi.n38_adj_1440 ));
  core_aes_big_boi_SLICE_1401 \core.aes_big_boi.SLICE_1401 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1440 ), 
    .B0(\core.aes_big_boi.ciphertext[23] ), 
    .A0(\core.aes_big_boi.n4_adj_1279 ), 
    .F0(\core.aes_big_boi.ciphertext_23__N_723 ));
  core_aes_big_boi_SLICE_1402 \core.aes_big_boi.SLICE_1402 ( 
    .D1(\core.aes_big_boi.ciphertext[99] ), 
    .C1(\core.aes_big_boi.n38_adj_1443 ), .B1(\core.aes_big_boi.n4_adj_1279 ), 
    .A1(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n56_adj_1442 ), 
    .B0(\core.aes_big_boi.state[3] ), .A0(\core.aes_big_boi.ciphertext[99] ), 
    .F0(\core.aes_big_boi.n38_adj_1443 ), 
    .F1(\core.aes_big_boi.ciphertext_99__N_571 ));
  core_aes_big_boi_SLICE_1404 \core.aes_big_boi.SLICE_1404 ( 
    .D1(\core.aes_big_boi.n53 ), .C1(\core.aes_big_boi.n38_adj_1450 ), 
    .B1(\core.aes_big_boi.ciphertext[100] ), 
    .A1(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n56_adj_1448 ), 
    .B0(\core.aes_big_boi.state[3] ), .A0(\core.aes_big_boi.ciphertext[100] ), 
    .F0(\core.aes_big_boi.n38_adj_1450 ), 
    .F1(\core.aes_big_boi.ciphertext_100__N_569 ));
  core_aes_big_boi_SLICE_1406 \core.aes_big_boi.SLICE_1406 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1454 ), 
    .A1(\core.aes_big_boi.ciphertext[101] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.tempSB[101] ), .B0(\core.aes_big_boi.n9371 ), 
    .A0(\core.aes_big_boi.state[2] ), .F0(\core.aes_big_boi.n56_adj_1454 ), 
    .F1(\core.aes_big_boi.n38_adj_1455 ));
  core_aes_big_boi_SLICE_1407 \core.aes_big_boi.SLICE_1407 ( 
    .D0(\core.aes_big_boi.ciphertext[101] ), 
    .C0(\core.aes_big_boi.n38_adj_1455 ), .B0(\core.aes_big_boi.n53 ), 
    .A0(\core.aes_big_boi.n4_adj_1279 ), 
    .F0(\core.aes_big_boi.ciphertext_101__N_567 ));
  core_aes_big_boi_SLICE_1408 \core.aes_big_boi.SLICE_1408 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1460 ), 
    .A1(\core.aes_big_boi.ciphertext[102] ), 
    .D0(\core.aes_big_boi.tempSB[102] ), .C0(\core.aes_big_boi.n9377 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n56_adj_1460 ), .F1(\core.aes_big_boi.n38_adj_1461 ));
  core_aes_big_boi_SLICE_1409 \core.aes_big_boi.SLICE_1409 ( 
    .D0(\core.aes_big_boi.ciphertext[102] ), 
    .C0(\core.aes_big_boi.n38_adj_1461 ), .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.n53 ), .F0(\core.aes_big_boi.ciphertext_102__N_565 ));
  core_aes_big_boi_SLICE_1410 \core.aes_big_boi.SLICE_1410 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1467 ), 
    .B1(\core.aes_big_boi.ciphertext[103] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.tempSB[103] ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.n9383 ), .F0(\core.aes_big_boi.n56_adj_1467 ), 
    .F1(\core.aes_big_boi.n38_adj_1468 ));
  core_aes_big_boi_SLICE_1411 \core.aes_big_boi.SLICE_1411 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1468 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[103] ), 
    .F0(\core.aes_big_boi.ciphertext_103__N_563 ));
  core_aes_big_boi_SLICE_1412 \core.aes_big_boi.SLICE_1412 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1473 ), 
    .A1(\core.aes_big_boi.ciphertext[104] ), 
    .D0(\core.aes_big_boi.tempSB[104] ), .C0(\core.aes_big_boi.n9389 ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.n56_adj_1473 ), .F1(\core.aes_big_boi.n38_adj_1474 ));
  core_aes_big_boi_SLICE_1413 \core.aes_big_boi.SLICE_1413 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1474 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[104] ), 
    .F0(\core.aes_big_boi.ciphertext_104__N_561 ));
  core_aes_big_boi_SLICE_1414 \core.aes_big_boi.SLICE_1414 ( 
    .D1(\core.aes_big_boi.n53 ), .C1(\core.aes_big_boi.n38_adj_1480 ), 
    .B1(\core.aes_big_boi.ciphertext[105] ), 
    .A1(\core.aes_big_boi.n4_adj_1279 ), 
    .D0(\core.aes_big_boi.ciphertext[105] ), 
    .C0(\core.aes_big_boi.n56_adj_1479 ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1480 ), 
    .F1(\core.aes_big_boi.ciphertext_105__N_559 ));
  core_aes_big_boi_SLICE_1416 \core.aes_big_boi.SLICE_1416 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1486 ), 
    .B1(\core.aes_big_boi.ciphertext[106] ), .A1(\core.aes_big_boi.n53 ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n56_adj_1485 ), 
    .A0(\core.aes_big_boi.ciphertext[106] ), 
    .F0(\core.aes_big_boi.n38_adj_1486 ), 
    .F1(\core.aes_big_boi.ciphertext_106__N_557 ));
  core_aes_big_boi_SLICE_1418 \core.aes_big_boi.SLICE_1418 ( 
    .D1(\core.aes_big_boi.n53 ), .C1(\core.aes_big_boi.n38_adj_1492 ), 
    .B1(\core.aes_big_boi.n4_adj_1279 ), 
    .A1(\core.aes_big_boi.ciphertext[107] ), 
    .D0(\core.aes_big_boi.ciphertext[107] ), 
    .C0(\core.aes_big_boi.n56_adj_1491 ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1492 ), 
    .F1(\core.aes_big_boi.ciphertext_107__N_555 ));
  core_aes_big_boi_SLICE_1420 \core.aes_big_boi.SLICE_1420 ( 
    .D1(\core.aes_big_boi.n53 ), .C1(\core.aes_big_boi.n38_adj_1498 ), 
    .B1(\core.aes_big_boi.n4_adj_1279 ), 
    .A1(\core.aes_big_boi.ciphertext[108] ), 
    .D0(\core.aes_big_boi.ciphertext[108] ), 
    .C0(\core.aes_big_boi.n56_adj_1497 ), .B0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1498 ), 
    .F1(\core.aes_big_boi.ciphertext_108__N_553 ));
  core_aes_big_boi_SLICE_1422 \core.aes_big_boi.SLICE_1422 ( 
    .C1(\core.aes_big_boi.n56_adj_1499 ), 
    .B1(\core.aes_big_boi.ciphertext[32] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.tempSB[32] ), .C0(\core.aes_big_boi.n8747 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n56_adj_1499 ), .F1(\core.aes_big_boi.n38_adj_1500 ));
  core_aes_big_boi_SLICE_1423 \core.aes_big_boi.SLICE_1423 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1500 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[32] ), 
    .F0(\core.aes_big_boi.ciphertext_32__N_705 ));
  core_aes_big_boi_SLICE_1424 \core.aes_big_boi.SLICE_1424 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1508 ), 
    .B1(\core.aes_big_boi.ciphertext[109] ), .A1(\core.aes_big_boi.n53 ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n56_adj_1507 ), 
    .A0(\core.aes_big_boi.ciphertext[109] ), 
    .F0(\core.aes_big_boi.n38_adj_1508 ), 
    .F1(\core.aes_big_boi.ciphertext_109__N_551 ));
  core_aes_big_boi_SLICE_1426 \core.aes_big_boi.SLICE_1426 ( 
    .D1(\core.aes_big_boi.ciphertext[33] ), 
    .C1(\core.aes_big_boi.n56_adj_1506 ), .B1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.tempSB[33] ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.n8753 ), 
    .F0(\core.aes_big_boi.n56_adj_1506 ), .F1(\core.aes_big_boi.n38_adj_1509 ));
  core_aes_big_boi_SLICE_1427 \core.aes_big_boi.SLICE_1427 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1509 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[33] ), 
    .F0(\core.aes_big_boi.ciphertext_33__N_703 ));
  core_aes_big_boi_SLICE_1428 \core.aes_big_boi.SLICE_1428 ( 
    .D1(\core.aes_big_boi.n53 ), .C1(\core.aes_big_boi.n4_adj_1279 ), 
    .B1(\core.aes_big_boi.n38_adj_1515 ), 
    .A1(\core.aes_big_boi.ciphertext[110] ), 
    .C0(\core.aes_big_boi.n56_adj_1514 ), 
    .B0(\core.aes_big_boi.ciphertext[110] ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1515 ), 
    .F1(\core.aes_big_boi.ciphertext_110__N_549 ));
  core_aes_big_boi_SLICE_1430 \core.aes_big_boi.SLICE_1430 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1513 ), 
    .B1(\core.aes_big_boi.ciphertext[34] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.n8761 ), .B0(\core.aes_big_boi.tempSB[34] ), 
    .A0(\core.aes_big_boi.state[0] ), .F0(\core.aes_big_boi.n56_adj_1513 ), 
    .F1(\core.aes_big_boi.n38_adj_1516 ));
  core_aes_big_boi_SLICE_1431 \core.aes_big_boi.SLICE_1431 ( 
    .C1(\core.aes_big_boi.ciphertext[42] ), 
    .B1(\core.aes_big_boi.ciphertext[34] ), 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1516 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[34] ), 
    .F0(\core.aes_big_boi.ciphertext_34__N_701 ), 
    .F1(\core.aes_big_boi.n8392 ));
  core_aes_big_boi_SLICE_1432 \core.aes_big_boi.SLICE_1432 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1522 ), 
    .B1(\core.aes_big_boi.n53 ), .A1(\core.aes_big_boi.ciphertext[111] ), 
    .D0(\core.aes_big_boi.ciphertext[111] ), 
    .C0(\core.aes_big_boi.n56_adj_1521 ), .B0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1522 ), 
    .F1(\core.aes_big_boi.ciphertext_111__N_547 ));
  core_aes_big_boi_SLICE_1434 \core.aes_big_boi.SLICE_1434 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1520 ), 
    .A1(\core.aes_big_boi.ciphertext[35] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.n8767 ), .B0(\core.aes_big_boi.tempSB[35] ), 
    .A0(\core.aes_big_boi.state[0] ), .F0(\core.aes_big_boi.n56_adj_1520 ), 
    .F1(\core.aes_big_boi.n38_adj_1523 ));
  core_aes_big_boi_SLICE_1435 \core.aes_big_boi.SLICE_1435 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1523 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[35] ), 
    .F0(\core.aes_big_boi.ciphertext_35__N_699 ));
  core_aes_big_boi_SLICE_1436 \core.aes_big_boi.SLICE_1436 ( 
    .C1(\core.aes_big_boi.n56_adj_1526 ), 
    .B1(\core.aes_big_boi.ciphertext[112] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.n9437 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.tempSB[112] ), 
    .F0(\core.aes_big_boi.n56_adj_1526 ), .F1(\core.aes_big_boi.n38_adj_1527 ));
  core_aes_big_boi_SLICE_1437 \core.aes_big_boi.SLICE_1437 ( 
    .D0(\core.aes_big_boi.n38_adj_1527 ), .C0(\core.aes_big_boi.n4_adj_1279 ), 
    .B0(\core.aes_big_boi.ciphertext[112] ), .A0(\core.aes_big_boi.n53 ), 
    .F0(\core.aes_big_boi.ciphertext_112__N_545 ));
  core_aes_big_boi_SLICE_1438 \core.aes_big_boi.SLICE_1438 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1531 ), 
    .B1(\core.aes_big_boi.n53 ), .A1(\core.aes_big_boi.ciphertext[36] ), 
    .D0(\core.aes_big_boi.ciphertext[36] ), 
    .C0(\core.aes_big_boi.n56_adj_1530 ), .B0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1531 ), 
    .F1(\core.aes_big_boi.ciphertext_36__N_697 ));
  core_aes_big_boi_SLICE_1440 \core.aes_big_boi.SLICE_1440 ( 
    .D1(\core.aes_big_boi.ciphertext[113] ), 
    .C1(\core.aes_big_boi.n38_adj_1539 ), .B1(\core.aes_big_boi.n53 ), 
    .A1(\core.aes_big_boi.n4_adj_1279 ), .D0(\core.aes_big_boi.state[3] ), 
    .C0(\core.aes_big_boi.n56_adj_1536 ), 
    .A0(\core.aes_big_boi.ciphertext[113] ), 
    .F0(\core.aes_big_boi.n38_adj_1539 ), 
    .F1(\core.aes_big_boi.ciphertext_113__N_543 ));
  core_aes_big_boi_SLICE_1442 \core.aes_big_boi.SLICE_1442 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1538 ), 
    .B1(\core.aes_big_boi.ciphertext[37] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n8779 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.tempSB[37] ), .F0(\core.aes_big_boi.n56_adj_1538 ), 
    .F1(\core.aes_big_boi.n38_adj_1540 ));
  core_aes_big_boi_SLICE_1443 \core.aes_big_boi.SLICE_1443 ( 
    .D0(\core.aes_big_boi.ciphertext[37] ), 
    .C0(\core.aes_big_boi.n38_adj_1540 ), .B0(\core.aes_big_boi.n53 ), 
    .A0(\core.aes_big_boi.n4_adj_1279 ), 
    .F0(\core.aes_big_boi.ciphertext_37__N_695 ));
  core_aes_big_boi_SLICE_1444 \core.aes_big_boi.SLICE_1444 ( 
    .C1(\core.aes_big_boi.n56_adj_1542 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[38] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n8785 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.tempSB[38] ), .F0(\core.aes_big_boi.n56_adj_1542 ), 
    .F1(\core.aes_big_boi.n38_adj_1543 ));
  core_aes_big_boi_SLICE_1445 \core.aes_big_boi.SLICE_1445 ( 
    .D0(\core.aes_big_boi.ciphertext[38] ), 
    .C0(\core.aes_big_boi.n38_adj_1543 ), .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.n53 ), .F0(\core.aes_big_boi.ciphertext_38__N_693 ));
  core_aes_big_boi_SLICE_1446 \core.aes_big_boi.SLICE_1446 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1546 ), 
    .B1(\core.aes_big_boi.ciphertext[39] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n8791 ), .B0(\core.aes_big_boi.tempSB[39] ), 
    .A0(\core.aes_big_boi.state[2] ), .F0(\core.aes_big_boi.n56_adj_1546 ), 
    .F1(\core.aes_big_boi.n38_adj_1547 ));
  core_aes_big_boi_SLICE_1447 \core.aes_big_boi.SLICE_1447 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1547 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[39] ), 
    .F0(\core.aes_big_boi.ciphertext_39__N_691 ));
  core_aes_big_boi_SLICE_1448 \core.aes_big_boi.SLICE_1448 ( 
    .D1(\core.aes_big_boi.ciphertext[40] ), 
    .C1(\core.aes_big_boi.n38_adj_1550 ), .B1(\core.aes_big_boi.n4_adj_1279 ), 
    .A1(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.aes_big_boi.n56_adj_1549 ), 
    .A0(\core.aes_big_boi.ciphertext[40] ), 
    .F0(\core.aes_big_boi.n38_adj_1550 ), 
    .F1(\core.aes_big_boi.ciphertext_40__N_689 ));
  core_aes_big_boi_SLICE_1450 \core.aes_big_boi.SLICE_1450 ( 
    .C1(\core.aes_big_boi.n56_adj_1553 ), 
    .B1(\core.aes_big_boi.ciphertext[41] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.n8803 ), 
    .B0(\core.aes_big_boi.tempSB[41] ), .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.n56_adj_1553 ), .F1(\core.aes_big_boi.n38_adj_1554 ));
  core_aes_big_boi_SLICE_1451 \core.aes_big_boi.SLICE_1451 ( 
    .D0(\core.aes_big_boi.ciphertext[41] ), 
    .C0(\core.aes_big_boi.n38_adj_1554 ), .B0(\core.aes_big_boi.n53 ), 
    .A0(\core.aes_big_boi.n4_adj_1279 ), 
    .F0(\core.aes_big_boi.ciphertext_41__N_687 ));
  core_aes_big_boi_SLICE_1452 \core.aes_big_boi.SLICE_1452 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n4586 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[0] ), .B0(\core.aes_big_boi.state[1] ), 
    .F0(\core.aes_big_boi.n4586 ), .F1(\core.aes_big_boi.n4588 ));
  core_aes_big_boi_SLICE_1453 \core.aes_big_boi.SLICE_1453 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n4588 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.n6_adj_1373 ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.state[4] ), 
    .F0(\core.aes_big_boi.n6_adj_1373 ), 
    .F1(\core.aes_big_boi.counter_0__N_1201 ));
  core_aes_big_boi_SLICE_1454 \core.aes_big_boi.SLICE_1454 ( 
    .D1(\core.aes_big_boi.ciphertext[42] ), 
    .C1(\core.aes_big_boi.n4_adj_1279 ), .B1(\core.aes_big_boi.n38_adj_1557 ), 
    .A1(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.aes_big_boi.n56_adj_1556 ), 
    .A0(\core.aes_big_boi.ciphertext[42] ), 
    .F0(\core.aes_big_boi.n38_adj_1557 ), 
    .F1(\core.aes_big_boi.ciphertext_42__N_685 ));
  core_aes_big_boi_SLICE_1456 \core.aes_big_boi.SLICE_1456 ( 
    .D1(\core.aes_big_boi.ciphertext[43] ), 
    .C1(\core.aes_big_boi.n56_adj_1559 ), .B1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.tempSB[43] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.n8815 ), 
    .F0(\core.aes_big_boi.n56_adj_1559 ), .F1(\core.aes_big_boi.n38_adj_1560 ));
  core_aes_big_boi_SLICE_1457 \core.aes_big_boi.SLICE_1457 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1560 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[43] ), 
    .F0(\core.aes_big_boi.ciphertext_43__N_683 ));
  core_aes_big_boi_SLICE_1458 \core.aes_big_boi.SLICE_1458 ( 
    .D1(\core.aes_big_boi.n20 ), .C1(\core.aes_big_boi.n6_adj_1562 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.state[1] ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n6_adj_1562 ), .F1(\core.aes_big_boi.n19 ));
  core_aes_big_boi_SLICE_1460 \core.aes_big_boi.SLICE_1460 ( 
    .D1(\core.aes_big_boi.n6_adj_1564 ), .C1(\core.aes_big_boi.n7_adj_1565 ), 
    .B1(\core.aes_big_boi.n9_adj_1566 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[4] ), .C0(\core.aes_big_boi.n19 ), 
    .A0(\core.aes_big_boi.state[0] ), .F0(\core.aes_big_boi.n7_adj_1565 ), 
    .F1(\core.aes_big_boi.fsm_done_N_1218 ));
  core_aes_big_boi_SLICE_1462 \core.aes_big_boi.SLICE_1462 ( 
    .D1(\core.aes_big_boi.n53 ), .C1(\core.aes_big_boi.ciphertext[44] ), 
    .B1(\core.aes_big_boi.n38_adj_1568 ), .A1(\core.aes_big_boi.n4_adj_1279 ), 
    .D0(\core.aes_big_boi.ciphertext[44] ), 
    .C0(\core.aes_big_boi.n56_adj_1567 ), .B0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1568 ), 
    .F1(\core.aes_big_boi.ciphertext_44__N_681 ));
  core_aes_big_boi_SLICE_1464 \core.aes_big_boi.SLICE_1464 ( 
    .D1(\core.aes_big_boi.n19 ), .C1(\core.aes_big_boi.n9_adj_1566 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n5 ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.state[1] ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n9_adj_1566 ), 
    .F1(\core.aes_big_boi.fsm_done_N_1217 ));
  core_aes_big_boi_SLICE_1465 \core.aes_big_boi.SLICE_1465 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n1199 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.fsm_done_N_1216 ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n1199 ), 
    .F1(\core.aes_big_boi.n5 ));
  core_aes_big_boi_SLICE_1466 \core.aes_big_boi.SLICE_1466 ( 
    .D1(\core.aes_big_boi.n38_adj_1571 ), 
    .C1(\core.aes_big_boi.ciphertext[45] ), 
    .B1(\core.aes_big_boi.n4_adj_1279 ), .A1(\core.aes_big_boi.n53 ), 
    .D0(\core.aes_big_boi.ciphertext[45] ), 
    .C0(\core.aes_big_boi.n56_adj_1570 ), .B0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1571 ), 
    .F1(\core.aes_big_boi.ciphertext_45__N_679 ));
  core_aes_big_boi_SLICE_1468 \core.aes_big_boi.SLICE_1468 ( 
    .D1(\core.aes_big_boi.ciphertext[46] ), .C1(\core.aes_big_boi.n53 ), 
    .B1(\core.aes_big_boi.n38_adj_1574 ), .A1(\core.aes_big_boi.n4_adj_1279 ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n56_adj_1573 ), 
    .B0(\core.aes_big_boi.ciphertext[46] ), 
    .F0(\core.aes_big_boi.n38_adj_1574 ), 
    .F1(\core.aes_big_boi.ciphertext_46__N_677 ));
  core_aes_big_boi_SLICE_1470 \core.aes_big_boi.SLICE_1470 ( 
    .C1(\core.aes_big_boi.n56_adj_1576 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[47] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.tempSB[47] ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.n8839 ), .F0(\core.aes_big_boi.n56_adj_1576 ), 
    .F1(\core.aes_big_boi.n38_adj_1577 ));
  core_aes_big_boi_SLICE_1471 \core.aes_big_boi.SLICE_1471 ( 
    .D0(\core.aes_big_boi.ciphertext[47] ), 
    .C0(\core.aes_big_boi.n38_adj_1577 ), .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.n53 ), .F0(\core.aes_big_boi.ciphertext_47__N_675 ));
  core_aes_big_boi_SLICE_1472 \core.aes_big_boi.SLICE_1472 ( 
    .D1(\core.aes_big_boi.ciphertext[48] ), 
    .C1(\core.aes_big_boi.n56_adj_1579 ), .B1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.n8845 ), 
    .B0(\core.aes_big_boi.tempSB[48] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n56_adj_1579 ), .F1(\core.aes_big_boi.n38_adj_1580 ));
  core_aes_big_boi_SLICE_1473 \core.aes_big_boi.SLICE_1473 ( 
    .D0(\core.aes_big_boi.n38_adj_1580 ), .C0(\core.aes_big_boi.n4_adj_1279 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[48] ), 
    .F0(\core.aes_big_boi.ciphertext_48__N_673 ));
  core_aes_big_boi_SLICE_1474 \core.aes_big_boi.SLICE_1474 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1583 ), 
    .A1(\core.aes_big_boi.ciphertext[49] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n8851 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.tempSB[49] ), .F0(\core.aes_big_boi.n56_adj_1583 ), 
    .F1(\core.aes_big_boi.n38_adj_1584 ));
  core_aes_big_boi_SLICE_1475 \core.aes_big_boi.SLICE_1475 ( 
    .D0(\core.aes_big_boi.ciphertext[49] ), 
    .C0(\core.aes_big_boi.n38_adj_1584 ), .B0(\core.aes_big_boi.n53 ), 
    .A0(\core.aes_big_boi.n4_adj_1279 ), 
    .F0(\core.aes_big_boi.ciphertext_49__N_671 ));
  core_aes_big_boi_SLICE_1476 \core.aes_big_boi.SLICE_1476 ( 
    .D1(\core.aes_big_boi.ciphertext[50] ), 
    .C1(\core.aes_big_boi.n56_adj_1586 ), .B1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.n8857 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.tempSB[50] ), 
    .F0(\core.aes_big_boi.n56_adj_1586 ), .F1(\core.aes_big_boi.n38_adj_1587 ));
  core_aes_big_boi_SLICE_1477 \core.aes_big_boi.SLICE_1477 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1587 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[50] ), 
    .F0(\core.aes_big_boi.ciphertext_50__N_669 ));
  core_aes_big_boi_SLICE_1478 \core.aes_big_boi.SLICE_1478 ( 
    .D1(\core.aes_big_boi.ciphertext[51] ), 
    .C1(\core.aes_big_boi.n56_adj_1590 ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.n8863 ), 
    .B0(\core.aes_big_boi.tempSB[51] ), .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.n56_adj_1590 ), .F1(\core.aes_big_boi.n38_adj_1591 ));
  core_aes_big_boi_SLICE_1479 \core.aes_big_boi.SLICE_1479 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1591 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[51] ), 
    .F0(\core.aes_big_boi.ciphertext_51__N_667 ));
  core_aes_big_boi_SLICE_1480 \core.aes_big_boi.SLICE_1480 ( 
    .C1(\core.aes_big_boi.n56_adj_1594 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[52] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n8869 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.tempSB[52] ), .F0(\core.aes_big_boi.n56_adj_1594 ), 
    .F1(\core.aes_big_boi.n38_adj_1595 ));
  core_aes_big_boi_SLICE_1481 \core.aes_big_boi.SLICE_1481 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1595 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[52] ), 
    .F0(\core.aes_big_boi.ciphertext_52__N_665 ));
  core_aes_big_boi_SLICE_1482 \core.aes_big_boi.SLICE_1482 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1597 ), 
    .A1(\core.aes_big_boi.ciphertext[53] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n8875 ), .B0(\core.aes_big_boi.tempSB[53] ), 
    .A0(\core.aes_big_boi.state[2] ), .F0(\core.aes_big_boi.n56_adj_1597 ), 
    .F1(\core.aes_big_boi.n38_adj_1598 ));
  core_aes_big_boi_SLICE_1483 \core.aes_big_boi.SLICE_1483 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1598 ), 
    .B0(\core.aes_big_boi.ciphertext[53] ), 
    .A0(\core.aes_big_boi.n4_adj_1279 ), 
    .F0(\core.aes_big_boi.ciphertext_53__N_663 ));
  core_aes_big_boi_SLICE_1484 \core.aes_big_boi.SLICE_1484 ( 
    .D1(\core.aes_big_boi.ciphertext[54] ), 
    .C1(\core.aes_big_boi.n38_adj_1601 ), .B1(\core.aes_big_boi.n4_adj_1279 ), 
    .A1(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n56_adj_1600 ), 
    .B0(\core.aes_big_boi.state[3] ), .A0(\core.aes_big_boi.ciphertext[54] ), 
    .F0(\core.aes_big_boi.n38_adj_1601 ), 
    .F1(\core.aes_big_boi.ciphertext_54__N_661 ));
  core_aes_big_boi_SLICE_1486 \core.aes_big_boi.SLICE_1486 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1603 ), 
    .B1(\core.aes_big_boi.ciphertext[55] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.n8887 ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.tempSB[55] ), .F0(\core.aes_big_boi.n56_adj_1603 ), 
    .F1(\core.aes_big_boi.n38_adj_1604 ));
  core_aes_big_boi_SLICE_1487 \core.aes_big_boi.SLICE_1487 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1604 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[55] ), 
    .F0(\core.aes_big_boi.ciphertext_55__N_659 ));
  core_aes_big_boi_SLICE_1488 \core.aes_big_boi.SLICE_1488 ( 
    .C1(\core.aes_big_boi.n56_adj_1632 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[64] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.n8949 ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.tempSB[64] ), .F0(\core.aes_big_boi.n56_adj_1632 ), 
    .F1(\core.aes_big_boi.n38_adj_1633 ));
  core_aes_big_boi_SLICE_1489 \core.aes_big_boi.SLICE_1489 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1633 ), 
    .B0(\core.aes_big_boi.ciphertext[64] ), 
    .A0(\core.aes_big_boi.n4_adj_1279 ), 
    .F0(\core.aes_big_boi.ciphertext_64__N_641 ));
  core_aes_big_boi_SLICE_1490 \core.aes_big_boi.SLICE_1490 ( 
    .D1(\core.aes_big_boi.ciphertext[65] ), 
    .C1(\core.aes_big_boi.n56_adj_1636 ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.n8961 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.tempSB[65] ), 
    .F0(\core.aes_big_boi.n56_adj_1636 ), .F1(\core.aes_big_boi.n38_adj_1637 ));
  core_aes_big_boi_SLICE_1491 \core.aes_big_boi.SLICE_1491 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1637 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[65] ), 
    .F0(\core.aes_big_boi.ciphertext_65__N_639 ));
  core_aes_big_boi_SLICE_1492 \core.aes_big_boi.SLICE_1492 ( 
    .C1(\core.aes_big_boi.n56_adj_1639 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[66] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n8981 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.tempSB[66] ), .F0(\core.aes_big_boi.n56_adj_1639 ), 
    .F1(\core.aes_big_boi.n38_adj_1640 ));
  core_aes_big_boi_SLICE_1493 \core.aes_big_boi.SLICE_1493 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1640 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[66] ), 
    .F0(\core.aes_big_boi.ciphertext_66__N_637 ));
  core_aes_big_boi_SLICE_1494 \core.aes_big_boi.SLICE_1494 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1644 ), 
    .B1(\core.aes_big_boi.n53 ), .A1(\core.aes_big_boi.ciphertext[67] ), 
    .C0(\core.aes_big_boi.n56_adj_1643 ), 
    .B0(\core.aes_big_boi.ciphertext[67] ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1644 ), 
    .F1(\core.aes_big_boi.ciphertext_67__N_635 ));
  core_aes_big_boi_SLICE_1496 \core.aes_big_boi.SLICE_1496 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1649 ), 
    .B1(\core.aes_big_boi.n53 ), .A1(\core.aes_big_boi.ciphertext[68] ), 
    .D0(\core.aes_big_boi.ciphertext[68] ), 
    .C0(\core.aes_big_boi.n56_adj_1648 ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1649 ), 
    .F1(\core.aes_big_boi.ciphertext_68__N_633 ));
  core_aes_big_boi_SLICE_1498 \core.aes_big_boi.SLICE_1498 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1651 ), 
    .B1(\core.aes_big_boi.ciphertext[69] ), .D0(\core.aes_big_boi.tempSB[69] ), 
    .C0(\core.aes_big_boi.n9035 ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.state[2] ), .F0(\core.aes_big_boi.n56_adj_1651 ), 
    .F1(\core.aes_big_boi.n38_adj_1652 ));
  core_aes_big_boi_SLICE_1499 \core.aes_big_boi.SLICE_1499 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1652 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[69] ), 
    .F0(\core.aes_big_boi.ciphertext_69__N_631 ));
  core_aes_big_boi_SLICE_1500 \core.aes_big_boi.SLICE_1500 ( 
    .C1(\core.aes_big_boi.n56_adj_1654 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[70] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.n9053 ), .B0(\core.aes_big_boi.tempSB[70] ), 
    .A0(\core.aes_big_boi.state[0] ), .F0(\core.aes_big_boi.n56_adj_1654 ), 
    .F1(\core.aes_big_boi.n38_adj_1655 ));
  core_aes_big_boi_SLICE_1501 \core.aes_big_boi.SLICE_1501 ( 
    .D0(\core.aes_big_boi.ciphertext[70] ), 
    .C0(\core.aes_big_boi.n38_adj_1655 ), .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.n53 ), .F0(\core.aes_big_boi.ciphertext_70__N_629 ));
  core_aes_big_boi_SLICE_1502 \core.aes_big_boi.SLICE_1502 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1657 ), 
    .A1(\core.aes_big_boi.ciphertext[71] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.n9069 ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.tempSB[71] ), .F0(\core.aes_big_boi.n56_adj_1657 ), 
    .F1(\core.aes_big_boi.n38_adj_1658 ));
  core_aes_big_boi_SLICE_1503 \core.aes_big_boi.SLICE_1503 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1658 ), 
    .B0(\core.aes_big_boi.ciphertext[71] ), .A0(\core.aes_big_boi.n53 ), 
    .F0(\core.aes_big_boi.ciphertext_71__N_627 ));
  core_aes_big_boi_SLICE_1504 \core.aes_big_boi.SLICE_1504 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1661 ), 
    .B1(\core.aes_big_boi.ciphertext[72] ), .A1(\core.aes_big_boi.n53 ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n56_adj_1660 ), 
    .A0(\core.aes_big_boi.ciphertext[72] ), 
    .F0(\core.aes_big_boi.n38_adj_1661 ), 
    .F1(\core.aes_big_boi.ciphertext_72__N_625 ));
  core_aes_big_boi_SLICE_1506 \core.aes_big_boi.SLICE_1506 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1664 ), 
    .B1(\core.aes_big_boi.n53 ), .A1(\core.aes_big_boi.ciphertext[73] ), 
    .C0(\core.aes_big_boi.n56_adj_1663 ), 
    .B0(\core.aes_big_boi.ciphertext[73] ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1664 ), 
    .F1(\core.aes_big_boi.ciphertext_73__N_623 ));
  core_aes_big_boi_SLICE_1508 \core.aes_big_boi.SLICE_1508 ( 
    .D1(\core.aes_big_boi.n53 ), .C1(\core.aes_big_boi.n38_adj_1667 ), 
    .B1(\core.aes_big_boi.ciphertext[74] ), 
    .A1(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n56_adj_1666 ), 
    .B0(\core.aes_big_boi.state[3] ), .A0(\core.aes_big_boi.ciphertext[74] ), 
    .F0(\core.aes_big_boi.n38_adj_1667 ), 
    .F1(\core.aes_big_boi.ciphertext_74__N_621 ));
  core_aes_big_boi_SLICE_1510 \core.aes_big_boi.SLICE_1510 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1670 ), 
    .B1(\core.aes_big_boi.n53 ), .A1(\core.aes_big_boi.ciphertext[75] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n56_adj_1669 ), 
    .B0(\core.aes_big_boi.ciphertext[75] ), 
    .F0(\core.aes_big_boi.n38_adj_1670 ), 
    .F1(\core.aes_big_boi.ciphertext_75__N_619 ));
  core_aes_big_boi_SLICE_1512 \core.aes_big_boi.SLICE_1512 ( 
    .D1(\core.aes_big_boi.ciphertext[76] ), 
    .C1(\core.aes_big_boi.n38_adj_1673 ), .B1(\core.aes_big_boi.n4_adj_1279 ), 
    .A1(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n56_adj_1672 ), 
    .B0(\core.aes_big_boi.state[3] ), .A0(\core.aes_big_boi.ciphertext[76] ), 
    .F0(\core.aes_big_boi.n38_adj_1673 ), 
    .F1(\core.aes_big_boi.ciphertext_76__N_617 ));
  core_aes_big_boi_SLICE_1514 \core.aes_big_boi.SLICE_1514 ( 
    .D1(\core.aes_big_boi.n53 ), .C1(\core.aes_big_boi.n38_adj_1676 ), 
    .B1(\core.aes_big_boi.ciphertext[77] ), 
    .A1(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n56_adj_1675 ), 
    .B0(\core.aes_big_boi.state[3] ), .A0(\core.aes_big_boi.ciphertext[77] ), 
    .F0(\core.aes_big_boi.n38_adj_1676 ), 
    .F1(\core.aes_big_boi.ciphertext_77__N_615 ));
  core_aes_big_boi_SLICE_1516 \core.aes_big_boi.SLICE_1516 ( 
    .D1(\core.aes_big_boi.n38_adj_1680 ), .C1(\core.aes_big_boi.n4_adj_1279 ), 
    .B1(\core.aes_big_boi.n53 ), .A1(\core.aes_big_boi.ciphertext[78] ), 
    .C0(\core.aes_big_boi.n56_adj_1679 ), 
    .B0(\core.aes_big_boi.ciphertext[78] ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1680 ), 
    .F1(\core.aes_big_boi.ciphertext_78__N_613 ));
  core_aes_big_boi_SLICE_1518 \core.aes_big_boi.SLICE_1518 ( 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.n3068 ), 
    .B1(\core.aes_big_boi.n2270 ), .A1(\core.aes_big_boi.n4586 ), 
    .D0(\core.aes_big_boi.n3066 ), .C0(\core.aes_big_boi.n2270 ), 
    .B0(\core.aes_big_boi.n3068 ), .A0(\core.aes_big_boi.state[1] ), 
    .F0(\core.aes_big_boi.w_3__0__N_1037 ), 
    .F1(\core.aes_big_boi.w_2__0__N_973 ));
  core_aes_big_boi_SLICE_1519 \core.aes_big_boi.SLICE_1519 ( 
    .D1(\core.aes_big_boi.n6833 ), .C1(\core.aes_big_boi.n8488 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.state[3] ), 
    .C0(\core.aes_big_boi.state[0] ), .B0(\core.aes_big_boi.state[4] ), 
    .A0(\core.aes_big_boi.state[2] ), .F0(\core.aes_big_boi.n8488 ), 
    .F1(\core.aes_big_boi.n2270 ));
  core_aes_big_boi_SLICE_1520 \core.aes_big_boi.SLICE_1520 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1685 ), 
    .B1(\core.aes_big_boi.ciphertext[79] ), .A1(\core.aes_big_boi.n53 ), 
    .C0(\core.aes_big_boi.n56_adj_1684 ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.ciphertext[79] ), 
    .F0(\core.aes_big_boi.n38_adj_1685 ), 
    .F1(\core.aes_big_boi.ciphertext_79__N_611 ));
  core_aes_big_boi_SLICE_1522 \core.aes_big_boi.SLICE_1522 ( 
    .C1(\core.aes_big_boi.n56_adj_1689 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[80] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.n9217 ), .B0(\core.aes_big_boi.tempSB[80] ), 
    .A0(\core.aes_big_boi.state[0] ), .F0(\core.aes_big_boi.n56_adj_1689 ), 
    .F1(\core.aes_big_boi.n38_adj_1690 ));
  core_aes_big_boi_SLICE_1523 \core.aes_big_boi.SLICE_1523 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1690 ), 
    .B0(\core.aes_big_boi.ciphertext[80] ), .A0(\core.aes_big_boi.n53 ), 
    .F0(\core.aes_big_boi.ciphertext_80__N_609 ));
  core_aes_big_boi_SLICE_1524 \core.aes_big_boi.SLICE_1524 ( 
    .D1(\core.aes_big_boi.oldw[0][30] ), .C1(\core.aes_big_boi.n3971 ), 
    .B1(\core.aes_big_boi.w[3][30] ), .A1(\core.aes_big_boi.round[0] ), 
    .D0(\core.aes_big_boi.round[0] ), .C0(\core.aes_big_boi.round[1] ), 
    .B0(\core.aes_big_boi.round[2] ), .A0(\core.aes_big_boi.round[3] ), 
    .F0(\core.aes_big_boi.n3971 ), .F1(\core.aes_big_boi.n9061 ));
  core_aes_big_boi_SLICE_1526 \core.aes_big_boi.SLICE_1526 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1693 ), 
    .B1(\core.aes_big_boi.ciphertext[81] ), .D0(\core.aes_big_boi.tempSB[81] ), 
    .C0(\core.aes_big_boi.n9225 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.state[0] ), .F0(\core.aes_big_boi.n56_adj_1693 ), 
    .F1(\core.aes_big_boi.n38_adj_1694 ));
  core_aes_big_boi_SLICE_1527 \core.aes_big_boi.SLICE_1527 ( 
    .D0(\core.aes_big_boi.ciphertext[81] ), 
    .C0(\core.aes_big_boi.n38_adj_1694 ), .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.n53 ), .F0(\core.aes_big_boi.ciphertext_81__N_607 ));
  core_aes_big_boi_SLICE_1528 \core.aes_big_boi.SLICE_1528 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1696 ), 
    .B1(\core.aes_big_boi.ciphertext[82] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n9231 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.tempSB[82] ), .F0(\core.aes_big_boi.n56_adj_1696 ), 
    .F1(\core.aes_big_boi.n38_adj_1697 ));
  core_aes_big_boi_SLICE_1529 \core.aes_big_boi.SLICE_1529 ( 
    .D0(\core.aes_big_boi.n4_adj_1279 ), .C0(\core.aes_big_boi.n38_adj_1697 ), 
    .B0(\core.aes_big_boi.n53 ), .A0(\core.aes_big_boi.ciphertext[82] ), 
    .F0(\core.aes_big_boi.ciphertext_82__N_605 ));
  core_aes_big_boi_SLICE_1530 \core.aes_big_boi.SLICE_1530 ( 
    .D1(\core.aes_big_boi.ciphertext[1] ), 
    .C1(\core.aes_big_boi.n56_adj_1699 ), .B1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.n8479 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.tempSB[1] ), 
    .F0(\core.aes_big_boi.n56_adj_1699 ), .F1(\core.aes_big_boi.n38_adj_1700 ));
  core_aes_big_boi_SLICE_1531 \core.aes_big_boi.SLICE_1531 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1700 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), .A0(\core.aes_big_boi.ciphertext[1] ), 
    .F0(\core.aes_big_boi.ciphertext_1__N_767 ));
  core_aes_big_boi_SLICE_1532 \core.aes_big_boi.SLICE_1532 ( 
    .D1(\core.aes_big_boi.n4_adj_1279 ), .C1(\core.aes_big_boi.n38_adj_1704 ), 
    .B1(\core.aes_big_boi.ciphertext[2] ), .A1(\core.aes_big_boi.n53 ), 
    .C0(\core.aes_big_boi.n56_adj_1703 ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.ciphertext[2] ), 
    .F0(\core.aes_big_boi.n38_adj_1704 ), 
    .F1(\core.aes_big_boi.ciphertext_2__N_765 ));
  core_aes_big_boi_SLICE_1534 \core.aes_big_boi.SLICE_1534 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.n56_adj_1706 ), 
    .B1(\core.aes_big_boi.ciphertext[83] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.tempSB[83] ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.n9237 ), .F0(\core.aes_big_boi.n56_adj_1706 ), 
    .F1(\core.aes_big_boi.n38_adj_1707 ));
  core_aes_big_boi_SLICE_1535 \core.aes_big_boi.SLICE_1535 ( 
    .D0(\core.aes_big_boi.n53 ), .C0(\core.aes_big_boi.n38_adj_1707 ), 
    .B0(\core.aes_big_boi.n4_adj_1279 ), 
    .A0(\core.aes_big_boi.ciphertext[83] ), 
    .F0(\core.aes_big_boi.ciphertext_83__N_603 ));
  core_aes_big_boi_SLICE_1536 \core.aes_big_boi.SLICE_1536 ( 
    .C1(\core.aes_big_boi.n56_adj_1711 ), 
    .B1(\core.aes_big_boi.ciphertext[84] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.n9243 ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.tempSB[84] ), 
    .F0(\core.aes_big_boi.n56_adj_1711 ), .F1(\core.aes_big_boi.n38_adj_1712 ));
  core_aes_big_boi_SLICE_1537 \core.aes_big_boi.SLICE_1537 ( 
    .D1(\core.aes_big_boi.ciphertext[84] ), .C1(\core.aes_big_boi.n53 ), 
    .B1(\core.aes_big_boi.n38_adj_1712 ), .A1(\core.aes_big_boi.n4_adj_1279 ), 
    .B0(\core.aes_big_boi.state[1] ), .A0(\core.aes_big_boi.state[4] ), 
    .F0(\core.aes_big_boi.n4_adj_1279 ), 
    .F1(\core.aes_big_boi.ciphertext_84__N_601 ));
  core_aes_big_boi_SLICE_1538 \core.aes_big_boi.SLICE_1538 ( 
    .D1(\core.aes_big_boi.n38_adj_1716 ), .C1(\core.aes_big_boi.n4_adj_1279 ), 
    .B1(\core.aes_big_boi.n53 ), .A1(\core.aes_big_boi.ciphertext[3] ), 
    .C0(\core.aes_big_boi.n56_adj_1715 ), 
    .B0(\core.aes_big_boi.ciphertext[3] ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n38_adj_1716 ), 
    .F1(\core.aes_big_boi.ciphertext_3__N_763 ));
  core_aes_big_boi_SLICE_1540 \core.aes_big_boi.SLICE_1540 ( 
    .D1(\core.aes_big_boi.ciphertext[93] ), .C1(\core.aes_big_boi.n8346 ), 
    .B1(\core.aes_big_boi.ciphertext[84] ), 
    .A1(\core.aes_big_boi.ciphertext[76] ), 
    .C0(\core.aes_big_boi.ciphertext[77] ), 
    .B0(\core.aes_big_boi.ciphertext[69] ), .F0(\core.aes_big_boi.n8346 ), 
    .F1(\core.aes_big_boi.n9257 ));
  core_aes_big_boi_SLICE_1542 \core.aes_big_boi.SLICE_1542 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9445 ), 
    .B1(\core.aes_big_boi.ciphertext[81] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[113] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9445 ), 
    .F1(\core.aes_big_boi.n41 ));
  core_aes_big_boi_SLICE_1544 \core.aes_big_boi.SLICE_1544 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8562 ), 
    .B1(\core.aes_big_boi.ciphertext[35] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.curPlaintext[3] ), .C0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8562 ), 
    .F1(\core.aes_big_boi.n41_adj_1278 ));
  core_aes_big_boi_SLICE_1546 \core.aes_big_boi.SLICE_1546 ( 
    .D1(\core.aes_big_boi.t0[5] ), .C1(\core.aes_big_boi.n6 ), 
    .B1(\core.aes_big_boi.ciphertext[3] ), .A1(\core.aes_big_boi.t3[0] ), 
    .B0(\core.aes_big_boi.ciphertext[31] ), 
    .A0(\core.aes_big_boi.ciphertext[7] ), .F0(\core.aes_big_boi.t3[0] ), 
    .F1(\core.aes_big_boi.n8570 ));
  core_aes_big_boi_mc_mc3_SLICE_1547 \core.aes_big_boi.mc.mc3.SLICE_1547 ( 
    .D1(\core.aes_big_boi.t0[5] ), .C1(\core.aes_big_boi.n4673 ), 
    .B1(\core.aes_big_boi.ciphertext[4] ), 
    .A1(\core.aes_big_boi.t2_adj_1720[0] ), 
    .C0(\core.aes_big_boi.ciphertext[20] ), 
    .A0(\core.aes_big_boi.ciphertext[28] ), .F0(\core.aes_big_boi.t0[5] ), 
    .F1(\core.aes_big_boi.n8618 ));
  core_aes_big_boi_SLICE_1548 \core.aes_big_boi.SLICE_1548 ( 
    .D1(\core.aes_big_boi.n2270 ), .C1(\core.aes_big_boi.n3068 ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6043 ), 
    .C0(\core.aes_big_boi.state[2] ), .B0(\core.aes_big_boi.state[4] ), 
    .A0(\core.aes_big_boi.state[0] ), .F0(\core.aes_big_boi.n3068 ), 
    .F1(\core.aes_big_boi.w_1__0__N_909 ));
  core_aes_big_boi_SLICE_1550 \core.aes_big_boi.SLICE_1550 ( 
    .D1(\core.aes_big_boi.ciphertext[53] ), .C1(\core.aes_big_boi.n9259 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.state[4] ), 
    .C0(\core.curPlaintext[85] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9259 ), 
    .F1(\core.aes_big_boi.n41_adj_1282 ));
  core_aes_big_boi_SLICE_1552 \core.aes_big_boi.SLICE_1552 ( 
    .D1(\core.aes_big_boi.ciphertext[122] ), .C1(\core.aes_big_boi.n4633 ), 
    .B1(\core.aes_big_boi.ciphertext[113] ), 
    .A1(\core.aes_big_boi.ciphertext[105] ), 
    .D0(\core.aes_big_boi.ciphertext[98] ), 
    .B0(\core.aes_big_boi.ciphertext[106] ), .F0(\core.aes_big_boi.n4633 ), 
    .F1(\core.aes_big_boi.n9449 ));
  core_aes_big_boi_SLICE_1554 \core.aes_big_boi.SLICE_1554 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n8740 ), 
    .B1(\core.aes_big_boi.tempSB[31] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.ciphertext[7] ), 
    .C0(\core.aes_big_boi.ciphertext[23] ), .B0(\core.aes_big_boi.t0[7] ), 
    .A0(\core.aes_big_boi.ciphertext[15] ), .F0(\core.aes_big_boi.n8740 ), 
    .F1(\core.aes_big_boi.n42_adj_1493 ));
  core_aes_big_boi_mc_mc3_SLICE_1555 \core.aes_big_boi.mc.mc3.SLICE_1555 ( 
    .D1(\core.aes_big_boi.ciphertext[14] ), .C1(\core.aes_big_boi.t0[7] ), 
    .B1(\core.aes_big_boi.ciphertext[5] ), 
    .A1(\core.aes_big_boi.ciphertext[29] ), 
    .D0(\core.aes_big_boi.ciphertext[30] ), 
    .B0(\core.aes_big_boi.ciphertext[22] ), .F0(\core.aes_big_boi.t0[7] ), 
    .F1(\core.aes_big_boi.n8582 ));
  core_aes_big_boi_SLICE_1556 \core.aes_big_boi.SLICE_1556 ( 
    .D1(\core.aes_big_boi.n8572 ), .C1(\core.aes_big_boi.n4 ), 
    .B1(\core.aes_big_boi.ciphertext[36] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.curPlaintext[4] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8572 ), 
    .F1(\core.aes_big_boi.n41_adj_1285 ));
  core_aes_big_boi_mc_mc1_SLICE_1559 \core.aes_big_boi.mc.mc1.SLICE_1559 ( 
    .D1(\core.aes_big_boi.ciphertext[77] ), 
    .C1(\core.aes_big_boi.mc.mc1.n4640 ), 
    .B1(\core.aes_big_boi.ciphertext[94] ), 
    .A1(\core.aes_big_boi.ciphertext[85] ), 
    .C0(\core.aes_big_boi.ciphertext[78] ), 
    .A0(\core.aes_big_boi.ciphertext[70] ), 
    .F0(\core.aes_big_boi.mc.mc1.n4640 ), .F1(\core.aes_big_boi.n9267 ));
  core_aes_big_boi_SLICE_1560 \core.aes_big_boi.SLICE_1560 ( 
    .D1(\core.aes_big_boi.ciphertext[13] ), 
    .C1(\core.aes_big_boi.ciphertext[28] ), 
    .B1(\core.aes_big_boi.ciphertext[4] ), .A1(\core.aes_big_boi.t0[6] ), 
    .C0(\core.aes_big_boi.ciphertext[29] ), 
    .B0(\core.aes_big_boi.ciphertext[21] ), .F0(\core.aes_big_boi.t0[6] ), 
    .F1(\core.aes_big_boi.n8576 ));
  core_aes_big_boi_SLICE_1562 \core.aes_big_boi.SLICE_1562 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n8578 ), 
    .B1(\core.aes_big_boi.ciphertext[37] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[3] ), .B0(\core.curPlaintext[5] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8578 ), 
    .F1(\core.aes_big_boi.n41_adj_1289 ));
  core_aes_big_boi_SLICE_1566 \core.aes_big_boi.SLICE_1566 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9451 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[82] ), 
    .C0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[114] ), .F0(\core.aes_big_boi.n9451 ), 
    .F1(\core.aes_big_boi.n41_adj_1291 ));
  core_aes_big_boi_SLICE_1568 \core.aes_big_boi.SLICE_1568 ( 
    .D1(\core.aes_big_boi.ciphertext[114] ), .C1(\core.aes_big_boi.n8349 ), 
    .B1(\core.aes_big_boi.n6_adj_1292 ), 
    .A1(\core.aes_big_boi.ciphertext[123] ), 
    .B0(\core.aes_big_boi.ciphertext[107] ), 
    .A0(\core.aes_big_boi.ciphertext[99] ), .F0(\core.aes_big_boi.n8349 ), 
    .F1(\core.aes_big_boi.n9455 ));
  core_aes_big_boi_mc_mc0_SLICE_1569 \core.aes_big_boi.mc.mc0.SLICE_1569 ( 
    .D1(\core.aes_big_boi.ciphertext[119] ), 
    .C1(\core.aes_big_boi.ciphertext[111] ), 
    .B1(\core.aes_big_boi.ciphertext[124] ), 
    .D0(\core.aes_big_boi.ciphertext[111] ), 
    .C0(\core.aes_big_boi.ciphertext[119] ), 
    .B0(\core.aes_big_boi.ciphertext[106] ), 
    .F0(\core.aes_big_boi.n6_adj_1292 ), .F1(\core.aes_big_boi.n6_adj_1297 ));
  core_aes_big_boi_SLICE_1570 \core.aes_big_boi.SLICE_1570 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9457 ), 
    .B1(\core.aes_big_boi.ciphertext[83] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.curPlaintext[115] ), .F0(\core.aes_big_boi.n9457 ), 
    .F1(\core.aes_big_boi.n41_adj_1296 ));
  core_aes_big_boi_SLICE_1572 \core.aes_big_boi.SLICE_1572 ( 
    .D1(\core.aes_big_boi.ciphertext[115] ), .C1(\core.aes_big_boi.n8358 ), 
    .B1(\core.aes_big_boi.n6_adj_1297 ), 
    .A1(\core.aes_big_boi.ciphertext[108] ), 
    .D0(\core.aes_big_boi.ciphertext[100] ), 
    .B0(\core.aes_big_boi.ciphertext[107] ), .F0(\core.aes_big_boi.n8358 ), 
    .F1(\core.aes_big_boi.n9461 ));
  core_aes_big_boi_SLICE_1574 \core.aes_big_boi.SLICE_1574 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9463 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[84] ), 
    .D0(\core.curPlaintext[116] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9463 ), 
    .F1(\core.aes_big_boi.n41_adj_1300 ));
  core_aes_big_boi_SLICE_1577 \core.aes_big_boi.SLICE_1577 ( 
    .D1(\core.aes_big_boi.ciphertext[116] ), .C1(\core.aes_big_boi.n8306 ), 
    .B1(\core.aes_big_boi.ciphertext[125] ), 
    .A1(\core.aes_big_boi.ciphertext[108] ), 
    .C0(\core.aes_big_boi.ciphertext[109] ), 
    .A0(\core.aes_big_boi.ciphertext[101] ), .F0(\core.aes_big_boi.n8306 ), 
    .F1(\core.aes_big_boi.n9467 ));
  core_aes_big_boi_SLICE_1578 \core.aes_big_boi.SLICE_1578 ( 
    .D1(\core.aes_big_boi.ciphertext[85] ), .C1(\core.aes_big_boi.n9469 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.curPlaintext[117] ), .C0(\core.aes_big_boi.state[1] ), 
    .B0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9469 ), 
    .F1(\core.aes_big_boi.n41_adj_1304 ));
  core_aes_big_boi_SLICE_1580 \core.aes_big_boi.SLICE_1580 ( 
    .D1(\core.aes_big_boi.ciphertext[109] ), .C1(\core.aes_big_boi.n8361 ), 
    .B1(\core.aes_big_boi.ciphertext[126] ), 
    .A1(\core.aes_big_boi.ciphertext[117] ), 
    .B0(\core.aes_big_boi.ciphertext[102] ), 
    .A0(\core.aes_big_boi.ciphertext[110] ), .F0(\core.aes_big_boi.n8361 ), 
    .F1(\core.aes_big_boi.n9473 ));
  core_aes_big_boi_SLICE_1582 \core.aes_big_boi.SLICE_1582 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9475 ), 
    .B1(\core.aes_big_boi.ciphertext[86] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[3] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[118] ), .F0(\core.aes_big_boi.n9475 ), 
    .F1(\core.aes_big_boi.n41_adj_1307 ));
  core_aes_big_boi_SLICE_1584 \core.aes_big_boi.SLICE_1584 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9269 ), 
    .B1(\core.aes_big_boi.ciphertext[54] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.curPlaintext[86] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9269 ), 
    .F1(\core.aes_big_boi.n41_adj_1308 ));
  core_aes_big_boi_SLICE_1586 \core.aes_big_boi.SLICE_1586 ( 
    .D1(\core.aes_big_boi.ciphertext[118] ), .C1(\core.aes_big_boi.n8299 ), 
    .B1(\core.aes_big_boi.ciphertext[127] ), 
    .A1(\core.aes_big_boi.ciphertext[110] ), 
    .D0(\core.aes_big_boi.ciphertext[111] ), 
    .A0(\core.aes_big_boi.ciphertext[103] ), .F0(\core.aes_big_boi.n8299 ), 
    .F1(\core.aes_big_boi.n9479 ));
  core_aes_big_boi_SLICE_1588 \core.aes_big_boi.SLICE_1588 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9481 ), 
    .B1(\core.aes_big_boi.ciphertext[87] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.curPlaintext[119] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9481 ), 
    .F1(\core.aes_big_boi.n41_adj_1311 ));
  core_aes_big_boi_SLICE_1590 \core.aes_big_boi.SLICE_1590 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9409 ), 
    .B1(\core.aes_big_boi.ciphertext[43] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.curPlaintext[107] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9409 ), 
    .F1(\core.aes_big_boi.n41_adj_1494 ));
  core_aes_big_boi_SLICE_1592 \core.aes_big_boi.SLICE_1592 ( 
    .D1(\core.aes_big_boi.ciphertext[42] ), .C1(\core.aes_big_boi.n9403 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.curPlaintext[106] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9403 ), 
    .F1(\core.aes_big_boi.n41_adj_1488 ));
  core_aes_big_boi_SLICE_1594 \core.aes_big_boi.SLICE_1594 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n9485 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.tempSB[120] ), 
    .D0(\core.aes_big_boi.t0_adj_1717[0] ), 
    .C0(\core.aes_big_boi.ciphertext[104] ), 
    .B0(\core.aes_big_boi.ciphertext[112] ), 
    .A0(\core.aes_big_boi.ciphertext[96] ), .F0(\core.aes_big_boi.n9485 ), 
    .F1(\core.aes_big_boi.n42 ));
  core_aes_big_boi_SLICE_1596 \core.aes_big_boi.SLICE_1596 ( 
    .D1(\core.curPlaintext[120] ), .C1(\core.aes_big_boi.n4553 ), 
    .B1(\core.aes_big_boi.ciphertext[120] ), .A1(\core.aes_big_boi.n44 ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.state[1] ), 
    .F0(\core.aes_big_boi.n4553 ), .F1(\core.aes_big_boi.n9487 ));
  core_aes_big_boi_SLICE_1598 \core.aes_big_boi.SLICE_1598 ( 
    .D0(\core.aes_big_boi.ciphertext[120] ), .C0(\core.aes_big_boi.n42 ), 
    .B0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n30 ));
  core_aes_big_boi_SLICE_1599 \core.aes_big_boi.SLICE_1599 ( 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.n65 ), 
    .B1(\core.aes_big_boi.w[0][24] ), .A1(\core.aes_big_boi.ciphertext[120] ), 
    .D0(\core.aes_big_boi.state[4] ), .C0(\core.aes_big_boi.n9487 ), 
    .B0(\core.aes_big_boi.state[1] ), .A0(\core.aes_big_boi.n30 ), 
    .F0(\core.aes_big_boi.n65 ), .F1(\core.aes_big_boi.ciphertext_120__N_529 ));
  core_aes_big_boi_SLICE_1600 \core.aes_big_boi.SLICE_1600 ( 
    .D1(\core.aes_big_boi.ciphertext[78] ), .C1(\core.aes_big_boi.t2[0] ), 
    .B1(\core.aes_big_boi.ciphertext[86] ), 
    .A1(\core.aes_big_boi.ciphertext[95] ), 
    .C0(\core.aes_big_boi.ciphertext[79] ), 
    .B0(\core.aes_big_boi.ciphertext[71] ), .F0(\core.aes_big_boi.t2[0] ), 
    .F1(\core.aes_big_boi.n9275 ));
  core_aes_big_boi_SLICE_1603 \core.aes_big_boi.SLICE_1603 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n8271 ), 
    .B1(\core.aes_big_boi.n4588 ), .A1(\core.aes_big_boi.state[1] ), 
    .C0(\core.aes_big_boi.state[2] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[4] ), .F0(\core.aes_big_boi.n8271 ), 
    .F1(\core.aes_big_boi.n6045 ));
  core_aes_big_boi_SLICE_1604 \core.aes_big_boi.SLICE_1604 ( 
    .D1(\core.aes_big_boi.ciphertext[38] ), .C1(\core.aes_big_boi.n8584 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[6] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8584 ), 
    .F1(\core.aes_big_boi.n41_adj_1314 ));
  core_aes_big_boi_SLICE_1606 \core.aes_big_boi.SLICE_1606 ( 
    .D1(\core.aes_big_boi.ciphertext[6] ), .C1(\core.aes_big_boi.t0[0] ), 
    .B1(\core.aes_big_boi.ciphertext[15] ), 
    .A1(\core.aes_big_boi.ciphertext[30] ), 
    .C0(\core.aes_big_boi.ciphertext[31] ), 
    .B0(\core.aes_big_boi.ciphertext[23] ), .F0(\core.aes_big_boi.t0[0] ), 
    .F1(\core.aes_big_boi.n8588 ));
  core_aes_big_boi_SLICE_1608 \core.aes_big_boi.SLICE_1608 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n9492 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.tempSB[121] ), 
    .D0(\core.aes_big_boi.n2[0] ), .C0(\core.aes_big_boi.n4695 ), 
    .B0(\core.aes_big_boi.ciphertext[113] ), 
    .A0(\core.aes_big_boi.t0_adj_1717[0] ), .F0(\core.aes_big_boi.n9492 ), 
    .F1(\core.aes_big_boi.n42_adj_1318 ));
  core_aes_big_boi_mc_mc0_SLICE_1609 \core.aes_big_boi.mc.mc0.SLICE_1609 ( 
    .D1(\core.aes_big_boi.ciphertext[102] ), 
    .C1(\core.aes_big_boi.t0_adj_1717[0] ), 
    .B1(\core.aes_big_boi.ciphertext[111] ), 
    .A1(\core.aes_big_boi.ciphertext[126] ), 
    .C0(\core.aes_big_boi.ciphertext[119] ), 
    .B0(\core.aes_big_boi.ciphertext[127] ), 
    .F0(\core.aes_big_boi.t0_adj_1717[0] ), .F1(\core.aes_big_boi.n9383 ));
  core_aes_big_boi_SLICE_1611 \core.aes_big_boi.SLICE_1611 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1318 ), 
    .A0(\core.aes_big_boi.ciphertext[121] ), 
    .F0(\core.aes_big_boi.n30_adj_1320 ));
  core_aes_big_boi_SLICE_1612 \core.aes_big_boi.SLICE_1612 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9277 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[55] ), 
    .D0(\core.curPlaintext[87] ), .C0(\core.aes_big_boi.state[1] ), 
    .B0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9277 ), 
    .F1(\core.aes_big_boi.n41_adj_1319 ));
  core_aes_big_boi_SLICE_1614 \core.aes_big_boi.SLICE_1614 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n9494 ), 
    .B1(\core.aes_big_boi.n30_adj_1320 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.n4553 ), .C0(\core.aes_big_boi.n44 ), 
    .B0(\core.aes_big_boi.ciphertext[121] ), .A0(\core.curPlaintext[121] ), 
    .F0(\core.aes_big_boi.n9494 ), .F1(\core.aes_big_boi.n65_adj_1321 ));
  core_aes_big_boi_SLICE_1615 \core.aes_big_boi.SLICE_1615 ( 
    .DI1(\core.aes_big_boi.fsm_done_N_1216$n0 ), 
    .C1(\core.aes_big_boi.state[3] ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.state[3] ), .B0(\core.aes_big_boi.state[1] ), 
    .CE(\core.aes_big_boi.fsm_done_N_1217 ), 
    .LSR(\core.aes_big_boi.fsm_done_N_1218 ), .CLK(clk_c), 
    .Q1(\core.fsm_done ), .F0(\core.aes_big_boi.n44 ), 
    .F1(\core.aes_big_boi.fsm_done_N_1216$n0 ));
  core_aes_big_boi_SLICE_1617 \core.aes_big_boi.SLICE_1617 ( 
    .D0(\core.aes_big_boi.n6045 ), .C0(\core.aes_big_boi.n65_adj_1321 ), 
    .B0(\core.aes_big_boi.w[0][25] ), .A0(\core.aes_big_boi.ciphertext[121] ), 
    .F0(\core.aes_big_boi.ciphertext_121__N_527 ));
  core_aes_big_boi_SLICE_1618 \core.aes_big_boi.SLICE_1618 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.tempSB[88] ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.n9281 ), 
    .D0(\core.aes_big_boi.ciphertext[80] ), 
    .C0(\core.aes_big_boi.t0_adj_1718[0] ), 
    .B0(\core.aes_big_boi.ciphertext[64] ), 
    .A0(\core.aes_big_boi.ciphertext[72] ), .F0(\core.aes_big_boi.n9281 ), 
    .F1(\core.aes_big_boi.n42_adj_1324 ));
  core_aes_big_boi_mc_mc1_SLICE_1619 \core.aes_big_boi.mc.mc1.SLICE_1619 ( 
    .D1(\core.aes_big_boi.ciphertext[94] ), 
    .C1(\core.aes_big_boi.t0_adj_1718[0] ), 
    .B1(\core.aes_big_boi.ciphertext[70] ), 
    .A1(\core.aes_big_boi.ciphertext[79] ), 
    .C0(\core.aes_big_boi.ciphertext[95] ), 
    .B0(\core.aes_big_boi.ciphertext[87] ), 
    .F0(\core.aes_big_boi.t0_adj_1718[0] ), .F1(\core.aes_big_boi.n9069 ));
  core_aes_big_boi_SLICE_1620 \core.aes_big_boi.SLICE_1620 ( 
    .D1(\core.aes_big_boi.ciphertext[39] ), .C1(\core.aes_big_boi.n8590 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.state[1] ), 
    .B0(\core.curPlaintext[7] ), .F0(\core.aes_big_boi.n8590 ), 
    .F1(\core.aes_big_boi.n41_adj_1323 ));
  core_aes_big_boi_SLICE_1623 \core.aes_big_boi.SLICE_1623 ( 
    .D0(\core.aes_big_boi.ciphertext[88] ), 
    .C0(\core.aes_big_boi.n42_adj_1324 ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n30_adj_1325 ));
  core_aes_big_boi_SLICE_1624 \core.aes_big_boi.SLICE_1624 ( 
    .D1(\core.aes_big_boi.n30_adj_1325 ), .C1(\core.aes_big_boi.n9283 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.n44 ), .C0(\core.curPlaintext[88] ), 
    .B0(\core.aes_big_boi.n4553 ), .A0(\core.aes_big_boi.ciphertext[88] ), 
    .F0(\core.aes_big_boi.n9283 ), .F1(\core.aes_big_boi.n65_adj_1326 ));
  core_aes_big_boi_SLICE_1626 \core.aes_big_boi.SLICE_1626 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n9401 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[106] ), 
    .D0(\core.aes_big_boi.n2[2] ), .C0(\core.aes_big_boi.ciphertext[98] ), 
    .B0(\core.aes_big_boi.ciphertext[105] ), 
    .A0(\core.aes_big_boi.ciphertext[97] ), .F0(\core.aes_big_boi.n9401 ), 
    .F1(\core.aes_big_boi.n56_adj_1485 ));
  core_aes_big_boi_mc_mc0_SLICE_1627 \core.aes_big_boi.mc.mc0.SLICE_1627 ( 
    .D1(\core.aes_big_boi.ciphertext[97] ), .C1(\core.aes_big_boi.n2[2] ), 
    .B1(\core.aes_big_boi.ciphertext[121] ), 
    .A1(\core.aes_big_boi.ciphertext[106] ), 
    .C0(\core.aes_big_boi.ciphertext[122] ), 
    .B0(\core.aes_big_boi.ciphertext[114] ), .F0(\core.aes_big_boi.n2[2] ), 
    .F1(\core.aes_big_boi.n9353 ));
  core_aes_big_boi_SLICE_1628 \core.aes_big_boi.SLICE_1628 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9397 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[41] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[105] ), .F0(\core.aes_big_boi.n9397 ), 
    .F1(\core.aes_big_boi.n41_adj_1484 ));
  core_aes_big_boi_SLICE_1630 \core.aes_big_boi.SLICE_1630 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9391 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[40] ), 
    .C0(\core.aes_big_boi.state[1] ), .B0(\core.curPlaintext[104] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9391 ), 
    .F1(\core.aes_big_boi.n41_adj_1478 ));
  core_aes_big_boi_SLICE_1632 \core.aes_big_boi.SLICE_1632 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n9499 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[122] ), 
    .D0(\core.aes_big_boi.ciphertext[121] ), 
    .C0(\core.aes_big_boi.ciphertext[113] ), 
    .B0(\core.aes_big_boi.ciphertext[114] ), .A0(\core.aes_big_boi.n4633 ), 
    .F0(\core.aes_big_boi.n9499 ), .F1(\core.aes_big_boi.n42_adj_1327 ));
  core_aes_big_boi_SLICE_1634 \core.aes_big_boi.SLICE_1634 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n30_adj_1330 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n9501 ), 
    .D0(\core.curPlaintext[122] ), .C0(\core.aes_big_boi.ciphertext[122] ), 
    .B0(\core.aes_big_boi.n44 ), .A0(\core.aes_big_boi.n4553 ), 
    .F0(\core.aes_big_boi.n9501 ), .F1(\core.aes_big_boi.n65_adj_1331 ));
  core_aes_big_boi_SLICE_1637 \core.aes_big_boi.SLICE_1637 ( 
    .D1(\core.aes_big_boi.ciphertext[15] ), 
    .C1(\core.aes_big_boi.n2_adj_1719[0] ), 
    .B1(\core.aes_big_boi.ciphertext[0] ), 
    .A1(\core.aes_big_boi.ciphertext[7] ), 
    .D0(\core.aes_big_boi.ciphertext[16] ), 
    .C0(\core.aes_big_boi.ciphertext[24] ), 
    .F0(\core.aes_big_boi.n2_adj_1719[0] ), .F1(\core.aes_big_boi.n8594 ));
  core_aes_big_boi_SLICE_1638 \core.aes_big_boi.SLICE_1638 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.tempSB[123] ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.n9506 ), 
    .D0(\core.aes_big_boi.n2[2] ), .C0(\core.aes_big_boi.ciphertext[115] ), 
    .B0(\core.aes_big_boi.n8349 ), .A0(\core.aes_big_boi.t0_adj_1717[0] ), 
    .F0(\core.aes_big_boi.n9506 ), .F1(\core.aes_big_boi.n42_adj_1334 ));
  core_aes_big_boi_SLICE_1641 \core.aes_big_boi.SLICE_1641 ( 
    .C0(\core.aes_big_boi.n42_adj_1334 ), 
    .B0(\core.aes_big_boi.ciphertext[123] ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n30_adj_1338 ));
  core_aes_big_boi_SLICE_1642 \core.aes_big_boi.SLICE_1642 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8596 ), 
    .B1(\core.aes_big_boi.ciphertext[72] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[8] ), .F0(\core.aes_big_boi.n8596 ), 
    .F1(\core.aes_big_boi.n41_adj_1335 ));
  core_aes_big_boi_SLICE_1644 \core.aes_big_boi.SLICE_1644 ( 
    .D1(\core.aes_big_boi.n8302 ), .C1(\core.aes_big_boi.t0[2] ), 
    .B1(\core.aes_big_boi.t2_adj_1720[0] ), 
    .A1(\core.aes_big_boi.ciphertext[1] ), 
    .D0(\core.aes_big_boi.ciphertext[25] ), 
    .B0(\core.aes_big_boi.ciphertext[17] ), .F0(\core.aes_big_boi.t0[2] ), 
    .F1(\core.aes_big_boi.n8600 ));
  core_aes_big_boi_SLICE_1646 \core.aes_big_boi.SLICE_1646 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n9508 ), 
    .B1(\core.aes_big_boi.n30_adj_1338 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.ciphertext[123] ), .C0(\core.curPlaintext[123] ), 
    .B0(\core.aes_big_boi.n4553 ), .A0(\core.aes_big_boi.n44 ), 
    .F0(\core.aes_big_boi.n9508 ), .F1(\core.aes_big_boi.n65_adj_1339 ));
  core_aes_big_boi_SLICE_1648 \core.aes_big_boi.SLICE_1648 ( 
    .D1(\core.aes_big_boi.ciphertext[73] ), .C1(\core.aes_big_boi.n8602 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.curPlaintext[9] ), 
    .B0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n8602 ), 
    .F1(\core.aes_big_boi.n41_adj_1340 ));
  core_aes_big_boi_SLICE_1651 \core.aes_big_boi.SLICE_1651 ( 
    .D1(\core.aes_big_boi.ciphertext[1] ), 
    .C1(\core.aes_big_boi.n2_adj_1719[2] ), 
    .B1(\core.aes_big_boi.ciphertext[2] ), 
    .A1(\core.aes_big_boi.ciphertext[9] ), 
    .C0(\core.aes_big_boi.ciphertext[18] ), 
    .A0(\core.aes_big_boi.ciphertext[26] ), 
    .F0(\core.aes_big_boi.n2_adj_1719[2] ), .F1(\core.aes_big_boi.n8606 ));
  core_aes_big_boi_SLICE_1652 \core.aes_big_boi.SLICE_1652 ( 
    .D1(\core.aes_big_boi.ciphertext[74] ), .C1(\core.aes_big_boi.n8608 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.curPlaintext[10] ), .C0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8608 ), 
    .F1(\core.aes_big_boi.n41_adj_1343 ));
  core_aes_big_boi_SLICE_1654 \core.aes_big_boi.SLICE_1654 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n9513 ), 
    .B1(\core.aes_big_boi.tempSB[124] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.t0_adj_1717[0] ), 
    .C0(\core.aes_big_boi.ciphertext[100] ), .B0(\core.aes_big_boi.n8395 ), 
    .A0(\core.aes_big_boi.n2[3] ), .F0(\core.aes_big_boi.n9513 ), 
    .F1(\core.aes_big_boi.n42_adj_1346 ));
  core_aes_big_boi_mc_mc0_SLICE_1655 \core.aes_big_boi.mc.mc0.SLICE_1655 ( 
    .DI1(\core.aes_big_boi.ciphertext_123__N_522 ), 
    .D1(\core.aes_big_boi.n39 ), .A1(\core.aes_big_boi.ciphertext[123] ), 
    .C0(\core.aes_big_boi.ciphertext[115] ), 
    .B0(\core.aes_big_boi.ciphertext[123] ), 
    .LSR(\core.aes_big_boi.ciphertext_123__N_523 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[123] ), .F0(\core.aes_big_boi.n2[3] ), 
    .F1(\core.aes_big_boi.ciphertext_123__N_522 ));
  core_aes_big_boi_SLICE_1656 \core.aes_big_boi.SLICE_1656 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n9290 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[89] ), 
    .D0(\core.aes_big_boi.t0_adj_1718[0] ), .C0(\core.aes_big_boi.n8375 ), 
    .B0(\core.aes_big_boi.n2_adj_1721[0] ), 
    .A0(\core.aes_big_boi.ciphertext[81] ), .F0(\core.aes_big_boi.n9290 ), 
    .F1(\core.aes_big_boi.n42_adj_1345 ));
  core_aes_big_boi_mc_mc1_SLICE_1657 \core.aes_big_boi.mc.mc1.SLICE_1657 ( 
    .D1(\core.aes_big_boi.n2_adj_1721[0] ), 
    .C1(\core.aes_big_boi.ciphertext[72] ), 
    .B1(\core.aes_big_boi.ciphertext[95] ), 
    .A1(\core.aes_big_boi.ciphertext[71] ), 
    .B0(\core.aes_big_boi.ciphertext[88] ), 
    .A0(\core.aes_big_boi.ciphertext[80] ), 
    .F0(\core.aes_big_boi.n2_adj_1721[0] ), .F1(\core.aes_big_boi.n8949 ));
  core_aes_big_boi_SLICE_1659 \core.aes_big_boi.SLICE_1659 ( 
    .C0(\core.aes_big_boi.n42_adj_1345 ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.ciphertext[89] ), 
    .F0(\core.aes_big_boi.n30_adj_1347 ));
  core_aes_big_boi_SLICE_1661 \core.aes_big_boi.SLICE_1661 ( 
    .D0(\core.aes_big_boi.ciphertext[124] ), 
    .C0(\core.aes_big_boi.n42_adj_1346 ), .B0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n30_adj_1352 ));
  core_aes_big_boi_SLICE_1662 \core.aes_big_boi.SLICE_1662 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n30_adj_1347 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.n9292 ), 
    .D0(\core.aes_big_boi.n4553 ), .C0(\core.aes_big_boi.n44 ), 
    .B0(\core.aes_big_boi.ciphertext[89] ), .A0(\core.curPlaintext[89] ), 
    .F0(\core.aes_big_boi.n9292 ), .F1(\core.aes_big_boi.n65_adj_1348 ));
  core_aes_big_boi_SLICE_1664 \core.aes_big_boi.SLICE_1664 ( 
    .D1(\core.aes_big_boi.t2_adj_1720[0] ), .C1(\core.aes_big_boi.n4687 ), 
    .B1(\core.aes_big_boi.ciphertext[3] ), 
    .A1(\core.aes_big_boi.n2_adj_1719[3] ), 
    .C0(\core.aes_big_boi.ciphertext[19] ), 
    .A0(\core.aes_big_boi.ciphertext[27] ), 
    .F0(\core.aes_big_boi.n2_adj_1719[3] ), .F1(\core.aes_big_boi.n8612 ));
  core_aes_big_boi_SLICE_1666 \core.aes_big_boi.SLICE_1666 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n9515 ), 
    .B1(\core.aes_big_boi.n30_adj_1352 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.n44 ), .C0(\core.aes_big_boi.n4553 ), 
    .B0(\core.aes_big_boi.ciphertext[124] ), .A0(\core.curPlaintext[124] ), 
    .F0(\core.aes_big_boi.n9515 ), .F1(\core.aes_big_boi.n65_adj_1353 ));
  core_aes_big_boi_SLICE_1668 \core.aes_big_boi.SLICE_1668 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9385 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[7] ), 
    .D0(\core.curPlaintext[103] ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9385 ), 
    .F1(\core.aes_big_boi.n41_adj_1471 ));
  core_aes_big_boi_SLICE_1670 \core.aes_big_boi.SLICE_1670 ( 
    .D1(\core.aes_big_boi.ciphertext[75] ), .C1(\core.aes_big_boi.n8614 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.state[4] ), 
    .C0(\core.curPlaintext[11] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8614 ), 
    .F1(\core.aes_big_boi.n41_adj_1354 ));
  core_aes_big_boi_SLICE_1672 \core.aes_big_boi.SLICE_1672 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9379 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[6] ), 
    .D0(\core.curPlaintext[102] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9379 ), 
    .F1(\core.aes_big_boi.n41_adj_1464 ));
  core_aes_big_boi_mc_mc3_SLICE_1675 \core.aes_big_boi.mc.mc3.SLICE_1675 ( 
    .D1(\core.aes_big_boi.ciphertext[26] ), 
    .A1(\core.aes_big_boi.ciphertext[11] ), 
    .C0(\core.aes_big_boi.ciphertext[3] ), 
    .B0(\core.aes_big_boi.ciphertext[11] ), .F0(\core.aes_big_boi.n4673 ), 
    .F1(\core.aes_big_boi.n6_adj_1714 ));
  core_aes_big_boi_SLICE_1676 \core.aes_big_boi.SLICE_1676 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9373 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[5] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[101] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9373 ), 
    .F1(\core.aes_big_boi.n41_adj_1457 ));
  core_aes_big_boi_SLICE_1678 \core.aes_big_boi.SLICE_1678 ( 
    .D1(\core.aes_big_boi.tempSB[90] ), .C1(\core.aes_big_boi.n9299 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.ciphertext[82] ), 
    .C0(\core.aes_big_boi.ciphertext[81] ), 
    .B0(\core.aes_big_boi.ciphertext[89] ), .A0(\core.aes_big_boi.n8336 ), 
    .F0(\core.aes_big_boi.n9299 ), .F1(\core.aes_big_boi.n42_adj_1357 ));
  core_aes_big_boi_SLICE_1680 \core.aes_big_boi.SLICE_1680 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9367 ), 
    .B1(\core.aes_big_boi.ciphertext[4] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[100] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9367 ), 
    .F1(\core.aes_big_boi.n41_adj_1451 ));
  core_aes_big_boi_SLICE_1682 \core.aes_big_boi.SLICE_1682 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9361 ), 
    .B1(\core.aes_big_boi.ciphertext[3] ), .A1(\core.aes_big_boi.n4 ), 
    .C0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[99] ), .F0(\core.aes_big_boi.n9361 ), 
    .F1(\core.aes_big_boi.n41_adj_1445 ));
  core_aes_big_boi_SLICE_1684 \core.aes_big_boi.SLICE_1684 ( 
    .D1(\core.aes_big_boi.tempSB[125] ), .C1(\core.aes_big_boi.n9520 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.ciphertext[117] ), 
    .C0(\core.aes_big_boi.ciphertext[124] ), .B0(\core.aes_big_boi.n8306 ), 
    .A0(\core.aes_big_boi.ciphertext[116] ), .F0(\core.aes_big_boi.n9520 ), 
    .F1(\core.aes_big_boi.n42_adj_1358 ));
  core_aes_big_boi_SLICE_1686 \core.aes_big_boi.SLICE_1686 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n9522 ), 
    .B1(\core.aes_big_boi.n30_adj_1359 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.ciphertext[125] ), .C0(\core.aes_big_boi.n4553 ), 
    .B0(\core.curPlaintext[125] ), .A0(\core.aes_big_boi.n44 ), 
    .F0(\core.aes_big_boi.n9522 ), .F1(\core.aes_big_boi.n65_adj_1360 ));
  core_aes_big_boi_SLICE_1688 \core.aes_big_boi.SLICE_1688 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8687 ), 
    .B1(\core.aes_big_boi.ciphertext[119] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.curPlaintext[23] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8687 ), 
    .F1(\core.aes_big_boi.n41_adj_1444 ));
  core_aes_big_boi_SLICE_1690 \core.aes_big_boi.SLICE_1690 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n8516 ), 
    .B1(\core.aes_big_boi.ciphertext[32] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.curPlaintext[0] ), 
    .B0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n8516 ), 
    .F1(\core.aes_big_boi.n41_adj_1561 ));
  core_aes_big_boi_SLICE_1692 \core.aes_big_boi.SLICE_1692 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n9527 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[126] ), 
    .D0(\core.aes_big_boi.ciphertext[118] ), .C0(\core.aes_big_boi.n8361 ), 
    .B0(\core.aes_big_boi.ciphertext[125] ), 
    .A0(\core.aes_big_boi.ciphertext[117] ), .F0(\core.aes_big_boi.n9527 ), 
    .F1(\core.aes_big_boi.n42_adj_1361 ));
  core_aes_big_boi_SLICE_1694 \core.aes_big_boi.SLICE_1694 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n9529 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n30_adj_1362 ), 
    .D0(\core.aes_big_boi.n4553 ), .C0(\core.curPlaintext[126] ), 
    .B0(\core.aes_big_boi.ciphertext[126] ), .A0(\core.aes_big_boi.n44 ), 
    .F0(\core.aes_big_boi.n9529 ), .F1(\core.aes_big_boi.n65_adj_1363 ));
  core_aes_big_boi_SLICE_1696 \core.aes_big_boi.SLICE_1696 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8681 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[118] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[22] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8681 ), 
    .F1(\core.aes_big_boi.n41_adj_1438 ));
  core_aes_big_boi_SLICE_1698 \core.aes_big_boi.SLICE_1698 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9355 ), 
    .B1(\core.aes_big_boi.ciphertext[2] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.curPlaintext[98] ), 
    .B0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9355 ), 
    .F1(\core.aes_big_boi.n41_adj_1434 ));
  core_aes_big_boi_SLICE_1700 \core.aes_big_boi.SLICE_1700 ( 
    .D1(\core.aes_big_boi.tempSB[127] ), .C1(\core.aes_big_boi.n9534 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.ciphertext[103] ), 
    .C0(\core.aes_big_boi.t0_adj_1717[7] ), 
    .B0(\core.aes_big_boi.ciphertext[111] ), 
    .A0(\core.aes_big_boi.ciphertext[119] ), .F0(\core.aes_big_boi.n9534 ), 
    .F1(\core.aes_big_boi.n42_adj_1364 ));
  core_aes_big_boi_SLICE_1702 \core.aes_big_boi.SLICE_1702 ( 
    .D1(\core.aes_big_boi.n30_adj_1365 ), .C1(\core.aes_big_boi.state[1] ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n9536 ), 
    .D0(\core.aes_big_boi.n44 ), .C0(\core.curPlaintext[127] ), 
    .B0(\core.aes_big_boi.n4553 ), .A0(\core.aes_big_boi.ciphertext[127] ), 
    .F0(\core.aes_big_boi.n9536 ), .F1(\core.aes_big_boi.n65_adj_1366 ));
  core_aes_big_boi_SLICE_1704 \core.aes_big_boi.SLICE_1704 ( 
    .D1(\core.aes_big_boi.n7_adj_1367 ), .B1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.state[1] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.n7_adj_1367 ), 
    .F0(\core.aes_big_boi.nextstate_4__N_1204 ), .F1(\core.aes_big_boi.n6149 ));
  core_aes_big_boi_SLICE_1706 \core.aes_big_boi.SLICE_1706 ( 
    .D0(\core.aes_big_boi.counter[10] ), .C0(\core.aes_big_boi.counter[6] ), 
    .B0(\core.aes_big_boi.counter[8] ), .A0(\core.aes_big_boi.counter[7] ), 
    .F0(\core.aes_big_boi.n8443 ));
  core_aes_big_boi_SLICE_1707 \core.aes_big_boi.SLICE_1707 ( 
    .D1(\core.aes_big_boi.n8443 ), .C1(\core.aes_big_boi.counter[4] ), 
    .B1(\core.aes_big_boi.n8_adj_1368 ), .A1(\core.aes_big_boi.counter[9] ), 
    .C0(\core.aes_big_boi.counter[0] ), .A0(\core.aes_big_boi.counter[1] ), 
    .F0(\core.aes_big_boi.n8_adj_1368 ), .F1(\core.aes_big_boi.n11 ));
  core_aes_big_boi_SLICE_1710 \core.aes_big_boi.SLICE_1710 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n9301 ), 
    .B1(\core.aes_big_boi.n30_adj_1370 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.n44 ), .C0(\core.curPlaintext[90] ), 
    .B0(\core.aes_big_boi.ciphertext[90] ), .A0(\core.aes_big_boi.n4553 ), 
    .F0(\core.aes_big_boi.n9301 ), .F1(\core.aes_big_boi.n65_adj_1371 ));
  core_aes_big_boi_SLICE_1712 \core.aes_big_boi.SLICE_1712 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n8674 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[117] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[21] ), .F0(\core.aes_big_boi.n8674 ), 
    .F1(\core.aes_big_boi.n41_adj_1433 ));
  core_aes_big_boi_SLICE_1714 \core.aes_big_boi.SLICE_1714 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n8522 ), 
    .B1(\core.aes_big_boi.tempSB[0] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.ciphertext[8] ), 
    .C0(\core.aes_big_boi.n2_adj_1719[0] ), 
    .B0(\core.aes_big_boi.ciphertext[31] ), 
    .A0(\core.aes_big_boi.ciphertext[7] ), .F0(\core.aes_big_boi.n8522 ), 
    .F1(\core.aes_big_boi.n56_adj_1429 ));
  core_aes_big_boi_SLICE_1716 \core.aes_big_boi.SLICE_1716 ( 
    .D1(\core.aes_big_boi.ciphertext[1] ), .C1(\core.aes_big_boi.n9349 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.state[4] ), 
    .C0(\core.curPlaintext[97] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9349 ), 
    .F1(\core.aes_big_boi.n41_adj_1426 ));
  core_aes_big_boi_SLICE_1718 \core.aes_big_boi.SLICE_1718 ( 
    .B1(\core.aes_big_boi.state[3] ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.state[1] ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n4 ), .F1(\core.aes_big_boi.fsm_done_N_1216 ));
  core_aes_big_boi_SLICE_1719 \core.aes_big_boi.SLICE_1719 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9245 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[52] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.curPlaintext[84] ), .F0(\core.aes_big_boi.n9245 ), 
    .F1(\core.aes_big_boi.n41_adj_1713 ));
  core_aes_big_boi_SLICE_1720 \core.aes_big_boi.SLICE_1720 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n4_adj_1369 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.state[1] ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n4_adj_1369 ), 
    .F1(\core.aes_big_boi.round_0__N_781 ));
  core_aes_big_boi_SLICE_1721 \core.aes_big_boi.SLICE_1721 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n6056 ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n4_adj_1369 ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n6056 ), .F1(\core.aes_big_boi.round_0__N_780 ));
  core_aes_big_boi_SLICE_1722 \core.aes_big_boi.SLICE_1722 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n8668 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[116] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.curPlaintext[20] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n8668 ), 
    .F1(\core.aes_big_boi.n41_adj_1425 ));
  core_aes_big_boi_SLICE_1724 \core.aes_big_boi.SLICE_1724 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n3528 ), 
    .B1(\core.aes_big_boi.subtemp[0] ), .A1(\core.aes_big_boi.n3068 ), 
    .D0(\core.aes_big_boi.w[3][24] ), .C0(\core.aes_big_boi.oldw[3][0] ), 
    .B0(\core.aes_big_boi.w[2][0] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n3528 ), .F1(\core.aes_big_boi.n4762 ));
  core_aes_big_boi_SLICE_1726 \core.aes_big_boi.SLICE_1726 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.ciphertext[76] ), 
    .B1(\core.aes_big_boi.n8620 ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[3] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[12] ), .F0(\core.aes_big_boi.n8620 ), 
    .F1(\core.aes_big_boi.n41_adj_1372 ));
  core_aes_big_boi_SLICE_1729 \core.aes_big_boi.SLICE_1729 ( 
    .D1(\core.aes_big_boi.n9 ), .C1(\core.aes_big_boi.n5249 ), 
    .B1(\core.aes_big_boi.n6_adj_1373 ), .A1(\core.aes_big_boi.n4588 ), 
    .C0(\core.aes_big_boi.state[2] ), .B0(\core.aes_big_boi.state[1] ), 
    .F0(\core.aes_big_boi.n5249 ), .F1(\core.aes_big_boi.counter_0__N_1200 ));
  core_aes_big_boi_SLICE_1730 \core.aes_big_boi.SLICE_1730 ( 
    .D1(\core.aes_big_boi.tempSB[13] ), .C1(\core.aes_big_boi.n8624 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.ciphertext[5] ), .C0(\core.aes_big_boi.t0[6] ), 
    .B0(\core.aes_big_boi.ciphertext[4] ), 
    .A0(\core.aes_big_boi.ciphertext[12] ), .F0(\core.aes_big_boi.n8624 ), 
    .F1(\core.aes_big_boi.n56_adj_1374 ));
  core_aes_big_boi_SLICE_1732 \core.aes_big_boi.SLICE_1732 ( 
    .C1(\core.aes_big_boi.state[0] ), .B1(\core.aes_big_boi.state[2] ), 
    .A1(\core.aes_big_boi.state[1] ), .D0(\core.aes_big_boi.state[1] ), 
    .C0(\core.aes_big_boi.state[2] ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n4_adj_1376 ), 
    .F1(\core.aes_big_boi.n4593 ));
  core_aes_big_boi_SLICE_1733 \core.aes_big_boi.SLICE_1733 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n6043 ), 
    .B1(\core.aes_big_boi.n44 ), .A1(\core.aes_big_boi.n4_adj_1376 ), 
    .C0(\core.aes_big_boi.state[1] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n6043 ), .F1(\core.aes_big_boi.n53 ));
  core_aes_big_boi_SLICE_1734 \core.aes_big_boi.SLICE_1734 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n9306 ), 
    .B1(\core.aes_big_boi.tempSB[91] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.n2_adj_1721[2] ), 
    .C0(\core.aes_big_boi.ciphertext[83] ), 
    .B0(\core.aes_big_boi.t0_adj_1718[0] ), .A0(\core.aes_big_boi.n8385 ), 
    .F0(\core.aes_big_boi.n9306 ), .F1(\core.aes_big_boi.n42_adj_1378 ));
  core_aes_big_boi_mc_mc1_SLICE_1735 \core.aes_big_boi.mc.mc1.SLICE_1735 ( 
    .D1(\core.aes_big_boi.ciphertext[89] ), 
    .C1(\core.aes_big_boi.n2_adj_1721[2] ), 
    .B1(\core.aes_big_boi.ciphertext[65] ), 
    .A1(\core.aes_big_boi.ciphertext[74] ), 
    .D0(\core.aes_big_boi.ciphertext[90] ), 
    .A0(\core.aes_big_boi.ciphertext[82] ), 
    .F0(\core.aes_big_boi.n2_adj_1721[2] ), .F1(\core.aes_big_boi.n8981 ));
  core_aes_big_boi_SLICE_1737 \core.aes_big_boi.SLICE_1737 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1378 ), 
    .A0(\core.aes_big_boi.ciphertext[91] ), 
    .F0(\core.aes_big_boi.n30_adj_1381 ));
  core_aes_big_boi_SLICE_1738 \core.aes_big_boi.SLICE_1738 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n9308 ), 
    .B1(\core.aes_big_boi.n30_adj_1381 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.curPlaintext[91] ), .C0(\core.aes_big_boi.ciphertext[91] ), 
    .B0(\core.aes_big_boi.n4553 ), .A0(\core.aes_big_boi.n44 ), 
    .F0(\core.aes_big_boi.n9308 ), .F1(\core.aes_big_boi.n65_adj_1382 ));
  core_aes_big_boi_SLICE_1740 \core.aes_big_boi.SLICE_1740 ( 
    .D1(\core.aes_big_boi.ciphertext[77] ), .C1(\core.aes_big_boi.n8626 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[13] ), .F0(\core.aes_big_boi.n8626 ), 
    .F1(\core.aes_big_boi.n41_adj_1379 ));
  core_aes_big_boi_SLICE_1742 \core.aes_big_boi.SLICE_1742 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n6_adj_1380 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[1] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n6_adj_1380 ), .F1(\core.aes_big_boi.n9 ));
  core_aes_big_boi_SLICE_1744 \core.aes_big_boi.SLICE_1744 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n8630 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[14] ), 
    .D0(\core.aes_big_boi.ciphertext[5] ), 
    .C0(\core.aes_big_boi.ciphertext[13] ), .B0(\core.aes_big_boi.t0[7] ), 
    .A0(\core.aes_big_boi.ciphertext[6] ), .F0(\core.aes_big_boi.n8630 ), 
    .F1(\core.aes_big_boi.n56_adj_1383 ));
  core_aes_big_boi_SLICE_1746 \core.aes_big_boi.SLICE_1746 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8632 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[78] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[14] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8632 ), 
    .F1(\core.aes_big_boi.n41_adj_1385 ));
  core_aes_big_boi_SLICE_1748 \core.aes_big_boi.SLICE_1748 ( 
    .D1(\core.aes_big_boi.tempSB[92] ), .C1(\core.aes_big_boi.n9313 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.n2_adj_1721[3] ), .C0(\core.aes_big_boi.n8340 ), 
    .B0(\core.aes_big_boi.t0_adj_1718[0] ), 
    .A0(\core.aes_big_boi.ciphertext[84] ), .F0(\core.aes_big_boi.n9313 ), 
    .F1(\core.aes_big_boi.n42_adj_1387 ));
  core_aes_big_boi_mc_mc1_SLICE_1749 \core.aes_big_boi.mc.mc1.SLICE_1749 ( 
    .D1(\core.aes_big_boi.ciphertext[76] ), 
    .C1(\core.aes_big_boi.ciphertext[91] ), 
    .D0(\core.aes_big_boi.ciphertext[83] ), 
    .B0(\core.aes_big_boi.ciphertext[91] ), 
    .F0(\core.aes_big_boi.n2_adj_1721[3] ), 
    .F1(\core.aes_big_boi.n6_adj_1647 ));
  core_aes_big_boi_SLICE_1751 \core.aes_big_boi.SLICE_1751 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1387 ), 
    .A0(\core.aes_big_boi.ciphertext[92] ), 
    .F0(\core.aes_big_boi.n30_adj_1390 ));
  core_aes_big_boi_SLICE_1752 \core.aes_big_boi.SLICE_1752 ( 
    .D1(\core.aes_big_boi.tempSB[15] ), .C1(\core.aes_big_boi.n8636 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.ciphertext[14] ), .C0(\core.aes_big_boi.t0[0] ), 
    .B0(\core.aes_big_boi.ciphertext[6] ), 
    .A0(\core.aes_big_boi.ciphertext[7] ), .F0(\core.aes_big_boi.n8636 ), 
    .F1(\core.aes_big_boi.n56_adj_1388 ));
  core_aes_big_boi_SLICE_1754 \core.aes_big_boi.SLICE_1754 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n30_adj_1390 ), 
    .B1(\core.aes_big_boi.n9315 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.n44 ), .C0(\core.curPlaintext[92] ), 
    .B0(\core.aes_big_boi.n4553 ), .A0(\core.aes_big_boi.ciphertext[92] ), 
    .F0(\core.aes_big_boi.n9315 ), .F1(\core.aes_big_boi.n65_adj_1391 ));
  core_aes_big_boi_SLICE_1756 \core.aes_big_boi.SLICE_1756 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8638 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[79] ), 
    .D0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[15] ), .F0(\core.aes_big_boi.n8638 ), 
    .F1(\core.aes_big_boi.n41_adj_1392 ));
  core_aes_big_boi_SLICE_1759 \core.aes_big_boi.SLICE_1759 ( 
    .D1(\core.aes_big_boi.ciphertext[24] ), .C1(\core.aes_big_boi.n8302 ), 
    .B1(\core.aes_big_boi.ciphertext[23] ), 
    .A1(\core.aes_big_boi.ciphertext[15] ), 
    .D0(\core.aes_big_boi.ciphertext[0] ), 
    .B0(\core.aes_big_boi.ciphertext[8] ), .F0(\core.aes_big_boi.n8302 ), 
    .F1(\core.aes_big_boi.n8642 ));
  core_aes_big_boi_SLICE_1760 \core.aes_big_boi.SLICE_1760 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9343 ), 
    .B1(\core.aes_big_boi.ciphertext[0] ), .A1(\core.aes_big_boi.n4 ), 
    .C0(\core.aes_big_boi.state[1] ), .B0(\core.curPlaintext[96] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9343 ), 
    .F1(\core.aes_big_boi.n41_adj_1418 ));
  core_aes_big_boi_SLICE_1762 \core.aes_big_boi.SLICE_1762 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8662 ), 
    .B1(\core.aes_big_boi.ciphertext[115] ), .A1(\core.aes_big_boi.n4 ), 
    .C0(\core.aes_big_boi.state[3] ), .B0(\core.curPlaintext[19] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8662 ), 
    .F1(\core.aes_big_boi.n41_adj_1417 ));
  core_aes_big_boi_SLICE_1764 \core.aes_big_boi.SLICE_1764 ( 
    .C1(\core.aes_big_boi.n42_adj_1395 ), .B1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.ciphertext[93] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.n9320 ), .B0(\core.aes_big_boi.state[2] ), 
    .A0(\core.aes_big_boi.tempSB[93] ), .F0(\core.aes_big_boi.n42_adj_1395 ), 
    .F1(\core.aes_big_boi.n30_adj_1397 ));
  core_aes_big_boi_mc_mc1_SLICE_1765 \core.aes_big_boi.mc.mc1.SLICE_1765 ( 
    .D1(\core.aes_big_boi.ciphertext[69] ), 
    .C1(\core.aes_big_boi.t0_adj_1718[5] ), 
    .B1(\core.aes_big_boi.ciphertext[85] ), 
    .A1(\core.aes_big_boi.ciphertext[77] ), 
    .D0(\core.aes_big_boi.ciphertext[84] ), 
    .C0(\core.aes_big_boi.ciphertext[92] ), 
    .F0(\core.aes_big_boi.t0_adj_1718[5] ), .F1(\core.aes_big_boi.n9320 ));
  core_aes_big_boi_SLICE_1766 \core.aes_big_boi.SLICE_1766 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n30_adj_1397 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n9322 ), 
    .D0(\core.aes_big_boi.ciphertext[93] ), .C0(\core.aes_big_boi.n44 ), 
    .B0(\core.curPlaintext[93] ), .A0(\core.aes_big_boi.n4553 ), 
    .F0(\core.aes_big_boi.n9322 ), .F1(\core.aes_big_boi.n65_adj_1398 ));
  core_aes_big_boi_SLICE_1768 \core.aes_big_boi.SLICE_1768 ( 
    .D1(\core.aes_big_boi.ciphertext[112] ), .C1(\core.aes_big_boi.n8644 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[16] ), .F0(\core.aes_big_boi.n8644 ), 
    .F1(\core.aes_big_boi.n41_adj_1396 ));
  core_aes_big_boi_SLICE_1770 \core.aes_big_boi.SLICE_1770 ( 
    .D1(\core.aes_big_boi.ciphertext[8] ), .C1(\core.aes_big_boi.t1[0] ), 
    .B1(\core.aes_big_boi.ciphertext[16] ), 
    .A1(\core.aes_big_boi.n6_adj_1399 ), 
    .B0(\core.aes_big_boi.ciphertext[23] ), 
    .A0(\core.aes_big_boi.ciphertext[15] ), .F0(\core.aes_big_boi.t1[0] ), 
    .F1(\core.aes_big_boi.n8648 ));
  core_aes_big_boi_mc_mc3_SLICE_1771 \core.aes_big_boi.mc.mc3.SLICE_1771 ( 
    .D1(\core.aes_big_boi.ciphertext[1] ), 
    .B1(\core.aes_big_boi.ciphertext[9] ), 
    .C0(\core.aes_big_boi.ciphertext[9] ), 
    .B0(\core.aes_big_boi.ciphertext[25] ), 
    .A0(\core.aes_big_boi.ciphertext[1] ), .F0(\core.aes_big_boi.n6_adj_1399 ), 
    .F1(\core.aes_big_boi.n4608 ));
  core_aes_big_boi_SLICE_1772 \core.aes_big_boi.SLICE_1772 ( 
    .D1(\core.aes_big_boi.ciphertext[103] ), .C1(\core.aes_big_boi.n2[0] ), 
    .B1(\core.aes_big_boi.ciphertext[104] ), 
    .A1(\core.aes_big_boi.ciphertext[127] ), 
    .D0(\core.aes_big_boi.ciphertext[120] ), 
    .B0(\core.aes_big_boi.ciphertext[112] ), .F0(\core.aes_big_boi.n2[0] ), 
    .F1(\core.aes_big_boi.n9341 ));
  core_aes_big_boi_SLICE_1774 \core.aes_big_boi.SLICE_1774 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n9327 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[94] ), 
    .D0(\core.aes_big_boi.ciphertext[93] ), 
    .C0(\core.aes_big_boi.mc.mc1.n4640 ), 
    .B0(\core.aes_big_boi.ciphertext[85] ), 
    .A0(\core.aes_big_boi.ciphertext[86] ), .F0(\core.aes_big_boi.n9327 ), 
    .F1(\core.aes_big_boi.n42_adj_1402 ));
  core_aes_big_boi_SLICE_1776 \core.aes_big_boi.SLICE_1776 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n8650 ), 
    .B1(\core.aes_big_boi.ciphertext[113] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[17] ), .F0(\core.aes_big_boi.n8650 ), 
    .F1(\core.aes_big_boi.n41_adj_1403 ));
  core_aes_big_boi_SLICE_1778 \core.aes_big_boi.SLICE_1778 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n30_adj_1404 ), 
    .B1(\core.aes_big_boi.n9329 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.ciphertext[94] ), .C0(\core.aes_big_boi.n4553 ), 
    .B0(\core.aes_big_boi.n44 ), .A0(\core.curPlaintext[94] ), 
    .F0(\core.aes_big_boi.n9329 ), .F1(\core.aes_big_boi.n65_adj_1405 ));
  core_aes_big_boi_SLICE_1780 \core.aes_big_boi.SLICE_1780 ( 
    .D1(\core.aes_big_boi.ciphertext[9] ), .C1(\core.aes_big_boi.n4687 ), 
    .B1(\core.aes_big_boi.ciphertext[26] ), 
    .A1(\core.aes_big_boi.ciphertext[17] ), 
    .C0(\core.aes_big_boi.ciphertext[2] ), 
    .A0(\core.aes_big_boi.ciphertext[10] ), .F0(\core.aes_big_boi.n4687 ), 
    .F1(\core.aes_big_boi.n8654 ));
  core_aes_big_boi_SLICE_1782 \core.aes_big_boi.SLICE_1782 ( 
    .D1(\core.aes_big_boi.ciphertext[114] ), .C1(\core.aes_big_boi.n8656 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.curPlaintext[18] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n8656 ), 
    .F1(\core.aes_big_boi.n41_adj_1408 ));
  core_aes_big_boi_SLICE_1784 \core.aes_big_boi.SLICE_1784 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n9334 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.tempSB[95] ), 
    .D0(\core.aes_big_boi.ciphertext[79] ), 
    .C0(\core.aes_big_boi.ciphertext[87] ), 
    .B0(\core.aes_big_boi.t0_adj_1718[7] ), 
    .A0(\core.aes_big_boi.ciphertext[71] ), .F0(\core.aes_big_boi.n9334 ), 
    .F1(\core.aes_big_boi.n42_adj_1409 ));
  core_aes_big_boi_SLICE_1786 \core.aes_big_boi.SLICE_1786 ( 
    .D1(\core.aes_big_boi.n30_adj_1410 ), .C1(\core.aes_big_boi.n9336 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.ciphertext[95] ), .C0(\core.curPlaintext[95] ), 
    .B0(\core.aes_big_boi.n4553 ), .A0(\core.aes_big_boi.n44 ), 
    .F0(\core.aes_big_boi.n9336 ), .F1(\core.aes_big_boi.n65_adj_1411 ));
  core_aes_big_boi_SLICE_1788 \core.aes_big_boi.SLICE_1788 ( 
    .D1(\core.aes_big_boi.ciphertext[18] ), 
    .C1(\core.aes_big_boi.n6_adj_1412 ), 
    .B1(\core.aes_big_boi.ciphertext[10] ), 
    .A1(\core.aes_big_boi.ciphertext[27] ), 
    .D0(\core.aes_big_boi.ciphertext[11] ), 
    .C0(\core.aes_big_boi.ciphertext[15] ), 
    .B0(\core.aes_big_boi.ciphertext[23] ), 
    .A0(\core.aes_big_boi.ciphertext[3] ), .F0(\core.aes_big_boi.n6_adj_1412 ), 
    .F1(\core.aes_big_boi.n8660 ));
  core_aes_big_boi_SLICE_1790 \core.aes_big_boi.SLICE_1790 ( 
    .D1(\core.aes_big_boi.ciphertext[28] ), 
    .C1(\core.aes_big_boi.n6_adj_1419 ), 
    .B1(\core.aes_big_boi.ciphertext[11] ), 
    .A1(\core.aes_big_boi.ciphertext[19] ), 
    .D0(\core.aes_big_boi.ciphertext[15] ), 
    .C0(\core.aes_big_boi.ciphertext[23] ), 
    .B0(\core.aes_big_boi.ciphertext[4] ), 
    .A0(\core.aes_big_boi.ciphertext[12] ), 
    .F0(\core.aes_big_boi.n6_adj_1419 ), .F1(\core.aes_big_boi.n8666 ));
  core_aes_big_boi_SLICE_1792 \core.aes_big_boi.SLICE_1792 ( 
    .D1(\core.aes_big_boi.n8343 ), .C1(\core.aes_big_boi.t3_adj_1722[0] ), 
    .B1(\core.aes_big_boi.ciphertext[120] ), 
    .A1(\core.aes_big_boi.ciphertext[105] ), 
    .C0(\core.aes_big_boi.ciphertext[127] ), 
    .B0(\core.aes_big_boi.ciphertext[103] ), 
    .F0(\core.aes_big_boi.t3_adj_1722[0] ), .F1(\core.aes_big_boi.n9347 ));
  core_aes_big_boi_SLICE_1794 \core.aes_big_boi.SLICE_1794 ( 
    .D1(\core.aes_big_boi.ciphertext[20] ), .C1(\core.aes_big_boi.n4651 ), 
    .B1(\core.aes_big_boi.ciphertext[29] ), 
    .A1(\core.aes_big_boi.ciphertext[12] ), 
    .B0(\core.aes_big_boi.ciphertext[5] ), 
    .A0(\core.aes_big_boi.ciphertext[13] ), .F0(\core.aes_big_boi.n4651 ), 
    .F1(\core.aes_big_boi.n8672 ));
  core_aes_big_boi_SLICE_1798 \core.aes_big_boi.SLICE_1798 ( 
    .D1(\core.aes_big_boi.ciphertext[13] ), .C1(\core.aes_big_boi.n4691 ), 
    .B1(\core.aes_big_boi.ciphertext[21] ), 
    .A1(\core.aes_big_boi.ciphertext[30] ), 
    .C0(\core.aes_big_boi.ciphertext[14] ), 
    .A0(\core.aes_big_boi.ciphertext[6] ), .F0(\core.aes_big_boi.n4691 ), 
    .F1(\core.aes_big_boi.n8679 ));
  core_aes_big_boi_SLICE_1800 \core.aes_big_boi.SLICE_1800 ( 
    .D1(\core.aes_big_boi.ciphertext[31] ), 
    .C1(\core.aes_big_boi.t2_adj_1720[0] ), 
    .B1(\core.aes_big_boi.ciphertext[22] ), 
    .A1(\core.aes_big_boi.ciphertext[14] ), 
    .D0(\core.aes_big_boi.ciphertext[15] ), 
    .C0(\core.aes_big_boi.ciphertext[7] ), 
    .F0(\core.aes_big_boi.t2_adj_1720[0] ), .F1(\core.aes_big_boi.n8685 ));
  core_aes_big_boi_SLICE_1802 \core.aes_big_boi.SLICE_1802 ( 
    .D1(\core.aes_big_boi.n9359 ), .C1(\core.aes_big_boi.tempSB[99] ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.ciphertext[98] ), 
    .C0(\core.aes_big_boi.t3_adj_1722[0] ), 
    .B0(\core.aes_big_boi.n6_adj_1441 ), .A0(\core.aes_big_boi.n2[3] ), 
    .F0(\core.aes_big_boi.n9359 ), .F1(\core.aes_big_boi.n56_adj_1442 ));
  core_aes_big_boi_mc_mc0_SLICE_1803 \core.aes_big_boi.mc.mc0.SLICE_1803 ( 
    .DI1(\core.aes_big_boi.ciphertext_122__N_524 ), 
    .D1(\core.aes_big_boi.n39 ), .B1(\core.aes_big_boi.ciphertext[122] ), 
    .C0(\core.aes_big_boi.ciphertext[107] ), 
    .A0(\core.aes_big_boi.ciphertext[122] ), 
    .LSR(\core.aes_big_boi.ciphertext_122__N_525 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[122] ), 
    .F0(\core.aes_big_boi.n6_adj_1441 ), 
    .F1(\core.aes_big_boi.ciphertext_122__N_524 ));
  core_aes_big_boi_SLICE_1804 \core.aes_big_boi.SLICE_1804 ( 
    .D1(\core.aes_big_boi.tempSB[100] ), .C1(\core.aes_big_boi.n9365 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.n8330 ), .C0(\core.aes_big_boi.ciphertext[123] ), 
    .B0(\core.aes_big_boi.ciphertext[108] ), 
    .A0(\core.aes_big_boi.t3_adj_1722[0] ), .F0(\core.aes_big_boi.n9365 ), 
    .F1(\core.aes_big_boi.n56_adj_1448 ));
  core_aes_big_boi_mc_mc0_SLICE_1805 \core.aes_big_boi.mc.mc0.SLICE_1805 ( 
    .B1(\core.aes_big_boi.ciphertext[108] ), 
    .A1(\core.aes_big_boi.ciphertext[116] ), 
    .D0(\core.aes_big_boi.ciphertext[116] ), 
    .C0(\core.aes_big_boi.ciphertext[99] ), 
    .B0(\core.aes_big_boi.ciphertext[124] ), .F0(\core.aes_big_boi.n8330 ), 
    .F1(\core.aes_big_boi.n8395 ));
  core_aes_big_boi_SLICE_1806 \core.aes_big_boi.SLICE_1806 ( 
    .D1(\core.aes_big_boi.tempSB[24] ), .C1(\core.aes_big_boi.n8691 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.t0[0] ), .C0(\core.aes_big_boi.ciphertext[16] ), 
    .B0(\core.aes_big_boi.ciphertext[8] ), 
    .A0(\core.aes_big_boi.ciphertext[0] ), .F0(\core.aes_big_boi.n8691 ), 
    .F1(\core.aes_big_boi.n42_adj_1446 ));
  core_aes_big_boi_SLICE_1808 \core.aes_big_boi.SLICE_1808 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8693 ), 
    .B1(\core.aes_big_boi.n30_adj_1447 ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.curPlaintext[24] ), .C0(\core.aes_big_boi.ciphertext[24] ), 
    .B0(\core.aes_big_boi.n44 ), .A0(\core.aes_big_boi.n4553 ), 
    .F0(\core.aes_big_boi.n8693 ), .F1(\core.aes_big_boi.n65_adj_1449 ));
  core_aes_big_boi_SLICE_1810 \core.aes_big_boi.SLICE_1810 ( 
    .D1(\core.aes_big_boi.tempSB[25] ), .C1(\core.aes_big_boi.n8698 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.n4608 ), .C0(\core.aes_big_boi.ciphertext[17] ), 
    .B0(\core.aes_big_boi.n2_adj_1719[0] ), .A0(\core.aes_big_boi.t0[0] ), 
    .F0(\core.aes_big_boi.n8698 ), .F1(\core.aes_big_boi.n42_adj_1452 ));
  core_aes_big_boi_SLICE_1813 \core.aes_big_boi.SLICE_1813 ( 
    .D0(\core.aes_big_boi.ciphertext[25] ), 
    .B0(\core.aes_big_boi.n42_adj_1452 ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n30_adj_1453 ));
  core_aes_big_boi_SLICE_1814 \core.aes_big_boi.SLICE_1814 ( 
    .D1(\core.aes_big_boi.ciphertext[124] ), .C1(\core.aes_big_boi.n8389 ), 
    .A1(\core.aes_big_boi.ciphertext[109] ), 
    .D0(\core.aes_big_boi.ciphertext[100] ), 
    .C0(\core.aes_big_boi.ciphertext[125] ), 
    .A0(\core.aes_big_boi.ciphertext[117] ), .F0(\core.aes_big_boi.n8389 ), 
    .F1(\core.aes_big_boi.n9371 ));
  core_aes_big_boi_SLICE_1816 \core.aes_big_boi.SLICE_1816 ( 
    .D1(\core.aes_big_boi.n30_adj_1453 ), .C1(\core.aes_big_boi.n8700 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.n44 ), .C0(\core.aes_big_boi.ciphertext[25] ), 
    .B0(\core.aes_big_boi.n4553 ), .A0(\core.curPlaintext[25] ), 
    .F0(\core.aes_big_boi.n8700 ), .F1(\core.aes_big_boi.n65_adj_1456 ));
  core_aes_big_boi_SLICE_1818 \core.aes_big_boi.SLICE_1818 ( 
    .D1(\core.aes_big_boi.ciphertext[101] ), 
    .C1(\core.aes_big_boi.t0_adj_1717[7] ), 
    .B1(\core.aes_big_boi.ciphertext[125] ), 
    .A1(\core.aes_big_boi.ciphertext[110] ), 
    .B0(\core.aes_big_boi.ciphertext[118] ), 
    .A0(\core.aes_big_boi.ciphertext[126] ), 
    .F0(\core.aes_big_boi.t0_adj_1717[7] ), .F1(\core.aes_big_boi.n9377 ));
  core_aes_big_boi_SLICE_1820 \core.aes_big_boi.SLICE_1820 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.tempSB[26] ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.n8705 ), 
    .D0(\core.aes_big_boi.ciphertext[25] ), 
    .C0(\core.aes_big_boi.ciphertext[17] ), .B0(\core.aes_big_boi.n4687 ), 
    .A0(\core.aes_big_boi.ciphertext[18] ), .F0(\core.aes_big_boi.n8705 ), 
    .F1(\core.aes_big_boi.n42_adj_1459 ));
  core_aes_big_boi_SLICE_1822 \core.aes_big_boi.SLICE_1822 ( 
    .D1(\core.aes_big_boi.n30_adj_1462 ), .C1(\core.aes_big_boi.n8707 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.n4553 ), .C0(\core.curPlaintext[26] ), 
    .B0(\core.aes_big_boi.ciphertext[26] ), .A0(\core.aes_big_boi.n44 ), 
    .F0(\core.aes_big_boi.n8707 ), .F1(\core.aes_big_boi.n65_adj_1463 ));
  core_aes_big_boi_SLICE_1826 \core.aes_big_boi.SLICE_1826 ( 
    .D1(\core.aes_big_boi.tempSB[27] ), .C1(\core.aes_big_boi.n8712 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.n2_adj_1719[2] ), .C0(\core.aes_big_boi.t0[0] ), 
    .B0(\core.aes_big_boi.ciphertext[19] ), .A0(\core.aes_big_boi.n4673 ), 
    .F0(\core.aes_big_boi.n8712 ), .F1(\core.aes_big_boi.n42_adj_1466 ));
  core_aes_big_boi_SLICE_1829 \core.aes_big_boi.SLICE_1829 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1466 ), 
    .A0(\core.aes_big_boi.ciphertext[27] ), 
    .F0(\core.aes_big_boi.n30_adj_1469 ));
  core_aes_big_boi_SLICE_1830 \core.aes_big_boi.SLICE_1830 ( 
    .D1(\core.aes_big_boi.n8714 ), .C1(\core.aes_big_boi.state[4] ), 
    .B1(\core.aes_big_boi.n30_adj_1469 ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.n44 ), .C0(\core.curPlaintext[27] ), 
    .B0(\core.aes_big_boi.n4553 ), .A0(\core.aes_big_boi.ciphertext[27] ), 
    .F0(\core.aes_big_boi.n8714 ), .F1(\core.aes_big_boi.n65_adj_1470 ));
  core_aes_big_boi_SLICE_1833 \core.aes_big_boi.SLICE_1833 ( 
    .D1(\core.aes_big_boi.ciphertext[120] ), 
    .C1(\core.aes_big_boi.t2_adj_1723[0] ), 
    .B1(\core.aes_big_boi.ciphertext[112] ), 
    .A1(\core.aes_big_boi.ciphertext[96] ), 
    .D0(\core.aes_big_boi.ciphertext[103] ), 
    .B0(\core.aes_big_boi.ciphertext[111] ), 
    .F0(\core.aes_big_boi.t2_adj_1723[0] ), .F1(\core.aes_big_boi.n9389 ));
  core_aes_big_boi_SLICE_1834 \core.aes_big_boi.SLICE_1834 ( 
    .D1(\core.aes_big_boi.tempSB[28] ), .C1(\core.aes_big_boi.n8719 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.n2_adj_1719[3] ), .C0(\core.aes_big_boi.n4595 ), 
    .B0(\core.aes_big_boi.t0[0] ), .A0(\core.aes_big_boi.ciphertext[20] ), 
    .F0(\core.aes_big_boi.n8719 ), .F1(\core.aes_big_boi.n42_adj_1475 ));
  core_aes_big_boi_mc_mc3_SLICE_1835 \core.aes_big_boi.mc.mc3.SLICE_1835 ( 
    .C1(\core.aes_big_boi.ciphertext[12] ), 
    .A1(\core.aes_big_boi.ciphertext[27] ), 
    .B0(\core.aes_big_boi.ciphertext[12] ), 
    .A0(\core.aes_big_boi.ciphertext[4] ), .F0(\core.aes_big_boi.n4595 ), 
    .F1(\core.aes_big_boi.n6 ));
  core_aes_big_boi_SLICE_1837 \core.aes_big_boi.SLICE_1837 ( 
    .C0(\core.aes_big_boi.n42_adj_1475 ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.ciphertext[28] ), 
    .F0(\core.aes_big_boi.n30_adj_1476 ));
  core_aes_big_boi_SLICE_1838 \core.aes_big_boi.SLICE_1838 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n30_adj_1476 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.n8721 ), 
    .D0(\core.curPlaintext[28] ), .C0(\core.aes_big_boi.ciphertext[28] ), 
    .B0(\core.aes_big_boi.n44 ), .A0(\core.aes_big_boi.n4553 ), 
    .F0(\core.aes_big_boi.n8721 ), .F1(\core.aes_big_boi.n65_adj_1477 ));
  core_aes_big_boi_SLICE_1840 \core.aes_big_boi.SLICE_1840 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n9395 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[105] ), 
    .D0(\core.aes_big_boi.ciphertext[104] ), 
    .C0(\core.aes_big_boi.t2_adj_1723[0] ), 
    .B0(\core.aes_big_boi.ciphertext[97] ), .A0(\core.aes_big_boi.n8343 ), 
    .F0(\core.aes_big_boi.n9395 ), .F1(\core.aes_big_boi.n56_adj_1479 ));
  core_aes_big_boi_SLICE_1842 \core.aes_big_boi.SLICE_1842 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.state[2] ), 
    .B1(\core.aes_big_boi.n8726 ), .A1(\core.aes_big_boi.tempSB[29] ), 
    .D0(\core.aes_big_boi.n4651 ), .C0(\core.aes_big_boi.ciphertext[21] ), 
    .B0(\core.aes_big_boi.ciphertext[20] ), 
    .A0(\core.aes_big_boi.ciphertext[28] ), .F0(\core.aes_big_boi.n8726 ), 
    .F1(\core.aes_big_boi.n42_adj_1481 ));
  core_aes_big_boi_SLICE_1844 \core.aes_big_boi.SLICE_1844 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n30_adj_1482 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.n8728 ), 
    .D0(\core.curPlaintext[29] ), .C0(\core.aes_big_boi.n44 ), 
    .B0(\core.aes_big_boi.ciphertext[29] ), .A0(\core.aes_big_boi.n4553 ), 
    .F0(\core.aes_big_boi.n8728 ), .F1(\core.aes_big_boi.n65_adj_1483 ));
  core_aes_big_boi_SLICE_1846 \core.aes_big_boi.SLICE_1846 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n8733 ), 
    .B1(\core.aes_big_boi.tempSB[30] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.ciphertext[22] ), 
    .C0(\core.aes_big_boi.ciphertext[29] ), .B0(\core.aes_big_boi.n4691 ), 
    .A0(\core.aes_big_boi.ciphertext[21] ), .F0(\core.aes_big_boi.n8733 ), 
    .F1(\core.aes_big_boi.n42_adj_1487 ));
  core_aes_big_boi_SLICE_1848 \core.aes_big_boi.SLICE_1848 ( 
    .D1(\core.aes_big_boi.n30_adj_1489 ), .C1(\core.aes_big_boi.n8735 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.n4553 ), .C0(\core.aes_big_boi.ciphertext[30] ), 
    .B0(\core.curPlaintext[30] ), .A0(\core.aes_big_boi.n44 ), 
    .F0(\core.aes_big_boi.n8735 ), .F1(\core.aes_big_boi.n65_adj_1490 ));
  core_aes_big_boi_SLICE_1850 \core.aes_big_boi.SLICE_1850 ( 
    .D1(\core.aes_big_boi.tempSB[107] ), .C1(\core.aes_big_boi.n9407 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.n2[3] ), .C0(\core.aes_big_boi.t2_adj_1723[0] ), 
    .B0(\core.aes_big_boi.ciphertext[99] ), .A0(\core.aes_big_boi.n4633 ), 
    .F0(\core.aes_big_boi.n9407 ), .F1(\core.aes_big_boi.n56_adj_1491 ));
  core_aes_big_boi_SLICE_1853 \core.aes_big_boi.SLICE_1853 ( 
    .C0(\core.aes_big_boi.ciphertext[31] ), 
    .B0(\core.aes_big_boi.n42_adj_1493 ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n30_adj_1495 ));
  core_aes_big_boi_SLICE_1854 \core.aes_big_boi.SLICE_1854 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n30_adj_1495 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.n8742 ), 
    .D0(\core.aes_big_boi.n44 ), .C0(\core.aes_big_boi.n4553 ), 
    .B0(\core.aes_big_boi.ciphertext[31] ), .A0(\core.curPlaintext[31] ), 
    .F0(\core.aes_big_boi.n8742 ), .F1(\core.aes_big_boi.n65_adj_1496 ));
  core_aes_big_boi_SLICE_1856 \core.aes_big_boi.SLICE_1856 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n9413 ), 
    .B1(\core.aes_big_boi.tempSB[108] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.n8330 ), .C0(\core.aes_big_boi.ciphertext[100] ), 
    .B0(\core.aes_big_boi.t2_adj_1723[0] ), 
    .A0(\core.aes_big_boi.ciphertext[107] ), .F0(\core.aes_big_boi.n9413 ), 
    .F1(\core.aes_big_boi.n56_adj_1497 ));
  core_aes_big_boi_SLICE_1859 \core.aes_big_boi.SLICE_1859 ( 
    .D1(\core.aes_big_boi.ciphertext[40] ), 
    .C1(\core.aes_big_boi.ciphertext[63] ), 
    .B1(\core.aes_big_boi.n2_adj_1726[0] ), 
    .A1(\core.aes_big_boi.ciphertext[39] ), 
    .C0(\core.aes_big_boi.ciphertext[56] ), 
    .B0(\core.aes_big_boi.ciphertext[48] ), 
    .F0(\core.aes_big_boi.n2_adj_1726[0] ), .F1(\core.aes_big_boi.n8747 ));
  core_aes_big_boi_SLICE_1860 \core.aes_big_boi.SLICE_1860 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9415 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[44] ), 
    .C0(\core.aes_big_boi.state[3] ), .B0(\core.curPlaintext[108] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9415 ), 
    .F1(\core.aes_big_boi.n41_adj_1501 ));
  core_aes_big_boi_SLICE_1862 \core.aes_big_boi.SLICE_1862 ( 
    .D1(\core.aes_big_boi.ciphertext[64] ), .C1(\core.aes_big_boi.n8749 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.curPlaintext[32] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8749 ), 
    .F1(\core.aes_big_boi.n41_adj_1502 ));
  core_aes_big_boi_SLICE_1864 \core.aes_big_boi.SLICE_1864 ( 
    .D1(\core.aes_big_boi.tempSB[109] ), .C1(\core.aes_big_boi.n9419 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.ciphertext[101] ), .B0(\core.aes_big_boi.n8389 ), 
    .A0(\core.aes_big_boi.ciphertext[108] ), .F0(\core.aes_big_boi.n9419 ), 
    .F1(\core.aes_big_boi.n56_adj_1507 ));
  core_aes_big_boi_SLICE_1866 \core.aes_big_boi.SLICE_1866 ( 
    .D1(\core.aes_big_boi.n6_adj_1505 ), 
    .C1(\core.aes_big_boi.t3_adj_1724[0] ), 
    .B1(\core.aes_big_boi.ciphertext[32] ), 
    .A1(\core.aes_big_boi.t0_adj_1725[2] ), 
    .C0(\core.aes_big_boi.ciphertext[63] ), 
    .A0(\core.aes_big_boi.ciphertext[39] ), 
    .F0(\core.aes_big_boi.t3_adj_1724[0] ), .F1(\core.aes_big_boi.n8753 ));
  core_aes_big_boi_mc_mc2_SLICE_1867 \core.aes_big_boi.mc.mc2.SLICE_1867 ( 
    .D1(\core.aes_big_boi.ciphertext[33] ), 
    .C1(\core.aes_big_boi.t0_adj_1725[2] ), .B1(\core.aes_big_boi.n4644 ), 
    .A1(\core.aes_big_boi.t2_adj_1728[0] ), 
    .C0(\core.aes_big_boi.ciphertext[57] ), 
    .A0(\core.aes_big_boi.ciphertext[49] ), 
    .F0(\core.aes_big_boi.t0_adj_1725[2] ), .F1(\core.aes_big_boi.n8803 ));
  core_aes_big_boi_SLICE_1868 \core.aes_big_boi.SLICE_1868 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.state[4] ), 
    .B1(\core.aes_big_boi.n8755 ), .A1(\core.aes_big_boi.ciphertext[65] ), 
    .D0(\core.curPlaintext[33] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8755 ), 
    .F1(\core.aes_big_boi.n41_adj_1510 ));
  core_aes_big_boi_SLICE_1870 \core.aes_big_boi.SLICE_1870 ( 
    .D1(\core.aes_big_boi.ciphertext[45] ), .C1(\core.aes_big_boi.n9421 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n4 ), 
    .C0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[109] ), .F0(\core.aes_big_boi.n9421 ), 
    .F1(\core.aes_big_boi.n41_adj_1511 ));
  core_aes_big_boi_SLICE_1872 \core.aes_big_boi.SLICE_1872 ( 
    .D1(\core.aes_big_boi.ciphertext[42] ), 
    .C1(\core.aes_big_boi.n2_adj_1726[2] ), 
    .B1(\core.aes_big_boi.ciphertext[57] ), 
    .A1(\core.aes_big_boi.ciphertext[33] ), 
    .C0(\core.aes_big_boi.ciphertext[58] ), 
    .A0(\core.aes_big_boi.ciphertext[50] ), 
    .F0(\core.aes_big_boi.n2_adj_1726[2] ), .F1(\core.aes_big_boi.n8761 ));
  core_aes_big_boi_SLICE_1874 \core.aes_big_boi.SLICE_1874 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n9425 ), 
    .B1(\core.aes_big_boi.tempSB[110] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.ciphertext[102] ), 
    .C0(\core.aes_big_boi.ciphertext[101] ), 
    .B0(\core.aes_big_boi.ciphertext[109] ), 
    .A0(\core.aes_big_boi.t0_adj_1717[7] ), .F0(\core.aes_big_boi.n9425 ), 
    .F1(\core.aes_big_boi.n56_adj_1514 ));
  core_aes_big_boi_SLICE_1876 \core.aes_big_boi.SLICE_1876 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n8763 ), 
    .B1(\core.aes_big_boi.ciphertext[66] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[34] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8763 ), 
    .F1(\core.aes_big_boi.n41_adj_1517 ));
  core_aes_big_boi_SLICE_1878 \core.aes_big_boi.SLICE_1878 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9427 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[46] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.curPlaintext[110] ), 
    .B0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9427 ), 
    .F1(\core.aes_big_boi.n41_adj_1518 ));
  core_aes_big_boi_SLICE_1880 \core.aes_big_boi.SLICE_1880 ( 
    .D1(\core.aes_big_boi.ciphertext[43] ), 
    .C1(\core.aes_big_boi.n2_adj_1726[3] ), 
    .B1(\core.aes_big_boi.t3_adj_1724[0] ), .A1(\core.aes_big_boi.n8320 ), 
    .B0(\core.aes_big_boi.ciphertext[59] ), 
    .A0(\core.aes_big_boi.ciphertext[51] ), 
    .F0(\core.aes_big_boi.n2_adj_1726[3] ), .F1(\core.aes_big_boi.n8767 ));
  core_aes_big_boi_SLICE_1882 \core.aes_big_boi.SLICE_1882 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n9431 ), 
    .B1(\core.aes_big_boi.tempSB[111] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.n8361 ), .C0(\core.aes_big_boi.ciphertext[119] ), 
    .B0(\core.aes_big_boi.ciphertext[103] ), 
    .A0(\core.aes_big_boi.ciphertext[127] ), .F0(\core.aes_big_boi.n9431 ), 
    .F1(\core.aes_big_boi.n56_adj_1521 ));
  core_aes_big_boi_SLICE_1884 \core.aes_big_boi.SLICE_1884 ( 
    .D1(\core.aes_big_boi.ciphertext[67] ), .C1(\core.aes_big_boi.n8769 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[35] ), .F0(\core.aes_big_boi.n8769 ), 
    .F1(\core.aes_big_boi.n41_adj_1524 ));
  core_aes_big_boi_SLICE_1886 \core.aes_big_boi.SLICE_1886 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9433 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[47] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.curPlaintext[111] ), 
    .B0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9433 ), 
    .F1(\core.aes_big_boi.n41_adj_1525 ));
  core_aes_big_boi_mc_mc0_SLICE_1889 \core.aes_big_boi.mc.mc0.SLICE_1889 ( 
    .D1(\core.aes_big_boi.ciphertext[120] ), 
    .C1(\core.aes_big_boi.ciphertext[96] ), 
    .B1(\core.aes_big_boi.t1_adj_1727[0] ), 
    .A1(\core.aes_big_boi.ciphertext[104] ), 
    .D0(\core.aes_big_boi.ciphertext[119] ), 
    .A0(\core.aes_big_boi.ciphertext[111] ), 
    .F0(\core.aes_big_boi.t1_adj_1727[0] ), .F1(\core.aes_big_boi.n9437 ));
  core_aes_big_boi_SLICE_1890 \core.aes_big_boi.SLICE_1890 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n8773 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.tempSB[36] ), 
    .D0(\core.aes_big_boi.t3_adj_1724[0] ), 
    .C0(\core.aes_big_boi.n6_adj_1529 ), 
    .B0(\core.aes_big_boi.ciphertext[35] ), 
    .A0(\core.aes_big_boi.t0_adj_1725[5] ), .F0(\core.aes_big_boi.n8773 ), 
    .F1(\core.aes_big_boi.n56_adj_1530 ));
  core_aes_big_boi_mc_mc2_SLICE_1891 \core.aes_big_boi.mc.mc2.SLICE_1891 ( 
    .D1(\core.aes_big_boi.ciphertext[37] ), 
    .C1(\core.aes_big_boi.t0_adj_1725[5] ), 
    .B1(\core.aes_big_boi.ciphertext[53] ), 
    .A1(\core.aes_big_boi.ciphertext[45] ), 
    .D0(\core.aes_big_boi.ciphertext[60] ), 
    .B0(\core.aes_big_boi.ciphertext[52] ), 
    .F0(\core.aes_big_boi.t0_adj_1725[5] ), .F1(\core.aes_big_boi.n8928 ));
  core_aes_big_boi_SLICE_1892 \core.aes_big_boi.SLICE_1892 ( 
    .D1(\core.aes_big_boi.ciphertext[80] ), .C1(\core.aes_big_boi.n9439 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n4 ), 
    .C0(\core.curPlaintext[112] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9439 ), 
    .F1(\core.aes_big_boi.n41_adj_1532 ));
  core_aes_big_boi_SLICE_1894 \core.aes_big_boi.SLICE_1894 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8775 ), 
    .B1(\core.aes_big_boi.ciphertext[68] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.curPlaintext[36] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n8775 ), 
    .F1(\core.aes_big_boi.n41_adj_1533 ));
  core_aes_big_boi_SLICE_1896 \core.aes_big_boi.SLICE_1896 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n9443 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[113] ), 
    .D0(\core.aes_big_boi.ciphertext[112] ), 
    .C0(\core.aes_big_boi.t1_adj_1727[0] ), 
    .B0(\core.aes_big_boi.n6_adj_1535 ), 
    .A0(\core.aes_big_boi.ciphertext[104] ), .F0(\core.aes_big_boi.n9443 ), 
    .F1(\core.aes_big_boi.n56_adj_1536 ));
  core_aes_big_boi_mc_mc0_SLICE_1897 \core.aes_big_boi.mc.mc0.SLICE_1897 ( 
    .D1(\core.aes_big_boi.ciphertext[97] ), 
    .C1(\core.aes_big_boi.ciphertext[105] ), 
    .D0(\core.aes_big_boi.ciphertext[121] ), 
    .C0(\core.aes_big_boi.ciphertext[97] ), 
    .B0(\core.aes_big_boi.ciphertext[105] ), 
    .F0(\core.aes_big_boi.n6_adj_1535 ), .F1(\core.aes_big_boi.n4695 ));
  core_aes_big_boi_SLICE_1898 \core.aes_big_boi.SLICE_1898 ( 
    .D1(\core.aes_big_boi.ciphertext[36] ), 
    .C1(\core.aes_big_boi.t0_adj_1725[6] ), 
    .B1(\core.aes_big_boi.ciphertext[60] ), 
    .A1(\core.aes_big_boi.ciphertext[45] ), 
    .C0(\core.aes_big_boi.ciphertext[61] ), 
    .A0(\core.aes_big_boi.ciphertext[53] ), 
    .F0(\core.aes_big_boi.t0_adj_1725[6] ), .F1(\core.aes_big_boi.n8779 ));
  core_aes_big_boi_SLICE_1900 \core.aes_big_boi.SLICE_1900 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8781 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[69] ), 
    .D0(\core.curPlaintext[37] ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8781 ), 
    .F1(\core.aes_big_boi.n41_adj_1541 ));
  core_aes_big_boi_mc_mc2_SLICE_1903 \core.aes_big_boi.mc.mc2.SLICE_1903 ( 
    .D1(\core.aes_big_boi.ciphertext[61] ), 
    .C1(\core.aes_big_boi.t0_adj_1725[7] ), 
    .B1(\core.aes_big_boi.ciphertext[37] ), 
    .A1(\core.aes_big_boi.ciphertext[46] ), 
    .C0(\core.aes_big_boi.ciphertext[62] ), 
    .A0(\core.aes_big_boi.ciphertext[54] ), 
    .F0(\core.aes_big_boi.t0_adj_1725[7] ), .F1(\core.aes_big_boi.n8785 ));
  core_aes_big_boi_SLICE_1904 \core.aes_big_boi.SLICE_1904 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n4 ), 
    .B1(\core.aes_big_boi.n8787 ), .A1(\core.aes_big_boi.ciphertext[70] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.curPlaintext[38] ), 
    .B0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n8787 ), 
    .F1(\core.aes_big_boi.n41_adj_1544 ));
  core_aes_big_boi_SLICE_1906 \core.aes_big_boi.SLICE_1906 ( 
    .D1(\core.aes_big_boi.ciphertext[38] ), 
    .C1(\core.aes_big_boi.t0_adj_1725[0] ), 
    .B1(\core.aes_big_boi.ciphertext[62] ), 
    .A1(\core.aes_big_boi.ciphertext[47] ), 
    .D0(\core.aes_big_boi.ciphertext[63] ), 
    .C0(\core.aes_big_boi.ciphertext[55] ), 
    .F0(\core.aes_big_boi.t0_adj_1725[0] ), .F1(\core.aes_big_boi.n8791 ));
  core_aes_big_boi_SLICE_1908 \core.aes_big_boi.SLICE_1908 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n8793 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[71] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.state[1] ), 
    .B0(\core.curPlaintext[39] ), .F0(\core.aes_big_boi.n8793 ), 
    .F1(\core.aes_big_boi.n41_adj_1548 ));
  core_aes_big_boi_SLICE_1910 \core.aes_big_boi.SLICE_1910 ( 
    .D1(\core.aes_big_boi.tempSB[40] ), .C1(\core.aes_big_boi.n8797 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.n2_adj_1726[0] ), 
    .C0(\core.aes_big_boi.ciphertext[32] ), 
    .B0(\core.aes_big_boi.ciphertext[39] ), 
    .A0(\core.aes_big_boi.ciphertext[47] ), .F0(\core.aes_big_boi.n8797 ), 
    .F1(\core.aes_big_boi.n56_adj_1549 ));
  core_aes_big_boi_SLICE_1912 \core.aes_big_boi.SLICE_1912 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n4 ), 
    .B1(\core.aes_big_boi.n8799 ), .A1(\core.aes_big_boi.ciphertext[104] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[40] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8799 ), 
    .F1(\core.aes_big_boi.n41_adj_1551 ));
  core_aes_big_boi_mc_mc2_SLICE_1915 \core.aes_big_boi.mc.mc2.SLICE_1915 ( 
    .D1(\core.aes_big_boi.ciphertext[55] ), .C1(\core.aes_big_boi.n4644 ), 
    .B1(\core.aes_big_boi.ciphertext[56] ), 
    .A1(\core.aes_big_boi.ciphertext[47] ), 
    .D0(\core.aes_big_boi.ciphertext[32] ), 
    .A0(\core.aes_big_boi.ciphertext[40] ), .F0(\core.aes_big_boi.n4644 ), 
    .F1(\core.aes_big_boi.n8845 ));
  core_aes_big_boi_SLICE_1916 \core.aes_big_boi.SLICE_1916 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9239 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[51] ), 
    .C0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[83] ), .F0(\core.aes_big_boi.n9239 ), 
    .F1(\core.aes_big_boi.n41_adj_1708 ));
  core_aes_big_boi_SLICE_1918 \core.aes_big_boi.SLICE_1918 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n4 ), 
    .B1(\core.aes_big_boi.n8805 ), .A1(\core.aes_big_boi.ciphertext[105] ), 
    .C0(\core.curPlaintext[41] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8805 ), 
    .F1(\core.aes_big_boi.n41_adj_1555 ));
  core_aes_big_boi_SLICE_1920 \core.aes_big_boi.SLICE_1920 ( 
    .D1(\core.aes_big_boi.tempSB[42] ), .C1(\core.aes_big_boi.n8809 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.ciphertext[34] ), 
    .C0(\core.aes_big_boi.ciphertext[41] ), 
    .B0(\core.aes_big_boi.ciphertext[33] ), 
    .A0(\core.aes_big_boi.n2_adj_1726[2] ), .F0(\core.aes_big_boi.n8809 ), 
    .F1(\core.aes_big_boi.n56_adj_1556 ));
  core_aes_big_boi_SLICE_1922 \core.aes_big_boi.SLICE_1922 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8481 ), 
    .B1(\core.aes_big_boi.ciphertext[34] ), .A1(\core.aes_big_boi.n4 ), 
    .C0(\core.aes_big_boi.state[1] ), .B0(\core.curPlaintext[2] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n8481 ), 
    .F1(\core.aes_big_boi.n41_adj_1709 ));
  core_aes_big_boi_SLICE_1924 \core.aes_big_boi.SLICE_1924 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8811 ), 
    .B1(\core.aes_big_boi.ciphertext[106] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[3] ), .B0(\core.curPlaintext[42] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8811 ), 
    .F1(\core.aes_big_boi.n41_adj_1558 ));
  core_aes_big_boi_SLICE_1926 \core.aes_big_boi.SLICE_1926 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n8475 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[33] ), 
    .D0(\core.aes_big_boi.state[3] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[1] ), .F0(\core.aes_big_boi.n8475 ), 
    .F1(\core.aes_big_boi.n41_adj_1701 ));
  core_aes_big_boi_SLICE_1928 \core.aes_big_boi.SLICE_1928 ( 
    .D1(\core.aes_big_boi.ciphertext[35] ), .C1(\core.aes_big_boi.n8392 ), 
    .B1(\core.aes_big_boi.n2_adj_1726[3] ), 
    .A1(\core.aes_big_boi.t2_adj_1728[0] ), 
    .D0(\core.aes_big_boi.ciphertext[47] ), 
    .C0(\core.aes_big_boi.ciphertext[39] ), 
    .F0(\core.aes_big_boi.t2_adj_1728[0] ), .F1(\core.aes_big_boi.n8815 ));
  core_aes_big_boi_SLICE_1930 \core.aes_big_boi.SLICE_1930 ( 
    .D1(\core.aes_big_boi.ciphertext[50] ), .C1(\core.aes_big_boi.n9233 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[82] ), .F0(\core.aes_big_boi.n9233 ), 
    .F1(\core.aes_big_boi.n41_adj_1702 ));
  core_aes_big_boi_SLICE_1932 \core.aes_big_boi.SLICE_1932 ( 
    .D1(\core.aes_big_boi.ciphertext[107] ), .C1(\core.aes_big_boi.n8817 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.curPlaintext[43] ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8817 ), 
    .F1(\core.aes_big_boi.n41_adj_1563 ));
  core_aes_big_boi_SLICE_1934 \core.aes_big_boi.SLICE_1934 ( 
    .D1(\core.aes_big_boi.tempSB[44] ), .C1(\core.aes_big_boi.n8821 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.n8371 ), .C0(\core.aes_big_boi.t0_adj_1725[5] ), 
    .B0(\core.aes_big_boi.t2_adj_1728[0] ), 
    .A0(\core.aes_big_boi.ciphertext[36] ), .F0(\core.aes_big_boi.n8821 ), 
    .F1(\core.aes_big_boi.n56_adj_1567 ));
  core_aes_big_boi_mc_mc2_SLICE_1935 \core.aes_big_boi.mc.mc2.SLICE_1935 ( 
    .D1(\core.aes_big_boi.ciphertext[59] ), .C1(\core.aes_big_boi.n8371 ), 
    .B1(\core.aes_big_boi.ciphertext[50] ), 
    .A1(\core.aes_big_boi.n6_adj_1589 ), 
    .C0(\core.aes_big_boi.ciphertext[43] ), 
    .A0(\core.aes_big_boi.ciphertext[35] ), .F0(\core.aes_big_boi.n8371 ), 
    .F1(\core.aes_big_boi.n8863 ));
  core_aes_big_boi_SLICE_1937 \core.aes_big_boi.SLICE_1937 ( 
    .D1(\core.aes_big_boi.n4593 ), .C1(\core.aes_big_boi.n2270 ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n3068 ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.n3066 ), .F1(\core.aes_big_boi.w_1__17__N_875 ));
  core_aes_big_boi_SLICE_1938 \core.aes_big_boi.SLICE_1938 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8823 ), 
    .B1(\core.aes_big_boi.ciphertext[108] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.curPlaintext[44] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n8823 ), 
    .F1(\core.aes_big_boi.n41_adj_1569 ));
  core_aes_big_boi_SLICE_1940 \core.aes_big_boi.SLICE_1940 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n8827 ), 
    .B1(\core.aes_big_boi.tempSB[45] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.ciphertext[37] ), 
    .C0(\core.aes_big_boi.ciphertext[44] ), 
    .B0(\core.aes_big_boi.ciphertext[36] ), 
    .A0(\core.aes_big_boi.t0_adj_1725[6] ), .F0(\core.aes_big_boi.n8827 ), 
    .F1(\core.aes_big_boi.n56_adj_1570 ));
  core_aes_big_boi_SLICE_1942 \core.aes_big_boi.SLICE_1942 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n6_adj_1380 ), 
    .B1(\core.aes_big_boi.state[3] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.state[4] ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.aes_big_boi.state[2] ), .A0(\core.aes_big_boi.n6043 ), 
    .F0(\core.aes_big_boi.cyphertext_0__N_128 ), 
    .F1(\core.aes_big_boi.oldw_3__0__N_1165 ));
  core_aes_big_boi_SLICE_1944 \core.aes_big_boi.SLICE_1944 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8829 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[109] ), 
    .D0(\core.aes_big_boi.state[1] ), .B0(\core.curPlaintext[45] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n8829 ), 
    .F1(\core.aes_big_boi.n41_adj_1572 ));
  core_aes_big_boi_SLICE_1946 \core.aes_big_boi.SLICE_1946 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9227 ), 
    .B1(\core.aes_big_boi.ciphertext[49] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[81] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9227 ), 
    .F1(\core.aes_big_boi.n41_adj_1695 ));
  core_aes_big_boi_SLICE_1948 \core.aes_big_boi.SLICE_1948 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n8833 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[46] ), 
    .D0(\core.aes_big_boi.ciphertext[45] ), 
    .C0(\core.aes_big_boi.t0_adj_1725[7] ), 
    .B0(\core.aes_big_boi.ciphertext[38] ), 
    .A0(\core.aes_big_boi.ciphertext[37] ), .F0(\core.aes_big_boi.n8833 ), 
    .F1(\core.aes_big_boi.n56_adj_1573 ));
  core_aes_big_boi_SLICE_1950 \core.aes_big_boi.SLICE_1950 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n8835 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[110] ), 
    .D0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[46] ), .F0(\core.aes_big_boi.n8835 ), 
    .F1(\core.aes_big_boi.n41_adj_1575 ));
  core_aes_big_boi_SLICE_1952 \core.aes_big_boi.SLICE_1952 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9219 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[48] ), 
    .C0(\core.curPlaintext[80] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9219 ), 
    .F1(\core.aes_big_boi.n41_adj_1692 ));
  core_aes_big_boi_SLICE_1955 \core.aes_big_boi.SLICE_1955 ( 
    .D1(\core.aes_big_boi.n8323 ), .C1(\core.aes_big_boi.ciphertext[63] ), 
    .B1(\core.aes_big_boi.ciphertext[55] ), 
    .A1(\core.aes_big_boi.ciphertext[39] ), 
    .D0(\core.aes_big_boi.ciphertext[46] ), 
    .A0(\core.aes_big_boi.ciphertext[38] ), .F0(\core.aes_big_boi.n8323 ), 
    .F1(\core.aes_big_boi.n8839 ));
  core_aes_big_boi_SLICE_1956 \core.aes_big_boi.SLICE_1956 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8841 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[111] ), 
    .D0(\core.curPlaintext[47] ), .C0(\core.aes_big_boi.state[1] ), 
    .B0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n8841 ), 
    .F1(\core.aes_big_boi.n41_adj_1578 ));
  core_aes_big_boi_SLICE_1960 \core.aes_big_boi.SLICE_1960 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9210 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[15] ), 
    .C0(\core.aes_big_boi.state[3] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[79] ), .F0(\core.aes_big_boi.n9210 ), 
    .F1(\core.aes_big_boi.n41_adj_1687 ));
  core_aes_big_boi_SLICE_1962 \core.aes_big_boi.SLICE_1962 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n4 ), 
    .B1(\core.aes_big_boi.n8847 ), .A1(\core.aes_big_boi.ciphertext[16] ), 
    .C0(\core.aes_big_boi.state[3] ), .B0(\core.curPlaintext[48] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8847 ), 
    .F1(\core.aes_big_boi.n41_adj_1581 ));
  core_aes_big_boi_SLICE_1964 \core.aes_big_boi.SLICE_1964 ( 
    .D1(\core.aes_big_boi.tempSB[79] ), .C1(\core.aes_big_boi.n9208 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.ciphertext[71] ), 
    .C0(\core.aes_big_boi.t0_adj_1718[0] ), 
    .B0(\core.aes_big_boi.ciphertext[70] ), 
    .A0(\core.aes_big_boi.ciphertext[78] ), .F0(\core.aes_big_boi.n9208 ), 
    .F1(\core.aes_big_boi.n56_adj_1684 ));
  core_aes_big_boi_SLICE_1966 \core.aes_big_boi.SLICE_1966 ( 
    .D1(\core.aes_big_boi.ciphertext[57] ), 
    .C1(\core.aes_big_boi.n6_adj_1582 ), 
    .B1(\core.aes_big_boi.ciphertext[40] ), 
    .A1(\core.aes_big_boi.ciphertext[48] ), 
    .D0(\core.aes_big_boi.ciphertext[33] ), 
    .C0(\core.aes_big_boi.ciphertext[55] ), 
    .B0(\core.aes_big_boi.ciphertext[47] ), 
    .A0(\core.aes_big_boi.ciphertext[41] ), 
    .F0(\core.aes_big_boi.n6_adj_1582 ), .F1(\core.aes_big_boi.n8851 ));
  core_aes_big_boi_SLICE_1968 \core.aes_big_boi.SLICE_1968 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8853 ), 
    .B1(\core.aes_big_boi.ciphertext[17] ), .A1(\core.aes_big_boi.n4 ), 
    .C0(\core.aes_big_boi.state[1] ), .B0(\core.curPlaintext[49] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n8853 ), 
    .F1(\core.aes_big_boi.n41_adj_1585 ));
  core_aes_big_boi_SLICE_1970 \core.aes_big_boi.SLICE_1970 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9203 ), 
    .B1(\core.aes_big_boi.ciphertext[14] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.curPlaintext[78] ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9203 ), 
    .F1(\core.aes_big_boi.n41_adj_1682 ));
  core_aes_big_boi_SLICE_1972 \core.aes_big_boi.SLICE_1972 ( 
    .D1(\core.aes_big_boi.ciphertext[49] ), 
    .C1(\core.aes_big_boi.ciphertext[41] ), .B1(\core.aes_big_boi.n8320 ), 
    .A1(\core.aes_big_boi.ciphertext[42] ), 
    .C0(\core.aes_big_boi.ciphertext[58] ), 
    .A0(\core.aes_big_boi.ciphertext[34] ), .F0(\core.aes_big_boi.n8320 ), 
    .F1(\core.aes_big_boi.n8857 ));
  core_aes_big_boi_SLICE_1974 \core.aes_big_boi.SLICE_1974 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9187 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[13] ), 
    .D0(\core.aes_big_boi.state[3] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[77] ), .F0(\core.aes_big_boi.n9187 ), 
    .F1(\core.aes_big_boi.n41_adj_1677 ));
  core_aes_big_boi_SLICE_1976 \core.aes_big_boi.SLICE_1976 ( 
    .D1(\core.aes_big_boi.n8859 ), .C1(\core.aes_big_boi.state[4] ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[18] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[50] ), .F0(\core.aes_big_boi.n8859 ), 
    .F1(\core.aes_big_boi.n41_adj_1588 ));
  core_aes_big_boi_SLICE_1978 \core.aes_big_boi.SLICE_1978 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9169 ), 
    .B1(\core.aes_big_boi.ciphertext[12] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.curPlaintext[76] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9169 ), 
    .F1(\core.aes_big_boi.n41_adj_1674 ));
  core_aes_big_boi_mc_mc2_SLICE_1981 \core.aes_big_boi.mc.mc2.SLICE_1981 ( 
    .C1(\core.aes_big_boi.ciphertext[55] ), 
    .B1(\core.aes_big_boi.ciphertext[43] ), 
    .A1(\core.aes_big_boi.ciphertext[47] ), 
    .D0(\core.aes_big_boi.ciphertext[55] ), 
    .B0(\core.aes_big_boi.ciphertext[42] ), 
    .A0(\core.aes_big_boi.ciphertext[47] ), 
    .F0(\core.aes_big_boi.n6_adj_1589 ), .F1(\core.aes_big_boi.n6_adj_1593 ));
  core_aes_big_boi_SLICE_1982 \core.aes_big_boi.SLICE_1982 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9151 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[11] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[75] ), .F0(\core.aes_big_boi.n9151 ), 
    .F1(\core.aes_big_boi.n41_adj_1671 ));
  core_aes_big_boi_SLICE_1984 \core.aes_big_boi.SLICE_1984 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n8865 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[19] ), 
    .D0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[51] ), .F0(\core.aes_big_boi.n8865 ), 
    .F1(\core.aes_big_boi.n41_adj_1592 ));
  core_aes_big_boi_SLICE_1986 \core.aes_big_boi.SLICE_1986 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9131 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.ciphertext[10] ), 
    .D0(\core.aes_big_boi.state[3] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[74] ), .F0(\core.aes_big_boi.n9131 ), 
    .F1(\core.aes_big_boi.n41_adj_1668 ));
  core_aes_big_boi_SLICE_1988 \core.aes_big_boi.SLICE_1988 ( 
    .D1(\core.aes_big_boi.ciphertext[60] ), .C1(\core.aes_big_boi.n8313 ), 
    .B1(\core.aes_big_boi.ciphertext[51] ), 
    .A1(\core.aes_big_boi.n6_adj_1593 ), 
    .C0(\core.aes_big_boi.ciphertext[44] ), 
    .B0(\core.aes_big_boi.ciphertext[36] ), .F0(\core.aes_big_boi.n8313 ), 
    .F1(\core.aes_big_boi.n8869 ));
  core_aes_big_boi_SLICE_1990 \core.aes_big_boi.SLICE_1990 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n9129 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[74] ), 
    .D0(\core.aes_big_boi.ciphertext[65] ), 
    .C0(\core.aes_big_boi.n2_adj_1721[2] ), 
    .B0(\core.aes_big_boi.ciphertext[66] ), 
    .A0(\core.aes_big_boi.ciphertext[73] ), .F0(\core.aes_big_boi.n9129 ), 
    .F1(\core.aes_big_boi.n56_adj_1666 ));
  core_aes_big_boi_SLICE_1992 \core.aes_big_boi.SLICE_1992 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n8871 ), 
    .B1(\core.aes_big_boi.ciphertext[20] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[52] ), .F0(\core.aes_big_boi.n8871 ), 
    .F1(\core.aes_big_boi.n41_adj_1596 ));
  core_aes_big_boi_SLICE_1994 \core.aes_big_boi.SLICE_1994 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9113 ), 
    .B1(\core.aes_big_boi.ciphertext[9] ), .A1(\core.aes_big_boi.state[4] ), 
    .C0(\core.curPlaintext[73] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9113 ), 
    .F1(\core.aes_big_boi.n41_adj_1665 ));
  core_aes_big_boi_SLICE_1996 \core.aes_big_boi.SLICE_1996 ( 
    .D1(\core.aes_big_boi.ciphertext[52] ), .C1(\core.aes_big_boi.n8368 ), 
    .B1(\core.aes_big_boi.ciphertext[61] ), 
    .A1(\core.aes_big_boi.ciphertext[44] ), 
    .B0(\core.aes_big_boi.ciphertext[37] ), 
    .A0(\core.aes_big_boi.ciphertext[45] ), .F0(\core.aes_big_boi.n8368 ), 
    .F1(\core.aes_big_boi.n8875 ));
  core_aes_big_boi_SLICE_1998 \core.aes_big_boi.SLICE_1998 ( 
    .D1(\core.aes_big_boi.ciphertext[8] ), .C1(\core.aes_big_boi.n9093 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n4 ), 
    .C0(\core.curPlaintext[72] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9093 ), 
    .F1(\core.aes_big_boi.n41_adj_1662 ));
  core_aes_big_boi_SLICE_2000 \core.aes_big_boi.SLICE_2000 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8877 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[21] ), 
    .C0(\core.aes_big_boi.state[3] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[53] ), .F0(\core.aes_big_boi.n8877 ), 
    .F1(\core.aes_big_boi.n41_adj_1599 ));
  core_aes_big_boi_SLICE_2002 \core.aes_big_boi.SLICE_2002 ( 
    .D1(\core.aes_big_boi.n9073 ), .C1(\core.aes_big_boi.state[4] ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[103] ), 
    .D0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[71] ), .F0(\core.aes_big_boi.n9073 ), 
    .F1(\core.aes_big_boi.n41_adj_1659 ));
  core_aes_big_boi_SLICE_2004 \core.aes_big_boi.SLICE_2004 ( 
    .D1(\core.aes_big_boi.tempSB[54] ), .C1(\core.aes_big_boi.n8881 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.ciphertext[45] ), 
    .C0(\core.aes_big_boi.ciphertext[62] ), .B0(\core.aes_big_boi.n8323 ), 
    .A0(\core.aes_big_boi.ciphertext[53] ), .F0(\core.aes_big_boi.n8881 ), 
    .F1(\core.aes_big_boi.n56_adj_1600 ));
  core_aes_big_boi_SLICE_2006 \core.aes_big_boi.SLICE_2006 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9055 ), 
    .B1(\core.aes_big_boi.ciphertext[102] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[70] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9055 ), 
    .F1(\core.aes_big_boi.n41_adj_1656 ));
  core_aes_big_boi_SLICE_2008 \core.aes_big_boi.SLICE_2008 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8883 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[22] ), 
    .D0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.curPlaintext[54] ), .F0(\core.aes_big_boi.n8883 ), 
    .F1(\core.aes_big_boi.n41_adj_1602 ));
  core_aes_big_boi_SLICE_2010 \core.aes_big_boi.SLICE_2010 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n9037 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[101] ), 
    .D0(\core.curPlaintext[69] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9037 ), 
    .F1(\core.aes_big_boi.n41_adj_1653 ));
  core_aes_big_boi_SLICE_2012 \core.aes_big_boi.SLICE_2012 ( 
    .D1(\core.aes_big_boi.ciphertext[54] ), .C1(\core.aes_big_boi.n8382 ), 
    .B1(\core.aes_big_boi.ciphertext[63] ), 
    .A1(\core.aes_big_boi.ciphertext[46] ), 
    .D0(\core.aes_big_boi.ciphertext[39] ), 
    .C0(\core.aes_big_boi.ciphertext[47] ), .F0(\core.aes_big_boi.n8382 ), 
    .F1(\core.aes_big_boi.n8887 ));
  core_aes_big_boi_SLICE_2014 \core.aes_big_boi.SLICE_2014 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9021 ), 
    .B1(\core.aes_big_boi.ciphertext[100] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[68] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n9021 ), 
    .F1(\core.aes_big_boi.n41_adj_1650 ));
  core_aes_big_boi_SLICE_2016 \core.aes_big_boi.SLICE_2016 ( 
    .D1(\core.aes_big_boi.n4 ), .C1(\core.aes_big_boi.n9001 ), 
    .B1(\core.aes_big_boi.ciphertext[99] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.state[1] ), .C0(\core.curPlaintext[67] ), 
    .A0(\core.aes_big_boi.state[3] ), .F0(\core.aes_big_boi.n9001 ), 
    .F1(\core.aes_big_boi.n41_adj_1645 ));
  core_aes_big_boi_SLICE_2018 \core.aes_big_boi.SLICE_2018 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8889 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[23] ), 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.curPlaintext[55] ), 
    .B0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8889 ), 
    .F1(\core.aes_big_boi.n41_adj_1605 ));
  core_aes_big_boi_SLICE_2020 \core.aes_big_boi.SLICE_2020 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8983 ), 
    .B1(\core.aes_big_boi.ciphertext[98] ), .A1(\core.aes_big_boi.n4 ), 
    .D0(\core.aes_big_boi.state[3] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[66] ), .F0(\core.aes_big_boi.n8983 ), 
    .F1(\core.aes_big_boi.n41_adj_1641 ));
  core_aes_big_boi_SLICE_2022 \core.aes_big_boi.SLICE_2022 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8965 ), 
    .B1(\core.aes_big_boi.ciphertext[97] ), .A1(\core.aes_big_boi.n4 ), 
    .C0(\core.aes_big_boi.state[3] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.curPlaintext[65] ), .F0(\core.aes_big_boi.n8965 ), 
    .F1(\core.aes_big_boi.n41_adj_1638 ));
  core_aes_big_boi_SLICE_2024 \core.aes_big_boi.SLICE_2024 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8951 ), 
    .B1(\core.aes_big_boi.n4 ), .A1(\core.aes_big_boi.ciphertext[96] ), 
    .C0(\core.curPlaintext[64] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[1] ), .F0(\core.aes_big_boi.n8951 ), 
    .F1(\core.aes_big_boi.n41_adj_1634 ));
  core_aes_big_boi_SLICE_2028 \core.aes_big_boi.SLICE_2028 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.tempSB[56] ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.n8893 ), 
    .D0(\core.aes_big_boi.ciphertext[40] ), 
    .C0(\core.aes_big_boi.ciphertext[32] ), 
    .B0(\core.aes_big_boi.t0_adj_1725[0] ), 
    .A0(\core.aes_big_boi.ciphertext[48] ), .F0(\core.aes_big_boi.n8893 ), 
    .F1(\core.aes_big_boi.n42_adj_1606 ));
  core_aes_big_boi_SLICE_2030 \core.aes_big_boi.SLICE_2030 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8895 ), 
    .B1(\core.aes_big_boi.n30_adj_1607 ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.curPlaintext[56] ), .C0(\core.aes_big_boi.ciphertext[56] ), 
    .B0(\core.aes_big_boi.n4553 ), .A0(\core.aes_big_boi.n44 ), 
    .F0(\core.aes_big_boi.n8895 ), .F1(\core.aes_big_boi.n65_adj_1608 ));
  core_aes_big_boi_SLICE_2032 \core.aes_big_boi.SLICE_2032 ( 
    .D1(\core.aes_big_boi.tempSB[63] ), .C1(\core.aes_big_boi.n8942 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.ciphertext[55] ), 
    .C0(\core.aes_big_boi.ciphertext[39] ), 
    .B0(\core.aes_big_boi.ciphertext[47] ), 
    .A0(\core.aes_big_boi.t0_adj_1725[7] ), .F0(\core.aes_big_boi.n8942 ), 
    .F1(\core.aes_big_boi.n42_adj_1629 ));
  core_aes_big_boi_SLICE_2034 \core.aes_big_boi.SLICE_2034 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.tempSB[62] ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.n8935 ), 
    .D0(\core.aes_big_boi.t0_adj_1725[6] ), 
    .C0(\core.aes_big_boi.ciphertext[46] ), 
    .B0(\core.aes_big_boi.ciphertext[38] ), 
    .A0(\core.aes_big_boi.ciphertext[54] ), .F0(\core.aes_big_boi.n8935 ), 
    .F1(\core.aes_big_boi.n42_adj_1626 ));
  core_aes_big_boi_SLICE_2036 \core.aes_big_boi.SLICE_2036 ( 
    .D1(\core.aes_big_boi.tempSB[57] ), .C1(\core.aes_big_boi.n8900 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.t0_adj_1725[0] ), .C0(\core.aes_big_boi.n4677 ), 
    .B0(\core.aes_big_boi.ciphertext[49] ), 
    .A0(\core.aes_big_boi.n2_adj_1726[0] ), .F0(\core.aes_big_boi.n8900 ), 
    .F1(\core.aes_big_boi.n42_adj_1611 ));
  core_aes_big_boi_SLICE_2039 \core.aes_big_boi.SLICE_2039 ( 
    .D0(\core.aes_big_boi.ciphertext[57] ), 
    .C0(\core.aes_big_boi.n42_adj_1611 ), .B0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n30_adj_1612 ));
  core_aes_big_boi_SLICE_2040 \core.aes_big_boi.SLICE_2040 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n30_adj_1612 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n8902 ), 
    .D0(\core.aes_big_boi.n4553 ), .C0(\core.aes_big_boi.n44 ), 
    .B0(\core.curPlaintext[57] ), .A0(\core.aes_big_boi.ciphertext[57] ), 
    .F0(\core.aes_big_boi.n8902 ), .F1(\core.aes_big_boi.n65_adj_1613 ));
  core_aes_big_boi_SLICE_2043 \core.aes_big_boi.SLICE_2043 ( 
    .C1(\core.aes_big_boi.n42_adj_1623 ), 
    .B1(\core.aes_big_boi.ciphertext[61] ), .A1(\core.aes_big_boi.state[3] ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.n8928 ), 
    .B0(\core.aes_big_boi.tempSB[61] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n42_adj_1623 ), .F1(\core.aes_big_boi.n30_adj_1624 ));
  core_aes_big_boi_SLICE_2044 \core.aes_big_boi.SLICE_2044 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.tempSB[58] ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.n8907 ), 
    .D0(\core.aes_big_boi.ciphertext[50] ), 
    .C0(\core.aes_big_boi.ciphertext[42] ), 
    .B0(\core.aes_big_boi.t0_adj_1725[2] ), 
    .A0(\core.aes_big_boi.ciphertext[34] ), .F0(\core.aes_big_boi.n8907 ), 
    .F1(\core.aes_big_boi.n42_adj_1614 ));
  core_aes_big_boi_SLICE_2046 \core.aes_big_boi.SLICE_2046 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n3707 ), 
    .B1(\core.aes_big_boi.subtemp[1] ), .A1(\core.aes_big_boi.n3068 ), 
    .D0(\core.aes_big_boi.w[3][25] ), .C0(\core.aes_big_boi.oldw[3][1] ), 
    .B0(\core.aes_big_boi.w[2][1] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n3707 ), .F1(\core.aes_big_boi.n5119 ));
  core_aes_big_boi_SLICE_2048 \core.aes_big_boi.SLICE_2048 ( 
    .D1(\core.aes_big_boi.subtemp[2] ), .C1(\core.aes_big_boi.n3705 ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.w[3][26] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.w[2][2] ), .A0(\core.aes_big_boi.oldw[3][2] ), 
    .F0(\core.aes_big_boi.n3705 ), .F1(\core.aes_big_boi.n5114 ));
  core_aes_big_boi_SLICE_2050 \core.aes_big_boi.SLICE_2050 ( 
    .D1(\core.aes_big_boi.n30_adj_1615 ), .C1(\core.aes_big_boi.n8909 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.n4553 ), .C0(\core.curPlaintext[58] ), 
    .B0(\core.aes_big_boi.n44 ), .A0(\core.aes_big_boi.ciphertext[58] ), 
    .F0(\core.aes_big_boi.n8909 ), .F1(\core.aes_big_boi.n65_adj_1616 ));
  core_aes_big_boi_SLICE_2052 \core.aes_big_boi.SLICE_2052 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n3703 ), 
    .B1(\core.aes_big_boi.subtemp[3] ), .A1(\core.aes_big_boi.n3068 ), 
    .D0(\core.aes_big_boi.w[3][27] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.oldw[3][3] ), .A0(\core.aes_big_boi.w[2][3] ), 
    .F0(\core.aes_big_boi.n3703 ), .F1(\core.aes_big_boi.n5109 ));
  core_aes_big_boi_SLICE_2054 \core.aes_big_boi.SLICE_2054 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n3701 ), 
    .B1(\core.aes_big_boi.subtemp[4] ), .A1(\core.aes_big_boi.n3068 ), 
    .D0(\core.aes_big_boi.oldw[3][4] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.w[3][28] ), .A0(\core.aes_big_boi.w[2][4] ), 
    .F0(\core.aes_big_boi.n3701 ), .F1(\core.aes_big_boi.n5104 ));
  core_aes_big_boi_SLICE_2056 \core.aes_big_boi.SLICE_2056 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.subtemp[5] ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.n3699 ), 
    .D0(\core.aes_big_boi.w[2][5] ), .C0(\core.aes_big_boi.w[3][29] ), 
    .B0(\core.aes_big_boi.oldw[3][5] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n3699 ), .F1(\core.aes_big_boi.n5099 ));
  core_aes_big_boi_SLICE_2058 \core.aes_big_boi.SLICE_2058 ( 
    .D1(\core.aes_big_boi.tempSB[59] ), .C1(\core.aes_big_boi.n8914 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.n8371 ), .C0(\core.aes_big_boi.n2_adj_1726[2] ), 
    .B0(\core.aes_big_boi.ciphertext[51] ), 
    .A0(\core.aes_big_boi.t0_adj_1725[0] ), .F0(\core.aes_big_boi.n8914 ), 
    .F1(\core.aes_big_boi.n42_adj_1617 ));
  core_aes_big_boi_SLICE_2060 \core.aes_big_boi.SLICE_2060 ( 
    .D1(\core.aes_big_boi.n30_adj_1618 ), .C1(\core.aes_big_boi.n8916 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.ciphertext[59] ), .C0(\core.aes_big_boi.n44 ), 
    .B0(\core.curPlaintext[59] ), .A0(\core.aes_big_boi.n4553 ), 
    .F0(\core.aes_big_boi.n8916 ), .F1(\core.aes_big_boi.n65_adj_1619 ));
  core_aes_big_boi_SLICE_2062 \core.aes_big_boi.SLICE_2062 ( 
    .D1(\core.aes_big_boi.n3068 ), .C1(\core.aes_big_boi.n3697 ), 
    .B1(\core.aes_big_boi.subtemp[6] ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.w[2][6] ), .C0(\core.aes_big_boi.w[3][30] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.oldw[3][6] ), 
    .F0(\core.aes_big_boi.n3697 ), .F1(\core.aes_big_boi.n5094 ));
  core_aes_big_boi_SLICE_2064 \core.aes_big_boi.SLICE_2064 ( 
    .D1(\core.aes_big_boi.n3068 ), .C1(\core.aes_big_boi.n3695 ), 
    .B1(\core.aes_big_boi.subtemp[7] ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.oldw[3][7] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.w[3][31] ), .A0(\core.aes_big_boi.w[2][7] ), 
    .F0(\core.aes_big_boi.n3695 ), .F1(\core.aes_big_boi.n5089 ));
  core_aes_big_boi_SLICE_2066 \core.aes_big_boi.SLICE_2066 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n3693 ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.subtemp[8] ), 
    .D0(\core.aes_big_boi.w[2][8] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.oldw[3][8] ), .A0(\core.aes_big_boi.w[3][0] ), 
    .F0(\core.aes_big_boi.n3693 ), .F1(\core.aes_big_boi.n5084 ));
  core_aes_big_boi_SLICE_2068 \core.aes_big_boi.SLICE_2068 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n3691 ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.subtemp[9] ), 
    .D0(\core.aes_big_boi.w[3][1] ), .C0(\core.aes_big_boi.oldw[3][9] ), 
    .B0(\core.aes_big_boi.w[2][9] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n3691 ), .F1(\core.aes_big_boi.n5079 ));
  core_aes_big_boi_SLICE_2070 \core.aes_big_boi.SLICE_2070 ( 
    .D1(\core.aes_big_boi.subtemp[10] ), .C1(\core.aes_big_boi.n3689 ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.w[3][2] ), .C0(\core.aes_big_boi.w[2][10] ), 
    .B0(\core.aes_big_boi.oldw[3][10] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n3689 ), .F1(\core.aes_big_boi.n5074 ));
  core_aes_big_boi_SLICE_2072 \core.aes_big_boi.SLICE_2072 ( 
    .D1(\core.aes_big_boi.n3068 ), .C1(\core.aes_big_boi.n3687 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.subtemp[11] ), 
    .D0(\core.aes_big_boi.w[2][11] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.w[3][3] ), .A0(\core.aes_big_boi.oldw[3][11] ), 
    .F0(\core.aes_big_boi.n3687 ), .F1(\core.aes_big_boi.n5069 ));
  core_aes_big_boi_SLICE_2074 \core.aes_big_boi.SLICE_2074 ( 
    .D1(\core.aes_big_boi.n3068 ), .C1(\core.aes_big_boi.n3685 ), 
    .B1(\core.aes_big_boi.subtemp[12] ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.w[3][4] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.w[2][12] ), .A0(\core.aes_big_boi.oldw[3][12] ), 
    .F0(\core.aes_big_boi.n3685 ), .F1(\core.aes_big_boi.n5064 ));
  core_aes_big_boi_SLICE_2076 \core.aes_big_boi.SLICE_2076 ( 
    .D1(\core.aes_big_boi.subtemp[13] ), .C1(\core.aes_big_boi.n3683 ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.w[3][5] ), .C0(\core.aes_big_boi.w[2][13] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.oldw[3][13] ), 
    .F0(\core.aes_big_boi.n3683 ), .F1(\core.aes_big_boi.n5059 ));
  core_aes_big_boi_SLICE_2078 \core.aes_big_boi.SLICE_2078 ( 
    .D1(\core.aes_big_boi.n8921 ), .C1(\core.aes_big_boi.state[2] ), 
    .B1(\core.aes_big_boi.tempSB[60] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.n2_adj_1726[3] ), 
    .C0(\core.aes_big_boi.ciphertext[52] ), .B0(\core.aes_big_boi.n8313 ), 
    .A0(\core.aes_big_boi.t0_adj_1725[0] ), .F0(\core.aes_big_boi.n8921 ), 
    .F1(\core.aes_big_boi.n42_adj_1620 ));
  core_aes_big_boi_SLICE_2080 \core.aes_big_boi.SLICE_2080 ( 
    .D1(\core.aes_big_boi.subtemp[14] ), .C1(\core.aes_big_boi.n3681 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.n3068 ), 
    .D0(\core.aes_big_boi.oldw[3][14] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.w[3][6] ), .A0(\core.aes_big_boi.w[2][14] ), 
    .F0(\core.aes_big_boi.n3681 ), .F1(\core.aes_big_boi.n5054 ));
  core_aes_big_boi_SLICE_2083 \core.aes_big_boi.SLICE_2083 ( 
    .C0(\core.aes_big_boi.n42_adj_1620 ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.ciphertext[60] ), 
    .F0(\core.aes_big_boi.n30_adj_1621 ));
  core_aes_big_boi_SLICE_2084 \core.aes_big_boi.SLICE_2084 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8923 ), 
    .B1(\core.aes_big_boi.n30_adj_1621 ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.ciphertext[60] ), .C0(\core.aes_big_boi.n4553 ), 
    .B0(\core.aes_big_boi.n44 ), .A0(\core.curPlaintext[60] ), 
    .F0(\core.aes_big_boi.n8923 ), .F1(\core.aes_big_boi.n65_adj_1622 ));
  core_aes_big_boi_SLICE_2086 \core.aes_big_boi.SLICE_2086 ( 
    .D1(\core.aes_big_boi.subtemp[15] ), .C1(\core.aes_big_boi.n3679 ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.w[2][15] ), 
    .B0(\core.aes_big_boi.oldw[3][15] ), .A0(\core.aes_big_boi.w[3][7] ), 
    .F0(\core.aes_big_boi.n3679 ), .F1(\core.aes_big_boi.n5049 ));
  core_aes_big_boi_SLICE_2088 \core.aes_big_boi.SLICE_2088 ( 
    .D1(\core.aes_big_boi.subtemp[16] ), .C1(\core.aes_big_boi.n3677 ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.w[3][8] ), .C0(\core.aes_big_boi.oldw[3][16] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.w[2][16] ), 
    .F0(\core.aes_big_boi.n3677 ), .F1(\core.aes_big_boi.n5044 ));
  core_aes_big_boi_SLICE_2090 \core.aes_big_boi.SLICE_2090 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n8930 ), 
    .B1(\core.aes_big_boi.n30_adj_1624 ), .A1(\core.aes_big_boi.state[4] ), 
    .D0(\core.aes_big_boi.n4553 ), .C0(\core.curPlaintext[61] ), 
    .B0(\core.aes_big_boi.n44 ), .A0(\core.aes_big_boi.ciphertext[61] ), 
    .F0(\core.aes_big_boi.n8930 ), .F1(\core.aes_big_boi.n65_adj_1625 ));
  core_aes_big_boi_SLICE_2092 \core.aes_big_boi.SLICE_2092 ( 
    .D1(\core.aes_big_boi.n3068 ), .C1(\core.aes_big_boi.n3675 ), 
    .B1(\core.aes_big_boi.subtemp[17] ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.oldw[3][17] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.w[3][9] ), .A0(\core.aes_big_boi.w[2][17] ), 
    .F0(\core.aes_big_boi.n3675 ), .F1(\core.aes_big_boi.n5039 ));
  core_aes_big_boi_SLICE_2094 \core.aes_big_boi.SLICE_2094 ( 
    .D1(\core.aes_big_boi.n3068 ), .C1(\core.aes_big_boi.n3673 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.subtemp[18] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.w[3][10] ), 
    .B0(\core.aes_big_boi.w[2][18] ), .A0(\core.aes_big_boi.oldw[3][18] ), 
    .F0(\core.aes_big_boi.n3673 ), .F1(\core.aes_big_boi.n5034 ));
  core_aes_big_boi_SLICE_2096 \core.aes_big_boi.SLICE_2096 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n3671 ), 
    .B1(\core.aes_big_boi.subtemp[19] ), .A1(\core.aes_big_boi.n3068 ), 
    .D0(\core.aes_big_boi.w[3][11] ), .C0(\core.aes_big_boi.oldw[3][19] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.w[2][19] ), 
    .F0(\core.aes_big_boi.n3671 ), .F1(\core.aes_big_boi.n5029 ));
  core_aes_big_boi_SLICE_2098 \core.aes_big_boi.SLICE_2098 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n8937 ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.n30_adj_1627 ), 
    .D0(\core.aes_big_boi.n44 ), .C0(\core.curPlaintext[62] ), 
    .B0(\core.aes_big_boi.ciphertext[62] ), .A0(\core.aes_big_boi.n4553 ), 
    .F0(\core.aes_big_boi.n8937 ), .F1(\core.aes_big_boi.n65_adj_1628 ));
  core_aes_big_boi_SLICE_2100 \core.aes_big_boi.SLICE_2100 ( 
    .D1(\core.aes_big_boi.subtemp[20] ), .C1(\core.aes_big_boi.n3669 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.n3068 ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.w[2][20] ), 
    .B0(\core.aes_big_boi.oldw[3][20] ), .A0(\core.aes_big_boi.w[3][12] ), 
    .F0(\core.aes_big_boi.n3669 ), .F1(\core.aes_big_boi.n5024 ));
  core_aes_big_boi_SLICE_2102 \core.aes_big_boi.SLICE_2102 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n3667 ), 
    .B1(\core.aes_big_boi.subtemp[21] ), .A1(\core.aes_big_boi.n3068 ), 
    .D0(\core.aes_big_boi.w[3][13] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.w[2][21] ), .A0(\core.aes_big_boi.oldw[3][21] ), 
    .F0(\core.aes_big_boi.n3667 ), .F1(\core.aes_big_boi.n5019 ));
  core_aes_big_boi_SLICE_2104 \core.aes_big_boi.SLICE_2104 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n3665 ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.subtemp[22] ), 
    .D0(\core.aes_big_boi.w[2][22] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.w[3][14] ), .A0(\core.aes_big_boi.oldw[3][22] ), 
    .F0(\core.aes_big_boi.n3665 ), .F1(\core.aes_big_boi.n5014 ));
  core_aes_big_boi_SLICE_2107 \core.aes_big_boi.SLICE_2107 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1629 ), 
    .A0(\core.aes_big_boi.ciphertext[63] ), 
    .F0(\core.aes_big_boi.n30_adj_1630 ));
  core_aes_big_boi_SLICE_2108 \core.aes_big_boi.SLICE_2108 ( 
    .D1(\core.aes_big_boi.state[4] ), .C1(\core.aes_big_boi.n8944 ), 
    .B1(\core.aes_big_boi.n30_adj_1630 ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.n4553 ), .C0(\core.aes_big_boi.n44 ), 
    .B0(\core.curPlaintext[63] ), .A0(\core.aes_big_boi.ciphertext[63] ), 
    .F0(\core.aes_big_boi.n8944 ), .F1(\core.aes_big_boi.n65_adj_1631 ));
  core_aes_big_boi_SLICE_2110 \core.aes_big_boi.SLICE_2110 ( 
    .D1(\core.aes_big_boi.n3068 ), .C1(\core.aes_big_boi.n3663 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.subtemp[23] ), 
    .D0(\core.aes_big_boi.oldw[3][23] ), .C0(\core.aes_big_boi.w[2][23] ), 
    .B0(\core.aes_big_boi.w[3][15] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n3663 ), .F1(\core.aes_big_boi.n5009 ));
  core_aes_big_boi_SLICE_2112 \core.aes_big_boi.SLICE_2112 ( 
    .D1(\core.aes_big_boi.n3068 ), .C1(\core.aes_big_boi.n3661 ), 
    .B1(\core.aes_big_boi.subtemp[24] ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.w[3][16] ), .C0(\core.aes_big_boi.oldw[3][24] ), 
    .B0(\core.aes_big_boi.w[2][24] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n3661 ), .F1(\core.aes_big_boi.n5004 ));
  core_aes_big_boi_SLICE_2114 \core.aes_big_boi.SLICE_2114 ( 
    .D1(\core.aes_big_boi.n3068 ), .C1(\core.aes_big_boi.n3659 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.subtemp[25] ), 
    .D0(\core.aes_big_boi.w[3][17] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.oldw[3][25] ), .A0(\core.aes_big_boi.w[2][25] ), 
    .F0(\core.aes_big_boi.n3659 ), .F1(\core.aes_big_boi.n4999 ));
  core_aes_big_boi_SLICE_2116 \core.aes_big_boi.SLICE_2116 ( 
    .D1(\core.aes_big_boi.subtemp[26] ), .C1(\core.aes_big_boi.n3657 ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.oldw[3][26] ), .C0(\core.aes_big_boi.w[3][18] ), 
    .B0(\core.aes_big_boi.w[2][26] ), .A0(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.n3657 ), .F1(\core.aes_big_boi.n4994 ));
  core_aes_big_boi_SLICE_2118 \core.aes_big_boi.SLICE_2118 ( 
    .D1(\core.aes_big_boi.ciphertext[73] ), .C1(\core.aes_big_boi.n8333 ), 
    .B1(\core.aes_big_boi.ciphertext[88] ), 
    .A1(\core.aes_big_boi.t3_adj_1729[0] ), 
    .B0(\core.aes_big_boi.ciphertext[71] ), 
    .A0(\core.aes_big_boi.ciphertext[95] ), 
    .F0(\core.aes_big_boi.t3_adj_1729[0] ), .F1(\core.aes_big_boi.n8961 ));
  core_aes_big_boi_SLICE_2120 \core.aes_big_boi.SLICE_2120 ( 
    .D1(\core.aes_big_boi.subtemp[27] ), .C1(\core.aes_big_boi.n3655 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.n3068 ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.oldw[3][27] ), 
    .B0(\core.aes_big_boi.w[2][27] ), .A0(\core.aes_big_boi.w[3][19] ), 
    .F0(\core.aes_big_boi.n3655 ), .F1(\core.aes_big_boi.n4989 ));
  core_aes_big_boi_SLICE_2122 \core.aes_big_boi.SLICE_2122 ( 
    .D1(\core.aes_big_boi.n3068 ), .C1(\core.aes_big_boi.n3653 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.subtemp[28] ), 
    .D0(\core.aes_big_boi.oldw[3][28] ), .C0(\core.aes_big_boi.w[2][28] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.w[3][20] ), 
    .F0(\core.aes_big_boi.n3653 ), .F1(\core.aes_big_boi.n4984 ));
  core_aes_big_boi_SLICE_2124 \core.aes_big_boi.SLICE_2124 ( 
    .D1(\core.aes_big_boi.n3068 ), .C1(\core.aes_big_boi.n3651 ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.subtemp[29] ), 
    .D0(\core.aes_big_boi.w[3][21] ), .C0(\core.aes_big_boi.state[0] ), 
    .B0(\core.aes_big_boi.w[2][29] ), .A0(\core.aes_big_boi.oldw[3][29] ), 
    .F0(\core.aes_big_boi.n3651 ), .F1(\core.aes_big_boi.n4979 ));
  core_aes_big_boi_SLICE_2128 \core.aes_big_boi.SLICE_2128 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.subtemp[30] ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.n3649 ), 
    .D0(\core.aes_big_boi.w[2][30] ), .C0(\core.aes_big_boi.w[3][22] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.oldw[3][30] ), 
    .F0(\core.aes_big_boi.n3649 ), .F1(\core.aes_big_boi.n4974 ));
  core_aes_big_boi_SLICE_2130 \core.aes_big_boi.SLICE_2130 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.n3647 ), 
    .B1(\core.aes_big_boi.n3068 ), .A1(\core.aes_big_boi.subtemp[31] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.w[3][23] ), 
    .B0(\core.aes_big_boi.oldw[3][31] ), .A0(\core.aes_big_boi.w[2][31] ), 
    .F0(\core.aes_big_boi.n3647 ), .F1(\core.aes_big_boi.n4969 ));
  core_aes_big_boi_SLICE_2132 \core.aes_big_boi.SLICE_2132 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.tempSB[67] ), 
    .B1(\core.aes_big_boi.n8999 ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.n6_adj_1642 ), 
    .C0(\core.aes_big_boi.n2_adj_1721[3] ), 
    .B0(\core.aes_big_boi.t3_adj_1729[0] ), 
    .A0(\core.aes_big_boi.ciphertext[66] ), .F0(\core.aes_big_boi.n8999 ), 
    .F1(\core.aes_big_boi.n56_adj_1643 ));
  core_aes_big_boi_mc_mc1_SLICE_2133 \core.aes_big_boi.mc.mc1.SLICE_2133 ( 
    .DI1(\core.aes_big_boi.ciphertext_90__N_588 ), 
    .B1(\core.aes_big_boi.ciphertext[90] ), .A1(\core.aes_big_boi.n39 ), 
    .C0(\core.aes_big_boi.ciphertext[90] ), 
    .B0(\core.aes_big_boi.ciphertext[75] ), 
    .LSR(\core.aes_big_boi.ciphertext_90__N_589 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[90] ), 
    .F0(\core.aes_big_boi.n6_adj_1642 ), 
    .F1(\core.aes_big_boi.ciphertext_90__N_588 ));
  core_aes_big_boi_SLICE_2134 \core.aes_big_boi.SLICE_2134 ( 
    .D1(\core.aes_big_boi.tempSB[68] ), .C1(\core.aes_big_boi.n9017 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.t0_adj_1718[5] ), 
    .C0(\core.aes_big_boi.ciphertext[67] ), 
    .B0(\core.aes_big_boi.t3_adj_1729[0] ), 
    .A0(\core.aes_big_boi.n6_adj_1647 ), .F0(\core.aes_big_boi.n9017 ), 
    .F1(\core.aes_big_boi.n56_adj_1648 ));
  core_aes_big_boi_SLICE_2136 \core.aes_big_boi.SLICE_2136 ( 
    .D1(\core.aes_big_boi.ciphertext[77] ), .C1(\core.aes_big_boi.n8317 ), 
    .B1(\core.aes_big_boi.ciphertext[92] ), 
    .C0(\core.aes_big_boi.ciphertext[85] ), 
    .B0(\core.aes_big_boi.ciphertext[68] ), 
    .A0(\core.aes_big_boi.ciphertext[93] ), .F0(\core.aes_big_boi.n8317 ), 
    .F1(\core.aes_big_boi.n9035 ));
  core_aes_big_boi_SLICE_2138 \core.aes_big_boi.SLICE_2138 ( 
    .D1(\core.aes_big_boi.ciphertext[69] ), 
    .C1(\core.aes_big_boi.ciphertext[93] ), 
    .B1(\core.aes_big_boi.t0_adj_1718[7] ), 
    .A1(\core.aes_big_boi.ciphertext[78] ), 
    .C0(\core.aes_big_boi.ciphertext[94] ), 
    .A0(\core.aes_big_boi.ciphertext[86] ), 
    .F0(\core.aes_big_boi.t0_adj_1718[7] ), .F1(\core.aes_big_boi.n9053 ));
  core_aes_big_boi_SLICE_2142 \core.aes_big_boi.SLICE_2142 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.n9091 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.tempSB[72] ), 
    .D0(\core.aes_big_boi.ciphertext[80] ), 
    .C0(\core.aes_big_boi.ciphertext[88] ), .B0(\core.aes_big_boi.t2[0] ), 
    .A0(\core.aes_big_boi.ciphertext[64] ), .F0(\core.aes_big_boi.n9091 ), 
    .F1(\core.aes_big_boi.n56_adj_1660 ));
  core_aes_big_boi_SLICE_2144 \core.aes_big_boi.SLICE_2144 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.tempSB[73] ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.n9111 ), 
    .D0(\core.aes_big_boi.t2[0] ), .C0(\core.aes_big_boi.n8333 ), 
    .B0(\core.aes_big_boi.ciphertext[72] ), 
    .A0(\core.aes_big_boi.ciphertext[65] ), .F0(\core.aes_big_boi.n9111 ), 
    .F1(\core.aes_big_boi.n56_adj_1663 ));
  core_aes_big_boi_mc_mc1_SLICE_2145 \core.aes_big_boi.mc.mc1.SLICE_2145 ( 
    .DI1(\core.aes_big_boi.ciphertext_89__N_590 ), .D1(\core.aes_big_boi.n39 ), 
    .B1(\core.aes_big_boi.ciphertext[89] ), 
    .C0(\core.aes_big_boi.ciphertext[81] ), 
    .B0(\core.aes_big_boi.ciphertext[64] ), 
    .A0(\core.aes_big_boi.ciphertext[89] ), 
    .LSR(\core.aes_big_boi.ciphertext_89__N_591 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[89] ), .F0(\core.aes_big_boi.n8333 ), 
    .F1(\core.aes_big_boi.ciphertext_89__N_590 ));
  core_aes_big_boi_SLICE_2146 \core.aes_big_boi.SLICE_2146 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.tempSB[75] ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.n9147 ), 
    .D0(\core.aes_big_boi.t2[0] ), .C0(\core.aes_big_boi.n8336 ), 
    .B0(\core.aes_big_boi.ciphertext[67] ), 
    .A0(\core.aes_big_boi.n2_adj_1721[3] ), .F0(\core.aes_big_boi.n9147 ), 
    .F1(\core.aes_big_boi.n56_adj_1669 ));
  core_aes_big_boi_mc_mc1_SLICE_2147 \core.aes_big_boi.mc.mc1.SLICE_2147 ( 
    .D1(\core.aes_big_boi.ciphertext[81] ), .C1(\core.aes_big_boi.n8336 ), 
    .B1(\core.aes_big_boi.ciphertext[73] ), 
    .A1(\core.aes_big_boi.ciphertext[90] ), 
    .D0(\core.aes_big_boi.ciphertext[66] ), 
    .B0(\core.aes_big_boi.ciphertext[74] ), .F0(\core.aes_big_boi.n8336 ), 
    .F1(\core.aes_big_boi.n9231 ));
  core_aes_big_boi_SLICE_2148 \core.aes_big_boi.SLICE_2148 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n9167 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[76] ), 
    .D0(\core.aes_big_boi.ciphertext[68] ), .C0(\core.aes_big_boi.n8385 ), 
    .B0(\core.aes_big_boi.t2[0] ), .A0(\core.aes_big_boi.t0_adj_1718[5] ), 
    .F0(\core.aes_big_boi.n9167 ), .F1(\core.aes_big_boi.n56_adj_1672 ));
  core_aes_big_boi_SLICE_2150 \core.aes_big_boi.SLICE_2150 ( 
    .D1(\core.aes_big_boi.state[0] ), .C1(\core.aes_big_boi.n9185 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.tempSB[77] ), 
    .D0(\core.aes_big_boi.n8317 ), .C0(\core.aes_big_boi.ciphertext[69] ), 
    .B0(\core.aes_big_boi.ciphertext[76] ), .F0(\core.aes_big_boi.n9185 ), 
    .F1(\core.aes_big_boi.n56_adj_1675 ));
  core_aes_big_boi_SLICE_2152 \core.aes_big_boi.SLICE_2152 ( 
    .D1(\core.aes_big_boi.tempSB[78] ), .C1(\core.aes_big_boi.n9199 ), 
    .B1(\core.aes_big_boi.state[2] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.ciphertext[86] ), .C0(\core.aes_big_boi.n8346 ), 
    .B0(\core.aes_big_boi.ciphertext[94] ), 
    .A0(\core.aes_big_boi.ciphertext[70] ), .F0(\core.aes_big_boi.n9199 ), 
    .F1(\core.aes_big_boi.n56_adj_1679 ));
  core_aes_big_boi_SLICE_2154 \core.aes_big_boi.SLICE_2154 ( 
    .D1(\core.aes_big_boi.ciphertext[64] ), .C1(\core.aes_big_boi.n8379 ), 
    .A1(\core.aes_big_boi.ciphertext[88] ), 
    .D0(\core.aes_big_boi.ciphertext[79] ), 
    .C0(\core.aes_big_boi.ciphertext[72] ), 
    .A0(\core.aes_big_boi.ciphertext[87] ), .F0(\core.aes_big_boi.n8379 ), 
    .F1(\core.aes_big_boi.n9217 ));
  core_aes_big_boi_SLICE_2156 \core.aes_big_boi.SLICE_2156 ( 
    .D1(\core.aes_big_boi.ciphertext[89] ), .C1(\core.aes_big_boi.n8375 ), 
    .B1(\core.aes_big_boi.ciphertext[80] ), .A1(\core.aes_big_boi.n8379 ), 
    .B0(\core.aes_big_boi.ciphertext[65] ), 
    .A0(\core.aes_big_boi.ciphertext[73] ), .F0(\core.aes_big_boi.n8375 ), 
    .F1(\core.aes_big_boi.n9225 ));
  core_aes_big_boi_SLICE_2160 \core.aes_big_boi.SLICE_2160 ( 
    .D1(\core.aes_big_boi.ciphertext[0] ), .C1(\core.aes_big_boi.n6_adj_1698 ), 
    .B1(\core.aes_big_boi.ciphertext[24] ), 
    .A1(\core.aes_big_boi.ciphertext[9] ), 
    .D0(\core.aes_big_boi.ciphertext[31] ), 
    .C0(\core.aes_big_boi.ciphertext[25] ), 
    .B0(\core.aes_big_boi.ciphertext[17] ), 
    .A0(\core.aes_big_boi.ciphertext[7] ), .F0(\core.aes_big_boi.n6_adj_1698 ), 
    .F1(\core.aes_big_boi.n8479 ));
  core_aes_big_boi_SLICE_2162 \core.aes_big_boi.SLICE_2162 ( 
    .D1(\core.aes_big_boi.tempSB[2] ), .C1(\core.aes_big_boi.n8494 ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.state[2] ), 
    .D0(\core.aes_big_boi.ciphertext[25] ), 
    .C0(\core.aes_big_boi.ciphertext[1] ), 
    .B0(\core.aes_big_boi.n2_adj_1719[2] ), 
    .A0(\core.aes_big_boi.ciphertext[10] ), .F0(\core.aes_big_boi.n8494 ), 
    .F1(\core.aes_big_boi.n56_adj_1703 ));
  core_aes_big_boi_SLICE_2164 \core.aes_big_boi.SLICE_2164 ( 
    .D1(\core.aes_big_boi.ciphertext[91] ), 
    .C1(\core.aes_big_boi.n6_adj_1705 ), 
    .B1(\core.aes_big_boi.ciphertext[82] ), .A1(\core.aes_big_boi.n8385 ), 
    .D0(\core.aes_big_boi.ciphertext[67] ), 
    .B0(\core.aes_big_boi.ciphertext[75] ), .F0(\core.aes_big_boi.n8385 ), 
    .F1(\core.aes_big_boi.n9237 ));
  core_aes_big_boi_mc_mc1_SLICE_2165 \core.aes_big_boi.mc.mc1.SLICE_2165 ( 
    .D1(\core.aes_big_boi.ciphertext[87] ), 
    .C1(\core.aes_big_boi.ciphertext[92] ), 
    .B1(\core.aes_big_boi.ciphertext[79] ), 
    .C0(\core.aes_big_boi.ciphertext[87] ), 
    .B0(\core.aes_big_boi.ciphertext[74] ), 
    .A0(\core.aes_big_boi.ciphertext[79] ), 
    .F0(\core.aes_big_boi.n6_adj_1705 ), .F1(\core.aes_big_boi.n6_adj_1710 ));
  core_aes_big_boi_SLICE_2166 \core.aes_big_boi.SLICE_2166 ( 
    .D1(\core.aes_big_boi.ciphertext[75] ), 
    .C1(\core.aes_big_boi.n6_adj_1710 ), 
    .B1(\core.aes_big_boi.ciphertext[83] ), .A1(\core.aes_big_boi.n8340 ), 
    .C0(\core.aes_big_boi.ciphertext[76] ), 
    .B0(\core.aes_big_boi.ciphertext[68] ), .F0(\core.aes_big_boi.n8340 ), 
    .F1(\core.aes_big_boi.n9243 ));
  core_aes_big_boi_SLICE_2168 \core.aes_big_boi.SLICE_2168 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.tempSB[3] ), 
    .B1(\core.aes_big_boi.state[0] ), .A1(\core.aes_big_boi.n8558 ), 
    .D0(\core.aes_big_boi.ciphertext[2] ), .C0(\core.aes_big_boi.n6_adj_1714 ), 
    .B0(\core.aes_big_boi.t3[0] ), .A0(\core.aes_big_boi.n2_adj_1719[3] ), 
    .F0(\core.aes_big_boi.n8558 ), .F1(\core.aes_big_boi.n56_adj_1715 ));
  core_aes_big_boi_SLICE_2170 \core.aes_big_boi.SLICE_2170 ( 
    .DI1(\core.aes_big_boi.ciphertext_24__N_720 ), .C1(\core.aes_big_boi.n39 ), 
    .B1(\core.aes_big_boi.ciphertext[24] ), .D0(\core.aes_big_boi.state[3] ), 
    .C0(\core.aes_big_boi.state[2] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.aes_big_boi.state[0] ), 
    .LSR(\core.aes_big_boi.ciphertext_24__N_721 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[24] ), .F0(\core.aes_big_boi.n39 ), 
    .F1(\core.aes_big_boi.ciphertext_24__N_720 ));
  core_aes_big_boi_SLICE_2172 \core.aes_big_boi.SLICE_2172 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.state[3] ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.state[0] ), .C0(\core.aes_big_boi.state[1] ), 
    .B0(\core.aes_big_boi.state[3] ), .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.nextstate_1__N_1209 ), 
    .F1(\core.aes_big_boi.nextstate_2__N_1207 ));
  core_aes_big_boi_SLICE_2174 \core.aes_big_boi.SLICE_2174 ( 
    .DI1(\core.aes_big_boi.nextstate[0] ), .D1(\core.aes_big_boi.state[3] ), 
    .C1(\core.aes_big_boi.nextstate_0__N_1211 ), 
    .B1(\core.aes_big_boi.nextstate_0__N_1212 ), 
    .A1(\core.aes_big_boi.state[4] ), .D0(\core.aes_big_boi.state[1] ), 
    .C0(\core.aes_big_boi.state[3] ), .B0(\core.aes_big_boi.state[0] ), 
    .A0(\core.aes_big_boi.state[2] ), .CE(\core.aes_big_boi.state_0__N_1202 ), 
    .CLK(clk_c), .Q1(\core.aes_big_boi.state[0] ), 
    .F0(\core.aes_big_boi.nextstate_0__N_1211 ), 
    .F1(\core.aes_big_boi.nextstate[0] ));
  core_aes_big_boi_SLICE_2175 \core.aes_big_boi.SLICE_2175 ( 
    .D1(\core.aes_big_boi.state[3] ), .C1(\core.aes_big_boi.state[2] ), 
    .B1(\core.aes_big_boi.state[1] ), .A1(\core.aes_big_boi.state[0] ), 
    .D0(\core.aes_big_boi.state[2] ), .C0(\core.aes_big_boi.state[3] ), 
    .B0(\core.aes_big_boi.state[0] ), .A0(\core.aes_big_boi.state[1] ), 
    .F0(\core.aes_big_boi.nextstate_3__N_1205 ), 
    .F1(\core.aes_big_boi.nextstate_4__N_1203 ));
  core_aes_big_boi_SLICE_2176 \core.aes_big_boi.SLICE_2176 ( 
    .D1(\core.aes_big_boi.round[1] ), .C1(\core.aes_big_boi.round[0] ), 
    .A1(\core.aes_big_boi.round[2] ), .D0(\core.aes_big_boi.round[2] ), 
    .C0(\core.aes_big_boi.round[3] ), .B0(\core.aes_big_boi.round[0] ), 
    .A0(\core.aes_big_boi.round[1] ), .F0(\core.aes_big_boi.n708[4] ), 
    .F1(\core.aes_big_boi.n8289 ));
  core_aes_big_boi_SLICE_2177 \core.aes_big_boi.SLICE_2177 ( 
    .D1(\core.aes_big_boi.round[1] ), .C1(\core.aes_big_boi.round[2] ), 
    .B1(\core.aes_big_boi.round[3] ), .A1(\core.aes_big_boi.round[0] ), 
    .D0(\core.aes_big_boi.round[2] ), .C0(\core.aes_big_boi.round[3] ), 
    .B0(\core.aes_big_boi.round[0] ), .A0(\core.aes_big_boi.round[1] ), 
    .F0(\core.aes_big_boi.n8041 ), .F1(\core.aes_big_boi.n6823 ));
  core_aes_big_boi_SLICE_2179 \core.aes_big_boi.SLICE_2179 ( 
    .D1(\core.aes_big_boi.round[2] ), .C1(\core.aes_big_boi.round[1] ), 
    .B1(\core.aes_big_boi.round[0] ), .A1(\core.aes_big_boi.round[3] ), 
    .D0(\core.aes_big_boi.round[1] ), .C0(\core.aes_big_boi.round[0] ), 
    .B0(\core.aes_big_boi.round[3] ), .A0(\core.aes_big_boi.round[2] ), 
    .F0(\core.aes_big_boi.n8039 ), .F1(\core.aes_big_boi.n6832 ));
  core_aes_big_boi_SLICE_2181 \core.aes_big_boi.SLICE_2181 ( 
    .D1(\core.aes_big_boi.state[1] ), .C1(\core.aes_big_boi.state[3] ), 
    .A1(\core.aes_big_boi.state[2] ), .D0(\core.aes_big_boi.state[2] ), 
    .C0(\core.aes_big_boi.state[1] ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.state[4] ), .F0(\core.aes_big_boi.state_0__N_1202 ), 
    .F1(\core.aes_big_boi.n6_adj_1564 ));
  core_aes_big_boi_SLICE_2182 \core.aes_big_boi.SLICE_2182 ( 
    .D1(\core.aes_big_boi.state[2] ), .C1(\core.aes_big_boi.state[0] ), 
    .B1(\core.aes_big_boi.state[4] ), .A1(\core.aes_big_boi.state[1] ), 
    .D0(\core.aes_big_boi.state[0] ), .B0(\core.aes_big_boi.state[1] ), 
    .A0(\core.aes_big_boi.state[2] ), 
    .F0(\core.aes_big_boi.nextstate_2__N_1208 ), .F1(\core.aes_big_boi.n6833 ));
  core_aes_big_boi_SLICE_2187 \core.aes_big_boi.SLICE_2187 ( 
    .C1(\core.aes_big_boi.state[1] ), .B1(\core.aes_big_boi.state[2] ), 
    .A1(\core.aes_big_boi.state[0] ), .D0(\core.aes_big_boi.state[0] ), 
    .C0(\core.aes_big_boi.state[2] ), .B0(\core.aes_big_boi.state[1] ), 
    .F0(\core.aes_big_boi.n20 ), .F1(\core.aes_big_boi.nextstate_3__N_1206 ));
  core_SLICE_2192 \core.SLICE_2192 ( .DI1(\core.state_0__N_513[0] ), 
    .D1(\core.fsm_done ), .C1(load_c), .B1(\state[0] ), .C0(\state[0] ), 
    .A0(\state[1] ), .LSR(\state[1] ), .CLK(clk_c), .Q1(\state[0] ), 
    .F0(\core.curPlaintext_0__N_511 ), .F1(\core.state_0__N_513[0] ));
  core_SLICE_2193 \core.SLICE_2193 ( .DI1(\core.fsm_done.sig_255.FeedThruLUT ), 
    .B1(\core.fsm_done ), .C0(\state[1] ), .A0(\state[0] ), 
    .LSR(\core.state_1__N_512 ), .CLK(clk_c), .Q1(\state[1] ), 
    .F0(\core.state_1__N_512 ), .F1(\core.fsm_done.sig_255.FeedThruLUT ));
  core_aes_big_boi_SLICE_2262 \core.aes_big_boi.SLICE_2262 ( 
    .D0(\core.aes_big_boi.ciphertext[88] ), 
    .C0(\core.aes_big_boi.n65_adj_1326 ), .B0(\core.aes_big_boi.n6045 ), 
    .A0(\core.aes_big_boi.w[1][24] ), 
    .F0(\core.aes_big_boi.ciphertext_88__N_593 ));
  core_aes_big_boi_SLICE_2263 \core.aes_big_boi.SLICE_2263 ( 
    .D0(\core.aes_big_boi.w[2][31] ), .C0(\core.aes_big_boi.n6045 ), 
    .B0(\core.aes_big_boi.n65_adj_1631 ), 
    .A0(\core.aes_big_boi.ciphertext[63] ), 
    .F0(\core.aes_big_boi.ciphertext_63__N_643 ));
  core_aes_big_boi_SLICE_2264 \core.aes_big_boi.SLICE_2264 ( 
    .D0(\core.aes_big_boi.ciphertext[122] ), 
    .C0(\core.aes_big_boi.n42_adj_1327 ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n30_adj_1330 ));
  core_aes_big_boi_SLICE_2265 \core.aes_big_boi.SLICE_2265 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1626 ), 
    .B0(\core.aes_big_boi.ciphertext[62] ), 
    .F0(\core.aes_big_boi.n30_adj_1627 ));
  core_aes_big_boi_SLICE_2266 \core.aes_big_boi.SLICE_2266 ( 
    .D0(\core.aes_big_boi.w[0][26] ), .C0(\core.aes_big_boi.n65_adj_1331 ), 
    .B0(\core.aes_big_boi.n6045 ), .A0(\core.aes_big_boi.ciphertext[122] ), 
    .F0(\core.aes_big_boi.ciphertext_122__N_525 ));
  core_aes_big_boi_SLICE_2267 \core.aes_big_boi.SLICE_2267 ( 
    .D0(\core.aes_big_boi.w[2][30] ), .C0(\core.aes_big_boi.n65_adj_1628 ), 
    .B0(\core.aes_big_boi.ciphertext[62] ), .A0(\core.aes_big_boi.n6045 ), 
    .F0(\core.aes_big_boi.ciphertext_62__N_645 ));
  core_aes_big_boi_SLICE_2268 \core.aes_big_boi.SLICE_2268 ( 
    .D0(\core.aes_big_boi.ciphertext[123] ), 
    .C0(\core.aes_big_boi.n65_adj_1339 ), .B0(\core.aes_big_boi.n6045 ), 
    .A0(\core.aes_big_boi.w[0][27] ), 
    .F0(\core.aes_big_boi.ciphertext_123__N_523 ));
  core_aes_big_boi_SLICE_2269 \core.aes_big_boi.SLICE_2269 ( 
    .D0(\core.aes_big_boi.n6045 ), .C0(\core.aes_big_boi.n65_adj_1625 ), 
    .B0(\core.aes_big_boi.ciphertext[61] ), .A0(\core.aes_big_boi.w[2][29] ), 
    .F0(\core.aes_big_boi.ciphertext_61__N_647 ));
  core_aes_big_boi_SLICE_2270 \core.aes_big_boi.SLICE_2270 ( 
    .D0(\core.aes_big_boi.ciphertext[89] ), 
    .C0(\core.aes_big_boi.n65_adj_1348 ), .B0(\core.aes_big_boi.w[1][25] ), 
    .A0(\core.aes_big_boi.n6045 ), 
    .F0(\core.aes_big_boi.ciphertext_89__N_591 ));
  core_aes_big_boi_SLICE_2271 \core.aes_big_boi.SLICE_2271 ( 
    .D0(\core.aes_big_boi.ciphertext[60] ), 
    .C0(\core.aes_big_boi.n65_adj_1622 ), .B0(\core.aes_big_boi.n6045 ), 
    .A0(\core.aes_big_boi.w[2][28] ), 
    .F0(\core.aes_big_boi.ciphertext_60__N_649 ));
  core_aes_big_boi_SLICE_2272 \core.aes_big_boi.SLICE_2272 ( 
    .D0(\core.aes_big_boi.w[0][28] ), .C0(\core.aes_big_boi.n65_adj_1353 ), 
    .B0(\core.aes_big_boi.ciphertext[124] ), .A0(\core.aes_big_boi.n6045 ), 
    .F0(\core.aes_big_boi.ciphertext_124__N_521 ));
  core_aes_big_boi_SLICE_2273 \core.aes_big_boi.SLICE_2273 ( 
    .D0(\core.aes_big_boi.ciphertext[59] ), 
    .C0(\core.aes_big_boi.n65_adj_1619 ), .B0(\core.aes_big_boi.n6045 ), 
    .A0(\core.aes_big_boi.w[2][27] ), 
    .F0(\core.aes_big_boi.ciphertext_59__N_651 ));
  core_aes_big_boi_SLICE_2274 \core.aes_big_boi.SLICE_2274 ( 
    .C0(\core.aes_big_boi.n42_adj_1358 ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.ciphertext[125] ), 
    .F0(\core.aes_big_boi.n30_adj_1359 ));
  core_aes_big_boi_SLICE_2276 \core.aes_big_boi.SLICE_2276 ( 
    .D0(\core.aes_big_boi.n6045 ), .C0(\core.aes_big_boi.n65_adj_1360 ), 
    .B0(\core.aes_big_boi.ciphertext[125] ), .A0(\core.aes_big_boi.w[0][29] ), 
    .F0(\core.aes_big_boi.ciphertext_125__N_519 ));
  core_aes_big_boi_SLICE_2277 \core.aes_big_boi.SLICE_2277 ( 
    .D0(\core.aes_big_boi.n6045 ), .C0(\core.aes_big_boi.n65_adj_1616 ), 
    .B0(\core.aes_big_boi.ciphertext[58] ), .A0(\core.aes_big_boi.w[2][26] ), 
    .F0(\core.aes_big_boi.ciphertext_58__N_653 ));
  core_aes_big_boi_SLICE_2278 \core.aes_big_boi.SLICE_2278 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1361 ), 
    .A0(\core.aes_big_boi.ciphertext[126] ), 
    .F0(\core.aes_big_boi.n30_adj_1362 ));
  core_aes_big_boi_SLICE_2279 \core.aes_big_boi.SLICE_2279 ( 
    .C0(\core.aes_big_boi.n42_adj_1617 ), 
    .B0(\core.aes_big_boi.ciphertext[59] ), .A0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n30_adj_1618 ));
  core_aes_big_boi_SLICE_2280 \core.aes_big_boi.SLICE_2280 ( 
    .D0(\core.aes_big_boi.ciphertext[126] ), 
    .C0(\core.aes_big_boi.n65_adj_1363 ), .B0(\core.aes_big_boi.n6045 ), 
    .A0(\core.aes_big_boi.w[0][30] ), 
    .F0(\core.aes_big_boi.ciphertext_126__N_517 ));
  core_aes_big_boi_SLICE_2281 \core.aes_big_boi.SLICE_2281 ( 
    .D0(\core.aes_big_boi.ciphertext[57] ), 
    .C0(\core.aes_big_boi.n65_adj_1613 ), .B0(\core.aes_big_boi.n6045 ), 
    .A0(\core.aes_big_boi.w[2][25] ), 
    .F0(\core.aes_big_boi.ciphertext_57__N_655 ));
  core_aes_big_boi_SLICE_2282 \core.aes_big_boi.SLICE_2282 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1364 ), 
    .A0(\core.aes_big_boi.ciphertext[127] ), 
    .F0(\core.aes_big_boi.n30_adj_1365 ));
  core_aes_big_boi_SLICE_2283 \core.aes_big_boi.SLICE_2283 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1614 ), 
    .A0(\core.aes_big_boi.ciphertext[58] ), 
    .F0(\core.aes_big_boi.n30_adj_1615 ));
  core_aes_big_boi_SLICE_2284 \core.aes_big_boi.SLICE_2284 ( 
    .D0(\core.aes_big_boi.n6045 ), .C0(\core.aes_big_boi.n65_adj_1366 ), 
    .B0(\core.aes_big_boi.ciphertext[127] ), .A0(\core.aes_big_boi.w[0][31] ), 
    .F0(\core.aes_big_boi.ciphertext_127__N_515 ));
  core_aes_big_boi_SLICE_2285 \core.aes_big_boi.SLICE_2285 ( 
    .D0(\core.aes_big_boi.n6045 ), .C0(\core.aes_big_boi.n65_adj_1608 ), 
    .B0(\core.aes_big_boi.w[2][24] ), .A0(\core.aes_big_boi.ciphertext[56] ), 
    .F0(\core.aes_big_boi.ciphertext_56__N_657 ));
  core_aes_big_boi_SLICE_2286 \core.aes_big_boi.SLICE_2286 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1357 ), 
    .B0(\core.aes_big_boi.ciphertext[90] ), 
    .F0(\core.aes_big_boi.n30_adj_1370 ));
  core_aes_big_boi_SLICE_2287 \core.aes_big_boi.SLICE_2287 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1606 ), 
    .B0(\core.aes_big_boi.ciphertext[56] ), 
    .F0(\core.aes_big_boi.n30_adj_1607 ));
  core_aes_big_boi_SLICE_2288 \core.aes_big_boi.SLICE_2288 ( 
    .D0(\core.aes_big_boi.n6045 ), .C0(\core.aes_big_boi.n65_adj_1371 ), 
    .B0(\core.aes_big_boi.w[1][26] ), .A0(\core.aes_big_boi.ciphertext[90] ), 
    .F0(\core.aes_big_boi.ciphertext_90__N_589 ));
  core_aes_big_boi_SLICE_2289 \core.aes_big_boi.SLICE_2289 ( 
    .D1(\core.aes_big_boi.oldw[0][31] ), .C1(\core.aes_big_boi.n3971 ), 
    .B1(\core.aes_big_boi.w[3][31] ), .A1(\core.aes_big_boi.round[0] ), 
    .D0(\core.aes_big_boi.ciphertext[31] ), 
    .C0(\core.aes_big_boi.n65_adj_1496 ), .B0(\core.aes_big_boi.n6045 ), 
    .A0(\core.aes_big_boi.w[3][31] ), 
    .F0(\core.aes_big_boi.ciphertext_31__N_707 ), 
    .F1(\core.aes_big_boi.n9065 ));
  core_aes_big_boi_SLICE_2290 \core.aes_big_boi.SLICE_2290 ( 
    .D0(\core.aes_big_boi.w[1][27] ), .C0(\core.aes_big_boi.n65_adj_1382 ), 
    .B0(\core.aes_big_boi.n6045 ), .A0(\core.aes_big_boi.ciphertext[91] ), 
    .F0(\core.aes_big_boi.ciphertext_91__N_587 ));
  core_aes_big_boi_SLICE_2291 \core.aes_big_boi.SLICE_2291 ( 
    .D0(\core.aes_big_boi.w[3][30] ), .C0(\core.aes_big_boi.n65_adj_1490 ), 
    .B0(\core.aes_big_boi.n6045 ), .A0(\core.aes_big_boi.ciphertext[30] ), 
    .F0(\core.aes_big_boi.ciphertext_30__N_709 ));
  core_aes_big_boi_SLICE_2292 \core.aes_big_boi.SLICE_2292 ( 
    .D0(\core.aes_big_boi.n6045 ), .C0(\core.aes_big_boi.n65_adj_1391 ), 
    .B0(\core.aes_big_boi.ciphertext[92] ), .A0(\core.aes_big_boi.w[1][28] ), 
    .F0(\core.aes_big_boi.ciphertext_92__N_585 ));
  core_aes_big_boi_SLICE_2293 \core.aes_big_boi.SLICE_2293 ( 
    .B1(\core.aes_big_boi.oldw[0][29] ), .A1(\core.aes_big_boi.w[3][29] ), 
    .D0(\core.aes_big_boi.ciphertext[29] ), 
    .C0(\core.aes_big_boi.n65_adj_1483 ), .B0(\core.aes_big_boi.w[3][29] ), 
    .A0(\core.aes_big_boi.n6045 ), 
    .F0(\core.aes_big_boi.ciphertext_29__N_711 ), 
    .F1(\core.aes_big_boi.n4_adj_1691 ));
  core_aes_big_boi_SLICE_2295 \core.aes_big_boi.SLICE_2295 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1487 ), 
    .A0(\core.aes_big_boi.ciphertext[30] ), 
    .F0(\core.aes_big_boi.n30_adj_1489 ));
  core_aes_big_boi_SLICE_2296 \core.aes_big_boi.SLICE_2296 ( 
    .D0(\core.aes_big_boi.w[1][29] ), .C0(\core.aes_big_boi.n65_adj_1398 ), 
    .B0(\core.aes_big_boi.n6045 ), .A0(\core.aes_big_boi.ciphertext[93] ), 
    .F0(\core.aes_big_boi.ciphertext_93__N_583 ));
  core_aes_big_boi_SLICE_2297 \core.aes_big_boi.SLICE_2297 ( 
    .B1(\core.aes_big_boi.oldw[0][28] ), .A1(\core.aes_big_boi.w[3][28] ), 
    .D0(\core.aes_big_boi.n6045 ), .C0(\core.aes_big_boi.n65_adj_1477 ), 
    .B0(\core.aes_big_boi.w[3][28] ), .A0(\core.aes_big_boi.ciphertext[28] ), 
    .F0(\core.aes_big_boi.ciphertext_28__N_713 ), 
    .F1(\core.aes_big_boi.n4_adj_1688 ));
  core_aes_big_boi_SLICE_2298 \core.aes_big_boi.SLICE_2298 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1402 ), 
    .B0(\core.aes_big_boi.ciphertext[94] ), 
    .F0(\core.aes_big_boi.n30_adj_1404 ));
  core_aes_big_boi_SLICE_2299 \core.aes_big_boi.SLICE_2299 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1481 ), 
    .B0(\core.aes_big_boi.ciphertext[29] ), 
    .F0(\core.aes_big_boi.n30_adj_1482 ));
  core_aes_big_boi_SLICE_2300 \core.aes_big_boi.SLICE_2300 ( 
    .D0(\core.aes_big_boi.n6045 ), .C0(\core.aes_big_boi.n65_adj_1405 ), 
    .B0(\core.aes_big_boi.ciphertext[94] ), .A0(\core.aes_big_boi.w[1][30] ), 
    .F0(\core.aes_big_boi.ciphertext_94__N_581 ));
  core_aes_big_boi_SLICE_2301 \core.aes_big_boi.SLICE_2301 ( 
    .B1(\core.aes_big_boi.w[3][27] ), .A1(\core.aes_big_boi.oldw[0][27] ), 
    .D0(\core.aes_big_boi.n6045 ), .C0(\core.aes_big_boi.n65_adj_1470 ), 
    .B0(\core.aes_big_boi.w[3][27] ), .A0(\core.aes_big_boi.ciphertext[27] ), 
    .F0(\core.aes_big_boi.ciphertext_27__N_715 ), 
    .F1(\core.aes_big_boi.n4_adj_1686 ));
  core_aes_big_boi_SLICE_2302 \core.aes_big_boi.SLICE_2302 ( 
    .C0(\core.aes_big_boi.n42_adj_1409 ), .B0(\core.aes_big_boi.state[3] ), 
    .A0(\core.aes_big_boi.ciphertext[95] ), 
    .F0(\core.aes_big_boi.n30_adj_1410 ));
  core_aes_big_boi_SLICE_2303 \core.aes_big_boi.SLICE_2303 ( 
    .D0(\core.aes_big_boi.state[3] ), .C0(\core.aes_big_boi.n42_adj_1459 ), 
    .A0(\core.aes_big_boi.ciphertext[26] ), 
    .F0(\core.aes_big_boi.n30_adj_1462 ));
  core_aes_big_boi_SLICE_2304 \core.aes_big_boi.SLICE_2304 ( 
    .D0(\core.aes_big_boi.w[1][31] ), .C0(\core.aes_big_boi.n65_adj_1411 ), 
    .B0(\core.aes_big_boi.n6045 ), .A0(\core.aes_big_boi.ciphertext[95] ), 
    .F0(\core.aes_big_boi.ciphertext_95__N_579 ));
  core_aes_big_boi_SLICE_2305 \core.aes_big_boi.SLICE_2305 ( 
    .C1(\core.aes_big_boi.oldw[0][26] ), .B1(\core.aes_big_boi.w[3][26] ), 
    .D0(\core.aes_big_boi.ciphertext[26] ), 
    .C0(\core.aes_big_boi.n65_adj_1463 ), .B0(\core.aes_big_boi.n6045 ), 
    .A0(\core.aes_big_boi.w[3][26] ), 
    .F0(\core.aes_big_boi.ciphertext_26__N_717 ), 
    .F1(\core.aes_big_boi.n4_adj_1683 ));
  core_aes_big_boi_SLICE_2306 \core.aes_big_boi.SLICE_2306 ( 
    .D0(\core.aes_big_boi.ciphertext[24] ), 
    .C0(\core.aes_big_boi.n42_adj_1446 ), .B0(\core.aes_big_boi.state[3] ), 
    .F0(\core.aes_big_boi.n30_adj_1447 ));
  core_aes_big_boi_SLICE_2307 \core.aes_big_boi.SLICE_2307 ( 
    .C1(\core.aes_big_boi.w[3][24] ), .A1(\core.aes_big_boi.oldw[0][24] ), 
    .D0(\core.aes_big_boi.ciphertext[24] ), 
    .C0(\core.aes_big_boi.n65_adj_1449 ), .B0(\core.aes_big_boi.n6045 ), 
    .A0(\core.aes_big_boi.w[3][24] ), 
    .F0(\core.aes_big_boi.ciphertext_24__N_721 ), 
    .F1(\core.aes_big_boi.n4_adj_1678 ));
  core_aes_big_boi_SLICE_2308 \core.aes_big_boi.SLICE_2308 ( 
    .C1(\core.aes_big_boi.w[3][25] ), .B1(\core.aes_big_boi.oldw[0][25] ), 
    .D0(\core.aes_big_boi.w[3][25] ), .C0(\core.aes_big_boi.n65_adj_1456 ), 
    .B0(\core.aes_big_boi.ciphertext[25] ), .A0(\core.aes_big_boi.n6045 ), 
    .F0(\core.aes_big_boi.ciphertext_25__N_719 ), 
    .F1(\core.aes_big_boi.n4_adj_1681 ));
  core_aes_big_boi_ark_SLICE_2311 \core.aes_big_boi.ark.SLICE_2311 ( 
    .DI1(\core.aes_big_boi.ciphertext_12__N_744 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[12] ), 
    .B1(\core.aes_big_boi.n41_adj_1372 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[12] ), .A0(\core.aes_big_boi.w[3][12] ), 
    .LSR(\core.aes_big_boi.ciphertext_12__N_745 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[12] ), 
    .F0(\core.aes_big_boi.tempARK[12] ), 
    .F1(\core.aes_big_boi.ciphertext_12__N_744 ));
  core_aes_big_boi_ark_SLICE_2313 \core.aes_big_boi.ark.SLICE_2313 ( 
    .DI1(\core.aes_big_boi.ciphertext_23__N_722 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[23] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1444 ), 
    .C0(\core.aes_big_boi.ciphertext[23] ), .B0(\core.aes_big_boi.w[3][23] ), 
    .LSR(\core.aes_big_boi.ciphertext_23__N_723 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[23] ), 
    .F0(\core.aes_big_boi.tempARK[23] ), 
    .F1(\core.aes_big_boi.ciphertext_23__N_722 ));
  core_aes_big_boi_ark_SLICE_2315 \core.aes_big_boi.ark.SLICE_2315 ( 
    .DI1(\core.aes_big_boi.ciphertext_7__N_754 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[7] ), 
    .B1(\core.aes_big_boi.n41_adj_1323 ), .A1(\core.aes_big_boi.n6045 ), 
    .C0(\core.aes_big_boi.w[3][7] ), .A0(\core.aes_big_boi.ciphertext[7] ), 
    .LSR(\core.aes_big_boi.ciphertext_7__N_755 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[7] ), .F0(\core.aes_big_boi.tempARK[7] ), 
    .F1(\core.aes_big_boi.ciphertext_7__N_754 ));
  core_aes_big_boi_ark_SLICE_2317 \core.aes_big_boi.ark.SLICE_2317 ( 
    .DI1(\core.aes_big_boi.ciphertext_0__N_768 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[0] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1561 ), 
    .C0(\core.aes_big_boi.ciphertext[0] ), .A0(\core.aes_big_boi.w[3][0] ), 
    .LSR(\core.aes_big_boi.ciphertext_0__N_769 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[0] ), .F0(\core.aes_big_boi.tempARK[0] ), 
    .F1(\core.aes_big_boi.ciphertext_0__N_768 ));
  core_aes_big_boi_mc_mc2_SLICE_2318 \core.aes_big_boi.mc.mc2.SLICE_2318 ( 
    .C1(\core.aes_big_boi.ciphertext[33] ), 
    .A1(\core.aes_big_boi.ciphertext[41] ), 
    .D0(\core.aes_big_boi.ciphertext[41] ), 
    .B0(\core.aes_big_boi.ciphertext[56] ), 
    .F0(\core.aes_big_boi.n6_adj_1505 ), .F1(\core.aes_big_boi.n4677 ));
  core_aes_big_boi_ark_SLICE_2319 \core.aes_big_boi.ark.SLICE_2319 ( 
    .DI1(\core.aes_big_boi.ciphertext_41__N_686 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[41] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1555 ), 
    .C0(\core.aes_big_boi.ciphertext[41] ), .B0(\core.aes_big_boi.w[2][9] ), 
    .LSR(\core.aes_big_boi.ciphertext_41__N_687 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[41] ), 
    .F0(\core.aes_big_boi.tempARK[41] ), 
    .F1(\core.aes_big_boi.ciphertext_41__N_686 ));
  core_aes_big_boi_ark_SLICE_2321 \core.aes_big_boi.ark.SLICE_2321 ( 
    .DI1(\core.aes_big_boi.ciphertext_39__N_690 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[39] ), 
    .B1(\core.aes_big_boi.n41_adj_1548 ), .A1(\core.aes_big_boi.n3066 ), 
    .D0(\core.aes_big_boi.w[2][7] ), .A0(\core.aes_big_boi.ciphertext[39] ), 
    .LSR(\core.aes_big_boi.ciphertext_39__N_691 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[39] ), 
    .F0(\core.aes_big_boi.tempARK[39] ), 
    .F1(\core.aes_big_boi.ciphertext_39__N_690 ));
  core_aes_big_boi_mc_mc2_SLICE_2322 \core.aes_big_boi.mc.mc2.SLICE_2322 ( 
    .DI1(\core.aes_big_boi.ciphertext_59__N_650 ), 
    .B1(\core.aes_big_boi.ciphertext[59] ), .A1(\core.aes_big_boi.n39 ), 
    .B0(\core.aes_big_boi.ciphertext[44] ), 
    .A0(\core.aes_big_boi.ciphertext[59] ), 
    .LSR(\core.aes_big_boi.ciphertext_59__N_651 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[59] ), 
    .F0(\core.aes_big_boi.n6_adj_1529 ), 
    .F1(\core.aes_big_boi.ciphertext_59__N_650 ));
  core_aes_big_boi_ark_SLICE_2323 \core.aes_big_boi.ark.SLICE_2323 ( 
    .DI1(\core.aes_big_boi.ciphertext_44__N_680 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[44] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1569 ), 
    .C0(\core.aes_big_boi.ciphertext[44] ), .A0(\core.aes_big_boi.w[2][12] ), 
    .LSR(\core.aes_big_boi.ciphertext_44__N_681 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[44] ), 
    .F0(\core.aes_big_boi.tempARK[44] ), 
    .F1(\core.aes_big_boi.ciphertext_44__N_680 ));
  core_aes_big_boi_ark_SLICE_2325 \core.aes_big_boi.ark.SLICE_2325 ( 
    .DI1(\core.aes_big_boi.ciphertext_47__N_674 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[47] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1578 ), 
    .C0(\core.aes_big_boi.w[2][15] ), .A0(\core.aes_big_boi.ciphertext[47] ), 
    .LSR(\core.aes_big_boi.ciphertext_47__N_675 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[47] ), 
    .F0(\core.aes_big_boi.tempARK[47] ), 
    .F1(\core.aes_big_boi.ciphertext_47__N_674 ));
  core_aes_big_boi_ark_SLICE_2327 \core.aes_big_boi.ark.SLICE_2327 ( 
    .DI1(\core.aes_big_boi.ciphertext_33__N_702 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[33] ), 
    .B1(\core.aes_big_boi.n41_adj_1510 ), .A1(\core.aes_big_boi.n3066 ), 
    .D0(\core.aes_big_boi.w[2][1] ), .A0(\core.aes_big_boi.ciphertext[33] ), 
    .LSR(\core.aes_big_boi.ciphertext_33__N_703 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[33] ), 
    .F0(\core.aes_big_boi.tempARK[33] ), 
    .F1(\core.aes_big_boi.ciphertext_33__N_702 ));
  core_aes_big_boi_ark_SLICE_2329 \core.aes_big_boi.ark.SLICE_2329 ( 
    .DI1(\core.aes_big_boi.ciphertext_75__N_618 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[75] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1671 ), 
    .B0(\core.aes_big_boi.w[1][11] ), .A0(\core.aes_big_boi.ciphertext[75] ), 
    .LSR(\core.aes_big_boi.ciphertext_75__N_619 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[75] ), 
    .F0(\core.aes_big_boi.tempARK[75] ), 
    .F1(\core.aes_big_boi.ciphertext_75__N_618 ));
  core_aes_big_boi_ark_SLICE_2331 \core.aes_big_boi.ark.SLICE_2331 ( 
    .DI1(\core.aes_big_boi.ciphertext_76__N_616 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[76] ), 
    .B1(\core.aes_big_boi.n41_adj_1674 ), .A1(\core.aes_big_boi.n3066 ), 
    .D0(\core.aes_big_boi.w[1][12] ), .C0(\core.aes_big_boi.ciphertext[76] ), 
    .LSR(\core.aes_big_boi.ciphertext_76__N_617 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[76] ), 
    .F0(\core.aes_big_boi.tempARK[76] ), 
    .F1(\core.aes_big_boi.ciphertext_76__N_616 ));
  core_aes_big_boi_ark_SLICE_2333 \core.aes_big_boi.ark.SLICE_2333 ( 
    .DI1(\core.aes_big_boi.ciphertext_78__N_612 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[78] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1682 ), 
    .D0(\core.aes_big_boi.w[1][14] ), .B0(\core.aes_big_boi.ciphertext[78] ), 
    .LSR(\core.aes_big_boi.ciphertext_78__N_613 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[78] ), 
    .F0(\core.aes_big_boi.tempARK[78] ), 
    .F1(\core.aes_big_boi.ciphertext_78__N_612 ));
  core_aes_big_boi_ark_SLICE_2335 \core.aes_big_boi.ark.SLICE_2335 ( 
    .DI1(\core.aes_big_boi.ciphertext_111__N_546 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[111] ), 
    .B1(\core.aes_big_boi.n41_adj_1525 ), .A1(\core.aes_big_boi.n6045 ), 
    .C0(\core.aes_big_boi.w[0][15] ), .A0(\core.aes_big_boi.ciphertext[111] ), 
    .LSR(\core.aes_big_boi.ciphertext_111__N_547 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[111] ), 
    .F0(\core.aes_big_boi.tempARK[111] ), 
    .F1(\core.aes_big_boi.ciphertext_111__N_546 ));
  core_aes_big_boi_ark_SLICE_2337 \core.aes_big_boi.ark.SLICE_2337 ( 
    .DI1(\core.aes_big_boi.ciphertext_107__N_554 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[107] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1494 ), 
    .D0(\core.aes_big_boi.w[0][11] ), .C0(\core.aes_big_boi.ciphertext[107] ), 
    .LSR(\core.aes_big_boi.ciphertext_107__N_555 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[107] ), 
    .F0(\core.aes_big_boi.tempARK[107] ), 
    .F1(\core.aes_big_boi.ciphertext_107__N_554 ));
  core_aes_big_boi_ark_SLICE_2339 \core.aes_big_boi.ark.SLICE_2339 ( 
    .DI1(\core.aes_big_boi.ciphertext_105__N_558 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.n41_adj_1484 ), 
    .B1(\core.aes_big_boi.tempARK[105] ), .A1(\core.aes_big_boi.n3066 ), 
    .D0(\core.aes_big_boi.ciphertext[105] ), .A0(\core.aes_big_boi.w[0][9] ), 
    .LSR(\core.aes_big_boi.ciphertext_105__N_559 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[105] ), 
    .F0(\core.aes_big_boi.tempARK[105] ), 
    .F1(\core.aes_big_boi.ciphertext_105__N_558 ));
  core_aes_big_boi_ark_SLICE_2341 \core.aes_big_boi.ark.SLICE_2341 ( 
    .DI1(\core.aes_big_boi.ciphertext_108__N_552 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[108] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1501 ), 
    .C0(\core.aes_big_boi.w[0][12] ), .A0(\core.aes_big_boi.ciphertext[108] ), 
    .LSR(\core.aes_big_boi.ciphertext_108__N_553 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[108] ), 
    .F0(\core.aes_big_boi.tempARK[108] ), 
    .F1(\core.aes_big_boi.ciphertext_108__N_552 ));
  core_aes_big_boi_ark_SLICE_2343 \core.aes_big_boi.ark.SLICE_2343 ( 
    .DI1(\core.aes_big_boi.ciphertext_109__N_550 ), 
    .D1(\core.aes_big_boi.n41_adj_1511 ), .C1(\core.aes_big_boi.tempARK[109] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.w[0][13] ), .A0(\core.aes_big_boi.ciphertext[109] ), 
    .LSR(\core.aes_big_boi.ciphertext_109__N_551 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[109] ), 
    .F0(\core.aes_big_boi.tempARK[109] ), 
    .F1(\core.aes_big_boi.ciphertext_109__N_550 ));
  core_aes_big_boi_mc_mc0_SLICE_2344 \core.aes_big_boi.mc.mc0.SLICE_2344 ( 
    .DI1(\core.aes_big_boi.ciphertext_121__N_526 ), 
    .D1(\core.aes_big_boi.ciphertext[121] ), .B1(\core.aes_big_boi.n39 ), 
    .C0(\core.aes_big_boi.ciphertext[121] ), 
    .B0(\core.aes_big_boi.ciphertext[96] ), 
    .A0(\core.aes_big_boi.ciphertext[113] ), 
    .LSR(\core.aes_big_boi.ciphertext_121__N_527 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[121] ), .F0(\core.aes_big_boi.n8343 ), 
    .F1(\core.aes_big_boi.ciphertext_121__N_526 ));
  core_aes_big_boi_ark_SLICE_2345 \core.aes_big_boi.ark.SLICE_2345 ( 
    .DI1(\core.aes_big_boi.ciphertext_96__N_576 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[96] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1418 ), 
    .C0(\core.aes_big_boi.ciphertext[96] ), .A0(\core.aes_big_boi.w[0][0] ), 
    .LSR(\core.aes_big_boi.ciphertext_96__N_577 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[96] ), 
    .F0(\core.aes_big_boi.tempARK[96] ), 
    .F1(\core.aes_big_boi.ciphertext_96__N_576 ));
  SLICE_2348 SLICE_2348( .F0(VCC_net));
  core_aes_big_boi_SLICE_2350 \core.aes_big_boi.SLICE_2350 ( 
    .D0(\core.aes_big_boi.counter[3] ), .C0(\core.aes_big_boi.counter[11] ), 
    .B0(\core.aes_big_boi.counter[2] ), .A0(\core.aes_big_boi.counter[5] ), 
    .F0(\core.aes_big_boi.n12 ));
  core_aes_big_boi_ark_SLICE_2357 \core.aes_big_boi.ark.SLICE_2357 ( 
    .DI1(\core.aes_big_boi.ciphertext_113__N_542 ), 
    .D1(\core.aes_big_boi.n41 ), .C1(\core.aes_big_boi.n3066 ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.tempARK[113] ), 
    .C0(\core.aes_big_boi.ciphertext[113] ), .A0(\core.aes_big_boi.w[0][17] ), 
    .LSR(\core.aes_big_boi.ciphertext_113__N_543 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[113] ), 
    .F0(\core.aes_big_boi.tempARK[113] ), 
    .F1(\core.aes_big_boi.ciphertext_113__N_542 ));
  core_aes_big_boi_ark_SLICE_2358 \core.aes_big_boi.ark.SLICE_2358 ( 
    .DI1(\core.aes_big_boi.ciphertext_3__N_762 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[3] ), 
    .B1(\core.aes_big_boi.n41_adj_1278 ), .A1(\core.aes_big_boi.n3066 ), 
    .B0(\core.aes_big_boi.w[3][3] ), .A0(\core.aes_big_boi.ciphertext[3] ), 
    .LSR(\core.aes_big_boi.ciphertext_3__N_763 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[3] ), .F0(\core.aes_big_boi.tempARK[3] ), 
    .F1(\core.aes_big_boi.ciphertext_3__N_762 ));
  core_aes_big_boi_ark_SLICE_2359 \core.aes_big_boi.ark.SLICE_2359 ( 
    .DI1(\core.aes_big_boi.ciphertext_85__N_598 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[85] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1282 ), 
    .D0(\core.aes_big_boi.w[1][21] ), .B0(\core.aes_big_boi.ciphertext[85] ), 
    .LSR(\core.aes_big_boi.ciphertext_85__N_599 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[85] ), 
    .F0(\core.aes_big_boi.tempARK[85] ), 
    .F1(\core.aes_big_boi.ciphertext_85__N_598 ));
  core_aes_big_boi_ark_SLICE_2360 \core.aes_big_boi.ark.SLICE_2360 ( 
    .DI1(\core.aes_big_boi.ciphertext_4__N_760 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[4] ), 
    .B1(\core.aes_big_boi.n41_adj_1285 ), .A1(\core.aes_big_boi.n6045 ), 
    .B0(\core.aes_big_boi.w[3][4] ), .A0(\core.aes_big_boi.ciphertext[4] ), 
    .LSR(\core.aes_big_boi.ciphertext_4__N_761 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[4] ), .F0(\core.aes_big_boi.tempARK[4] ), 
    .F1(\core.aes_big_boi.ciphertext_4__N_760 ));
  core_aes_big_boi_ark_SLICE_2361 \core.aes_big_boi.ark.SLICE_2361 ( 
    .DI1(\core.aes_big_boi.ciphertext_5__N_758 ), 
    .D1(\core.aes_big_boi.n41_adj_1289 ), .C1(\core.aes_big_boi.tempARK[5] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.w[3][5] ), .B0(\core.aes_big_boi.ciphertext[5] ), 
    .LSR(\core.aes_big_boi.ciphertext_5__N_759 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[5] ), .F0(\core.aes_big_boi.tempARK[5] ), 
    .F1(\core.aes_big_boi.ciphertext_5__N_758 ));
  core_aes_big_boi_ark_SLICE_2362 \core.aes_big_boi.ark.SLICE_2362 ( 
    .DI1(\core.aes_big_boi.ciphertext_114__N_540 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.n3066 ), 
    .B1(\core.aes_big_boi.tempARK[114] ), .A1(\core.aes_big_boi.n41_adj_1291 ), 
    .C0(\core.aes_big_boi.ciphertext[114] ), .A0(\core.aes_big_boi.w[0][18] ), 
    .LSR(\core.aes_big_boi.ciphertext_114__N_541 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[114] ), 
    .F0(\core.aes_big_boi.tempARK[114] ), 
    .F1(\core.aes_big_boi.ciphertext_114__N_540 ));
  core_aes_big_boi_ark_SLICE_2363 \core.aes_big_boi.ark.SLICE_2363 ( 
    .DI1(\core.aes_big_boi.ciphertext_115__N_538 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[115] ), 
    .B1(\core.aes_big_boi.n41_adj_1296 ), .A1(\core.aes_big_boi.n3066 ), 
    .D0(\core.aes_big_boi.w[0][19] ), .A0(\core.aes_big_boi.ciphertext[115] ), 
    .LSR(\core.aes_big_boi.ciphertext_115__N_539 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[115] ), 
    .F0(\core.aes_big_boi.tempARK[115] ), 
    .F1(\core.aes_big_boi.ciphertext_115__N_538 ));
  core_aes_big_boi_ark_SLICE_2364 \core.aes_big_boi.ark.SLICE_2364 ( 
    .DI1(\core.aes_big_boi.ciphertext_116__N_536 ), 
    .D1(\core.aes_big_boi.n41_adj_1300 ), .C1(\core.aes_big_boi.tempARK[116] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n3066 ), 
    .B0(\core.aes_big_boi.w[0][20] ), .A0(\core.aes_big_boi.ciphertext[116] ), 
    .LSR(\core.aes_big_boi.ciphertext_116__N_537 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[116] ), 
    .F0(\core.aes_big_boi.tempARK[116] ), 
    .F1(\core.aes_big_boi.ciphertext_116__N_536 ));
  core_aes_big_boi_ark_SLICE_2365 \core.aes_big_boi.ark.SLICE_2365 ( 
    .DI1(\core.aes_big_boi.ciphertext_117__N_534 ), 
    .D1(\core.aes_big_boi.n41_adj_1304 ), .C1(\core.aes_big_boi.tempARK[117] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6045 ), 
    .C0(\core.aes_big_boi.ciphertext[117] ), .A0(\core.aes_big_boi.w[0][21] ), 
    .LSR(\core.aes_big_boi.ciphertext_117__N_535 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[117] ), 
    .F0(\core.aes_big_boi.tempARK[117] ), 
    .F1(\core.aes_big_boi.ciphertext_117__N_534 ));
  core_aes_big_boi_ark_SLICE_2366 \core.aes_big_boi.ark.SLICE_2366 ( 
    .DI1(\core.aes_big_boi.ciphertext_86__N_596 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[86] ), 
    .B1(\core.aes_big_boi.n41_adj_1308 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.ciphertext[86] ), .B0(\core.aes_big_boi.w[1][22] ), 
    .LSR(\core.aes_big_boi.ciphertext_86__N_597 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[86] ), 
    .F0(\core.aes_big_boi.tempARK[86] ), 
    .F1(\core.aes_big_boi.ciphertext_86__N_596 ));
  core_aes_big_boi_ark_SLICE_2367 \core.aes_big_boi.ark.SLICE_2367 ( 
    .DI1(\core.aes_big_boi.ciphertext_118__N_532 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[118] ), 
    .B1(\core.aes_big_boi.n41_adj_1307 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[118] ), .A0(\core.aes_big_boi.w[0][22] ), 
    .LSR(\core.aes_big_boi.ciphertext_118__N_533 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[118] ), 
    .F0(\core.aes_big_boi.tempARK[118] ), 
    .F1(\core.aes_big_boi.ciphertext_118__N_532 ));
  core_aes_big_boi_ark_SLICE_2368 \core.aes_big_boi.ark.SLICE_2368 ( 
    .DI1(\core.aes_big_boi.ciphertext_119__N_530 ), 
    .D1(\core.aes_big_boi.n41_adj_1311 ), .C1(\core.aes_big_boi.tempARK[119] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6045 ), 
    .C0(\core.aes_big_boi.ciphertext[119] ), .A0(\core.aes_big_boi.w[0][23] ), 
    .LSR(\core.aes_big_boi.ciphertext_119__N_531 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[119] ), 
    .F0(\core.aes_big_boi.tempARK[119] ), 
    .F1(\core.aes_big_boi.ciphertext_119__N_530 ));
  core_aes_big_boi_ark_SLICE_2369 \core.aes_big_boi.ark.SLICE_2369 ( 
    .DI1(\core.aes_big_boi.ciphertext_6__N_756 ), 
    .D1(\core.aes_big_boi.tempARK[6] ), .C1(\core.aes_big_boi.n6045 ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1314 ), 
    .B0(\core.aes_big_boi.w[3][6] ), .A0(\core.aes_big_boi.ciphertext[6] ), 
    .LSR(\core.aes_big_boi.ciphertext_6__N_757 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[6] ), .F0(\core.aes_big_boi.tempARK[6] ), 
    .F1(\core.aes_big_boi.ciphertext_6__N_756 ));
  core_aes_big_boi_ark_SLICE_2370 \core.aes_big_boi.ark.SLICE_2370 ( 
    .DI1(\core.aes_big_boi.ciphertext_87__N_594 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[87] ), 
    .B1(\core.aes_big_boi.n41_adj_1319 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.w[1][23] ), .A0(\core.aes_big_boi.ciphertext[87] ), 
    .LSR(\core.aes_big_boi.ciphertext_87__N_595 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[87] ), 
    .F0(\core.aes_big_boi.tempARK[87] ), 
    .F1(\core.aes_big_boi.ciphertext_87__N_594 ));
  core_aes_big_boi_ark_SLICE_2371 \core.aes_big_boi.ark.SLICE_2371 ( 
    .DI1(\core.aes_big_boi.ciphertext_8__N_752 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[8] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1335 ), 
    .C0(\core.aes_big_boi.ciphertext[8] ), .A0(\core.aes_big_boi.w[3][8] ), 
    .LSR(\core.aes_big_boi.ciphertext_8__N_753 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[8] ), .F0(\core.aes_big_boi.tempARK[8] ), 
    .F1(\core.aes_big_boi.ciphertext_8__N_752 ));
  core_aes_big_boi_ark_SLICE_2372 \core.aes_big_boi.ark.SLICE_2372 ( 
    .DI1(\core.aes_big_boi.ciphertext_9__N_750 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[9] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1340 ), 
    .C0(\core.aes_big_boi.w[3][9] ), .A0(\core.aes_big_boi.ciphertext[9] ), 
    .LSR(\core.aes_big_boi.ciphertext_9__N_751 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[9] ), .F0(\core.aes_big_boi.tempARK[9] ), 
    .F1(\core.aes_big_boi.ciphertext_9__N_750 ));
  core_aes_big_boi_ark_SLICE_2373 \core.aes_big_boi.ark.SLICE_2373 ( 
    .DI1(\core.aes_big_boi.ciphertext_10__N_748 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[10] ), 
    .B1(\core.aes_big_boi.n41_adj_1343 ), .A1(\core.aes_big_boi.n6045 ), 
    .C0(\core.aes_big_boi.w[3][10] ), .A0(\core.aes_big_boi.ciphertext[10] ), 
    .LSR(\core.aes_big_boi.ciphertext_10__N_749 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[10] ), 
    .F0(\core.aes_big_boi.tempARK[10] ), 
    .F1(\core.aes_big_boi.ciphertext_10__N_748 ));
  core_aes_big_boi_ark_SLICE_2374 \core.aes_big_boi.ark.SLICE_2374 ( 
    .DI1(\core.aes_big_boi.ciphertext_11__N_746 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[11] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1354 ), 
    .B0(\core.aes_big_boi.w[3][11] ), .A0(\core.aes_big_boi.ciphertext[11] ), 
    .LSR(\core.aes_big_boi.ciphertext_11__N_747 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[11] ), 
    .F0(\core.aes_big_boi.tempARK[11] ), 
    .F1(\core.aes_big_boi.ciphertext_11__N_746 ));
  core_aes_big_boi_ark_SLICE_2375 \core.aes_big_boi.ark.SLICE_2375 ( 
    .DI1(\core.aes_big_boi.ciphertext_13__N_742 ), 
    .D1(\core.aes_big_boi.tempARK[13] ), .C1(\core.aes_big_boi.n3066 ), 
    .B1(\core.aes_big_boi.n41_adj_1379 ), .A1(\core.aes_big_boi.n6045 ), 
    .C0(\core.aes_big_boi.ciphertext[13] ), .B0(\core.aes_big_boi.w[3][13] ), 
    .LSR(\core.aes_big_boi.ciphertext_13__N_743 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[13] ), 
    .F0(\core.aes_big_boi.tempARK[13] ), 
    .F1(\core.aes_big_boi.ciphertext_13__N_742 ));
  core_aes_big_boi_ark_SLICE_2376 \core.aes_big_boi.ark.SLICE_2376 ( 
    .DI1(\core.aes_big_boi.ciphertext_14__N_740 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[14] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1385 ), 
    .C0(\core.aes_big_boi.ciphertext[14] ), .A0(\core.aes_big_boi.w[3][14] ), 
    .LSR(\core.aes_big_boi.ciphertext_14__N_741 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[14] ), 
    .F0(\core.aes_big_boi.tempARK[14] ), 
    .F1(\core.aes_big_boi.ciphertext_14__N_740 ));
  core_aes_big_boi_ark_SLICE_2377 \core.aes_big_boi.ark.SLICE_2377 ( 
    .DI1(\core.aes_big_boi.ciphertext_15__N_738 ), 
    .D1(\core.aes_big_boi.n41_adj_1392 ), .C1(\core.aes_big_boi.tempARK[15] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.w[3][15] ), .B0(\core.aes_big_boi.ciphertext[15] ), 
    .LSR(\core.aes_big_boi.ciphertext_15__N_739 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[15] ), 
    .F0(\core.aes_big_boi.tempARK[15] ), 
    .F1(\core.aes_big_boi.ciphertext_15__N_738 ));
  core_aes_big_boi_ark_SLICE_2378 \core.aes_big_boi.ark.SLICE_2378 ( 
    .DI1(\core.aes_big_boi.ciphertext_16__N_736 ), 
    .D1(\core.aes_big_boi.n41_adj_1396 ), .C1(\core.aes_big_boi.tempARK[16] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.w[3][16] ), .A0(\core.aes_big_boi.ciphertext[16] ), 
    .LSR(\core.aes_big_boi.ciphertext_16__N_737 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[16] ), 
    .F0(\core.aes_big_boi.tempARK[16] ), 
    .F1(\core.aes_big_boi.ciphertext_16__N_736 ));
  core_aes_big_boi_ark_SLICE_2379 \core.aes_big_boi.ark.SLICE_2379 ( 
    .DI1(\core.aes_big_boi.ciphertext_17__N_734 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.n6045 ), 
    .B1(\core.aes_big_boi.tempARK[17] ), .A1(\core.aes_big_boi.n41_adj_1403 ), 
    .C0(\core.aes_big_boi.ciphertext[17] ), .A0(\core.aes_big_boi.w[3][17] ), 
    .LSR(\core.aes_big_boi.ciphertext_17__N_735 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[17] ), 
    .F0(\core.aes_big_boi.tempARK[17] ), 
    .F1(\core.aes_big_boi.ciphertext_17__N_734 ));
  core_aes_big_boi_ark_SLICE_2380 \core.aes_big_boi.ark.SLICE_2380 ( 
    .DI1(\core.aes_big_boi.ciphertext_18__N_732 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[18] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1408 ), 
    .C0(\core.aes_big_boi.w[3][18] ), .B0(\core.aes_big_boi.ciphertext[18] ), 
    .LSR(\core.aes_big_boi.ciphertext_18__N_733 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[18] ), 
    .F0(\core.aes_big_boi.tempARK[18] ), 
    .F1(\core.aes_big_boi.ciphertext_18__N_732 ));
  core_aes_big_boi_ark_SLICE_2381 \core.aes_big_boi.ark.SLICE_2381 ( 
    .DI1(\core.aes_big_boi.ciphertext_19__N_730 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[19] ), 
    .B1(\core.aes_big_boi.n41_adj_1417 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[19] ), .A0(\core.aes_big_boi.w[3][19] ), 
    .LSR(\core.aes_big_boi.ciphertext_19__N_731 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[19] ), 
    .F0(\core.aes_big_boi.tempARK[19] ), 
    .F1(\core.aes_big_boi.ciphertext_19__N_730 ));
  core_aes_big_boi_ark_SLICE_2382 \core.aes_big_boi.ark.SLICE_2382 ( 
    .DI1(\core.aes_big_boi.ciphertext_20__N_728 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.n3066 ), 
    .B1(\core.aes_big_boi.tempARK[20] ), .A1(\core.aes_big_boi.n41_adj_1425 ), 
    .C0(\core.aes_big_boi.w[3][20] ), .A0(\core.aes_big_boi.ciphertext[20] ), 
    .LSR(\core.aes_big_boi.ciphertext_20__N_729 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[20] ), 
    .F0(\core.aes_big_boi.tempARK[20] ), 
    .F1(\core.aes_big_boi.ciphertext_20__N_728 ));
  core_aes_big_boi_ark_SLICE_2383 \core.aes_big_boi.ark.SLICE_2383 ( 
    .DI1(\core.aes_big_boi.ciphertext_97__N_574 ), 
    .D1(\core.aes_big_boi.tempARK[97] ), .C1(\core.aes_big_boi.n3066 ), 
    .B1(\core.aes_big_boi.n41_adj_1426 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.w[0][1] ), .C0(\core.aes_big_boi.ciphertext[97] ), 
    .LSR(\core.aes_big_boi.ciphertext_97__N_575 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[97] ), 
    .F0(\core.aes_big_boi.tempARK[97] ), 
    .F1(\core.aes_big_boi.ciphertext_97__N_574 ));
  core_aes_big_boi_ark_SLICE_2384 \core.aes_big_boi.ark.SLICE_2384 ( 
    .DI1(\core.aes_big_boi.ciphertext_21__N_726 ), 
    .D1(\core.aes_big_boi.n41_adj_1433 ), .C1(\core.aes_big_boi.tempARK[21] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[21] ), .A0(\core.aes_big_boi.w[3][21] ), 
    .LSR(\core.aes_big_boi.ciphertext_21__N_727 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[21] ), 
    .F0(\core.aes_big_boi.tempARK[21] ), 
    .F1(\core.aes_big_boi.ciphertext_21__N_726 ));
  core_aes_big_boi_ark_SLICE_2385 \core.aes_big_boi.ark.SLICE_2385 ( 
    .DI1(\core.aes_big_boi.ciphertext_98__N_572 ), 
    .D1(\core.aes_big_boi.n41_adj_1434 ), .C1(\core.aes_big_boi.tempARK[98] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n3066 ), 
    .B0(\core.aes_big_boi.w[0][2] ), .A0(\core.aes_big_boi.ciphertext[98] ), 
    .LSR(\core.aes_big_boi.ciphertext_98__N_573 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[98] ), 
    .F0(\core.aes_big_boi.tempARK[98] ), 
    .F1(\core.aes_big_boi.ciphertext_98__N_572 ));
  core_aes_big_boi_ark_SLICE_2386 \core.aes_big_boi.ark.SLICE_2386 ( 
    .DI1(\core.aes_big_boi.ciphertext_22__N_724 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[22] ), 
    .B1(\core.aes_big_boi.n41_adj_1438 ), .A1(\core.aes_big_boi.n6045 ), 
    .B0(\core.aes_big_boi.w[3][22] ), .A0(\core.aes_big_boi.ciphertext[22] ), 
    .LSR(\core.aes_big_boi.ciphertext_22__N_725 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[22] ), 
    .F0(\core.aes_big_boi.tempARK[22] ), 
    .F1(\core.aes_big_boi.ciphertext_22__N_724 ));
  core_aes_big_boi_ark_SLICE_2387 \core.aes_big_boi.ark.SLICE_2387 ( 
    .DI1(\core.aes_big_boi.ciphertext_99__N_570 ), 
    .D1(\core.aes_big_boi.tempARK[99] ), .C1(\core.aes_big_boi.n41_adj_1445 ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[99] ), .A0(\core.aes_big_boi.w[0][3] ), 
    .LSR(\core.aes_big_boi.ciphertext_99__N_571 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[99] ), 
    .F0(\core.aes_big_boi.tempARK[99] ), 
    .F1(\core.aes_big_boi.ciphertext_99__N_570 ));
  core_aes_big_boi_ark_SLICE_2388 \core.aes_big_boi.ark.SLICE_2388 ( 
    .DI1(\core.aes_big_boi.ciphertext_100__N_568 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[100] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1451 ), 
    .C0(\core.aes_big_boi.w[0][4] ), .A0(\core.aes_big_boi.ciphertext[100] ), 
    .LSR(\core.aes_big_boi.ciphertext_100__N_569 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[100] ), 
    .F0(\core.aes_big_boi.tempARK[100] ), 
    .F1(\core.aes_big_boi.ciphertext_100__N_568 ));
  core_aes_big_boi_ark_SLICE_2389 \core.aes_big_boi.ark.SLICE_2389 ( 
    .DI1(\core.aes_big_boi.ciphertext_101__N_566 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[101] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1457 ), 
    .C0(\core.aes_big_boi.ciphertext[101] ), .B0(\core.aes_big_boi.w[0][5] ), 
    .LSR(\core.aes_big_boi.ciphertext_101__N_567 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[101] ), 
    .F0(\core.aes_big_boi.tempARK[101] ), 
    .F1(\core.aes_big_boi.ciphertext_101__N_566 ));
  core_aes_big_boi_ark_SLICE_2390 \core.aes_big_boi.ark.SLICE_2390 ( 
    .DI1(\core.aes_big_boi.ciphertext_102__N_564 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[102] ), 
    .B1(\core.aes_big_boi.n41_adj_1464 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[102] ), .A0(\core.aes_big_boi.w[0][6] ), 
    .LSR(\core.aes_big_boi.ciphertext_102__N_565 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[102] ), 
    .F0(\core.aes_big_boi.tempARK[102] ), 
    .F1(\core.aes_big_boi.ciphertext_102__N_564 ));
  core_aes_big_boi_ark_SLICE_2391 \core.aes_big_boi.ark.SLICE_2391 ( 
    .DI1(\core.aes_big_boi.ciphertext_103__N_562 ), 
    .D1(\core.aes_big_boi.n41_adj_1471 ), .C1(\core.aes_big_boi.n6045 ), 
    .B1(\core.aes_big_boi.tempARK[103] ), .A1(\core.aes_big_boi.n3066 ), 
    .D0(\core.aes_big_boi.ciphertext[103] ), .B0(\core.aes_big_boi.w[0][7] ), 
    .LSR(\core.aes_big_boi.ciphertext_103__N_563 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[103] ), 
    .F0(\core.aes_big_boi.tempARK[103] ), 
    .F1(\core.aes_big_boi.ciphertext_103__N_562 ));
  core_aes_big_boi_ark_SLICE_2392 \core.aes_big_boi.ark.SLICE_2392 ( 
    .DI1(\core.aes_big_boi.ciphertext_104__N_560 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[104] ), 
    .B1(\core.aes_big_boi.n41_adj_1478 ), .A1(\core.aes_big_boi.n6045 ), 
    .B0(\core.aes_big_boi.w[0][8] ), .A0(\core.aes_big_boi.ciphertext[104] ), 
    .LSR(\core.aes_big_boi.ciphertext_104__N_561 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[104] ), 
    .F0(\core.aes_big_boi.tempARK[104] ), 
    .F1(\core.aes_big_boi.ciphertext_104__N_560 ));
  core_aes_big_boi_ark_SLICE_2393 \core.aes_big_boi.ark.SLICE_2393 ( 
    .DI1(\core.aes_big_boi.ciphertext_106__N_556 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[106] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1488 ), 
    .D0(\core.aes_big_boi.w[0][10] ), .C0(\core.aes_big_boi.ciphertext[106] ), 
    .LSR(\core.aes_big_boi.ciphertext_106__N_557 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[106] ), 
    .F0(\core.aes_big_boi.tempARK[106] ), 
    .F1(\core.aes_big_boi.ciphertext_106__N_556 ));
  core_aes_big_boi_ark_SLICE_2394 \core.aes_big_boi.ark.SLICE_2394 ( 
    .DI1(\core.aes_big_boi.ciphertext_32__N_704 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[32] ), 
    .B1(\core.aes_big_boi.n41_adj_1502 ), .A1(\core.aes_big_boi.n6045 ), 
    .C0(\core.aes_big_boi.ciphertext[32] ), .A0(\core.aes_big_boi.w[2][0] ), 
    .LSR(\core.aes_big_boi.ciphertext_32__N_705 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[32] ), 
    .F0(\core.aes_big_boi.tempARK[32] ), 
    .F1(\core.aes_big_boi.ciphertext_32__N_704 ));
  core_aes_big_boi_ark_SLICE_2395 \core.aes_big_boi.ark.SLICE_2395 ( 
    .DI1(\core.aes_big_boi.ciphertext_110__N_548 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[110] ), 
    .B1(\core.aes_big_boi.n41_adj_1518 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[110] ), .B0(\core.aes_big_boi.w[0][14] ), 
    .LSR(\core.aes_big_boi.ciphertext_110__N_549 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[110] ), 
    .F0(\core.aes_big_boi.tempARK[110] ), 
    .F1(\core.aes_big_boi.ciphertext_110__N_548 ));
  core_aes_big_boi_ark_SLICE_2396 \core.aes_big_boi.ark.SLICE_2396 ( 
    .DI1(\core.aes_big_boi.ciphertext_34__N_700 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[34] ), 
    .B1(\core.aes_big_boi.n41_adj_1517 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[34] ), .A0(\core.aes_big_boi.w[2][2] ), 
    .LSR(\core.aes_big_boi.ciphertext_34__N_701 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[34] ), 
    .F0(\core.aes_big_boi.tempARK[34] ), 
    .F1(\core.aes_big_boi.ciphertext_34__N_700 ));
  core_aes_big_boi_ark_SLICE_2397 \core.aes_big_boi.ark.SLICE_2397 ( 
    .DI1(\core.aes_big_boi.ciphertext_35__N_698 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[35] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1524 ), 
    .D0(\core.aes_big_boi.w[2][3] ), .B0(\core.aes_big_boi.ciphertext[35] ), 
    .LSR(\core.aes_big_boi.ciphertext_35__N_699 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[35] ), 
    .F0(\core.aes_big_boi.tempARK[35] ), 
    .F1(\core.aes_big_boi.ciphertext_35__N_698 ));
  core_aes_big_boi_ark_SLICE_2398 \core.aes_big_boi.ark.SLICE_2398 ( 
    .DI1(\core.aes_big_boi.ciphertext_112__N_544 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[112] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1532 ), 
    .D0(\core.aes_big_boi.w[0][16] ), .A0(\core.aes_big_boi.ciphertext[112] ), 
    .LSR(\core.aes_big_boi.ciphertext_112__N_545 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[112] ), 
    .F0(\core.aes_big_boi.tempARK[112] ), 
    .F1(\core.aes_big_boi.ciphertext_112__N_544 ));
  core_aes_big_boi_ark_SLICE_2399 \core.aes_big_boi.ark.SLICE_2399 ( 
    .DI1(\core.aes_big_boi.ciphertext_36__N_696 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[36] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1533 ), 
    .B0(\core.aes_big_boi.w[2][4] ), .A0(\core.aes_big_boi.ciphertext[36] ), 
    .LSR(\core.aes_big_boi.ciphertext_36__N_697 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[36] ), 
    .F0(\core.aes_big_boi.tempARK[36] ), 
    .F1(\core.aes_big_boi.ciphertext_36__N_696 ));
  core_aes_big_boi_ark_SLICE_2400 \core.aes_big_boi.ark.SLICE_2400 ( 
    .DI1(\core.aes_big_boi.ciphertext_37__N_694 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.n3066 ), 
    .B1(\core.aes_big_boi.tempARK[37] ), .A1(\core.aes_big_boi.n41_adj_1541 ), 
    .B0(\core.aes_big_boi.w[2][5] ), .A0(\core.aes_big_boi.ciphertext[37] ), 
    .LSR(\core.aes_big_boi.ciphertext_37__N_695 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[37] ), 
    .F0(\core.aes_big_boi.tempARK[37] ), 
    .F1(\core.aes_big_boi.ciphertext_37__N_694 ));
  core_aes_big_boi_ark_SLICE_2401 \core.aes_big_boi.ark.SLICE_2401 ( 
    .DI1(\core.aes_big_boi.ciphertext_38__N_692 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[38] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1544 ), 
    .C0(\core.aes_big_boi.ciphertext[38] ), .A0(\core.aes_big_boi.w[2][6] ), 
    .LSR(\core.aes_big_boi.ciphertext_38__N_693 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[38] ), 
    .F0(\core.aes_big_boi.tempARK[38] ), 
    .F1(\core.aes_big_boi.ciphertext_38__N_692 ));
  core_aes_big_boi_ark_SLICE_2402 \core.aes_big_boi.ark.SLICE_2402 ( 
    .DI1(\core.aes_big_boi.ciphertext_40__N_688 ), 
    .D1(\core.aes_big_boi.n41_adj_1551 ), .C1(\core.aes_big_boi.tempARK[40] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[40] ), .B0(\core.aes_big_boi.w[2][8] ), 
    .LSR(\core.aes_big_boi.ciphertext_40__N_689 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[40] ), 
    .F0(\core.aes_big_boi.tempARK[40] ), 
    .F1(\core.aes_big_boi.ciphertext_40__N_688 ));
  core_aes_big_boi_ark_SLICE_2403 \core.aes_big_boi.ark.SLICE_2403 ( 
    .DI1(\core.aes_big_boi.ciphertext_42__N_684 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[42] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1558 ), 
    .D0(\core.aes_big_boi.ciphertext[42] ), .A0(\core.aes_big_boi.w[2][10] ), 
    .LSR(\core.aes_big_boi.ciphertext_42__N_685 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[42] ), 
    .F0(\core.aes_big_boi.tempARK[42] ), 
    .F1(\core.aes_big_boi.ciphertext_42__N_684 ));
  core_aes_big_boi_ark_SLICE_2404 \core.aes_big_boi.ark.SLICE_2404 ( 
    .DI1(\core.aes_big_boi.ciphertext_43__N_682 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[43] ), 
    .B1(\core.aes_big_boi.n41_adj_1563 ), .A1(\core.aes_big_boi.n6045 ), 
    .C0(\core.aes_big_boi.ciphertext[43] ), .A0(\core.aes_big_boi.w[2][11] ), 
    .LSR(\core.aes_big_boi.ciphertext_43__N_683 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[43] ), 
    .F0(\core.aes_big_boi.tempARK[43] ), 
    .F1(\core.aes_big_boi.ciphertext_43__N_682 ));
  core_aes_big_boi_ark_SLICE_2405 \core.aes_big_boi.ark.SLICE_2405 ( 
    .DI1(\core.aes_big_boi.ciphertext_45__N_678 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[45] ), 
    .B1(\core.aes_big_boi.n41_adj_1572 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[45] ), .A0(\core.aes_big_boi.w[2][13] ), 
    .LSR(\core.aes_big_boi.ciphertext_45__N_679 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[45] ), 
    .F0(\core.aes_big_boi.tempARK[45] ), 
    .F1(\core.aes_big_boi.ciphertext_45__N_678 ));
  core_aes_big_boi_ark_SLICE_2406 \core.aes_big_boi.ark.SLICE_2406 ( 
    .DI1(\core.aes_big_boi.ciphertext_46__N_676 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[46] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1575 ), 
    .C0(\core.aes_big_boi.ciphertext[46] ), .A0(\core.aes_big_boi.w[2][14] ), 
    .LSR(\core.aes_big_boi.ciphertext_46__N_677 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[46] ), 
    .F0(\core.aes_big_boi.tempARK[46] ), 
    .F1(\core.aes_big_boi.ciphertext_46__N_676 ));
  core_aes_big_boi_ark_SLICE_2407 \core.aes_big_boi.ark.SLICE_2407 ( 
    .DI1(\core.aes_big_boi.ciphertext_48__N_672 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[48] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1581 ), 
    .D0(\core.aes_big_boi.w[2][16] ), .C0(\core.aes_big_boi.ciphertext[48] ), 
    .LSR(\core.aes_big_boi.ciphertext_48__N_673 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[48] ), 
    .F0(\core.aes_big_boi.tempARK[48] ), 
    .F1(\core.aes_big_boi.ciphertext_48__N_672 ));
  core_aes_big_boi_ark_SLICE_2408 \core.aes_big_boi.ark.SLICE_2408 ( 
    .DI1(\core.aes_big_boi.ciphertext_49__N_670 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[49] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1585 ), 
    .C0(\core.aes_big_boi.w[2][17] ), .A0(\core.aes_big_boi.ciphertext[49] ), 
    .LSR(\core.aes_big_boi.ciphertext_49__N_671 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[49] ), 
    .F0(\core.aes_big_boi.tempARK[49] ), 
    .F1(\core.aes_big_boi.ciphertext_49__N_670 ));
  core_aes_big_boi_ark_SLICE_2409 \core.aes_big_boi.ark.SLICE_2409 ( 
    .DI1(\core.aes_big_boi.ciphertext_50__N_668 ), 
    .D1(\core.aes_big_boi.n41_adj_1588 ), .C1(\core.aes_big_boi.tempARK[50] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.w[2][18] ), .A0(\core.aes_big_boi.ciphertext[50] ), 
    .LSR(\core.aes_big_boi.ciphertext_50__N_669 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[50] ), 
    .F0(\core.aes_big_boi.tempARK[50] ), 
    .F1(\core.aes_big_boi.ciphertext_50__N_668 ));
  core_aes_big_boi_ark_SLICE_2410 \core.aes_big_boi.ark.SLICE_2410 ( 
    .DI1(\core.aes_big_boi.ciphertext_51__N_666 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[51] ), 
    .B1(\core.aes_big_boi.n41_adj_1592 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[51] ), .A0(\core.aes_big_boi.w[2][19] ), 
    .LSR(\core.aes_big_boi.ciphertext_51__N_667 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[51] ), 
    .F0(\core.aes_big_boi.tempARK[51] ), 
    .F1(\core.aes_big_boi.ciphertext_51__N_666 ));
  core_aes_big_boi_ark_SLICE_2411 \core.aes_big_boi.ark.SLICE_2411 ( 
    .DI1(\core.aes_big_boi.ciphertext_52__N_664 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[52] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1596 ), 
    .D0(\core.aes_big_boi.w[2][20] ), .B0(\core.aes_big_boi.ciphertext[52] ), 
    .LSR(\core.aes_big_boi.ciphertext_52__N_665 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[52] ), 
    .F0(\core.aes_big_boi.tempARK[52] ), 
    .F1(\core.aes_big_boi.ciphertext_52__N_664 ));
  core_aes_big_boi_ark_SLICE_2412 \core.aes_big_boi.ark.SLICE_2412 ( 
    .DI1(\core.aes_big_boi.ciphertext_53__N_662 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[53] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1599 ), 
    .B0(\core.aes_big_boi.w[2][21] ), .A0(\core.aes_big_boi.ciphertext[53] ), 
    .LSR(\core.aes_big_boi.ciphertext_53__N_663 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[53] ), 
    .F0(\core.aes_big_boi.tempARK[53] ), 
    .F1(\core.aes_big_boi.ciphertext_53__N_662 ));
  core_aes_big_boi_ark_SLICE_2413 \core.aes_big_boi.ark.SLICE_2413 ( 
    .DI1(\core.aes_big_boi.ciphertext_54__N_660 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[54] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1602 ), 
    .B0(\core.aes_big_boi.w[2][22] ), .A0(\core.aes_big_boi.ciphertext[54] ), 
    .LSR(\core.aes_big_boi.ciphertext_54__N_661 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[54] ), 
    .F0(\core.aes_big_boi.tempARK[54] ), 
    .F1(\core.aes_big_boi.ciphertext_54__N_660 ));
  core_aes_big_boi_ark_SLICE_2414 \core.aes_big_boi.ark.SLICE_2414 ( 
    .DI1(\core.aes_big_boi.ciphertext_55__N_658 ), 
    .D1(\core.aes_big_boi.n41_adj_1605 ), .C1(\core.aes_big_boi.tempARK[55] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.w[2][23] ), .A0(\core.aes_big_boi.ciphertext[55] ), 
    .LSR(\core.aes_big_boi.ciphertext_55__N_659 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[55] ), 
    .F0(\core.aes_big_boi.tempARK[55] ), 
    .F1(\core.aes_big_boi.ciphertext_55__N_658 ));
  core_aes_big_boi_ark_SLICE_2415 \core.aes_big_boi.ark.SLICE_2415 ( 
    .DI1(\core.aes_big_boi.ciphertext_64__N_640 ), 
    .D1(\core.aes_big_boi.tempARK[64] ), .C1(\core.aes_big_boi.n3066 ), 
    .B1(\core.aes_big_boi.n41_adj_1634 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.w[1][0] ), .A0(\core.aes_big_boi.ciphertext[64] ), 
    .LSR(\core.aes_big_boi.ciphertext_64__N_641 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[64] ), 
    .F0(\core.aes_big_boi.tempARK[64] ), 
    .F1(\core.aes_big_boi.ciphertext_64__N_640 ));
  core_aes_big_boi_ark_SLICE_2416 \core.aes_big_boi.ark.SLICE_2416 ( 
    .DI1(\core.aes_big_boi.ciphertext_65__N_638 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[65] ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1638 ), 
    .C0(\core.aes_big_boi.ciphertext[65] ), .A0(\core.aes_big_boi.w[1][1] ), 
    .LSR(\core.aes_big_boi.ciphertext_65__N_639 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[65] ), 
    .F0(\core.aes_big_boi.tempARK[65] ), 
    .F1(\core.aes_big_boi.ciphertext_65__N_638 ));
  core_aes_big_boi_ark_SLICE_2417 \core.aes_big_boi.ark.SLICE_2417 ( 
    .DI1(\core.aes_big_boi.ciphertext_66__N_636 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[66] ), 
    .B1(\core.aes_big_boi.n41_adj_1641 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.w[1][2] ), .B0(\core.aes_big_boi.ciphertext[66] ), 
    .LSR(\core.aes_big_boi.ciphertext_66__N_637 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[66] ), 
    .F0(\core.aes_big_boi.tempARK[66] ), 
    .F1(\core.aes_big_boi.ciphertext_66__N_636 ));
  core_aes_big_boi_ark_SLICE_2418 \core.aes_big_boi.ark.SLICE_2418 ( 
    .DI1(\core.aes_big_boi.ciphertext_67__N_634 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[67] ), 
    .B1(\core.aes_big_boi.n41_adj_1645 ), .A1(\core.aes_big_boi.n6045 ), 
    .B0(\core.aes_big_boi.w[1][3] ), .A0(\core.aes_big_boi.ciphertext[67] ), 
    .LSR(\core.aes_big_boi.ciphertext_67__N_635 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[67] ), 
    .F0(\core.aes_big_boi.tempARK[67] ), 
    .F1(\core.aes_big_boi.ciphertext_67__N_634 ));
  core_aes_big_boi_ark_SLICE_2419 \core.aes_big_boi.ark.SLICE_2419 ( 
    .DI1(\core.aes_big_boi.ciphertext_68__N_632 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[68] ), 
    .B1(\core.aes_big_boi.n41_adj_1650 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.w[1][4] ), .A0(\core.aes_big_boi.ciphertext[68] ), 
    .LSR(\core.aes_big_boi.ciphertext_68__N_633 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[68] ), 
    .F0(\core.aes_big_boi.tempARK[68] ), 
    .F1(\core.aes_big_boi.ciphertext_68__N_632 ));
  core_aes_big_boi_ark_SLICE_2420 \core.aes_big_boi.ark.SLICE_2420 ( 
    .DI1(\core.aes_big_boi.ciphertext_69__N_630 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[69] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1653 ), 
    .C0(\core.aes_big_boi.ciphertext[69] ), .A0(\core.aes_big_boi.w[1][5] ), 
    .LSR(\core.aes_big_boi.ciphertext_69__N_631 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[69] ), 
    .F0(\core.aes_big_boi.tempARK[69] ), 
    .F1(\core.aes_big_boi.ciphertext_69__N_630 ));
  core_aes_big_boi_ark_SLICE_2421 \core.aes_big_boi.ark.SLICE_2421 ( 
    .DI1(\core.aes_big_boi.ciphertext_70__N_628 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[70] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1656 ), 
    .B0(\core.aes_big_boi.w[1][6] ), .A0(\core.aes_big_boi.ciphertext[70] ), 
    .LSR(\core.aes_big_boi.ciphertext_70__N_629 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[70] ), 
    .F0(\core.aes_big_boi.tempARK[70] ), 
    .F1(\core.aes_big_boi.ciphertext_70__N_628 ));
  core_aes_big_boi_ark_SLICE_2422 \core.aes_big_boi.ark.SLICE_2422 ( 
    .DI1(\core.aes_big_boi.ciphertext_71__N_626 ), 
    .D1(\core.aes_big_boi.n41_adj_1659 ), .C1(\core.aes_big_boi.tempARK[71] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6045 ), 
    .B0(\core.aes_big_boi.ciphertext[71] ), .A0(\core.aes_big_boi.w[1][7] ), 
    .LSR(\core.aes_big_boi.ciphertext_71__N_627 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[71] ), 
    .F0(\core.aes_big_boi.tempARK[71] ), 
    .F1(\core.aes_big_boi.ciphertext_71__N_626 ));
  core_aes_big_boi_ark_SLICE_2423 \core.aes_big_boi.ark.SLICE_2423 ( 
    .DI1(\core.aes_big_boi.ciphertext_72__N_624 ), 
    .D1(\core.aes_big_boi.n41_adj_1662 ), .C1(\core.aes_big_boi.tempARK[72] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.ciphertext[72] ), .A0(\core.aes_big_boi.w[1][8] ), 
    .LSR(\core.aes_big_boi.ciphertext_72__N_625 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[72] ), 
    .F0(\core.aes_big_boi.tempARK[72] ), 
    .F1(\core.aes_big_boi.ciphertext_72__N_624 ));
  core_aes_big_boi_ark_SLICE_2424 \core.aes_big_boi.ark.SLICE_2424 ( 
    .DI1(\core.aes_big_boi.ciphertext_73__N_622 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[73] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1665 ), 
    .B0(\core.aes_big_boi.w[1][9] ), .A0(\core.aes_big_boi.ciphertext[73] ), 
    .LSR(\core.aes_big_boi.ciphertext_73__N_623 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[73] ), 
    .F0(\core.aes_big_boi.tempARK[73] ), 
    .F1(\core.aes_big_boi.ciphertext_73__N_622 ));
  core_aes_big_boi_ark_SLICE_2425 \core.aes_big_boi.ark.SLICE_2425 ( 
    .DI1(\core.aes_big_boi.ciphertext_74__N_620 ), 
    .D1(\core.aes_big_boi.tempARK[74] ), .C1(\core.aes_big_boi.n3066 ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.n41_adj_1668 ), 
    .B0(\core.aes_big_boi.w[1][10] ), .A0(\core.aes_big_boi.ciphertext[74] ), 
    .LSR(\core.aes_big_boi.ciphertext_74__N_621 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[74] ), 
    .F0(\core.aes_big_boi.tempARK[74] ), 
    .F1(\core.aes_big_boi.ciphertext_74__N_620 ));
  core_aes_big_boi_ark_SLICE_2426 \core.aes_big_boi.ark.SLICE_2426 ( 
    .DI1(\core.aes_big_boi.ciphertext_77__N_614 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[77] ), 
    .B1(\core.aes_big_boi.n41_adj_1677 ), .A1(\core.aes_big_boi.n3066 ), 
    .C0(\core.aes_big_boi.ciphertext[77] ), .B0(\core.aes_big_boi.w[1][13] ), 
    .LSR(\core.aes_big_boi.ciphertext_77__N_615 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[77] ), 
    .F0(\core.aes_big_boi.tempARK[77] ), 
    .F1(\core.aes_big_boi.ciphertext_77__N_614 ));
  core_aes_big_boi_ark_SLICE_2427 \core.aes_big_boi.ark.SLICE_2427 ( 
    .DI1(\core.aes_big_boi.ciphertext_79__N_610 ), 
    .D1(\core.aes_big_boi.n41_adj_1687 ), .C1(\core.aes_big_boi.tempARK[79] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6045 ), 
    .C0(\core.aes_big_boi.ciphertext[79] ), .A0(\core.aes_big_boi.w[1][15] ), 
    .LSR(\core.aes_big_boi.ciphertext_79__N_611 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[79] ), 
    .F0(\core.aes_big_boi.tempARK[79] ), 
    .F1(\core.aes_big_boi.ciphertext_79__N_610 ));
  core_aes_big_boi_ark_SLICE_2428 \core.aes_big_boi.ark.SLICE_2428 ( 
    .DI1(\core.aes_big_boi.ciphertext_80__N_608 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.n41_adj_1692 ), 
    .B1(\core.aes_big_boi.n6045 ), .A1(\core.aes_big_boi.tempARK[80] ), 
    .D0(\core.aes_big_boi.ciphertext[80] ), .B0(\core.aes_big_boi.w[1][16] ), 
    .LSR(\core.aes_big_boi.ciphertext_80__N_609 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[80] ), 
    .F0(\core.aes_big_boi.tempARK[80] ), 
    .F1(\core.aes_big_boi.ciphertext_80__N_608 ));
  core_aes_big_boi_ark_SLICE_2429 \core.aes_big_boi.ark.SLICE_2429 ( 
    .DI1(\core.aes_big_boi.ciphertext_81__N_606 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[81] ), 
    .B1(\core.aes_big_boi.n41_adj_1695 ), .A1(\core.aes_big_boi.n6045 ), 
    .C0(\core.aes_big_boi.ciphertext[81] ), .B0(\core.aes_big_boi.w[1][17] ), 
    .LSR(\core.aes_big_boi.ciphertext_81__N_607 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[81] ), 
    .F0(\core.aes_big_boi.tempARK[81] ), 
    .F1(\core.aes_big_boi.ciphertext_81__N_606 ));
  core_aes_big_boi_ark_SLICE_2430 \core.aes_big_boi.ark.SLICE_2430 ( 
    .DI1(\core.aes_big_boi.ciphertext_1__N_766 ), 
    .D1(\core.aes_big_boi.n41_adj_1701 ), .C1(\core.aes_big_boi.tempARK[1] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6045 ), 
    .C0(\core.aes_big_boi.w[3][1] ), .A0(\core.aes_big_boi.ciphertext[1] ), 
    .LSR(\core.aes_big_boi.ciphertext_1__N_767 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[1] ), .F0(\core.aes_big_boi.tempARK[1] ), 
    .F1(\core.aes_big_boi.ciphertext_1__N_766 ));
  core_aes_big_boi_ark_SLICE_2431 \core.aes_big_boi.ark.SLICE_2431 ( 
    .DI1(\core.aes_big_boi.ciphertext_82__N_604 ), 
    .D1(\core.aes_big_boi.n3066 ), .C1(\core.aes_big_boi.tempARK[82] ), 
    .B1(\core.aes_big_boi.n41_adj_1702 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.ciphertext[82] ), .A0(\core.aes_big_boi.w[1][18] ), 
    .LSR(\core.aes_big_boi.ciphertext_82__N_605 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[82] ), 
    .F0(\core.aes_big_boi.tempARK[82] ), 
    .F1(\core.aes_big_boi.ciphertext_82__N_604 ));
  core_aes_big_boi_ark_SLICE_2432 \core.aes_big_boi.ark.SLICE_2432 ( 
    .DI1(\core.aes_big_boi.ciphertext_83__N_602 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[83] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1708 ), 
    .C0(\core.aes_big_boi.ciphertext[83] ), .B0(\core.aes_big_boi.w[1][19] ), 
    .LSR(\core.aes_big_boi.ciphertext_83__N_603 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[83] ), 
    .F0(\core.aes_big_boi.tempARK[83] ), 
    .F1(\core.aes_big_boi.ciphertext_83__N_602 ));
  core_aes_big_boi_ark_SLICE_2433 \core.aes_big_boi.ark.SLICE_2433 ( 
    .DI1(\core.aes_big_boi.ciphertext_2__N_764 ), 
    .D1(\core.aes_big_boi.n41_adj_1709 ), .C1(\core.aes_big_boi.tempARK[2] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n6045 ), 
    .D0(\core.aes_big_boi.ciphertext[2] ), .B0(\core.aes_big_boi.w[3][2] ), 
    .LSR(\core.aes_big_boi.ciphertext_2__N_765 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[2] ), .F0(\core.aes_big_boi.tempARK[2] ), 
    .F1(\core.aes_big_boi.ciphertext_2__N_764 ));
  core_aes_big_boi_ark_SLICE_2434 \core.aes_big_boi.ark.SLICE_2434 ( 
    .DI1(\core.aes_big_boi.ciphertext_84__N_600 ), 
    .D1(\core.aes_big_boi.n6045 ), .C1(\core.aes_big_boi.tempARK[84] ), 
    .B1(\core.aes_big_boi.n3066 ), .A1(\core.aes_big_boi.n41_adj_1713 ), 
    .D0(\core.aes_big_boi.w[1][20] ), .A0(\core.aes_big_boi.ciphertext[84] ), 
    .LSR(\core.aes_big_boi.ciphertext_84__N_601 ), .CLK(clk_c), 
    .Q1(\core.aes_big_boi.ciphertext[84] ), 
    .F0(\core.aes_big_boi.tempARK[84] ), 
    .F1(\core.aes_big_boi.ciphertext_84__N_600 ));
  spi_SLICE_2435 \spi.SLICE_2435 ( 
    .DI1(\spi.cyphertextcaptured[126].sig_674.FeedThruLUT ), 
    .A1(\spi.cyphertextcaptured[126] ), .D0(\cyphertext[127] ), 
    .C0(\spi.sdodelayed ), .B0(done_c), .A0(\spi.wasdone ), .CLK(sck_c), 
    .Q1(\spi.sdodelayed ), .F0(sdo_c), 
    .F1(\spi.cyphertextcaptured[126].sig_674.FeedThruLUT ));
  core_aes_big_boi_sub_s3_w_3__0__I_0 \core.aes_big_boi.sub.s3.w_3__0__I_0 ( 
    .RADDR7(\core.aes_big_boi.w[3][7] ), .RADDR6(\core.aes_big_boi.w[3][6] ), 
    .RADDR5(\core.aes_big_boi.w[3][5] ), .RADDR4(\core.aes_big_boi.w[3][4] ), 
    .RADDR3(\core.aes_big_boi.w[3][3] ), .RADDR2(\core.aes_big_boi.w[3][2] ), 
    .RADDR1(\core.aes_big_boi.w[3][1] ), .RADDR0(\core.aes_big_boi.w[3][0] ), 
    .RCLKE(VCC_net), .RCLK(clk_c), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sub.sbox_outputs[3][7] ), 
    .RDATA12(\core.aes_big_boi.sub.sbox_outputs[3][6] ), 
    .RDATA10(\core.aes_big_boi.sub.sbox_outputs[3][5] ), 
    .RDATA8(\core.aes_big_boi.sub.sbox_outputs[3][4] ), 
    .RDATA6(\core.aes_big_boi.sub.sbox_outputs[3][3] ), 
    .RDATA4(\core.aes_big_boi.sub.sbox_outputs[3][2] ), 
    .RDATA2(\core.aes_big_boi.sub.sbox_outputs[3][1] ), 
    .RDATA0(\core.aes_big_boi.sub.sbox_outputs[3][0] ));
  core_aes_big_boi_sub_s2_w_3__8__I_0 \core.aes_big_boi.sub.s2.w_3__8__I_0 ( 
    .RADDR7(\core.aes_big_boi.w[3][15] ), .RADDR6(\core.aes_big_boi.w[3][14] ), 
    .RADDR5(\core.aes_big_boi.w[3][13] ), .RADDR4(\core.aes_big_boi.w[3][12] ), 
    .RADDR3(\core.aes_big_boi.w[3][11] ), .RADDR2(\core.aes_big_boi.w[3][10] ), 
    .RADDR1(\core.aes_big_boi.w[3][9] ), .RADDR0(\core.aes_big_boi.w[3][8] ), 
    .RCLKE(VCC_net), .RCLK(clk_c), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sub.sbox_outputs[2][7] ), 
    .RDATA12(\core.aes_big_boi.sub.sbox_outputs[2][6] ), 
    .RDATA10(\core.aes_big_boi.sub.sbox_outputs[2][5] ), 
    .RDATA8(\core.aes_big_boi.sub.sbox_outputs[2][4] ), 
    .RDATA6(\core.aes_big_boi.sub.sbox_outputs[2][3] ), 
    .RDATA4(\core.aes_big_boi.sub.sbox_outputs[2][2] ), 
    .RDATA2(\core.aes_big_boi.sub.sbox_outputs[2][1] ), 
    .RDATA0(\core.aes_big_boi.sub.sbox_outputs[2][0] ));
  core_aes_big_boi_sub_s1_w_3__16__I_0 \core.aes_big_boi.sub.s1.w_3__16__I_0 
    ( .RADDR7(\core.aes_big_boi.w[3][23] ), 
    .RADDR6(\core.aes_big_boi.w[3][22] ), .RADDR5(\core.aes_big_boi.w[3][21] ), 
    .RADDR4(\core.aes_big_boi.w[3][20] ), .RADDR3(\core.aes_big_boi.w[3][19] ), 
    .RADDR2(\core.aes_big_boi.w[3][18] ), .RADDR1(\core.aes_big_boi.w[3][17] ), 
    .RADDR0(\core.aes_big_boi.w[3][16] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sub.sbox_outputs[1][7] ), 
    .RDATA12(\core.aes_big_boi.sub.sbox_outputs[1][6] ), 
    .RDATA10(\core.aes_big_boi.sub.sbox_outputs[1][5] ), 
    .RDATA8(\core.aes_big_boi.sub.sbox_outputs[1][4] ), 
    .RDATA6(\core.aes_big_boi.sub.sbox_outputs[1][3] ), 
    .RDATA4(\core.aes_big_boi.sub.sbox_outputs[1][2] ), 
    .RDATA2(\core.aes_big_boi.sub.sbox_outputs[1][1] ), 
    .RDATA0(\core.aes_big_boi.sub.sbox_outputs[1][0] ));
  core_aes_big_boi_sub_s0_w_3__24__I_0 \core.aes_big_boi.sub.s0.w_3__24__I_0 
    ( .RADDR7(\core.aes_big_boi.w[3][31] ), 
    .RADDR6(\core.aes_big_boi.w[3][30] ), .RADDR5(\core.aes_big_boi.w[3][29] ), 
    .RADDR4(\core.aes_big_boi.w[3][28] ), .RADDR3(\core.aes_big_boi.w[3][27] ), 
    .RADDR2(\core.aes_big_boi.w[3][26] ), .RADDR1(\core.aes_big_boi.w[3][25] ), 
    .RADDR0(\core.aes_big_boi.w[3][24] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sub.sbox_outputs[0][7] ), 
    .RDATA12(\core.aes_big_boi.sub.sbox_outputs[0][6] ), 
    .RDATA10(\core.aes_big_boi.sub.sbox_outputs[0][5] ), 
    .RDATA8(\core.aes_big_boi.sub.sbox_outputs[0][4] ), 
    .RDATA6(\core.aes_big_boi.sub.sbox_outputs[0][3] ), 
    .RDATA4(\core.aes_big_boi.sub.sbox_outputs[0][2] ), 
    .RDATA2(\core.aes_big_boi.sub.sbox_outputs[0][1] ), 
    .RDATA0(\core.aes_big_boi.sub.sbox_outputs[0][0] ));
  core_aes_big_boi_sb_s9_ciphertext_72__I_0 
    \core.aes_big_boi.sb.s9.ciphertext_72__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[79] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[78] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[77] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[76] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[75] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[74] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[73] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[72] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[9][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[9][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[9][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[9][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[9][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[9][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[9][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[9][0] ));
  core_aes_big_boi_sb_s8_ciphertext_64__I_0 
    \core.aes_big_boi.sb.s8.ciphertext_64__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[71] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[70] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[69] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[68] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[67] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[66] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[65] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[64] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[8][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[8][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[8][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[8][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[8][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[8][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[8][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[8][0] ));
  core_aes_big_boi_sb_s7_ciphertext_56__I_0_3 
    \core.aes_big_boi.sb.s7.ciphertext_56__I_0_3 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[63] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[62] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[61] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[60] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[59] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[58] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[57] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[56] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[7][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[7][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[7][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[7][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[7][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[7][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[7][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[7][0] ));
  core_aes_big_boi_sb_s6_ciphertext_48__I_0 
    \core.aes_big_boi.sb.s6.ciphertext_48__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[55] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[54] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[53] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[52] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[51] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[50] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[49] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[48] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[6][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[6][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[6][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[6][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[6][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[6][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[6][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[6][0] ));
  core_aes_big_boi_sb_s5_ciphertext_40__I_0 
    \core.aes_big_boi.sb.s5.ciphertext_40__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[47] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[46] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[45] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[44] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[43] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[42] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[41] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[40] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[5][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[5][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[5][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[5][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[5][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[5][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[5][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[5][0] ));
  core_aes_big_boi_sb_s4_ciphertext_32__I_0 
    \core.aes_big_boi.sb.s4.ciphertext_32__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[39] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[38] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[37] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[36] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[35] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[34] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[33] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[32] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[4][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[4][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[4][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[4][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[4][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[4][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[4][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[4][0] ));
  core_aes_big_boi_sb_s3_ciphertext_24__I_0_3 
    \core.aes_big_boi.sb.s3.ciphertext_24__I_0_3 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[31] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[30] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[29] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[28] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[27] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[26] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[25] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[24] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[3][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[3][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[3][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[3][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[3][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[3][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[3][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[3][0] ));
  core_aes_big_boi_sb_s2_ciphertext_16__I_0 
    \core.aes_big_boi.sb.s2.ciphertext_16__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[23] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[22] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[21] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[20] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[19] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[18] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[17] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[16] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[2][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[2][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[2][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[2][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[2][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[2][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[2][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[2][0] ));
  core_aes_big_boi_sb_s1_ciphertext_8__I_0 
    \core.aes_big_boi.sb.s1.ciphertext_8__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[15] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[14] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[13] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[12] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[11] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[10] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[9] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[8] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[1][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[1][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[1][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[1][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[1][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[1][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[1][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[1][0] ));
  core_aes_big_boi_sb_s15_ciphertext_120__I_0_3 
    \core.aes_big_boi.sb.s15.ciphertext_120__I_0_3 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[127] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[126] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[125] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[124] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[123] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[122] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[121] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[120] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[15][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[15][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[15][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[15][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[15][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[15][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[15][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[15][0] ));
  core_aes_big_boi_sb_s14_ciphertext_112__I_0 
    \core.aes_big_boi.sb.s14.ciphertext_112__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[119] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[118] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[117] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[116] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[115] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[114] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[113] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[112] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[14][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[14][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[14][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[14][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[14][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[14][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[14][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[14][0] ));
  core_aes_big_boi_sb_s13_ciphertext_104__I_0 
    \core.aes_big_boi.sb.s13.ciphertext_104__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[111] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[110] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[109] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[108] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[107] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[106] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[105] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[104] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[13][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[13][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[13][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[13][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[13][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[13][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[13][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[13][0] ));
  core_aes_big_boi_sb_s12_ciphertext_96__I_0 
    \core.aes_big_boi.sb.s12.ciphertext_96__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[103] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[102] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[101] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[100] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[99] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[98] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[97] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[96] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[12][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[12][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[12][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[12][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[12][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[12][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[12][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[12][0] ));
  core_aes_big_boi_sb_s11_ciphertext_88__I_0_3 
    \core.aes_big_boi.sb.s11.ciphertext_88__I_0_3 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[95] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[94] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[93] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[92] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[91] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[90] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[89] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[88] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[11][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[11][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[11][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[11][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[11][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[11][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[11][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[11][0] ));
  core_aes_big_boi_sb_s10_ciphertext_80__I_0 
    \core.aes_big_boi.sb.s10.ciphertext_80__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[87] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[86] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[85] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[84] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[83] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[82] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[81] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[80] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[10][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[10][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[10][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[10][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[10][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[10][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[10][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[10][0] ));
  core_aes_big_boi_sb_s0_ciphertext_0__I_0 
    \core.aes_big_boi.sb.s0.ciphertext_0__I_0 ( 
    .RADDR7(\core.aes_big_boi.ciphertext[7] ), 
    .RADDR6(\core.aes_big_boi.ciphertext[6] ), 
    .RADDR5(\core.aes_big_boi.ciphertext[5] ), 
    .RADDR4(\core.aes_big_boi.ciphertext[4] ), 
    .RADDR3(\core.aes_big_boi.ciphertext[3] ), 
    .RADDR2(\core.aes_big_boi.ciphertext[2] ), 
    .RADDR1(\core.aes_big_boi.ciphertext[1] ), 
    .RADDR0(\core.aes_big_boi.ciphertext[0] ), .RCLKE(VCC_net), .RCLK(clk_c), 
    .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA14(\core.aes_big_boi.sb.sbox_outputs[0][7] ), 
    .RDATA12(\core.aes_big_boi.sb.sbox_outputs[0][6] ), 
    .RDATA10(\core.aes_big_boi.sb.sbox_outputs[0][5] ), 
    .RDATA8(\core.aes_big_boi.sb.sbox_outputs[0][4] ), 
    .RDATA6(\core.aes_big_boi.sb.sbox_outputs[0][3] ), 
    .RDATA4(\core.aes_big_boi.sb.sbox_outputs[0][2] ), 
    .RDATA2(\core.aes_big_boi.sb.sbox_outputs[0][1] ), 
    .RDATA0(\core.aes_big_boi.sb.sbox_outputs[0][0] ));
  spi_sdi_c_I_0 \spi.sdi_c_I_0 ( .PADDI(sdi_c), .INCLK(sck_c), .DI0(\key[0] ));
  load load_I( .PADDI(load_c), .load(load));
  sdi sdi_I( .PADDI(sdi_c), .sdi(sdi));
  sck sck_I( .PADDI(sck_c), .sck(sck));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  done done_I( .PADDO(done_c), .done(done));
  sdo sdo_I( .PADDO(sdo_c), .sdo(sdo));
endmodule

module core_aes_big_boi_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \core/aes_big_boi/counter_213_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/counter_11__I_259 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \core/aes_big_boi/counter_11__I_258 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module core_aes_big_boi_SLICE_1 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \core/aes_big_boi/counter_213_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/counter_11__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \core/aes_big_boi/counter_213_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/counter_11__I_261 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \core/aes_big_boi/counter_11__I_260 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_3 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \core/aes_big_boi/counter_213_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/counter_11__I_266 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module core_aes_big_boi_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \core/aes_big_boi/counter_213_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/counter_11__I_263 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \core/aes_big_boi/counter_11__I_262 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \core/aes_big_boi/counter_213_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/counter_11__I_265 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \core/aes_big_boi/counter_11__I_264 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \core/aes_big_boi/counter_213_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/counter_11__I_257 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \core/aes_big_boi/counter_11__I_256 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_7_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_7_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_126__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_127__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_9 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_9_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_9_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_124__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_125__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_11 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_11_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_11_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_122__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_123__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_13 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_13_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_13_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_120__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_121__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_15 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_15_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_15_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_118__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_119__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_17 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_17_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_17_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_116__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_117__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_19_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_19_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_114__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_115__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_21_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_21_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_112__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_113__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_23 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_23_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_23_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_110__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_111__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_25 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_25_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_25_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_108__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_109__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_27 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_27_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_27_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_106__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_107__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_29 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_29_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_29_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_104__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_105__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_31 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_31_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_31_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_102__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_103__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_33 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_33_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_33_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_100__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_101__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_35 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_35_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_35_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_98__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_99__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_37 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_37_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_37_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_96__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_97__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_39 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_39_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_39_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_94__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_95__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_41 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_41_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_41_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_92__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_93__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_43 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_43_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_43_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_90__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_91__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_45 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_45_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_45_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_88__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_89__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_47 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_47_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_47_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_86__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_87__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_49 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_49_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_49_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_84__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_85__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_51 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_51_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_51_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_82__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_83__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_53 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_53_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_53_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_80__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_81__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_55 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_55_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_55_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_78__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_79__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_57 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_57_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_57_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_76__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_77__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_59 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_59_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_59_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_74__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_75__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_61 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_61_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_61_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_72__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_73__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_63 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_63_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_63_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_70__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_71__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_65 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_65_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_65_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_68__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_69__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_67 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_67_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_67_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_66__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_67__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_69 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_69_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_69_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_64__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_65__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_71 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_71_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_71_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_62__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_63__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_73 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_73_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_73_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_60__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_61__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_75 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_75_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_75_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_58__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_59__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_77 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_77_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_77_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_56__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_57__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_79 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_79_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_79_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_54__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_55__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_81 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_81_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_81_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_52__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_53__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_83 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_83_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_83_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_50__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_51__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_85 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_85_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_85_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_48__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_49__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_87 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_87_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_87_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_46__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_47__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_89 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_89_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_89_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_44__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_45__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_91 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_91_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_91_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_42__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_43__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_93 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_93_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_93_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_40__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_41__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_95 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_95_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_95_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_38__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_39__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_97 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_97_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_97_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_36__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_37__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_99 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_99_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_99_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_34__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_35__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_101 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_101_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_101_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_32__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_33__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_103 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_103_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_103_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_30__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_31__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_105 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_105_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_105_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_28__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_29__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_107 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_107_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_107_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_26__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_27__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_109 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_109_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_109_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_24__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_25__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_111 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_111_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_111_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_22__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_23__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_113 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_113_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_113_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_20__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_21__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_115 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_115_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_115_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_18__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_19__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_117 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_117_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_117_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_16__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_17__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_119 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_119_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_119_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_14__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_15__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_121 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_121_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_121_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_12__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_13__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_123 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_123_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_123_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_10__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_11__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_125 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_125_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_125_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/key_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_127 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_127_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_127_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_129 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_129_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_129_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_131 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_131_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_131_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/key_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_133 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_133_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_133_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/key_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/key_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_135 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_135_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_135_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_136 ( input DI0, D0, B0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40008 i2919_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/done_c_I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_138 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_138_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_138_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_140 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_140_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_140_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_142 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_142_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_142_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_6__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_144 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_144_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_144_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_8__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_146 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_146_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_146_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/plaintext_11__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_10__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_148 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_148_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_148_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/plaintext_13__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_12__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_150 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_150_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_150_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_15__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_14__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_152 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_152_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_152_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_17__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_16__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_154 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_154_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_154_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_19__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_18__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_156 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_156_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_156_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_21__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_20__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_158 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_158_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_158_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_23__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_22__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_160 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_160_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_160_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_25__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_24__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_162 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_162_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_162_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/plaintext_27__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_26__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_164 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_164_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_164_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_29__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_28__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_166 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_166_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_166_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_31__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_30__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_168 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_168_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_168_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/plaintext_33__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_32__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_170 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_170_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_170_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_35__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_34__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_172 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_172_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_172_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_37__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_36__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_174 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_174_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_174_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_39__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_38__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_176 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_176_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_176_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_41__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_40__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_178 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_178_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_178_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_43__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_42__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_180 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_180_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_180_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/plaintext_45__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_44__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_182 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_182_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_182_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_47__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_46__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_184 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_184_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_184_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_49__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_48__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_186 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_186_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_186_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_51__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_50__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_188 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_188_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_188_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_53__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_52__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_190 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_190_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_190_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_55__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_54__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_192 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_192_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_192_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_57__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_56__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_194 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_194_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_194_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_59__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_58__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_196 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_196_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_196_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_61__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_60__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_198 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_198_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_198_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/plaintext_63__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_62__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_200 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_200_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_200_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_65__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_64__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_202 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_202_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_202_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_67__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_66__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_204 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_204_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_204_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_69__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_68__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_206 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_206_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_206_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_71__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_70__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_208 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_208_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_208_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_73__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_72__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_210 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_210_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_210_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_75__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_74__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_212 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_212_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_212_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_77__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_76__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_214 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_214_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_214_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_79__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_78__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_216 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_216_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_216_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_81__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_80__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_218 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_218_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_218_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_83__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_82__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_220 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_220_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_220_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_85__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_84__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_222 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_222_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_222_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_87__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_86__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_224 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_224_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_224_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_89__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_88__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_226 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_226_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_226_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_91__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_90__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_228 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_228_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_228_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_93__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_92__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_230 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_230_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_230_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_95__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_94__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_232 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_232_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_232_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_97__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_96__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_234 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_234_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_234_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_99__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_98__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_236 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_236_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_236_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_101__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_100__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_238 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_238_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_238_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_103__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_102__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_240 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_240_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_240_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_105__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_104__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_242 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_242_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_242_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_107__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_106__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_244 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_244_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_244_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_109__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_108__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_246 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_246_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_246_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \core/plaintext_111__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_110__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_248 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 SLICE_248_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_248_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_113__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_112__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_250 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_250_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_250_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_115__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_114__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_252 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_252_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_252_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_117__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_116__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_254 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_254_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_254_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_119__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_118__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_256 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_256_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_256_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_121__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_120__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_258 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_258_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_258_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_123__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_122__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_260 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 SLICE_260_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_260_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_125__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_124__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_262 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_262_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_262_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \core/plaintext_127__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \core/plaintext_126__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_265 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_265_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_265_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__1__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__0__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_266 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_266_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_266_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_0__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_269 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \core/aes_big_boi/nextstate_3__I_268 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40010 \core/aes_big_boi/nextstate_4__I_267 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/nextstate_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/nextstate_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x22E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_271 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \core/aes_big_boi/state_4__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40012 \core/aes_big_boi/nextstate_2__I_269 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/nextstate_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/nextstate_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x7530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_273 ( input DI0, D0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40013 \core/aes_big_boi/i1_2_lut_adj_455 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_127__I_127 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20014 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module core_aes_big_boi_SLICE_274 ( input DI0, D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40015 \core/aes_big_boi/i1_2_lut_adj_449 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_126__I_128 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_275 ( input DI0, D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40016 \core/aes_big_boi/i1_2_lut_adj_444 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_125__I_129 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_276 ( input DI0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40017 \core/aes_big_boi/i1_2_lut_adj_435 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_124__I_130 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_280 ( input DI0, D0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40018 \core/aes_big_boi/i1_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_120__I_134 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_305 ( input DI0, C0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40019 \core/aes_big_boi/i1_2_lut_adj_529 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_95__I_159 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_306 ( input DI0, D0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40013 \core/aes_big_boi/i1_2_lut_adj_519 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_94__I_160 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_307 ( input DI0, C0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40020 \core/aes_big_boi/i1_2_lut_adj_509 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_93__I_161 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_308 ( input DI0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40017 \core/aes_big_boi/i1_2_lut_adj_497 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_92__I_162 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_309 ( input DI0, C0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40019 \core/aes_big_boi/i1_2_lut_adj_483 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_91__I_163 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_312 ( input DI0, D0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40021 \core/aes_big_boi/i1_2_lut_adj_403 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_88__I_166 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_337 ( input DI0, D0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40022 \core/aes_big_boi/i1_2_lut_adj_850 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_63__I_191 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_338 ( input DI0, D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40016 \core/aes_big_boi/i1_2_lut_adj_845 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_62__I_192 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_339 ( input DI0, D0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40013 \core/aes_big_boi/i1_2_lut_adj_840 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_61__I_193 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_340 ( input DI0, D0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40013 \core/aes_big_boi/i1_2_lut_adj_835 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_60__I_194 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_342 ( input DI0, C0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40023 \core/aes_big_boi/i1_2_lut_adj_824 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_58__I_196 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_343 ( input DI0, D0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40022 \core/aes_big_boi/i1_2_lut_adj_819 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_57__I_197 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_344 ( input DI0, D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40016 \core/aes_big_boi/i1_2_lut_adj_814 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_56__I_198 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_369 ( input DI0, D0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40021 \core/aes_big_boi/i1_2_lut_adj_656 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_31__I_223 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_370 ( input DI0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40017 \core/aes_big_boi/i1_2_lut_adj_647 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_30__I_224 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_371 ( input DI0, D0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40021 \core/aes_big_boi/i1_2_lut_adj_635 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_29__I_225 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_372 ( input DI0, D0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40022 \core/aes_big_boi/i1_2_lut_adj_624 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_28__I_226 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_373 ( input DI0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40017 \core/aes_big_boi/i1_2_lut_adj_614 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_27__I_227 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_374 ( input DI0, D0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40018 \core/aes_big_boi/i1_2_lut_adj_602 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_26__I_228 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_375 ( input DI0, D0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40013 \core/aes_big_boi/i1_2_lut_adj_592 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_25__I_229 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_400 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_400_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_400_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_126__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_127__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_402 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_402_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_402_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_124__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_125__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_404 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_404_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_404_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_122__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_123__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_406 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_406_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_406_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_120__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_121__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_408 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_408_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_408_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_118__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_119__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_410 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_410_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_410_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_116__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_117__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_412 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_412_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_412_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_114__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_115__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_414 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_414_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_414_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_112__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_113__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_416 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_416_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_416_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_110__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_111__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_418 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_418_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_418_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_108__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_109__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_420 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_420_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_420_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_106__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_107__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_422 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_422_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_422_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_104__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_105__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_424 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_424_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_424_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_102__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_103__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_426 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_426_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_426_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_100__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_101__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_428 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_428_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_428_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_98__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_99__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_430 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_430_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_430_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_96__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_97__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_432 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_432_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_432_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_94__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_95__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_434 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_434_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_434_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_92__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_93__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_436 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_436_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_436_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_90__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_91__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_438 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_438_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_438_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_88__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_89__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_440 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_440_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_440_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_86__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_87__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_442 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_442_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_442_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_84__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_85__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_444 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_444_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_444_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_82__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_83__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_446 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_446_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_446_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_80__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_81__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_448 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_448_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_448_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_78__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_79__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_450 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_450_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_450_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_76__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_77__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_452 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_452_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_452_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_74__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_75__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_454 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_454_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_454_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_72__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_73__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_456 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_456_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_456_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_70__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_71__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_458 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_458_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_458_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_68__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_69__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_460 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_460_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_460_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_66__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_67__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_462 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_462_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_462_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_64__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_65__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_464 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_464_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_464_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_62__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_63__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_466 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_466_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_466_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_60__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_61__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_468 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_468_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_468_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_58__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_59__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_470 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_470_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_470_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_56__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_57__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_472 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_472_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_472_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_54__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_55__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_474 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_474_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_474_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_52__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_53__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_476 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_476_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_476_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_50__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_51__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_478 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_478_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_478_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_48__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_49__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_480 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_480_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_480_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_46__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_47__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_482 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_482_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_482_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_44__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_45__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_484 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_484_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_484_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_42__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_43__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_486 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_486_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_486_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_40__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_41__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_488 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_488_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_488_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_38__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_39__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_490 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_490_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_490_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_36__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_37__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_492 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_492_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_492_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_34__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_35__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_494 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_494_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_494_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_32__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_33__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_496 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_496_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_496_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_30__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_31__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_498 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_498_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_498_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_28__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_29__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_500 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_500_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_500_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_26__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_27__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_502 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_502_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_502_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_24__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_25__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_504 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_504_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_504_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_22__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_23__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_506 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_506_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_506_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_20__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_21__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_508 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_508_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_508_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_18__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_19__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_510 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_510_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_510_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_16__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_17__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_512 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_512_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_512_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_14__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_15__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_514 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_514_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_514_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_12__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_13__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_516 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_516_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_516_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_10__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_11__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_518 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_518_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_518_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_8__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_520 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_520_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_520_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_7__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_522 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_522_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_522_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_4__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_524 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_524_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_524_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/ciphertext_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/ciphertext_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_527 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_527_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_527_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__30__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__31__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_529 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_529_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_529_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__28__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__29__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_531 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_531_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_531_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__26__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__27__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_533 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_533_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_533_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__24__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__25__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_535 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_535_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_535_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__22__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__23__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_537 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_537_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_537_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__20__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__21__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_539 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_539_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_539_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__18__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__19__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_541 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_541_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_541_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__16__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__17__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_543 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_543_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_543_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__14__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__15__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_545 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_545_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_545_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__12__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__13__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_547 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_547_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_547_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__10__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__11__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_549 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_549_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_549_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__8__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__9__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_551 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_551_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_551_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__6__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__7__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_553 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_553_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_553_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__4__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__5__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_555 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_555_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_555_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__2__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__3__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_557 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_557_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_557_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__0__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__1__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_559 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_559_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_559_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__30__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__31__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_561 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_561_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_561_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__28__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__29__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_563 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_563_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_563_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__26__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__27__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_565 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_565_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_565_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__24__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__25__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_567 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_567_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_567_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__22__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__23__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_569 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_569_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_569_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__20__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__21__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_571 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_571_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_571_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__18__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__19__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_573 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_573_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_573_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__16__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__17__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_575 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_575_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_575_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__14__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__15__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_577 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_577_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_577_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__12__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__13__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_579 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_579_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_579_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__10__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__11__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_581 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_581_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_581_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__8__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__9__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_583 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_583_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_583_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__6__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__7__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_585 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_585_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_585_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__4__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__5__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_587 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_587_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_587_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__2__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__3__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_589 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_589_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_589_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__0__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_1__1__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_591 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_591_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_591_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__30__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__31__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_593 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_593_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_593_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__28__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__29__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_595 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_595_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_595_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__26__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__27__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_597 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_597_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_597_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__24__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__25__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_599 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_599_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_599_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__22__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__23__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_601 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_601_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_601_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__20__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__21__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_603 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_603_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_603_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__18__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__19__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_605 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_605_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_605_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__16__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__17__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_607 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_607_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_607_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__14__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__15__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_609 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_609_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_609_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__12__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__13__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_611 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_611_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_611_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__10__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__11__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_613 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_613_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_613_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__8__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__9__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_615 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_615_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_615_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__6__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__7__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_617 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_617_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_617_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__4__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__5__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_619 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_619_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_619_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__2__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__3__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_621 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_621_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_621_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__0__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_2__1__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_623 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_623_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_623_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__30__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__31__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_625 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_625_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_625_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__28__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__29__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_627 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_627_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_627_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__26__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__27__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_629 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_629_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_629_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__24__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__25__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_631 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_631_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_631_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__22__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__23__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_633 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_633_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_633_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__20__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__21__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_635 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_635_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_635_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__18__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__19__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_637 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_637_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_637_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__16__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__17__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_639 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_639_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_639_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__14__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__15__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_641 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \core.aes_big_boi.SLICE_641_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_641_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__12__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__13__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_643 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_643_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.SLICE_643_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__10__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__11__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_645 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \core.aes_big_boi.SLICE_645_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_645_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__8__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__9__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_647 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \core.aes_big_boi.SLICE_647_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.SLICE_647_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__6__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__7__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_649 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_649_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.SLICE_649_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__4__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__5__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_651 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \core.aes_big_boi.SLICE_651_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.SLICE_651_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__2__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_3__3__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_654 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \core/aes_big_boi/i897_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \core/aes_big_boi/i891_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__30__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \core/aes_big_boi/w_0__31__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_656 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40026 \core/aes_big_boi/i915_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40027 \core/aes_big_boi/i906_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__28__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__29__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xBE14") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_658 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \core/aes_big_boi/i930_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \core/aes_big_boi/i924_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__26__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__27__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xDE12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_660 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40030 \core/aes_big_boi/i948_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \core/aes_big_boi/i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__24__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__25__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xCC5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_662 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 \core/aes_big_boi/i735_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \core/aes_big_boi/i957_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__22__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__23__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xBE14") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_664 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40034 \core/aes_big_boi/i744_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40035 \core/aes_big_boi/i741_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__20__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__21__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xDE12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x8DD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_666 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40036 \core/aes_big_boi/i750_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \core/aes_big_boi/i747_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__18__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__19__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xF606") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_668 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40034 \core/aes_big_boi/i867_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \core/aes_big_boi/i864_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__16__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__17__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF606") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_670 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40039 \core/aes_big_boi/i873_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \core/aes_big_boi/i870_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__14__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__15__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xA3AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_672 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40041 \core/aes_big_boi/i879_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \core/aes_big_boi/i876_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__12__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__13__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xCC5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_674 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 \core/aes_big_boi/i885_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \core/aes_big_boi/i882_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__10__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__11__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xC5CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_676 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 \core/aes_big_boi/i894_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \core/aes_big_boi/i888_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__8__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_678 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40043 \core/aes_big_boi/i903_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \core/aes_big_boi/i900_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__6__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__7__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xBE14") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_680 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40045 \core/aes_big_boi/i912_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \core/aes_big_boi/i909_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__4__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__5__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_682 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40026 \core/aes_big_boi/i921_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \core/aes_big_boi/i918_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__2__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__3__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xA3AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_684 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 \core/aes_big_boi/i933_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \core/aes_big_boi/i927_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_0__0__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_0__1__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xDE12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_686 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40039 \core/aes_big_boi/i2694_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \core/aes_big_boi/i2696_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__30__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__31__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_688 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40030 \core/aes_big_boi/i2690_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \core/aes_big_boi/i2692_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__28__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__29__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_690 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40050 \core/aes_big_boi/i2686_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \core/aes_big_boi/i2688_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__26__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__27__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xA3AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_692 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 \core/aes_big_boi/i2768_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \core/aes_big_boi/i2770_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__24__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__25__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_694 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40050 \core/aes_big_boi/i739_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \core/aes_big_boi/i2764_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__22__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__23__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_696 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40051 \core/aes_big_boi/i2772_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \core/aes_big_boi/i2762_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__20__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__21__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xA3AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_698 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40026 \core/aes_big_boi/i2650_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \core/aes_big_boi/i2766_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__18__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__19__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_700 ( input DI0, D0, C0, B0, A0, CE, CLK, 
    output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40049 \core/aes_big_boi/i766_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__17__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_701 ( input DI0, D0, C0, B0, A0, CE, CLK, 
    output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40054 \core/aes_big_boi/i2760_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__16__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_702 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40055 \core/aes_big_boi/i2756_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \core/aes_big_boi/i2758_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__14__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__15__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xBE14") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_704 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40057 \core/aes_big_boi/i2752_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \core/aes_big_boi/i2754_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__12__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__13__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xC5CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xDE12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_706 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40059 \core/aes_big_boi/i2748_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \core/aes_big_boi/i2750_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__10__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__11__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x8DD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_708 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40059 \core/aes_big_boi/i2744_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \core/aes_big_boi/i2746_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__8__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_710 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 \core/aes_big_boi/i2740_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \core/aes_big_boi/i2742_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__6__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__7__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_712 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40061 \core/aes_big_boi/i2736_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \core/aes_big_boi/i2738_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__4__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__5__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x8BB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_714 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40036 \core/aes_big_boi/i2732_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \core/aes_big_boi/i2734_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__2__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__3__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_716 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40062 \core/aes_big_boi/i2728_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \core/aes_big_boi/i2730_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_1__0__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_1__1__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_718 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40062 \core/aes_big_boi/i2724_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \core/aes_big_boi/i2726_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__30__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__31__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_720 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40063 \core/aes_big_boi/i2720_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \core/aes_big_boi/i2722_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__28__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__29__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xF606") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_722 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40064 \core/aes_big_boi/i2716_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \core/aes_big_boi/i2718_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__26__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__27__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x8DD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_724 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40055 \core/aes_big_boi/i2712_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \core/aes_big_boi/i2714_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__24__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__25__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_726 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40059 \core/aes_big_boi/i2708_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40035 \core/aes_big_boi/i2710_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__22__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__23__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_728 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40026 \core/aes_big_boi/i2704_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \core/aes_big_boi/i2706_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__20__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__21__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_730 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \core/aes_big_boi/i2700_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \core/aes_big_boi/i2702_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__18__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__19__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_732 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40039 \core/aes_big_boi/i2684_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \core/aes_big_boi/i2698_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__16__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__17__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_734 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40064 \core/aes_big_boi/i2680_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \core/aes_big_boi/i2682_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__14__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__15__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_736 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40034 \core/aes_big_boi/i2676_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \core/aes_big_boi/i2678_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__12__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__13__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_738 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40065 \core/aes_big_boi/i2672_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \core/aes_big_boi/i2674_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__10__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__11__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xC5CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_740 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40050 \core/aes_big_boi/i2668_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \core/aes_big_boi/i2670_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__8__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_742 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40066 \core/aes_big_boi/i2664_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \core/aes_big_boi/i2666_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__6__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__7__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_744 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \core/aes_big_boi/i2660_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40035 \core/aes_big_boi/i2662_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__4__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__5__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_746 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40050 \core/aes_big_boi/i2656_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \core/aes_big_boi/i2658_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__2__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__3__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_748 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40051 \core/aes_big_boi/i2652_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \core/aes_big_boi/i2654_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_2__0__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_2__1__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_750 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40067 \core.aes_big_boi.i2501_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40068 \core.aes_big_boi.i2496_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__30__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__31__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_752 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40069 \core.aes_big_boi.i2511_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40070 \core.aes_big_boi.i2506_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__28__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__29__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_754 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40071 \core.aes_big_boi.i2521_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \core.aes_big_boi.i2516_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__26__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__27__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_756 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40073 \core.aes_big_boi.i2531_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40074 \core.aes_big_boi.i2526_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__24__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__25__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_758 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40075 \core.aes_big_boi.i2541_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40076 \core.aes_big_boi.i2536_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__22__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__23__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_760 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40077 \core.aes_big_boi.i2551_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \core.aes_big_boi.i2546_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__20__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__21__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_762 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40073 \core.aes_big_boi.i2561_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40074 \core.aes_big_boi.i2556_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__18__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__19__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_764 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40071 \core.aes_big_boi.i2571_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40076 \core.aes_big_boi.i2566_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__16__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__17__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_766 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40067 \core.aes_big_boi.i2581_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \core.aes_big_boi.i2576_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__14__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__15__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_768 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40077 \core.aes_big_boi.i2591_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \core.aes_big_boi.i2586_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__12__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__13__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_770 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40081 \core.aes_big_boi.i2601_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40082 \core.aes_big_boi.i2596_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__10__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__11__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_772 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40083 \core.aes_big_boi.i2611_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \core.aes_big_boi.i2606_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__8__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_774 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40069 \core.aes_big_boi.i2621_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \core.aes_big_boi.i2616_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__6__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__7__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_776 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40085 \core.aes_big_boi.i2631_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40086 \core.aes_big_boi.i2626_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__4__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__5__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_778 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40087 \core.aes_big_boi.i2641_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40088 \core.aes_big_boi.i2636_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__2__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__3__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_780 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40089 \core.aes_big_boi.i2289_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \core.aes_big_boi.i2646_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \core/aes_big_boi/w_3__0__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \core/aes_big_boi/w_3__1__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_781 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40090 \core/aes_big_boi/i4278_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \core/aes_big_boi/i4285_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/round_3__I_255 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \core/aes_big_boi/round_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_783 ( input DI1, DI0, D1, D0, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40092 \core/aes_big_boi/i482_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \core/aes_big_boi/i1_2_lut_adj_946 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/round_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \core/aes_big_boi/round_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_sub_SLICE_786 ( input DI1, DI0, A1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sub.SLICE_786_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sub.SLICE_786_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_0__6__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_0__7__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_788 ( input DI1, DI0, B1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sub.SLICE_788_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sub.SLICE_788_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_0__4__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_0__5__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_790 ( input DI1, DI0, C1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sub.SLICE_790_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sub.SLICE_790_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_0__2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_0__3__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_792 ( input DI1, DI0, C1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sub.SLICE_792_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sub.SLICE_792_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_0__0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_0__1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_794 ( input DI1, DI0, B1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sub.SLICE_794_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sub.SLICE_794_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_1__6__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_1__7__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_796 ( input DI1, DI0, C1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sub.SLICE_796_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sub.SLICE_796_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_1__4__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_1__5__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_798 ( input DI1, DI0, A1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sub.SLICE_798_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sub.SLICE_798_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_1__2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_1__3__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_800 ( input DI1, DI0, B1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sub.SLICE_800_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sub.SLICE_800_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_1__0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_1__1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_802 ( input DI1, DI0, C1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sub.SLICE_802_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sub.SLICE_802_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_2__6__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_2__7__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_804 ( input DI1, DI0, D1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sub.SLICE_804_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sub.SLICE_804_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_2__4__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_2__5__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_806 ( input DI1, DI0, D1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sub.SLICE_806_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sub.SLICE_806_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_2__2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_2__3__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_808 ( input DI1, DI0, A1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sub.SLICE_808_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sub.SLICE_808_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_2__0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_2__1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_810 ( input DI1, DI0, C1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sub.SLICE_810_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sub.SLICE_810_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_3__6__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_3__7__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_812 ( input DI1, DI0, B1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sub.SLICE_812_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sub.SLICE_812_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_3__4__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_3__5__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_814 ( input DI1, DI0, A1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sub.SLICE_814_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sub.SLICE_814_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_3__2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_3__3__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sub_SLICE_816 ( input DI1, DI0, C1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sub.SLICE_816_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sub.SLICE_816_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_3__0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sub/sbox_outputs_3__1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_818 ( input DI1, DI0, B1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_818_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_818_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_15__6__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_15__7__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_820 ( input DI1, DI0, D1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_820_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_820_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_15__4__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_15__5__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_822 ( input DI1, DI0, D1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_822_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_822_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_15__2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_15__3__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_824 ( input DI1, DI0, A1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_824_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_824_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_15__0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_15__1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_826 ( input DI1, DI0, B1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_826_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_826_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_14__6__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_14__7__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_828 ( input DI1, DI0, D1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_828_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_828_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_14__4__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_14__5__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_830 ( input DI1, DI0, A1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_830_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_830_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_14__2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_14__3__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_832 ( input DI1, DI0, A1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_832_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_832_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_14__0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_14__1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_834 ( input DI1, DI0, A1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_834_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_834_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_13__6__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_13__7__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_836 ( input DI1, DI0, B1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_836_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_836_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_13__4__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_13__5__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_838 ( input DI1, DI0, C1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_838_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_838_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_13__2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_13__3__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_840 ( input DI1, DI0, C1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_840_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_840_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_13__0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_13__1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_842 ( input DI1, DI0, D1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_842_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_842_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_12__6__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_12__7__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_844 ( input DI1, DI0, D1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_844_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_844_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_12__4__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_12__5__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_846 ( input DI1, DI0, D1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_846_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_846_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_12__2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_12__3__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_848 ( input DI1, DI0, C1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_848_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_848_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_12__0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_12__1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_850 ( input DI1, DI0, C1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_850_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_850_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_11__6__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_11__7__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_852 ( input DI1, DI0, C1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_852_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_852_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_11__4__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_11__5__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_854 ( input DI1, DI0, D1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_854_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_854_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_11__2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_11__3__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_856 ( input DI1, DI0, B1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_856_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_856_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_11__0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_11__1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_858 ( input DI1, DI0, B1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_858_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_858_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_10__6__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_10__7__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_860 ( input DI1, DI0, D1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_860_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_860_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_10__4__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_10__5__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_862 ( input DI1, DI0, B1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_862_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_862_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_10__2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_10__3__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_864 ( input DI1, DI0, C1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_864_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_864_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_10__0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_10__1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_866 ( input DI1, DI0, D1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_866_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_866_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_9__6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_9__7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_868 ( input DI1, DI0, C1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_868_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_868_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_9__4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_9__5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_870 ( input DI1, DI0, B1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_870_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_870_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_9__2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_9__3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_872 ( input DI1, DI0, D1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_872_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_872_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_9__0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_9__1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_874 ( input DI1, DI0, D1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_874_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_874_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_8__6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_8__7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_876 ( input DI1, DI0, B1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_876_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_876_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_8__4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_8__5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_878 ( input DI1, DI0, C1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_878_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_878_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_8__2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_8__3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_880 ( input DI1, DI0, B1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_880_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_880_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_8__0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_8__1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_882 ( input DI1, DI0, B1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_882_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_882_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_7__6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_7__7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_884 ( input DI1, DI0, B1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_884_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_884_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_7__4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_7__5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_886 ( input DI1, DI0, D1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_886_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_886_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_7__2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_7__3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_888 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_888_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_888_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_7__0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_7__1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_890 ( input DI1, DI0, C1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_890_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_890_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_6__6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_6__7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_892 ( input DI1, DI0, D1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_892_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_892_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_6__4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_6__5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_894 ( input DI1, DI0, A1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_894_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_894_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_6__2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_6__3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_896 ( input DI1, DI0, A1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_896_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_896_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_6__0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_6__1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_898 ( input DI1, DI0, B1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_898_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_898_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_5__6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_5__7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_900 ( input DI1, DI0, B1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_900_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_900_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_5__4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_5__5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_902 ( input DI1, DI0, D1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_902_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_902_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_5__2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_5__3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_904 ( input DI1, DI0, A1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_904_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_904_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_5__0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_5__1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_906 ( input DI1, DI0, B1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_906_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_906_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_4__6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_4__7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_908 ( input DI1, DI0, C1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_908_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_908_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_4__4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_4__5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_910 ( input DI1, DI0, A1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_910_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_910_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_4__2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_4__3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_912 ( input DI1, DI0, A1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_912_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_912_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_4__0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_4__1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_914 ( input DI1, DI0, A1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_914_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_914_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_3__6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_3__7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_916 ( input DI1, DI0, C1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_916_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_916_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_3__4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_3__5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_918 ( input DI1, DI0, B1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_918_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_918_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_3__2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_3__3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_920 ( input DI1, DI0, D1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_920_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_920_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_3__0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_3__1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_922 ( input DI1, DI0, B1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_922_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_922_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_2__6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_2__7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_924 ( input DI1, DI0, D1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_924_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_924_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_2__4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_2__5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_926 ( input DI1, DI0, C1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_926_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_926_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_2__2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_2__3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_928 ( input DI1, DI0, C1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_928_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_928_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_2__0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_2__1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_930 ( input DI1, DI0, A1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_930_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \core.aes_big_boi.sb.SLICE_930_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_1__6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_1__7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_932 ( input DI1, DI0, B1, C0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \core.aes_big_boi.sb.SLICE_932_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \core.aes_big_boi.sb.SLICE_932_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_1__4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_1__5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_934 ( input DI1, DI0, D1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_934_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_934_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_1__2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_1__3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_936 ( input DI1, DI0, C1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \core.aes_big_boi.sb.SLICE_936_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_936_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_1__0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_1__1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_938 ( input DI1, DI0, D1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \core.aes_big_boi.sb.SLICE_938_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_938_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_0__6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_0__7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_940 ( input DI1, DI0, A1, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_940_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \core.aes_big_boi.sb.SLICE_940_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_0__4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_0__5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_942 ( input DI1, DI0, A1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_942_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_942_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_0__2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_0__3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module core_aes_big_boi_sb_SLICE_944 ( input DI1, DI0, A1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \core.aes_big_boi.sb.SLICE_944_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \core.aes_big_boi.sb.SLICE_944_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_0__0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \core/aes_big_boi/sb/sbox_outputs_0__1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_948 ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_948_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_948_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/plaintext_0__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_127__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_950 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 \spi/mux_21_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \spi/mux_21_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_125 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_126 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_951 ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_951_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_951_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/plaintext_99__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_100__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_953 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_953_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_953_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_97__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_98__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_955 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_955_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_955_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_95__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_96__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_957 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_957_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_957_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_93__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_94__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_959 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_959_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_959_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_91__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_92__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_961 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_961_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_961_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_89__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_90__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_963 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_963_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_963_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_87__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_88__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_964 ( input DI0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40001 SLICE_964_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spi/key_126__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_965 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_965_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_965_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_124__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_125__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_967 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_967_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_967_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_122__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_123__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_969 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_969_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_969_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_120__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_121__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_971 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_971_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_971_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_118__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_119__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_973 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_973_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_973_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_116__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_117__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_975 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_975_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_975_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_114__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_115__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_977 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_977_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_977_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_112__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_113__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_979 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_979_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_979_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_110__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_111__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_981 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_981_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_981_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_108__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_109__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_983 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_983_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_983_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_106__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_107__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_985 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_985_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_985_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_104__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_105__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_987 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_987_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_987_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_102__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_103__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_989 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_989_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_989_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_100__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_101__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_991 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_991_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_991_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_98__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_99__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_993 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_993_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_993_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_96__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_97__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_995 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_995_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_995_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_94__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_95__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_997 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_997_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_997_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_92__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_93__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_999 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_999_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_999_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_90__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_91__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1001 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1001_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1001_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_88__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_89__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1003 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1003_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1003_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_86__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_87__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1005 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1005_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1005_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_84__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_85__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1007 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1007_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1007_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_82__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_83__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1009 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1009_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1009_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_80__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_81__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1011 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1011_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1011_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_78__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_79__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1013 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1013_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1013_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_76__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_77__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1015 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1015_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1015_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_74__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_75__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1017 ( input DI1, DI0, B1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1017_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1017_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_72__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_73__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1019 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1019_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1019_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_70__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_71__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1021 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1021_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1021_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_68__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_69__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1023 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1023_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1023_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_66__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_67__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1025 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1025_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1025_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_64__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_65__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1027 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1027_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1027_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_62__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_63__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1029 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1029_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1029_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_60__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_61__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1031 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1031_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1031_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_58__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_59__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1033 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1033_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1033_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_56__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_57__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1035 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1035_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1035_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_54__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_55__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1037 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1037_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1037_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_52__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_53__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1039 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1039_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1039_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_50__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_51__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1041 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1041_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1041_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_48__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_49__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1043 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1043_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1043_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_46__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_47__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1045 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1045_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1045_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_44__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_45__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1047 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1047_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1047_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_42__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_43__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1049 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1049_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1049_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_40__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_41__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1051 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1051_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1051_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_38__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_39__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1053 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1053_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1053_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_36__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_37__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1055 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1055_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1055_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_34__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_35__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1057 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1057_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1057_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_32__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_33__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1059 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1059_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1059_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_30__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_31__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1061 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1061_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1061_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_28__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_29__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1063 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1063_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1063_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_26__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_27__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1065 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1065_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1065_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_24__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_25__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1067 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1067_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1067_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_22__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_23__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1069 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1069_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1069_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_20__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_21__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1071 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1071_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1071_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_18__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_19__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1073 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1073_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1073_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_16__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_17__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1075 ( input DI1, DI0, B1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1075_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1075_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_14__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_15__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1077 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1077_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1077_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_12__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_13__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1079 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1079_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1079_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_10__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_11__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1081 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1081_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1081_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_8__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1083 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1083_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1083_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_6__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_7__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1085 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1085_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1085_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_4__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_5__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1087 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1087_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1087_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_2__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_3__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1089 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1089_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1089_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/key_0__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/key_1__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1091 ( input DI0, D0, C0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40095 \spi/mux_21_i127_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spi/cyphertextcaptured_126__I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1092 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 \spi/mux_21_i125_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \spi/mux_21_i126_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1094 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40097 \spi/mux_21_i123_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \spi/mux_21_i124_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1096 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40099 \spi/mux_21_i121_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \spi/mux_21_i122_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1098 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40101 \spi/mux_21_i119_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \spi/mux_21_i120_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1100 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40103 \spi/mux_21_i117_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \spi/mux_21_i118_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1102 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40099 \spi/mux_21_i115_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \spi/mux_21_i116_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1104 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40106 \spi/mux_21_i113_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \spi/mux_21_i114_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1106 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40101 \spi/mux_21_i111_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \spi/mux_21_i112_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1108 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40103 \spi/mux_21_i109_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \spi/mux_21_i110_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1110 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40107 \spi/mux_21_i107_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \spi/mux_21_i108_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_20 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_19 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1112 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40109 \spi/mux_21_i105_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \spi/mux_21_i106_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_22 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_21 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1114 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40110 \spi/mux_21_i103_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \spi/mux_21_i104_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_24 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_23 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1116 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40111 \spi/mux_21_i101_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \spi/mux_21_i102_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_26 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_25 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1118 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40113 \spi/mux_21_i99_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \spi/mux_21_i100_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_28 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_27 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1120 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 \spi/mux_21_i97_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \spi/mux_21_i98_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_30 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_29 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1122 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40103 \spi/mux_21_i95_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \spi/mux_21_i96_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_32 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_31 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1124 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40109 \spi/mux_21_i93_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \spi/mux_21_i94_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_34 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_33 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1126 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40114 \spi/mux_21_i91_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \spi/mux_21_i92_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_36 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1128 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40099 \spi/mux_21_i89_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \spi/mux_21_i90_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_38 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_37 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1130 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40107 \spi/mux_21_i87_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \spi/mux_21_i88_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_40 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_39 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1132 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40109 \spi/mux_21_i85_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \spi/mux_21_i86_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_42 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_41 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1134 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40117 \spi/mux_21_i83_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \spi/mux_21_i84_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_44 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_43 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1136 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40110 \spi/mux_21_i81_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \spi/mux_21_i82_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_46 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_45 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1138 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40101 \spi/mux_21_i79_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \spi/mux_21_i80_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_48 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_47 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1140 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40118 \spi/mux_21_i77_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \spi/mux_21_i78_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_50 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_49 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1142 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40113 \spi/mux_21_i75_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \spi/mux_21_i76_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_52 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_51 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1144 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40119 \spi/mux_21_i73_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \spi/mux_21_i74_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_54 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_53 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1146 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40109 \spi/mux_21_i71_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \spi/mux_21_i72_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_56 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_55 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1148 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40119 \spi/mux_21_i69_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \spi/mux_21_i70_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_58 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_57 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1150 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40113 \spi/mux_21_i67_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \spi/mux_21_i68_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_60 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_59 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1152 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40117 \spi/mux_21_i65_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \spi/mux_21_i66_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_62 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_61 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1154 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40121 \spi/mux_21_i63_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \spi/mux_21_i64_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_64 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_63 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1156 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40119 \spi/mux_21_i61_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \spi/mux_21_i62_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_66 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_65 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1158 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40122 \spi/mux_21_i59_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \spi/mux_21_i60_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_68 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_67 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1160 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40118 \spi/mux_21_i57_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \spi/mux_21_i58_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_70 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_69 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1162 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40103 \spi/mux_21_i55_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \spi/mux_21_i56_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_72 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_71 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1164 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40124 \spi/mux_21_i53_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \spi/mux_21_i54_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_74 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_73 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1166 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40099 \spi/mux_21_i51_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \spi/mux_21_i52_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_76 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_75 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1168 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40099 \spi/mux_21_i49_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \spi/mux_21_i50_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_78 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_77 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1170 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40125 \spi/mux_21_i47_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \spi/mux_21_i48_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_80 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_79 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1172 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40126 \spi/mux_21_i45_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \spi/mux_21_i46_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_82 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_81 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1174 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40121 \spi/mux_21_i43_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \spi/mux_21_i44_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_84 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_83 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1176 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40127 \spi/mux_21_i41_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \spi/mux_21_i42_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_86 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_85 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1178 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40101 \spi/mux_21_i39_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \spi/mux_21_i40_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_88 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_87 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1180 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40103 \spi/mux_21_i37_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \spi/mux_21_i38_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_90 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_89 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1182 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40121 \spi/mux_21_i35_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \spi/mux_21_i36_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_92 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_91 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1184 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40119 \spi/mux_21_i33_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \spi/mux_21_i34_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_94 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_93 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1186 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40106 \spi/mux_21_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \spi/mux_21_i32_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_96 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_95 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1188 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40099 \spi/mux_21_i29_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \spi/mux_21_i30_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_98 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_97 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1190 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40106 \spi/mux_21_i27_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \spi/mux_21_i28_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_100 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_99 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1192 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 \spi/mux_21_i25_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \spi/mux_21_i26_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_102 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_101 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1194 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40103 \spi/mux_21_i23_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \spi/mux_21_i24_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_104 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_103 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1196 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40099 \spi/mux_21_i21_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \spi/mux_21_i22_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_106 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_105 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1198 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40110 \spi/mux_21_i19_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \spi/mux_21_i20_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_108 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_107 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1200 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40128 \spi/mux_21_i17_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \spi/mux_21_i18_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_110 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_109 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spi_SLICE_1202 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40119 \spi/mux_21_i15_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \spi/mux_21_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_112 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_111 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1204 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40119 \spi/mux_21_i13_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \spi/mux_21_i14_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_114 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_113 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1206 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40101 \spi/mux_21_i11_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \spi/mux_21_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_116 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_115 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1208 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40109 \spi/mux_21_i9_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \spi/mux_21_i10_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_118 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_117 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1210 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40106 \spi/mux_21_i7_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \spi/mux_21_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_120 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_119 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1212 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40101 \spi/mux_21_i5_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \spi/mux_21_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_122 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_121 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spi_SLICE_1214 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40101 \spi/mux_21_i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \spi/mux_21_i4_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_124 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/cyphertextcaptured_126__I_123 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1217 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1217_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1217_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_125__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_126__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1219 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1219_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1219_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_123__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_124__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1221 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1221_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1221_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_121__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_122__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1223 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1223_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1223_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_119__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_120__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1225 ( input DI1, DI0, B1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1225_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1225_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_117__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_118__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1227 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1227_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1227_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_115__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_116__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1229 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1229_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1229_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_113__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_114__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1231 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1231_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1231_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_111__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_112__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1233 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1233_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1233_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_109__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_110__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1235 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1235_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1235_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_107__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_108__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1237 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1237_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1237_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_105__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_106__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1239 ( input DI1, DI0, A1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1239_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_1239_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_103__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_104__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1241 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1241_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1241_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_101__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_102__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1244 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1244_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1244_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_85__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_86__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1246 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1246_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1246_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_83__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_84__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1248 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1248_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1248_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_81__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_82__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1250 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1250_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1250_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_79__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_80__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1252 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1252_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1252_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_77__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_78__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1254 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1254_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1254_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_75__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_76__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1256 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1256_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1256_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_73__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_74__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1258 ( input DI1, DI0, B1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1258_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1258_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_71__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_72__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1260 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1260_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1260_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_69__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_70__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1262 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1262_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1262_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_67__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_68__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1264 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1264_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1264_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_65__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_66__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1266 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1266_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1266_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_63__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_64__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1268 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1268_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1268_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_61__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_62__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1270 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1270_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1270_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_59__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_60__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1272 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1272_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1272_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_57__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_58__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1274 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1274_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1274_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_55__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_56__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1276 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1276_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1276_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_53__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_54__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1278 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1278_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1278_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_51__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_52__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1280 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1280_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1280_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_49__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_50__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1282 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1282_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1282_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_47__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_48__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1284 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1284_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1284_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_45__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_46__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1286 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1286_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1286_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_43__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_44__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1288 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1288_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1288_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_41__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_42__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1290 ( input DI1, DI0, B1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1290_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1290_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_39__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_40__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1292 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1292_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1292_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_37__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_38__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1294 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1294_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1294_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_35__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_36__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1296 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1296_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1296_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_33__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_34__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1298 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1298_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1298_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_31__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_32__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1300 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1300_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1300_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_29__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_30__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1302 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1302_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1302_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_27__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_28__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1304 ( input DI1, DI0, C1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1304_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_1304_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_25__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_26__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1306 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1306_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1306_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_23__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_24__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1308 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1308_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1308_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_21__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_22__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1310 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1310_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1310_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_19__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_20__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1312 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1312_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1312_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_17__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_18__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1314 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1314_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1314_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_15__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_16__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1316 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1316_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1316_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_13__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_14__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1318 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1318_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1318_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_11__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_12__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1320 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1320_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1320_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_9__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_10__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1322 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_1322_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1322_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_7__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_8__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1324 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 SLICE_1324_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1324_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_5__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_6__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1326 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_1326_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1326_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_3__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_4__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1328 ( input DI1, DI0, B1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1328_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_1328_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \spi/plaintext_1__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spi/plaintext_2__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1331 ( input DI0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly;

  lut40003 SLICE_1331_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spi/done_c_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1332 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40129 \core/aes_big_boi/i54_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40130 \core/aes_big_boi/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x5088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1333 ( input D1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40131 \core/aes_big_boi/i1395_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \core/aes_big_boi/i1_4_lut_adj_456 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xF6F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1334 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40106 \core/aes_big_boi/i79_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \core/aes_big_boi/i83_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x44A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1335 ( input D0, C0, B0, A0, output F0 );

  lut40134 \core/aes_big_boi/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1336 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40119 \core/aes_big_boi/i79_3_lut_adj_323 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \core/aes_big_boi/i83_4_lut_adj_322 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x6240") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1337 ( input D0, C0, B0, A0, output F0 );

  lut40136 \core/aes_big_boi/i2_4_lut_adj_325 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1338 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_328 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \core/aes_big_boi/i83_4_lut_adj_327 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x6420") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1339 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_332 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1340 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40119 \core/aes_big_boi/i79_3_lut_adj_334 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_333 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x22C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1341 ( input D0, C0, B0, A0, output F0 );

  lut40136 \core/aes_big_boi/i2_4_lut_adj_335 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1342 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40106 \core/aes_big_boi/i79_3_lut_adj_338 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \core/aes_big_boi/i83_4_lut_adj_331 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1343 ( input D0, C0, B0, A0, output F0 );

  lut40140 \core/aes_big_boi/i2_4_lut_adj_341 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1344 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40101 \core/aes_big_boi/i79_3_lut_adj_343 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \core/aes_big_boi/i83_4_lut_adj_342 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x22C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1345 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_344 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1346 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_349 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \core/aes_big_boi/i83_4_lut_adj_348 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1347 ( input D0, C0, B0, A0, output F0 );

  lut40143 \core/aes_big_boi/i2_4_lut_adj_350 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1348 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_354 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \core/aes_big_boi/i83_4_lut_adj_345 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1349 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_362 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1350 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_355 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \core/aes_big_boi/i83_4_lut_adj_353 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1351 ( input D0, C0, B0, A0, output F0 );

  lut40136 \core/aes_big_boi/i2_4_lut_adj_356 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1352 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40101 \core/aes_big_boi/i79_3_lut_adj_360 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \core/aes_big_boi/i83_4_lut_adj_359 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1353 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_361 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1354 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40099 \core/aes_big_boi/i79_3_lut_adj_367 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \core/aes_big_boi/i83_4_lut_adj_366 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1355 ( input D0, C0, B0, A0, output F0 );

  lut40144 \core/aes_big_boi/i2_4_lut_adj_368 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1356 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40119 \core/aes_big_boi/i79_3_lut_adj_374 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \core/aes_big_boi/i83_4_lut_adj_372 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1357 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_377 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1358 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40099 \core/aes_big_boi/i79_3_lut_adj_379 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \core/aes_big_boi/i83_4_lut_adj_378 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x5088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1359 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_381 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1360 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40101 \core/aes_big_boi/i79_3_lut_adj_401 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \core/aes_big_boi/i83_4_lut_adj_398 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x3088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1361 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_402 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1362 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40099 \core/aes_big_boi/i79_3_lut_adj_408 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \core/aes_big_boi/i83_4_lut_adj_407 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1363 ( input D0, C0, B0, A0, output F0 );

  lut40144 \core/aes_big_boi/i2_4_lut_adj_410 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1364 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40101 \core/aes_big_boi/i79_3_lut_adj_416 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \core/aes_big_boi/i83_4_lut_adj_415 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1365 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_417 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1366 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40099 \core/aes_big_boi/i79_3_lut_adj_427 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \core/aes_big_boi/i83_4_lut_adj_426 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x3088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1367 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_428 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1368 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_437 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \core/aes_big_boi/i83_4_lut_adj_436 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1369 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_439 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1370 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40148 \core/aes_big_boi/mux_9_Mux_0_i22_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40149 \core/aes_big_boi/mux_9_Mux_0_i21_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xAB55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1372 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40150 \core/aes_big_boi/i2_4_lut_adj_470 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \core/aes_big_boi/i79_3_lut_adj_469 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1374 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40151 \core/aes_big_boi/i2_4_lut_adj_482 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \core/aes_big_boi/i79_3_lut_adj_481 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1376 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40152 \core/aes_big_boi/i2_4_lut_adj_489 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \core/aes_big_boi/i79_3_lut_adj_488 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1378 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40099 \core/aes_big_boi/i79_3_lut_adj_496 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \core/aes_big_boi/i83_4_lut_adj_495 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1379 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_498 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1380 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40113 \core/aes_big_boi/i79_3_lut_adj_507 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \core/aes_big_boi/i83_4_lut_adj_506 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1381 ( input D0, C0, B0, A0, output F0 );

  lut40143 \core/aes_big_boi/i2_4_lut_adj_508 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1382 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40119 \core/aes_big_boi/i79_3_lut_adj_517 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_515 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1383 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_518 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1384 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40113 \core/aes_big_boi/i79_3_lut_adj_527 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \core/aes_big_boi/i83_4_lut_adj_526 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1385 ( input D0, C0, B0, A0, output F0 );

  lut40134 \core/aes_big_boi/i2_4_lut_adj_528 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1386 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_531 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \core/aes_big_boi/i83_4_lut_adj_530 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1387 ( input D0, C0, B0, A0, output F0 );

  lut40153 \core/aes_big_boi/i2_4_lut_adj_533 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1388 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40099 \core/aes_big_boi/i79_3_lut_adj_538 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \core/aes_big_boi/i83_4_lut_adj_536 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1389 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_539 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1390 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_541 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \core/aes_big_boi/i83_4_lut_adj_540 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1391 ( input D0, C0, B0, A0, output F0 );

  lut40140 \core/aes_big_boi/i2_4_lut_adj_542 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1392 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40101 \core/aes_big_boi/i79_3_lut_adj_549 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \core/aes_big_boi/i83_4_lut_adj_546 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1393 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_553 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1394 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_551 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_550 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1395 ( input D0, C0, B0, A0, output F0 );

  lut40154 \core/aes_big_boi/i2_4_lut_adj_552 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1396 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40151 \core/aes_big_boi/i2_4_lut_adj_562 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \core/aes_big_boi/i79_3_lut_adj_556 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1398 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40101 \core/aes_big_boi/i79_3_lut_adj_560 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \core/aes_big_boi/i83_4_lut_adj_559 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x3808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1399 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_561 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1400 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40113 \core/aes_big_boi/i79_3_lut_adj_566 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_565 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1401 ( input D0, C0, B0, A0, output F0 );

  lut40143 \core/aes_big_boi/i2_4_lut_adj_568 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1402 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40156 \core/aes_big_boi/i2_4_lut_adj_570 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \core/aes_big_boi/i79_3_lut_adj_569 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1404 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40151 \core/aes_big_boi/i2_4_lut_adj_581 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \core/aes_big_boi/i79_3_lut_adj_580 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1406 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40113 \core/aes_big_boi/i79_3_lut_adj_588 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \core/aes_big_boi/i83_4_lut_adj_587 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x5088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1407 ( input D0, C0, B0, A0, output F0 );

  lut40134 \core/aes_big_boi/i2_4_lut_adj_591 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1408 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40113 \core/aes_big_boi/i79_3_lut_adj_597 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \core/aes_big_boi/i83_4_lut_adj_596 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1409 ( input D0, C0, B0, A0, output F0 );

  lut40154 \core/aes_big_boi/i2_4_lut_adj_600 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1410 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_607 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \core/aes_big_boi/i83_4_lut_adj_606 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1411 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_609 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1412 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40113 \core/aes_big_boi/i79_3_lut_adj_616 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \core/aes_big_boi/i83_4_lut_adj_615 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1413 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_618 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1414 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40151 \core/aes_big_boi/i2_4_lut_adj_627 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \core/aes_big_boi/i79_3_lut_adj_626 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1416 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40158 \core/aes_big_boi/i2_4_lut_adj_637 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40112 \core/aes_big_boi/i79_3_lut_adj_636 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1418 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40159 \core/aes_big_boi/i2_4_lut_adj_646 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \core/aes_big_boi/i79_3_lut_adj_645 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1420 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40159 \core/aes_big_boi/i2_4_lut_adj_657 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \core/aes_big_boi/i79_3_lut_adj_655 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1422 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40101 \core/aes_big_boi/i79_3_lut_adj_659 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \core/aes_big_boi/i83_4_lut_adj_658 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1423 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_660 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1424 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40158 \core/aes_big_boi/i2_4_lut_adj_670 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40112 \core/aes_big_boi/i79_3_lut_adj_667 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1426 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40119 \core/aes_big_boi/i79_3_lut_adj_668 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \core/aes_big_boi/i83_4_lut_adj_665 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1427 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_669 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1428 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40160 \core/aes_big_boi/i2_4_lut_adj_680 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40120 \core/aes_big_boi/i79_3_lut_adj_677 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1430 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_678 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \core/aes_big_boi/i83_4_lut_adj_675 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1431 ( input C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40161 \core/aes_big_boi/mc/mc2/i1_2_lut_adj_303 ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \core/aes_big_boi/i2_4_lut_adj_679 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1432 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40150 \core/aes_big_boi/i2_4_lut_adj_690 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \core/aes_big_boi/i79_3_lut_adj_687 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1434 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40113 \core/aes_big_boi/i79_3_lut_adj_688 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \core/aes_big_boi/i83_4_lut_adj_685 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1435 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_689 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1436 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40101 \core/aes_big_boi/i79_3_lut_adj_696 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_695 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1437 ( input D0, C0, B0, A0, output F0 );

  lut40162 \core/aes_big_boi/i2_4_lut_adj_698 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1438 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40150 \core/aes_big_boi/i2_4_lut_adj_700 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \core/aes_big_boi/i79_3_lut_adj_699 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1440 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40163 \core/aes_big_boi/i2_4_lut_adj_708 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40112 \core/aes_big_boi/i79_3_lut_adj_707 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1442 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_709 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_706 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1443 ( input D0, C0, B0, A0, output F0 );

  lut40134 \core/aes_big_boi/i2_4_lut_adj_710 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1444 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_714 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_713 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1445 ( input D0, C0, B0, A0, output F0 );

  lut40154 \core/aes_big_boi/i2_4_lut_adj_715 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1446 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_719 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \core/aes_big_boi/i83_4_lut_adj_718 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1447 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_720 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1448 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40156 \core/aes_big_boi/i2_4_lut_adj_725 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40164 \core/aes_big_boi/i79_3_lut_adj_724 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1450 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40101 \core/aes_big_boi/i79_3_lut_adj_729 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \core/aes_big_boi/i83_4_lut_adj_728 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1451 ( input D0, C0, B0, A0, output F0 );

  lut40134 \core/aes_big_boi/i2_4_lut_adj_730 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1452 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40165 \core/aes_big_boi/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40166 \core/aes_big_boi/i1_2_lut_adj_459 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1453 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40167 \core/aes_big_boi/i3_4_lut_adj_752 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40168 \core/aes_big_boi/equal_167_i6_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1454 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40169 \core/aes_big_boi/i2_4_lut_adj_735 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40164 \core/aes_big_boi/i79_3_lut_adj_734 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1456 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40119 \core/aes_big_boi/i79_3_lut_adj_739 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \core/aes_big_boi/i83_4_lut_adj_738 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1457 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_740 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1458 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40011 \core/aes_big_boi/i1_4_lut_adj_743 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \core/aes_big_boi/i2_4_lut_adj_742 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1460 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40171 \core/aes_big_boi/i4_4_lut_adj_746 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40172 \core/aes_big_boi/i2_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xB000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1462 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40173 \core/aes_big_boi/i2_4_lut_adj_749 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \core/aes_big_boi/i79_3_lut_adj_748 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1464 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40174 \core/aes_big_boi/i7946_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40175 \core/aes_big_boi/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x4500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1465 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40176 \core/aes_big_boi/i2776_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40177 \core/aes_big_boi/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x35F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1466 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40178 \core/aes_big_boi/i2_4_lut_adj_756 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \core/aes_big_boi/i79_3_lut_adj_755 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1468 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40179 \core/aes_big_boi/i2_4_lut_adj_762 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \core/aes_big_boi/i79_3_lut_adj_761 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1470 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_766 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \core/aes_big_boi/i83_4_lut_adj_765 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1471 ( input D0, C0, B0, A0, output F0 );

  lut40154 \core/aes_big_boi/i2_4_lut_adj_767 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1472 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40119 \core/aes_big_boi/i79_3_lut_adj_771 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \core/aes_big_boi/i83_4_lut_adj_770 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1473 ( input D0, C0, B0, A0, output F0 );

  lut40144 \core/aes_big_boi/i2_4_lut_adj_772 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1474 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40113 \core/aes_big_boi/i79_3_lut_adj_776 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_775 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1475 ( input D0, C0, B0, A0, output F0 );

  lut40134 \core/aes_big_boi/i2_4_lut_adj_777 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1476 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40119 \core/aes_big_boi/i79_3_lut_adj_781 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_780 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1477 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_782 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1478 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40099 \core/aes_big_boi/i79_3_lut_adj_786 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \core/aes_big_boi/i83_4_lut_adj_785 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1479 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_787 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1480 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_791 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_790 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1481 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_792 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1482 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40113 \core/aes_big_boi/i79_3_lut_adj_796 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \core/aes_big_boi/i83_4_lut_adj_795 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1483 ( input D0, C0, B0, A0, output F0 );

  lut40143 \core/aes_big_boi/i2_4_lut_adj_797 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1484 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40156 \core/aes_big_boi/i2_4_lut_adj_802 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \core/aes_big_boi/i79_3_lut_adj_801 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1486 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_806 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \core/aes_big_boi/i83_4_lut_adj_805 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1487 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_807 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1488 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_852 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \core/aes_big_boi/i83_4_lut_adj_851 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1489 ( input D0, C0, B0, A0, output F0 );

  lut40143 \core/aes_big_boi/i2_4_lut_adj_853 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1490 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40099 \core/aes_big_boi/i79_3_lut_adj_857 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_856 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1491 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_858 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1492 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_862 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_861 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1493 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_863 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1494 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40150 \core/aes_big_boi/i2_4_lut_adj_868 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40120 \core/aes_big_boi/i79_3_lut_adj_867 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1496 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40150 \core/aes_big_boi/i2_4_lut_adj_873 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \core/aes_big_boi/i79_3_lut_adj_872 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1498 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_877 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \core/aes_big_boi/i83_4_lut_adj_876 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1499 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_878 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1500 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_882 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \core/aes_big_boi/i83_4_lut_adj_881 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1501 ( input D0, C0, B0, A0, output F0 );

  lut40154 \core/aes_big_boi/i2_4_lut_adj_883 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1502 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40113 \core/aes_big_boi/i79_3_lut_adj_887 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \core/aes_big_boi/i83_4_lut_adj_886 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1503 ( input D0, C0, B0, A0, output F0 );

  lut40140 \core/aes_big_boi/i2_4_lut_adj_888 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1504 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40158 \core/aes_big_boi/i2_4_lut_adj_893 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40112 \core/aes_big_boi/i79_3_lut_adj_892 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1506 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40150 \core/aes_big_boi/i2_4_lut_adj_898 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40120 \core/aes_big_boi/i79_3_lut_adj_897 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1508 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40151 \core/aes_big_boi/i2_4_lut_adj_903 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \core/aes_big_boi/i79_3_lut_adj_902 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1510 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40150 \core/aes_big_boi/i2_4_lut_adj_908 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \core/aes_big_boi/i79_3_lut_adj_907 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1512 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40156 \core/aes_big_boi/i2_4_lut_adj_913 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \core/aes_big_boi/i79_3_lut_adj_912 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1514 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40151 \core/aes_big_boi/i2_4_lut_adj_919 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \core/aes_big_boi/i79_3_lut_adj_918 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1516 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40152 \core/aes_big_boi/i2_4_lut_adj_927 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40120 \core/aes_big_boi/i79_3_lut_adj_926 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1518 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40180 \core/aes_big_boi/i1_4_lut_4_lut_adj_916 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40181 \core/aes_big_boi/i1_4_lut_4_lut_adj_929 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xC004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1519 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40182 \core/aes_big_boi/i37_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \core/aes_big_boi/i7073_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1520 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40158 \core/aes_big_boi/i2_4_lut_adj_936 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \core/aes_big_boi/i79_3_lut_adj_934 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1522 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i79_3_lut_adj_941 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \core/aes_big_boi/i83_4_lut_adj_940 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1523 ( input D0, C0, B0, A0, output F0 );

  lut40140 \core/aes_big_boi/i2_4_lut_adj_943 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1524 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40184 \core/aes_big_boi/i7752_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40185 \core.aes_big_boi.i2_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x936C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x4002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1526 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_948 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \core/aes_big_boi/i83_4_lut_adj_947 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1527 ( input D0, C0, B0, A0, output F0 );

  lut40154 \core/aes_big_boi/i2_4_lut_adj_949 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1528 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_954 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_953 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1529 ( input D0, C0, B0, A0, output F0 );

  lut40138 \core/aes_big_boi/i2_4_lut_adj_956 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1530 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40119 \core/aes_big_boi/i79_3_lut_adj_957 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_955 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1531 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_958 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1532 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40158 \core/aes_big_boi/i2_4_lut_adj_965 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \core/aes_big_boi/i79_3_lut_adj_964 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1534 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40024 \core/aes_big_boi/i79_3_lut_adj_967 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \core/aes_big_boi/i83_4_lut_adj_966 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1535 ( input D0, C0, B0, A0, output F0 );

  lut40142 \core/aes_big_boi/i2_4_lut_adj_968 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1536 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40101 \core/aes_big_boi/i79_3_lut_adj_974 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i83_4_lut_adj_973 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1537 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40179 \core/aes_big_boi/i2_4_lut_adj_975 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40186 \core/aes_big_boi/i1_2_lut_adj_505 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1538 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40152 \core/aes_big_boi/i2_4_lut_adj_983 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40120 \core/aes_big_boi/i79_3_lut_adj_982 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1540 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40187 \core/aes_big_boi/i7685_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \core/aes_big_boi/mc/mc1/i1_2_lut_adj_298 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1542 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40190 \core/aes_big_boi/i7470_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1544 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_320 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40191 \core/aes_big_boi/i7266_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1546 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40192 \core/aes_big_boi/i7856_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \core/aes_big_boi/mc/mc3/ciphertext_7__I_0 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc3_SLICE_1547 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40194 \core/aes_big_boi/i7848_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/mc/mc3/ciphertext_28__I_0 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1548 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40196 \core/aes_big_boi/i1_4_lut_4_lut_adj_923 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40197 \core/aes_big_boi/i595_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xC100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xD0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1550 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40198 \core/aes_big_boi/i82_4_lut_adj_324 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40199 \core/aes_big_boi/i7431_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1552 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40194 \core/aes_big_boi/i7648_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \core/aes_big_boi/mc/mc0/i1_2_lut_adj_276 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1554 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40201 \core/aes_big_boi/i69_4_lut_adj_648 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40202 \core/aes_big_boi/i7829_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x44A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc3_SLICE_1555 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40203 \core/aes_big_boi/i7854_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \core/aes_big_boi/mc/mc3/ciphertext_30__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1556 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40204 \core/aes_big_boi/i82_4_lut_adj_329 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \core/aes_big_boi/i7248_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc1_SLICE_1559 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40206 \core/aes_big_boi/mc/mc1/i7682_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40195 \core/aes_big_boi/mc/mc1/i1_2_lut_adj_290 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1560 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40192 \core/aes_big_boi/i7855_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \core/aes_big_boi/mc/mc3/ciphertext_29__I_0 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1562 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40207 \core/aes_big_boi/i82_4_lut_adj_336 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40208 \core/aes_big_boi/i7230_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1566 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_339 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40210 \core/aes_big_boi/i7472_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1568 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40211 \core/aes_big_boi/i7647_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \core/aes_big_boi/mc/mc0/i1_2_lut_adj_277 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc0_SLICE_1569 ( input D1, C1, B1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40212 \core/aes_big_boi/mc/mc0/i1_2_lut_3_lut_adj_285 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \core/aes_big_boi/mc/mc0/i1_2_lut_3_lut_adj_286 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1570 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_346 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40177 \core/aes_big_boi/i7474_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1572 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \core/aes_big_boi/i7646_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \core/aes_big_boi/mc/mc0/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1574 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_351 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \core/aes_big_boi/i7476_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1577 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40216 \core/aes_big_boi/i7645_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40195 \core/aes_big_boi/mc/mc0/i1_2_lut_adj_279 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1578 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40217 \core/aes_big_boi/i82_4_lut_adj_357 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40218 \core/aes_big_boi/i7478_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1580 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40219 \core/aes_big_boi/i7644_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \core/aes_big_boi/mc/mc0/i1_2_lut_adj_280 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1582 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_363 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40220 \core/aes_big_boi/i7480_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1584 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_364 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40221 \core/aes_big_boi/i7432_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1586 ( input D1, C1, B1, A1, D0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40216 \core/aes_big_boi/i7643_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \core/aes_big_boi/mc/mc0/i1_2_lut_adj_282 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1588 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_369 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40223 \core/aes_big_boi/i7482_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1590 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_649 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \core/aes_big_boi/i7458_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1592 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40217 \core/aes_big_boi/i82_4_lut_adj_639 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \core/aes_big_boi/i7456_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1594 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40224 \core/aes_big_boi/i69_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40225 \core/aes_big_boi/mc/mc0/i7642_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x3088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1596 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40226 \core/aes_big_boi/i7327_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40227 \core/aes_big_boi/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1598 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40116 \core/aes_big_boi/i68_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1599 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40228 \core/aes_big_boi/i1_4_lut_adj_373 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40229 \core/aes_big_boi/i66_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1600 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40192 \core/aes_big_boi/i7680_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \core/aes_big_boi/mc/mc1/i1_2_lut_adj_291 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1603 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40230 \core/aes_big_boi/i3571_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40231 \core/aes_big_boi/i2_3_lut_adj_460 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xC4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xBFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1604 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40217 \core/aes_big_boi/i82_4_lut_adj_375 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40232 \core/aes_big_boi/i7217_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1606 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40233 \core/aes_big_boi/i7853_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \core/aes_big_boi/mc/mc3/ciphertext_31__I_0 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1608 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40224 \core/aes_big_boi/i69_4_lut_adj_380 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40234 \core/aes_big_boi/i7641_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc0_SLICE_1609 ( input D1, C1, B1, A1, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40187 \core/aes_big_boi/i7659_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/mc/mc0/ciphertext_127__I_0 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1611 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40112 \core/aes_big_boi/i68_3_lut_adj_384 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1612 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_382 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40218 \core/aes_big_boi/i7434_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1614 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40207 \core/aes_big_boi/i66_4_lut_adj_385 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40237 \core/aes_big_boi/i7331_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1615 ( input DI1, C1, A1, D0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40238 \core.aes_big_boi.SLICE_1615_K1 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \core/aes_big_boi/i1_2_lut_adj_390 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/fsm_done_I_273 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1617 ( input D0, C0, B0, A0, output F0 );

  lut40240 \core/aes_big_boi/i1_4_lut_adj_387 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1618 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40241 \core/aes_big_boi/i69_4_lut_adj_388 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40242 \core/aes_big_boi/i7679_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x3088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc1_SLICE_1619 ( input D1, C1, B1, A1, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40243 \core/aes_big_boi/i7749_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \core/aes_big_boi/mc/mc1/ciphertext_95__I_0 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1620 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40198 \core/aes_big_boi/i82_4_lut_adj_386 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40244 \core/aes_big_boi/i7205_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1623 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40115 \core/aes_big_boi/i68_3_lut_adj_392 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1624 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40198 \core/aes_big_boi/i66_4_lut_adj_393 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40142 \core/aes_big_boi/i7237_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1626 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40245 \core/aes_big_boi/i83_4_lut_adj_634 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40246 \core/aes_big_boi/i7656_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x22C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc0_SLICE_1627 ( input D1, C1, B1, A1, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40247 \core/aes_big_boi/i7664_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \core/aes_big_boi/mc/mc0/ciphertext_122__I_0 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1628 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_631 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40248 \core/aes_big_boi/i7454_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1630 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_622 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40249 \core/aes_big_boi/i7452_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1632 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40245 \core/aes_big_boi/i69_4_lut_adj_394 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40250 \core/aes_big_boi/mc/mc0/i7640_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1634 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40251 \core/aes_big_boi/i66_4_lut_adj_397 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40252 \core/aes_big_boi/i7335_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1637 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40253 \core.aes_big_boi.i7852_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40254 \core/aes_big_boi/mc/mc3/ciphertext_24__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1638 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40241 \core/aes_big_boi/i69_4_lut_adj_404 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40255 \core/aes_big_boi/i7639_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1641 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40120 \core/aes_big_boi/i68_3_lut_adj_409 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1642 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_405 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40256 \core/aes_big_boi/i7186_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1644 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40243 \core/aes_big_boi/i7851_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \core/aes_big_boi/mc/mc3/ciphertext_25__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1646 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40207 \core/aes_big_boi/i66_4_lut_adj_411 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40154 \core/aes_big_boi/i7343_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1648 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40198 \core/aes_big_boi/i82_4_lut_adj_412 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40257 \core/aes_big_boi/i7168_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1651 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40187 \core/aes_big_boi/i7850_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40195 \core/aes_big_boi/mc/mc3/ciphertext_26__I_0 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1652 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40217 \core/aes_big_boi/i82_4_lut_adj_419 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40191 \core/aes_big_boi/i7158_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1654 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40201 \core/aes_big_boi/i69_4_lut_adj_422 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40258 \core/aes_big_boi/i7638_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc0_SLICE_1655 ( input DI1, D1, A1, C0, B0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40259 \core/aes_big_boi/i1_2_lut_adj_418 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \core/aes_big_boi/mc/mc0/ciphertext_123__I_0 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20014 \core/aes_big_boi/ciphertext_123__I_131 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1656 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40245 \core/aes_big_boi/i69_4_lut_adj_421 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40260 \core/aes_big_boi/i7677_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc1_SLICE_1657 ( input D1, C1, B1, A1, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40261 \core/aes_big_boi/i7795_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40262 \core/aes_big_boi/mc/mc1/ciphertext_88__I_0 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1659 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40100 \core/aes_big_boi/i68_3_lut_adj_423 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1661 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40116 \core/aes_big_boi/i68_3_lut_adj_429 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1662 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40263 \core/aes_big_boi/i66_4_lut_adj_424 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40237 \core/aes_big_boi/i7240_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1664 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40192 \core/aes_big_boi/i7849_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/mc/mc3/ciphertext_27__I_0 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1666 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40207 \core/aes_big_boi/i66_4_lut_adj_430 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40264 \core/aes_big_boi/i7348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1668 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_612 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40265 \core/aes_big_boi/i7450_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1670 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40198 \core/aes_big_boi/i82_4_lut_adj_433 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40199 \core/aes_big_boi/i7148_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1672 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_603 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40221 \core/aes_big_boi/i7448_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc3_SLICE_1675 ( input D1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40266 \core/aes_big_boi/mc/mc3/i1_2_lut_adj_319 ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \core/aes_big_boi/mc/mc3/i1_2_lut_adj_314 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1676 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_593 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40190 \core/aes_big_boi/i7446_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1678 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40267 \core/aes_big_boi/i69_4_lut_adj_438 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40268 \core/aes_big_boi/mc/mc1/i7673_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x6420") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1680 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_583 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40232 \core/aes_big_boi/i7444_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1682 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_573 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40210 \core/aes_big_boi/i7442_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1684 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i69_4_lut_adj_440 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40225 \core/aes_big_boi/mc/mc0/i7637_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x6240") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1686 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40207 \core/aes_big_boi/i66_4_lut_adj_442 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40153 \core/aes_big_boi/i7352_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1688 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_571 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \core/aes_big_boi/i7069_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1690 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40207 \core/aes_big_boi/i82_4_lut_adj_741 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40257 \core/aes_big_boi/i7285_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1692 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40245 \core/aes_big_boi/i69_4_lut_adj_445 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40246 \core/aes_big_boi/mc/mc0/i7636_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1694 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40209 \core/aes_big_boi/i66_4_lut_adj_447 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40140 \core/aes_big_boi/i7355_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1696 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_563 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40232 \core/aes_big_boi/i7074_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1698 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_555 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40257 \core/aes_big_boi/i7440_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1700 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i69_4_lut_adj_451 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40270 \core/aes_big_boi/i7635_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1702 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40271 \core/aes_big_boi/i66_4_lut_adj_453 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40142 \core/aes_big_boi/i7358_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1704 ( input D1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40272 \core/aes_big_boi/i3675_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \core/aes_big_boi/mux_9_Mux_4_i22_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x340F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1706 ( input D0, C0, B0, A0, output F0 );

  lut40274 \core/aes_big_boi/i5937_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1707 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40275 \core/aes_big_boi/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 \core/aes_big_boi/i1_2_lut_adj_458 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1710 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40207 \core/aes_big_boi/i66_4_lut_adj_464 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40143 \core/aes_big_boi/i7243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1712 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_554 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40248 \core/aes_big_boi/i7076_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1714 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40129 \core/aes_big_boi/i83_4_lut_adj_548 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40277 \core/aes_big_boi/i7505_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1716 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40198 \core/aes_big_boi/i82_4_lut_adj_545 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40199 \core/aes_big_boi/i7438_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1718 ( input B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \core/aes_big_boi/i7932_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \core/aes_big_boi/i1_2_lut_adj_461 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x1111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1719 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_977 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40177 \core/aes_big_boi/i7430_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1720 ( input D1, C1, B1, A1, D0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40280 \core/aes_big_boi/i3_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40281 \core/aes_big_boi/i1_2_lut_adj_462 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1721 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40282 \core/aes_big_boi/i2_4_lut_adj_757 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40168 \core/aes_big_boi/i3582_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x880A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1722 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_543 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40223 \core/aes_big_boi/i7078_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1724 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40283 \core/aes_big_boi/i2287_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \core/aes_big_boi/i1054_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1726 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40284 \core/aes_big_boi/i82_4_lut_adj_465 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40220 \core/aes_big_boi/i7130_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1729 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40285 \core/aes_big_boi/i7942_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40286 \core/aes_big_boi/i1_2_lut_adj_751 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x02AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1730 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40267 \core/aes_big_boi/i83_4_lut_adj_468 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40260 \core/aes_big_boi/i7847_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1732 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40287 \core/aes_big_boi/i1_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \core/aes_big_boi/i1_4_lut_adj_472 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x175B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1733 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40289 \core/aes_big_boi/i1_4_lut_adj_480 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40276 \core/aes_big_boi/i3683_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xEFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1734 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40129 \core/aes_big_boi/i69_4_lut_adj_473 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40290 \core/aes_big_boi/i7672_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc1_SLICE_1735 ( input D1, C1, B1, A1, D0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40219 \core/aes_big_boi/i7783_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/mc/mc1/ciphertext_90__I_0 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1737 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40112 \core/aes_big_boi/i68_3_lut_adj_476 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1738 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40207 \core/aes_big_boi/i66_4_lut_adj_477 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40292 \core/aes_big_boi/i7246_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1740 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40198 \core/aes_big_boi/i82_4_lut_adj_474 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40256 \core/aes_big_boi/i7112_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1742 ( input D1, C1, B1, A1, D0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40293 \core/aes_big_boi/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40294 \core/aes_big_boi/equal_24_i6_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1744 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40245 \core/aes_big_boi/i83_4_lut_adj_479 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40258 \core/aes_big_boi/i7846_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1746 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_484 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40232 \core/aes_big_boi/i7102_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1748 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i69_4_lut_adj_486 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40234 \core/aes_big_boi/i7671_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc1_SLICE_1749 ( input D1, C1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40295 \core/aes_big_boi/mc/mc1/i1_2_lut_adj_293 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \core/aes_big_boi/mc/mc1/ciphertext_91__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1751 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40112 \core/aes_big_boi/i68_3_lut_adj_490 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1752 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i83_4_lut_adj_487 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40234 \core/aes_big_boi/i7845_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1754 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40283 \core/aes_big_boi/i66_4_lut_adj_491 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40142 \core/aes_big_boi/i7250_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1756 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_493 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40296 \core/aes_big_boi/i7092_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1759 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40297 \core.aes_big_boi.i7844_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \core/aes_big_boi/mc/mc3/i1_2_lut_adj_311 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1760 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_535 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40249 \core/aes_big_boi/i7436_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1762 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_532 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40298 \core/aes_big_boi/i7080_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1764 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40114 \core/aes_big_boi/i68_3_lut_adj_501 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \core/aes_big_boi/i69_4_lut_adj_499 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc1_SLICE_1765 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40192 \core/aes_big_boi/mc/mc1/i7670_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40254 \core/aes_big_boi/mc/mc1/ciphertext_92__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1766 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40251 \core/aes_big_boi/i66_4_lut_adj_503 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40299 \core/aes_big_boi/i7254_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1768 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40198 \core/aes_big_boi/i82_4_lut_adj_500 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40296 \core/aes_big_boi/i7086_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1770 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40203 \core/aes_big_boi/i7843_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/mc/mc3/ciphertext_23__I_0 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc3_SLICE_1771 ( input D1, B1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40300 \core/aes_big_boi/mc/mc3/i1_2_lut_adj_312 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40301 \core/aes_big_boi/mc/mc3/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1772 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40219 \core/aes_big_boi/i7666_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40200 \core/aes_big_boi/mc/mc0/ciphertext_120__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1774 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40245 \core/aes_big_boi/i69_4_lut_adj_510 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40302 \core/aes_big_boi/mc/mc1/i7668_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1776 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40207 \core/aes_big_boi/i82_4_lut_adj_511 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40296 \core/aes_big_boi/i7084_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1778 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40283 \core/aes_big_boi/i66_4_lut_adj_514 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40303 \core/aes_big_boi/i7257_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1780 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40216 \core/aes_big_boi/i7842_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/mc/mc3/i1_2_lut_adj_313 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1782 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40217 \core/aes_big_boi/i82_4_lut_adj_520 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40223 \core/aes_big_boi/i7082_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1784 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40224 \core/aes_big_boi/i69_4_lut_adj_521 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40255 \core/aes_big_boi/i7667_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1786 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40217 \core/aes_big_boi/i66_4_lut_adj_524 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40154 \core/aes_big_boi/i7260_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1788 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40219 \core/aes_big_boi/i7841_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40242 \core/aes_big_boi/mc/mc3/i1_2_lut_4_lut_adj_310 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1790 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40216 \core/aes_big_boi/i7840_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40255 \core/aes_big_boi/mc/mc3/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1792 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40243 \core/aes_big_boi/i7665_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/mc/mc0/ciphertext_103__I_0 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1794 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40219 \core/aes_big_boi/i7839_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/mc/mc3/i1_2_lut_adj_316 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1798 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40192 \core/aes_big_boi/i7838_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/mc/mc3/i1_2_lut_adj_317 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1800 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40194 \core/aes_big_boi/i7837_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \core/aes_big_boi/mc/mc3/ciphertext_15__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1802 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40305 \core/aes_big_boi/i83_4_lut_adj_567 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40255 \core/aes_big_boi/i7663_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x6420") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc0_SLICE_1803 ( input DI1, D1, B1, C0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40306 \core/aes_big_boi/i1_2_lut_adj_400 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40304 \core/aes_big_boi/mc/mc0/i1_2_lut_adj_283 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20014 \core/aes_big_boi/ciphertext_122__I_132 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1804 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40267 \core/aes_big_boi/i83_4_lut_adj_577 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40246 \core/aes_big_boi/i7662_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc0_SLICE_1805 ( input B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40307 \core/aes_big_boi/mc/mc0/i1_2_lut_adj_278 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40308 \core/aes_big_boi/mc/mc0/i1_2_lut_3_lut_adj_274 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1806 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40267 \core/aes_big_boi/i69_4_lut_adj_575 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40309 \core.aes_big_boi.i7836_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1808 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40189 \core/aes_big_boi/i66_4_lut_adj_578 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40252 \core/aes_big_boi/i7119_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1810 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40267 \core/aes_big_boi/i69_4_lut_adj_585 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40310 \core/aes_big_boi/i7835_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1813 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40311 \core/aes_big_boi/i68_3_lut_adj_586 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1814 ( input D1, C1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40312 \core/aes_big_boi/i7661_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40313 \core/aes_big_boi/mc/mc0/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1816 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40198 \core/aes_big_boi/i66_4_lut_adj_589 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40314 \core/aes_big_boi/i7122_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1818 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40194 \core/aes_big_boi/i7660_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \core/aes_big_boi/mc/mc0/ciphertext_126__I_0 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1820 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40315 \core/aes_big_boi/i69_4_lut_adj_595 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40316 \core.aes_big_boi.i7834_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x22C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1822 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40217 \core/aes_big_boi/i66_4_lut_adj_599 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40140 \core/aes_big_boi/i7125_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1826 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40267 \core/aes_big_boi/i69_4_lut_adj_605 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40290 \core/aes_big_boi/i7833_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1829 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40112 \core/aes_big_boi/i68_3_lut_adj_608 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1830 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40317 \core/aes_big_boi/i66_4_lut_adj_610 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40142 \core/aes_big_boi/i7128_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1833 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40318 \core.aes_big_boi.i7658_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \core/aes_big_boi/mc/mc0/ciphertext_111__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1834 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i69_4_lut_adj_617 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40270 \core/aes_big_boi/i7832_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc3_SLICE_1835 ( input C1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40319 \core/aes_big_boi/mc/mc3/i1_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \core/aes_big_boi/mc/mc3/i1_2_lut_adj_315 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1837 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40100 \core/aes_big_boi/i68_3_lut_adj_619 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1838 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40263 \core/aes_big_boi/i66_4_lut_adj_620 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40252 \core/aes_big_boi/i7132_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1840 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40245 \core/aes_big_boi/i83_4_lut_adj_625 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40242 \core/aes_big_boi/i7657_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1842 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40320 \core/aes_big_boi/i69_4_lut_adj_628 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40321 \core.aes_big_boi.i7831_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x0AC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1844 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40263 \core/aes_big_boi/i66_4_lut_adj_630 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40322 \core/aes_big_boi/i7136_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1846 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40201 \core/aes_big_boi/i69_4_lut_adj_638 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40323 \core.aes_big_boi.i7830_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1848 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40198 \core/aes_big_boi/i66_4_lut_adj_642 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40324 \core/aes_big_boi/i7139_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1850 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i83_4_lut_adj_644 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40260 \core/aes_big_boi/i7655_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1853 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40094 \core/aes_big_boi/i68_3_lut_adj_651 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1854 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40263 \core/aes_big_boi/i66_4_lut_adj_652 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40264 \core/aes_big_boi/i7142_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1856 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40129 \core/aes_big_boi/i83_4_lut_adj_654 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40325 \core.aes_big_boi.i7654_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1859 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40206 \core/aes_big_boi/i7828_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40188 \core/aes_big_boi/mc/mc2/ciphertext_56__I_0 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1860 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_661 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40298 \core/aes_big_boi/i7460_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1862 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40198 \core/aes_big_boi/i82_4_lut_adj_663 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \core/aes_big_boi/i7065_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1864 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40267 \core/aes_big_boi/i83_4_lut_adj_666 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40326 \core/aes_big_boi/i7653_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1866 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40243 \core/aes_big_boi/i7827_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/mc/mc2/ciphertext_39__I_0 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc2_SLICE_1867 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40247 \core/aes_big_boi/i7818_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/mc/mc2/ciphertext_57__I_0 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1868 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40327 \core/aes_big_boi/i82_4_lut_adj_671 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \core/aes_big_boi/i7064_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1870 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40217 \core/aes_big_boi/i82_4_lut_adj_672 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40210 \core/aes_big_boi/i7462_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1872 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40328 \core/aes_big_boi/i7825_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/mc/mc2/ciphertext_58__I_0 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1874 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40129 \core/aes_big_boi/i83_4_lut_adj_676 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40329 \core.aes_big_boi.i7652_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1876 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40207 \core/aes_big_boi/i82_4_lut_adj_681 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40232 \core/aes_big_boi/i7060_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1878 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_682 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40257 \core/aes_big_boi/i7464_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1880 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40330 \core/aes_big_boi/i7824_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/mc/mc2/ciphertext_59__I_0 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1882 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40129 \core/aes_big_boi/i83_4_lut_adj_686 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40331 \core.aes_big_boi.i7651_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1884 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40198 \core/aes_big_boi/i82_4_lut_adj_691 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40256 \core/aes_big_boi/i7361_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1886 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_692 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40257 \core/aes_big_boi/i7466_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc0_SLICE_1889 ( input D1, C1, B1, A1, D0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40211 \core/aes_big_boi/mc/mc0/i7650_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40291 \core/aes_big_boi/mc/mc0/ciphertext_119__I_0 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1890 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40224 \core/aes_big_boi/i83_4_lut_adj_697 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40277 \core/aes_big_boi/i7823_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc2_SLICE_1891 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40216 \core/aes_big_boi/i7798_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40200 \core/aes_big_boi/mc/mc2/ciphertext_60__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1892 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40217 \core/aes_big_boi/i82_4_lut_adj_701 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40199 \core/aes_big_boi/i7468_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1894 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_703 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40221 \core/aes_big_boi/i7363_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1896 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40245 \core/aes_big_boi/i83_4_lut_adj_705 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40255 \core/aes_big_boi/i7649_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc0_SLICE_1897 ( input D1, C1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40332 \core/aes_big_boi/mc/mc0/i1_2_lut_adj_275 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40333 \core/aes_big_boi/mc/mc0/i1_2_lut_3_lut_adj_284 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1898 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40194 \core/aes_big_boi/i7822_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/mc/mc2/ciphertext_61__I_0 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1900 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_711 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40265 \core/aes_big_boi/i7365_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc2_SLICE_1903 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40334 \core/aes_big_boi/mc/mc2/i7821_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40304 \core/aes_big_boi/mc/mc2/ciphertext_62__I_0 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1904 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40335 \core/aes_big_boi/i82_4_lut_adj_716 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40257 \core/aes_big_boi/i7367_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1906 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40194 \core/aes_big_boi/i7820_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \core/aes_big_boi/mc/mc2/ciphertext_63__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1908 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_721 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40244 \core/aes_big_boi/i7369_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1910 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i83_4_lut_adj_723 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40225 \core/aes_big_boi/i7819_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1912 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40335 \core/aes_big_boi/i82_4_lut_adj_726 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40190 \core/aes_big_boi/i7371_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc2_SLICE_1915 ( input D1, C1, B1, A1, D0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40187 \core/aes_big_boi/mc/mc2/i7811_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40291 \core/aes_big_boi/mc/mc2/i1_2_lut_adj_301 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1916 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_970 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40210 \core/aes_big_boi/i7429_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1918 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40335 \core/aes_big_boi/i82_4_lut_adj_731 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40199 \core/aes_big_boi/i7373_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1920 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i83_4_lut_adj_733 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40242 \core/aes_big_boi/i7817_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1922 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_971 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40249 \core/aes_big_boi/i7299_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1924 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_736 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40208 \core/aes_big_boi/i7375_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1926 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_959 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40220 \core/aes_big_boi/i7333_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1928 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40192 \core/aes_big_boi/i7816_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \core/aes_big_boi/mc/mc2/ciphertext_47__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1930 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40198 \core/aes_big_boi/i82_4_lut_adj_960 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40256 \core/aes_big_boi/i7427_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1932 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40217 \core/aes_big_boi/i82_4_lut_adj_744 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40265 \core/aes_big_boi/i7377_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1934 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i83_4_lut_adj_747 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40246 \core/aes_big_boi/i7815_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc2_SLICE_1935 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40330 \core/aes_big_boi/i7808_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/mc/mc2/i1_2_lut_adj_304 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1937 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40336 \core/aes_big_boi/i1_3_lut_4_lut_adj_920 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40337 \core/aes_big_boi/i1_2_lut_adj_952 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x80B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1938 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_750 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40223 \core/aes_big_boi/i7379_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1940 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40129 \core/aes_big_boi/i83_4_lut_adj_754 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40338 \core.aes_big_boi.i7814_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1942 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40339 \core/aes_big_boi/i7940_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40340 \core/aes_big_boi/i7937_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1944 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_758 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40341 \core/aes_big_boi/i7381_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1946 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40207 \core/aes_big_boi/i82_4_lut_adj_950 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40190 \core/aes_big_boi/i7425_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1948 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40245 \core/aes_big_boi/i83_4_lut_adj_760 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40342 \core/aes_big_boi/mc/mc2/i7813_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1950 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_763 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40296 \core/aes_big_boi/i7383_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1952 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_944 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40199 \core/aes_big_boi/i7423_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1955 ( input D1, C1, B1, A1, D0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40343 \core.aes_big_boi.i7812_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/mc/mc2/i1_2_lut_adj_307 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1956 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_768 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40218 \core/aes_big_boi/i7385_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1960 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_937 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40344 \core/aes_big_boi/i7421_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1962 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40335 \core/aes_big_boi/i82_4_lut_adj_773 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40298 \core/aes_big_boi/i7387_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1964 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i83_4_lut_adj_933 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40345 \core/aes_big_boi/i7696_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1966 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40216 \core/aes_big_boi/i7810_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40346 \core/aes_big_boi/mc/mc2/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1968 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_778 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40249 \core/aes_big_boi/i7389_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1970 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_930 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40265 \core/aes_big_boi/i7419_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1972 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40328 \core/aes_big_boi/i7809_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/mc/mc2/i1_2_lut_adj_300 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1974 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_921 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40220 \core/aes_big_boi/i7416_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1976 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40347 \core/aes_big_boi/i82_4_lut_adj_783 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40248 \core/aes_big_boi/i7391_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1978 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_914 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40221 \core/aes_big_boi/i7415_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc2_SLICE_1981 ( input C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40348 \core/aes_big_boi/mc/mc2/i1_2_lut_3_lut_adj_309 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40349 \core/aes_big_boi/mc/mc2/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_1982 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_909 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40248 \core/aes_big_boi/i7414_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1984 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_788 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40296 \core/aes_big_boi/i7393_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1986 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \core/aes_big_boi/i82_4_lut_adj_904 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40220 \core/aes_big_boi/i7413_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1988 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40330 \core/aes_big_boi/i7807_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/mc/mc2/i1_2_lut_adj_305 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1990 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40245 \core/aes_big_boi/i83_4_lut_adj_901 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40345 \core/aes_big_boi/i7725_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1992 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40207 \core/aes_big_boi/i82_4_lut_adj_793 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40256 \core/aes_big_boi/i7395_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1994 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40207 \core/aes_big_boi/i82_4_lut_adj_899 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40199 \core/aes_big_boi/i7412_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1996 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40216 \core/aes_big_boi/i7806_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \core/aes_big_boi/mc/mc2/i1_2_lut_adj_306 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_1998 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40217 \core/aes_big_boi/i82_4_lut_adj_894 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40350 \core/aes_big_boi/i7411_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2000 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_798 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40344 \core/aes_big_boi/i7397_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2002 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40347 \core/aes_big_boi/i82_4_lut_adj_889 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40296 \core/aes_big_boi/i7410_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2004 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40267 \core/aes_big_boi/i83_4_lut_adj_800 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40255 \core/aes_big_boi/i7805_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2006 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40207 \core/aes_big_boi/i82_4_lut_adj_884 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40190 \core/aes_big_boi/i7409_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2008 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_803 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40296 \core/aes_big_boi/i7399_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2010 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_879 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \core/aes_big_boi/i7408_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2012 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40216 \core/aes_big_boi/i7804_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \core/aes_big_boi/mc/mc2/i1_2_lut_adj_308 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2014 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40207 \core/aes_big_boi/i82_4_lut_adj_874 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40232 \core/aes_big_boi/i7407_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2016 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40207 \core/aes_big_boi/i82_4_lut_adj_869 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40223 \core/aes_big_boi/i7406_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2018 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_808 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40232 \core/aes_big_boi/i7401_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2020 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_864 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40220 \core/aes_big_boi/i7405_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2022 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40189 \core/aes_big_boi/i82_4_lut_adj_859 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40344 \core/aes_big_boi/i7404_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2024 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40236 \core/aes_big_boi/i82_4_lut_adj_854 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40199 \core/aes_big_boi/i7403_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2028 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40241 \core/aes_big_boi/i69_4_lut_adj_810 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40351 \core.aes_big_boi.i7803_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2030 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40189 \core/aes_big_boi/i66_4_lut_adj_812 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40292 \core/aes_big_boi/i7175_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2032 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i69_4_lut_adj_846 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40250 \core/aes_big_boi/i7796_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2034 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40315 \core/aes_big_boi/i69_4_lut_adj_841 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40342 \core/aes_big_boi/i7797_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2036 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40267 \core/aes_big_boi/i69_4_lut_adj_815 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40345 \core/aes_big_boi/i7802_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2039 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40116 \core/aes_big_boi/i68_3_lut_adj_816 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2040 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40251 \core/aes_big_boi/i66_4_lut_adj_817 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40352 \core/aes_big_boi/i7178_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2043 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40101 \core/aes_big_boi/i68_3_lut_adj_837 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \core/aes_big_boi/i69_4_lut_adj_836 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2044 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40241 \core/aes_big_boi/i69_4_lut_adj_820 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40258 \core/aes_big_boi/i7801_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2046 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40283 \core/aes_big_boi/i2644_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \core/aes_big_boi/i1233_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2048 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40353 \core/aes_big_boi/i2639_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \core/aes_big_boi/i1231_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2050 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40198 \core/aes_big_boi/i66_4_lut_adj_822 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40138 \core/aes_big_boi/i7181_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2052 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40283 \core/aes_big_boi/i2634_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \core/aes_big_boi/i1229_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2054 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40283 \core/aes_big_boi/i2629_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \core/aes_big_boi/i1227_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2056 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40209 \core/aes_big_boi/i2624_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \core/aes_big_boi/i1225_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2058 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40267 \core/aes_big_boi/i69_4_lut_adj_825 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40268 \core/aes_big_boi/i7800_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2060 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40198 \core/aes_big_boi/i66_4_lut_adj_827 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40299 \core/aes_big_boi/i7184_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2062 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40284 \core/aes_big_boi/i2619_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \core/aes_big_boi/i1223_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2064 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40284 \core/aes_big_boi/i2614_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \core/aes_big_boi/i1221_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2066 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40251 \core/aes_big_boi/i2609_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \core/aes_big_boi/i1219_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2068 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40251 \core/aes_big_boi/i2604_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \core/aes_big_boi/i1217_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2070 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40353 \core/aes_big_boi/i2599_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \core/aes_big_boi/i1215_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2072 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40263 \core/aes_big_boi/i2594_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40354 \core/aes_big_boi/i1213_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xC5CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2074 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40284 \core/aes_big_boi/i2589_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \core/aes_big_boi/i1211_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2076 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40353 \core/aes_big_boi/i2584_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \core/aes_big_boi/i1209_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2078 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40355 \core/aes_big_boi/i69_4_lut_adj_831 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40356 \core/aes_big_boi/i7799_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x5808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2080 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40357 \core/aes_big_boi/i2579_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \core/aes_big_boi/i1207_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2083 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40100 \core/aes_big_boi/i68_3_lut_adj_832 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2084 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40189 \core/aes_big_boi/i66_4_lut_adj_833 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40303 \core/aes_big_boi/i7188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2086 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40353 \core/aes_big_boi/i2574_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \core/aes_big_boi/i1205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2088 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40353 \core/aes_big_boi/i2569_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \core/aes_big_boi/i1203_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2090 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40207 \core/aes_big_boi/i66_4_lut_adj_838 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40138 \core/aes_big_boi/i7192_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2092 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40284 \core/aes_big_boi/i2564_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \core/aes_big_boi/i1201_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2094 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40263 \core/aes_big_boi/i2559_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \core/aes_big_boi/i1199_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2096 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40283 \core/aes_big_boi/i2554_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \core/aes_big_boi/i1197_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2098 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40209 \core/aes_big_boi/i66_4_lut_adj_843 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40143 \core/aes_big_boi/i7195_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2100 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40357 \core/aes_big_boi/i2549_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \core/aes_big_boi/i1195_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2102 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40283 \core/aes_big_boi/i2544_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \core/aes_big_boi/i1193_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2104 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40251 \core/aes_big_boi/i2539_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40354 \core/aes_big_boi/i1191_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2107 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40112 \core/aes_big_boi/i68_3_lut_adj_847 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2108 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40189 \core/aes_big_boi/i66_4_lut_adj_848 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40352 \core/aes_big_boi/i7198_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2110 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40263 \core/aes_big_boi/i2534_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40358 \core/aes_big_boi/i1189_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x8DD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2112 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40284 \core/aes_big_boi/i2529_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \core/aes_big_boi/i1187_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2114 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40263 \core/aes_big_boi/i2524_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \core/aes_big_boi/i1185_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2116 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40353 \core/aes_big_boi/i2519_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \core/aes_big_boi/i1183_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2118 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40187 \core/aes_big_boi/i7791_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/mc/mc1/ciphertext_71__I_0 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2120 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40357 \core/aes_big_boi/i2514_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \core/aes_big_boi/i1181_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2122 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40263 \core/aes_big_boi/i2509_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40359 \core/aes_big_boi/i1179_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x8BB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2124 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40263 \core/aes_big_boi/i2504_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \core/aes_big_boi/i1177_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2128 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40209 \core/aes_big_boi/i2499_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \core/aes_big_boi/i1175_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2130 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40251 \core/aes_big_boi/i2494_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \core/aes_big_boi/i1173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2132 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40360 \core/aes_big_boi/i83_4_lut_adj_866 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40268 \core/aes_big_boi/i7776_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x5088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc1_SLICE_2133 ( input DI1, B1, A1, C0, B0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40361 \core/aes_big_boi/i1_2_lut_adj_471 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \core/aes_big_boi/mc/mc1/i1_2_lut_adj_292 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20014 \core/aes_big_boi/ciphertext_90__I_164 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2134 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40267 \core/aes_big_boi/i83_4_lut_adj_871 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40290 \core/aes_big_boi/i7769_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2136 ( input D1, C1, B1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40212 \core/aes_big_boi/i7762_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40362 \core/aes_big_boi/mc/mc1/i1_2_lut_3_lut_adj_297 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2138 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40219 \core/aes_big_boi/i7755_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/mc/mc1/ciphertext_94__I_0 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2142 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40224 \core/aes_big_boi/i83_4_lut_adj_891 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40351 \core.aes_big_boi.i7740_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2144 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40241 \core/aes_big_boi/i83_4_lut_adj_896 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40270 \core/aes_big_boi/i7732_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc1_SLICE_2145 ( input DI1, D1, B1, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40306 \core/aes_big_boi/i1_2_lut_adj_431 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40362 \core/aes_big_boi/mc/mc1/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20014 \core/aes_big_boi/ciphertext_89__I_165 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2146 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40315 \core/aes_big_boi/i83_4_lut_adj_906 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40302 \core/aes_big_boi/i7718_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc1_SLICE_2147 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40192 \core/aes_big_boi/i7692_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \core/aes_big_boi/mc/mc1/i1_2_lut_adj_287 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2148 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40245 \core/aes_big_boi/i83_4_lut_adj_911 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40345 \core/aes_big_boi/i7710_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2150 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40245 \core/aes_big_boi/i83_4_lut_adj_917 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40308 \core/aes_big_boi/i7703_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2152 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \core/aes_big_boi/i83_4_lut_adj_925 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40363 \core.aes_big_boi.i7698_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2154 ( input D1, C1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40364 \core/aes_big_boi/i7694_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \core/aes_big_boi/mc/mc1/i1_2_lut_3_lut_adj_294 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2156 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40330 \core/aes_big_boi/i7693_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \core/aes_big_boi/mc/mc1/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2160 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40192 \core/aes_big_boi/i7891_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40310 \core/aes_big_boi/mc/mc3/i1_2_lut_4_lut_adj_318 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2162 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40267 \core/aes_big_boi/i83_4_lut_adj_962 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40268 \core/aes_big_boi/i7871_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2164 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40187 \core/aes_big_boi/i7691_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \core/aes_big_boi/mc/mc1/i1_2_lut_adj_288 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_mc_mc1_SLICE_2165 ( input D1, C1, B1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40366 \core/aes_big_boi/mc/mc1/i1_2_lut_3_lut_adj_296 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40367 \core/aes_big_boi/mc/mc1/i1_2_lut_3_lut_adj_295 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2166 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40216 \core/aes_big_boi/i7690_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/mc/mc1/i1_2_lut_adj_289 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2168 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40315 \core/aes_big_boi/i83_4_lut_adj_981 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40234 \core/aes_big_boi/i7860_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2170 ( input DI1, C1, B1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40368 \core/aes_big_boi/i1_2_lut_adj_582 ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40369 \core/aes_big_boi/i1_4_lut_adj_450 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20014 \core/aes_big_boi/ciphertext_24__I_230 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0x377D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2172 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40370 \core/aes_big_boi/mux_9_Mux_2_i15_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40371 \core/aes_big_boi/i1_4_lut_adj_457 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xC789") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0x0F51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2174 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40372 \core/aes_big_boi/nextstate_0__I_270 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40373 \core/aes_big_boi/mux_9_Mux_0_i15_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \core/aes_big_boi/nextstate_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xB3B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2175 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40374 \core/aes_big_boi/mux_9_Mux_4_i15_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40375 \core/aes_big_boi/mux_9_Mux_3_i15_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xF001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0x08F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2176 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40376 \core/aes_big_boi/i1_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40377 \core/aes_big_boi/i551_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0x0460") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2177 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40378 \core.aes_big_boi.i2_4_lut_4_lut_4_lut_adj_976 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40379 \core.aes_big_boi.i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x0508") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x0140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2179 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40380 \core.aes_big_boi.i2_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40381 \core.aes_big_boi.i2_4_lut_4_lut_adj_969 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0xEFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0x1400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2181 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40382 \core/aes_big_boi/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 \core/aes_big_boi/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2182 ( input D1, C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40384 \core/aes_big_boi/i2_3_lut_4_lut_adj_980 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40385 \core/aes_big_boi/mux_9_Mux_2_i22_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0x44EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2187 ( input C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40386 \core/aes_big_boi/mux_9_Mux_3_i22_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40387 \core/aes_big_boi/i38_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0x3434") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_SLICE_2192 ( input DI1, D1, C1, B1, C0, A0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40388 \core/mux_176_Mux_0_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40389 \core/i7934_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/state_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_SLICE_2193 ( input DI1, B1, C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40004 \core.SLICE_2193_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 \core/i7944_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \core/fsm_done_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2262 ( input D0, C0, B0, A0, output F0 );

  lut40391 \core/aes_big_boi/i1_4_lut_adj_395 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2263 ( input D0, C0, B0, A0, output F0 );

  lut40392 \core/aes_big_boi/i1_4_lut_adj_849 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2264 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40115 \core/aes_big_boi/i68_3_lut_adj_396 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2265 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40123 \core/aes_big_boi/i68_3_lut_adj_842 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2266 ( input D0, C0, B0, A0, output F0 );

  lut40393 \core/aes_big_boi/i1_4_lut_adj_399 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2267 ( input D0, C0, B0, A0, output F0 );

  lut40394 \core/aes_big_boi/i1_4_lut_adj_844 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2268 ( input D0, C0, B0, A0, output F0 );

  lut40391 \core/aes_big_boi/i1_4_lut_adj_414 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2269 ( input D0, C0, B0, A0, output F0 );

  lut40395 \core/aes_big_boi/i1_4_lut_adj_839 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2270 ( input D0, C0, B0, A0, output F0 );

  lut40396 \core/aes_big_boi/i1_4_lut_adj_425 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2271 ( input D0, C0, B0, A0, output F0 );

  lut40391 \core/aes_big_boi/i1_4_lut_adj_834 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2272 ( input D0, C0, B0, A0, output F0 );

  lut40394 \core/aes_big_boi/i1_4_lut_adj_432 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2273 ( input D0, C0, B0, A0, output F0 );

  lut40391 \core/aes_big_boi/i1_4_lut_adj_828 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2274 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40100 \core/aes_big_boi/i68_3_lut_adj_441 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2276 ( input D0, C0, B0, A0, output F0 );

  lut40395 \core/aes_big_boi/i1_4_lut_adj_443 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2277 ( input D0, C0, B0, A0, output F0 );

  lut40395 \core/aes_big_boi/i1_4_lut_adj_823 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2278 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40112 \core/aes_big_boi/i68_3_lut_adj_446 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2279 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40120 \core/aes_big_boi/i68_3_lut_adj_826 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2280 ( input D0, C0, B0, A0, output F0 );

  lut40391 \core/aes_big_boi/i1_4_lut_adj_448 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2281 ( input D0, C0, B0, A0, output F0 );

  lut40391 \core/aes_big_boi/i1_4_lut_adj_818 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2282 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40112 \core/aes_big_boi/i68_3_lut_adj_452 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2283 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40112 \core/aes_big_boi/i68_3_lut_adj_821 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2284 ( input D0, C0, B0, A0, output F0 );

  lut40395 \core/aes_big_boi/i1_4_lut_adj_454 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2285 ( input D0, C0, B0, A0, output F0 );

  lut40240 \core/aes_big_boi/i1_4_lut_adj_813 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2286 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40123 \core/aes_big_boi/i68_3_lut_adj_463 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2287 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40123 \core/aes_big_boi/i68_3_lut_adj_811 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2288 ( input D0, C0, B0, A0, output F0 );

  lut40240 \core/aes_big_boi/i1_4_lut_adj_466 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2289 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40397 \core/aes_big_boi/i7750_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40391 \core/aes_big_boi/i1_4_lut_adj_653 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0x639C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2290 ( input D0, C0, B0, A0, output F0 );

  lut40393 \core/aes_big_boi/i1_4_lut_adj_478 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2291 ( input D0, C0, B0, A0, output F0 );

  lut40393 \core/aes_big_boi/i1_4_lut_adj_643 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2292 ( input D0, C0, B0, A0, output F0 );

  lut40395 \core/aes_big_boi/i1_4_lut_adj_492 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2293 ( input B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40398 \core/aes_big_boi/i1_2_lut_adj_942 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \core/aes_big_boi/i1_4_lut_adj_633 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2295 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40112 \core/aes_big_boi/i68_3_lut_adj_641 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2296 ( input D0, C0, B0, A0, output F0 );

  lut40393 \core/aes_big_boi/i1_4_lut_adj_504 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2297 ( input B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40398 \core/aes_big_boi/i1_2_lut_adj_939 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \core/aes_big_boi/i1_4_lut_adj_621 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2298 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40123 \core/aes_big_boi/i68_3_lut_adj_513 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2299 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40123 \core/aes_big_boi/i68_3_lut_adj_629 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2300 ( input D0, C0, B0, A0, output F0 );

  lut40395 \core/aes_big_boi/i1_4_lut_adj_516 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2301 ( input B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40307 \core/aes_big_boi/i1_2_lut_adj_935 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \core/aes_big_boi/i1_4_lut_adj_611 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2302 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40100 \core/aes_big_boi/i68_3_lut_adj_523 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2303 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40112 \core/aes_big_boi/i68_3_lut_adj_598 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2304 ( input D0, C0, B0, A0, output F0 );

  lut40393 \core/aes_big_boi/i1_4_lut_adj_525 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2305 ( input C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40399 \core/aes_big_boi/i1_2_lut_adj_932 ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40391 \core/aes_big_boi/i1_4_lut_adj_601 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2306 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40116 \core/aes_big_boi/i68_3_lut_adj_576 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2307 ( input C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40319 \core/aes_big_boi/i1_2_lut_adj_924 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40391 \core/aes_big_boi/i1_4_lut_adj_579 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_SLICE_2308 ( input C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40161 \core/aes_big_boi/i1_2_lut_adj_928 ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40394 \core/aes_big_boi/i1_4_lut_adj_590 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2311 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_467 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_3__12__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_12__I_242 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2313 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_572 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/ark/w_3__23__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_23__I_231 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2315 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_389 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/ark/w_3__7__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_7__I_247 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2317 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_830 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_3__0__I_0_4 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_0__I_254 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_mc_mc2_SLICE_2318 ( input C1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40319 \core/aes_big_boi/mc/mc2/i1_2_lut_adj_302 ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \core/aes_big_boi/mc/mc2/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2319 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_732 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/ark/w_2__9__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_41__I_213 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2321 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_722 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/ark/w_2__7__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_39__I_215 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_mc_mc2_SLICE_2322 ( input DI1, B1, A1, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40361 \core/aes_big_boi/i1_2_lut_adj_829 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \core/aes_big_boi/mc/mc2/i1_2_lut_adj_299 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20014 \core/aes_big_boi/ciphertext_59__I_195 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2323 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_753 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_2__12__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_44__I_210 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2325 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_769 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/ark/w_2__15__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_47__I_207 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2327 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_674 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/ark/w_2__1__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_33__I_221 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2329 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_910 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_1__11__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_75__I_179 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2331 ( input DI1, D1, C1, B1, A1, D0, C0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_915 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \core/aes_big_boi/ark/w_1__12__I_0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_76__I_178 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2333 ( input DI1, D1, C1, B1, A1, D0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_931 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \core/aes_big_boi/ark/w_1__14__I_0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_78__I_176 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2335 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_693 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/ark/w_0__15__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_111__I_143 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2337 ( input DI1, D1, C1, B1, A1, D0, C0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_650 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \core/aes_big_boi/ark/w_0__11__I_0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_107__I_147 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2339 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40404 \core/aes_big_boi/i1_4_lut_adj_632 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \core/aes_big_boi/ark/w_0__9__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_105__I_149 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2341 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_662 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/ark/w_0__12__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_108__I_146 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2343 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 \core/aes_big_boi/i1_4_lut_adj_673 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/ark/w_0__13__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_109__I_145 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_mc_mc0_SLICE_2344 ( input DI1, D1, B1, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40272 \core/aes_big_boi/i1_2_lut_adj_391 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40367 \core/aes_big_boi/mc/mc0/i1_2_lut_3_lut_adj_281 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20014 \core/aes_big_boi/ciphertext_121__I_133 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2345 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_537 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_0__0__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_96__I_158 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2348 ( output F0 );
  wire   GNDI;

  lut40406 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_SLICE_2350 ( input D0, C0, B0, A0, output F0 );

  lut40407 \core/aes_big_boi/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2357 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40408 \core/aes_big_boi/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_0__17__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_113__I_141 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0xF222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2358 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_321 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_3__3__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_3__I_251 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2359 ( input DI1, D1, C1, B1, A1, D0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_326 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \core/aes_big_boi/ark/w_1__21__I_0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_85__I_169 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2360 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_330 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_3__4__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_4__I_250 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2361 ( input DI1, D1, C1, B1, A1, D0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 \core/aes_big_boi/i1_4_lut_adj_337 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \core/aes_big_boi/ark/w_3__5__I_0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_5__I_249 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2362 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40409 \core/aes_big_boi/i1_4_lut_adj_340 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_0__18__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_114__I_140 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2363 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_347 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/ark/w_0__19__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_115__I_139 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2364 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40410 \core/aes_big_boi/i1_4_lut_adj_352 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_0__20__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_116__I_138 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2365 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 \core/aes_big_boi/i1_4_lut_adj_358 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_0__21__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_117__I_137 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2366 ( input DI1, D1, C1, B1, A1, D0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_371 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \core/aes_big_boi/ark/w_1__22__I_0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_86__I_168 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2367 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_365 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_0__22__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_118__I_136 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2368 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 \core/aes_big_boi/i1_4_lut_adj_370 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_0__23__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_119__I_135 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2369 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40411 \core/aes_big_boi/i1_4_lut_adj_376 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_3__6__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_6__I_248 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0x8F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2370 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_383 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/ark/w_1__23__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_87__I_167 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2371 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_406 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_3__8__I_0_4 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_8__I_246 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2372 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_413 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/ark/w_3__9__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_9__I_245 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2373 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_420 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/ark/w_3__10__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_10__I_244 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2374 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_434 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_3__11__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_11__I_243 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2375 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40412 \core/aes_big_boi/i1_4_lut_adj_475 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/ark/w_3__13__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_13__I_241 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2376 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_485 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_3__14__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_14__I_240 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2377 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40410 \core/aes_big_boi/i1_4_lut_adj_494 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \core/aes_big_boi/ark/w_3__15__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_15__I_239 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2378 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40410 \core/aes_big_boi/i1_4_lut_adj_502 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/ark/w_3__16__I_0_4 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_16__I_238 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2379 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40413 \core/aes_big_boi/i1_4_lut_adj_512 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_3__17__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_17__I_237 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xAE0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2380 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_522 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \core/aes_big_boi/ark/w_3__18__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_18__I_236 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2381 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_534 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_3__19__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_19__I_235 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2382 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40409 \core/aes_big_boi/i1_4_lut_adj_544 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/ark/w_3__20__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_20__I_234 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2383 ( input DI1, D1, C1, B1, A1, D0, C0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40412 \core/aes_big_boi/i1_4_lut_adj_547 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \core/aes_big_boi/ark/w_0__1__I_0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_97__I_157 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2384 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40410 \core/aes_big_boi/i1_4_lut_adj_557 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_3__21__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_21__I_233 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2385 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40410 \core/aes_big_boi/i1_4_lut_adj_558 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_0__2__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_98__I_156 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2386 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_564 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_3__22__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_22__I_232 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2387 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40414 \core/aes_big_boi/i1_4_lut_adj_574 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_0__3__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_99__I_155 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2388 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_584 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/ark/w_0__4__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_100__I_154 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2389 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_594 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/ark/w_0__5__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_101__I_153 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2390 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_604 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_0__6__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_102__I_152 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2391 ( input DI1, D1, C1, B1, A1, D0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40415 \core/aes_big_boi/i1_4_lut_adj_613 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \core/aes_big_boi/ark/w_0__7__I_0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_103__I_151 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xAE0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2392 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_623 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_0__8__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_104__I_150 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2393 ( input DI1, D1, C1, B1, A1, D0, C0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_640 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \core/aes_big_boi/ark/w_0__10__I_0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_106__I_148 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2394 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_664 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_2__0__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_32__I_222 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2395 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_683 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/ark/w_0__14__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_110__I_144 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2396 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_684 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_2__2__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_34__I_220 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2397 ( input DI1, D1, C1, B1, A1, D0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_694 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \core/aes_big_boi/ark/w_2__3__I_0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_35__I_219 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2398 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_702 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/ark/w_0__16__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_112__I_142 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2399 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_704 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_2__4__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_36__I_218 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2400 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40409 \core/aes_big_boi/i1_4_lut_adj_712 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_2__5__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_37__I_217 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2401 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_717 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_2__6__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_38__I_216 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2402 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40410 \core/aes_big_boi/i1_4_lut_adj_727 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/ark/w_2__8__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_40__I_214 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2403 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_737 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \core/aes_big_boi/ark/w_2__10__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_42__I_212 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2404 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_745 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_2__11__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_43__I_211 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2405 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_759 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_2__13__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_45__I_209 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2406 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_764 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_2__14__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_46__I_208 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2407 ( input DI1, D1, C1, B1, A1, D0, C0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_774 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \core/aes_big_boi/ark/w_2__16__I_0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_48__I_206 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2408 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_779 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/ark/w_2__17__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_49__I_205 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2409 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 \core/aes_big_boi/i1_4_lut_adj_784 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/ark/w_2__18__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_50__I_204 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2410 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_789 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_2__19__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_51__I_203 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2411 ( input DI1, D1, C1, B1, A1, D0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_794 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \core/aes_big_boi/ark/w_2__20__I_0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_52__I_202 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2412 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_799 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_2__21__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_53__I_201 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2413 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_804 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_2__22__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_54__I_200 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2414 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 \core/aes_big_boi/i1_4_lut_adj_809 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/ark/w_2__23__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_55__I_199 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2415 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40412 \core/aes_big_boi/i1_4_lut_adj_855 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/ark/w_1__0__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_64__I_190 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2416 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 \core/aes_big_boi/i1_4_lut_adj_860 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_1__1__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_65__I_189 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2417 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_865 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \core/aes_big_boi/ark/w_1__2__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_66__I_188 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2418 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_870 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_1__3__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_67__I_187 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2419 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_875 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/ark/w_1__4__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_68__I_186 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2420 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_880 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_1__5__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_69__I_185 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2421 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_885 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_1__6__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_70__I_184 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2422 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 \core/aes_big_boi/i1_4_lut_adj_890 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \core/aes_big_boi/ark/w_1__7__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_71__I_183 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2423 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 \core/aes_big_boi/i1_4_lut_adj_895 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \core/aes_big_boi/ark/w_1__8__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_72__I_182 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2424 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_900 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_1__9__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_73__I_181 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2425 ( input DI1, D1, C1, B1, A1, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40416 \core/aes_big_boi/i1_4_lut_adj_905 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \core/aes_big_boi/ark/w_1__10__I_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_74__I_180 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2426 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 \core/aes_big_boi/i1_4_lut_adj_922 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/ark/w_1__13__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_77__I_177 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2427 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 \core/aes_big_boi/i1_4_lut_adj_938 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \core/aes_big_boi/ark/w_1__15__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_79__I_175 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2428 ( input DI1, D1, C1, B1, A1, D0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40417 \core/aes_big_boi/i1_4_lut_adj_945 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \core/aes_big_boi/ark/w_1__16__I_0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_80__I_174 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xF222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_ark_SLICE_2429 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_951 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/ark/w_1__17__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_81__I_173 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2430 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 \core/aes_big_boi/i1_4_lut_adj_961 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \core/aes_big_boi/ark/w_3__1__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_1__I_253 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2431 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 \core/aes_big_boi/i1_4_lut_adj_963 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \core/aes_big_boi/ark/w_1__18__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_82__I_172 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2432 ( input DI1, D1, C1, B1, A1, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_972 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \core/aes_big_boi/ark/w_1__19__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_83__I_171 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2433 ( input DI1, D1, C1, B1, A1, D0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 \core/aes_big_boi/i1_4_lut_adj_978 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \core/aes_big_boi/ark/w_3__2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_2__I_252 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module core_aes_big_boi_ark_SLICE_2434 ( input DI1, D1, C1, B1, A1, D0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 \core/aes_big_boi/i1_4_lut_adj_979 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \core/aes_big_boi/ark/w_1__20__I_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20014 \core/aes_big_boi/ciphertext_84__I_170 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spi_SLICE_2435 ( input DI1, A1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly;

  lut40005 \spi.SLICE_2435_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40418 \spi/sdodelayed_I_271 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spi/cyphertextcaptured_126__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module core_aes_big_boi_sub_s3_w_3__0__I_0 ( input RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B_B \core/aes_big_boi/sub/s3/w_3__0__I_0 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(RDATA14), .RDATA13(), 
    .RDATA12(RDATA12), .RDATA11(), .RDATA10(RDATA10), .RDATA9(), 
    .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), .RDATA5(), .RDATA4(RDATA4), 
    .RDATA3(), .RDATA2(RDATA2), .RDATA1(), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sub_s2_w_3__8__I_0 ( input RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0419 \core/aes_big_boi/sub/s2/w_3__8__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0419 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sub_s1_w_3__16__I_0 ( input RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0420 \core/aes_big_boi/sub/s1/w_3__16__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0420 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sub_s0_w_3__24__I_0 ( input RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0421 \core/aes_big_boi/sub/s0/w_3__24__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0421 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s9_ciphertext_72__I_0 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0422 \core/aes_big_boi/sb/s9/ciphertext_72__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0422 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s8_ciphertext_64__I_0 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0423 \core/aes_big_boi/sb/s8/ciphertext_64__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0423 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s7_ciphertext_56__I_0_3 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0424 \core/aes_big_boi/sb/s7/ciphertext_56__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0424 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s6_ciphertext_48__I_0 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0425 \core/aes_big_boi/sb/s6/ciphertext_48__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0425 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s5_ciphertext_40__I_0 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0426 \core/aes_big_boi/sb/s5/ciphertext_40__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0426 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s4_ciphertext_32__I_0 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0427 \core/aes_big_boi/sb/s4/ciphertext_32__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0427 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s3_ciphertext_24__I_0_3 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0428 \core/aes_big_boi/sb/s3/ciphertext_24__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0428 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s2_ciphertext_16__I_0 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0429 \core/aes_big_boi/sb/s2/ciphertext_16__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0429 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s1_ciphertext_8__I_0 ( input RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0430 \core/aes_big_boi/sb/s1/ciphertext_8__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0430 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s15_ciphertext_120__I_0_3 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0431 \core/aes_big_boi/sb/s15/ciphertext_120__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0431 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s14_ciphertext_112__I_0 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0432 \core/aes_big_boi/sb/s14/ciphertext_112__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0432 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s13_ciphertext_104__I_0 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0433 \core/aes_big_boi/sb/s13/ciphertext_104__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0433 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s12_ciphertext_96__I_0 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0434 \core/aes_big_boi/sb/s12/ciphertext_96__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0434 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s11_ciphertext_88__I_0_3 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0435 \core/aes_big_boi/sb/s11/ciphertext_88__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0435 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s10_ciphertext_80__I_0 ( input RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0436 \core/aes_big_boi/sb/s10/ciphertext_80__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0436 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module core_aes_big_boi_sb_s0_ciphertext_0__I_0 ( input RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B0437 \core/aes_big_boi/sb/s0/ciphertext_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0437 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x1514444551155554044514150001050050111455144555041545151515501405";

    defparam INST10.INIT_1 = "0x5000150444104150445544045110445155001015114155441551504140045044";

    defparam INST10.INIT_2 = "0x0111050151401501550154114411051050505515055505140414410555514515";

    defparam INST10.INIT_3 = "0x1511450404155445540440000104001541440011411401405005040550150010";

    defparam INST10.INIT_4 = "0x4010045554050441450551140545110444001144145401450144045040050041";

    defparam INST10.INIT_5 = "0x5055114010501044054145545045144411454501555004005451000051011105";

    defparam INST10.INIT_6 = "0x4440415505501100155500045541101140110505105110055545444454555100";

    defparam INST10.INIT_7 = "0x5104550555550100040151444514455055110540415141044055100044051101";

    defparam INST10.INIT_8 = "0x1505014111511410055115544415501001151010411511555450010500505051";

    defparam INST10.INIT_9 = "0x5145004511545154011045405454101440404100044404045150105540011400";

    defparam INST10.INIT_A = "0x1541541041114101140444505105500411500410001410410044054405045400";

    defparam INST10.INIT_B = "0x0040445415441411544455101114145044411054511140511451051550405415";

    defparam INST10.INIT_C = "0x4044404545511045015515105151544050144510441401500454041115404544";

    defparam INST10.INIT_D = "0x4154015150014014454111150511140100545514000510401414451105541500";

    defparam INST10.INIT_E = "0x5155044011115054544140150154414541104054514114410101414055405401";

    defparam INST10.INIT_F = "0x0114454511104500005504514141100114401004541445550051404144014050";
endmodule

module spi_sdi_c_I_0 ( input PADDI, INCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly;

  IOL_B_B \spi/sdi_c_I_0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module load ( output PADDI, input load );
  wire   GNDI;

  BB_B_B \load_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(load));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (load => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module sdi ( output PADDI, input sdi );
  wire   GNDI;

  BB_B_B \sdi_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(sdi));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (sdi => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module sck ( output PADDI, input sck );
  wire   GNDI;

  BB_B_B \sck_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(sck));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (sck => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module done ( input PADDO, output done );
  wire   VCCI;

  BB_B_B \done_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(done));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => done) = (0:0:0,0:0:0);
  endspecify

endmodule

module sdo ( input PADDO, output sdo );
  wire   VCCI;

  BB_B_B \sdo_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(sdo));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => sdo) = (0:0:0,0:0:0);
  endspecify

endmodule
