
*** Running vivado
    with args -log cpu_system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_system_wrapper.tcl



****** Vivado v2022.2.1 (64-bit)
  **** SW Build 3719031 on Thu Dec  8 18:35:04 MST 2022
  **** IP Build 3718410 on Thu Dec  8 22:11:41 MST 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source cpu_system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 388.988 ; gain = 57.879
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top cpu_system_wrapper -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6692
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.164 ; gain = 410.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_system_wrapper' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/hdl/cpu_system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'cpu_system' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_clk_wiz_1_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_clk_wiz_1_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_axi_gpio_0_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_axi_gpio_0_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_axi_gpio_1_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_axi_gpio_1_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_mdm_1_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_mdm_1_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_microblaze_0_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_microblaze_0_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_microblaze_0_axi_intc_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_microblaze_0_axi_intc_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_microblaze_0_axi_periph_0' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:539]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1DG9L6H' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1373]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1DG9L6H' (0#1) [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1373]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1NR80N3' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1505]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1NR80N3' (0#1) [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1505]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_XK6AD1' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1637]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_XK6AD1' (0#1) [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1637]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_87EROZ' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1769]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_87EROZ' (0#1) [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1769]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1Y5KMJK' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1901]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1Y5KMJK' (0#1) [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1901]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LUMK6W' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:2267]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LUMK6W' (0#1) [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:2267]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_xbar_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_xbar_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'cpu_system_xbar_0' is unconnected for instance 'xbar' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1332]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'cpu_system_xbar_0' is unconnected for instance 'xbar' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1332]
WARNING: [Synth 8-7023] instance 'xbar' of module 'cpu_system_xbar_0' has 40 connections declared, but only 38 given [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_microblaze_0_axi_periph_0' (0#1) [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:539]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_11QEPV7' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:2033]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_dlmb_bram_if_cntlr_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_dlmb_bram_if_cntlr_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_dlmb_v10_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_dlmb_v10_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'cpu_system_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:2179]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'cpu_system_dlmb_v10_0' has 25 connections declared, but only 24 given [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:2179]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_ilmb_bram_if_cntlr_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_ilmb_bram_if_cntlr_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_ilmb_v10_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_ilmb_v10_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'cpu_system_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:2225]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'cpu_system_ilmb_v10_0' has 25 connections declared, but only 24 given [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:2225]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_lmb_bram_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_lmb_bram_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'cpu_system_lmb_bram_0' is unconnected for instance 'lmb_bram' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:2250]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'cpu_system_lmb_bram_0' is unconnected for instance 'lmb_bram' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:2250]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'cpu_system_lmb_bram_0' has 16 connections declared, but only 14 given [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:2250]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_11QEPV7' (0#1) [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:2033]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_microblaze_0_xlconcat_0' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_microblaze_0_xlconcat_0/synth/cpu_system_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_microblaze_0_xlconcat_0' (0#1) [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_microblaze_0_xlconcat_0/synth/cpu_system_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_rst_clk_wiz_1_100M_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_rst_clk_wiz_1_100M_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'cpu_system_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:481]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'cpu_system_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:481]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'cpu_system_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:481]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_axi_timer_0_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_axi_timer_0_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'cpu_system_axi_timer_0_0' is unconnected for instance 'timer' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:490]
WARNING: [Synth 8-7071] port 'generateout1' of module 'cpu_system_axi_timer_0_0' is unconnected for instance 'timer' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:490]
WARNING: [Synth 8-7071] port 'pwm0' of module 'cpu_system_axi_timer_0_0' is unconnected for instance 'timer' [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:490]
WARNING: [Synth 8-7023] instance 'timer' of module 'cpu_system_axi_timer_0_0' has 26 connections declared, but only 23 given [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:490]
INFO: [Synth 8-6157] synthesizing module 'cpu_system_axi_uartlite_0_0' [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_axi_uartlite_0_0' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/.Xil/Vivado-14108-rtlaptop/realtime/cpu_system_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system' (0#1) [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/synth/cpu_system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_wrapper' (0#1) [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/hdl/cpu_system_wrapper.v:12]
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1333.922 ; gain = 509.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1333.922 ; gain = 509.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1333.922 ; gain = 509.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1333.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_dlmb_bram_if_cntlr_0/cpu_system_dlmb_bram_if_cntlr_0/cpu_system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_dlmb_bram_if_cntlr_0/cpu_system_dlmb_bram_if_cntlr_0/cpu_system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_dlmb_v10_0/cpu_system_dlmb_v10_0/cpu_system_dlmb_v10_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_dlmb_v10_0/cpu_system_dlmb_v10_0/cpu_system_dlmb_v10_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_ilmb_bram_if_cntlr_0/cpu_system_ilmb_bram_if_cntlr_0/cpu_system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_ilmb_bram_if_cntlr_0/cpu_system_ilmb_bram_if_cntlr_0/cpu_system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_ilmb_v10_0/cpu_system_ilmb_v10_0/cpu_system_ilmb_v10_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_ilmb_v10_0/cpu_system_ilmb_v10_0/cpu_system_ilmb_v10_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_lmb_bram_0/cpu_system_lmb_bram_0/cpu_system_lmb_bram_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_lmb_bram_0/cpu_system_lmb_bram_0/cpu_system_lmb_bram_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_rst_clk_wiz_1_100M_0/cpu_system_rst_clk_wiz_1_100M_0/cpu_system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'cpu_system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_rst_clk_wiz_1_100M_0/cpu_system_rst_clk_wiz_1_100M_0/cpu_system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'cpu_system_i/rst_clk_wiz_1_100M'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_axi_gpio_0_0/cpu_system_axi_gpio_0_0/cpu_system_axi_gpio_0_0_in_context.xdc] for cell 'cpu_system_i/gpio_led_disp'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_axi_gpio_0_0/cpu_system_axi_gpio_0_0/cpu_system_axi_gpio_0_0_in_context.xdc] for cell 'cpu_system_i/gpio_led_disp'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_axi_gpio_1_0/cpu_system_axi_gpio_1_0/cpu_system_axi_gpio_1_0_in_context.xdc] for cell 'cpu_system_i/gpio_sw_btn'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_axi_gpio_1_0/cpu_system_axi_gpio_1_0/cpu_system_axi_gpio_1_0_in_context.xdc] for cell 'cpu_system_i/gpio_sw_btn'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_axi_timer_0_0/cpu_system_axi_timer_0_0/cpu_system_axi_timer_0_0_in_context.xdc] for cell 'cpu_system_i/timer'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_axi_timer_0_0/cpu_system_axi_timer_0_0/cpu_system_axi_timer_0_0_in_context.xdc] for cell 'cpu_system_i/timer'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_axi_uartlite_0_0/cpu_system_axi_uartlite_0_0/cpu_system_axi_uartlite_0_0_in_context.xdc] for cell 'cpu_system_i/uartlite'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_axi_uartlite_0_0/cpu_system_axi_uartlite_0_0/cpu_system_axi_uartlite_0_0_in_context.xdc] for cell 'cpu_system_i/uartlite'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_clk_wiz_1_0/cpu_system_clk_wiz_1_0/cpu_system_clk_wiz_1_0_in_context.xdc] for cell 'cpu_system_i/clk_wiz_1'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_clk_wiz_1_0/cpu_system_clk_wiz_1_0/cpu_system_clk_wiz_1_0_in_context.xdc] for cell 'cpu_system_i/clk_wiz_1'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_mdm_1_0/cpu_system_mdm_1_0/cpu_system_mdm_1_0_in_context.xdc] for cell 'cpu_system_i/mdm_1'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_mdm_1_0/cpu_system_mdm_1_0/cpu_system_mdm_1_0_in_context.xdc] for cell 'cpu_system_i/mdm_1'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_microblaze_0_0/cpu_system_microblaze_0_0/cpu_system_microblaze_0_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_microblaze_0_0/cpu_system_microblaze_0_0/cpu_system_microblaze_0_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_microblaze_0_axi_intc_0/cpu_system_microblaze_0_axi_intc_0/cpu_system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_axi_intc'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_microblaze_0_axi_intc_0/cpu_system_microblaze_0_axi_intc_0/cpu_system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_axi_intc'
Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_xbar_0/cpu_system_xbar_0/cpu_system_xbar_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_xbar_0/cpu_system_xbar_0/cpu_system_xbar_0_in_context.xdc] for cell 'cpu_system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.srcs/constrs_1/new/pinout.xdc]
Finished Parsing XDC File [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.srcs/constrs_1/new/pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.srcs/constrs_1/new/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1364.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1364.023 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_clk_wiz_1_0/cpu_system_clk_wiz_1_0/cpu_system_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  e:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.gen/sources_1/bd/cpu_system/ip/cpu_system_clk_wiz_1_0/cpu_system_clk_wiz_1_0/cpu_system_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/gpio_led_disp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/gpio_sw_btn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/timer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/uartlite. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu_system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |cpu_system_xbar_0                  |         1|
|2     |cpu_system_clk_wiz_1_0             |         1|
|3     |cpu_system_axi_gpio_0_0            |         1|
|4     |cpu_system_axi_gpio_1_0            |         1|
|5     |cpu_system_mdm_1_0                 |         1|
|6     |cpu_system_microblaze_0_0          |         1|
|7     |cpu_system_microblaze_0_axi_intc_0 |         1|
|8     |cpu_system_rst_clk_wiz_1_100M_0    |         1|
|9     |cpu_system_axi_timer_0_0           |         1|
|10    |cpu_system_axi_uartlite_0_0        |         1|
|11    |cpu_system_dlmb_bram_if_cntlr_0    |         1|
|12    |cpu_system_dlmb_v10_0              |         1|
|13    |cpu_system_ilmb_bram_if_cntlr_0    |         1|
|14    |cpu_system_ilmb_v10_0              |         1|
|15    |cpu_system_lmb_bram_0              |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |cpu_system_axi_gpio_0            |     1|
|2     |cpu_system_axi_gpio_1            |     1|
|3     |cpu_system_axi_timer_0           |     1|
|4     |cpu_system_axi_uartlite_0        |     1|
|5     |cpu_system_clk_wiz_1             |     1|
|6     |cpu_system_dlmb_bram_if_cntlr    |     1|
|7     |cpu_system_dlmb_v10              |     1|
|8     |cpu_system_ilmb_bram_if_cntlr    |     1|
|9     |cpu_system_ilmb_v10              |     1|
|10    |cpu_system_lmb_bram              |     1|
|11    |cpu_system_mdm_1                 |     1|
|12    |cpu_system_microblaze_0          |     1|
|13    |cpu_system_microblaze_0_axi_intc |     1|
|14    |cpu_system_rst_clk_wiz_1_100M    |     1|
|15    |cpu_system_xbar                  |     1|
|16    |IBUF                             |    14|
|17    |OBUF                             |    37|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1364.047 ; gain = 539.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1364.047 ; gain = 509.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1364.047 ; gain = 539.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1371.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1378.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a819e084
INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1378.441 ; gain = 946.312
INFO: [Common 17-1381] The checkpoint 'E:/Egyetem/fpga_alapu_rendszerek/mb_system2/mb_system2.runs/synth_1/cpu_system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_system_wrapper_utilization_synth.rpt -pb cpu_system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 16 00:16:39 2023...
