{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 16:21:20 2019 " "Info: Processing started: Fri Sep  6 16:21:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off figura2 -c figura2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off figura2 -c figura2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "E6 SA3 28.700 ns Longest " "Info: Longest tpd from source pin \"E6\" to destination pin \"SA3\" is 28.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns E6 1 PIN PIN_184 11 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_184; Fanout = 11; PIN Node = 'E6'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { E6 } "NODE_NAME" } } { "figura2.bdf" "" { Schematic "/media/IAN ZAQUE/Ué...FS/roteiros-TEC401-Circuitos-Digitais-master/roteiro6/figura2/figura2.bdf" { { 184 24 192 200 "E6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.200 ns) 4.700 ns 74185:inst\|43~2 2 COMB LC5_C30 1 " "Info: 2: + IC(2.000 ns) + CELL(2.200 ns) = 4.700 ns; Loc. = LC5_C30; Fanout = 1; COMB Node = '74185:inst\|43~2'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.200 ns" { E6 74185:inst|43~2 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 1520 960 1024 1720 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 6.900 ns 74185:inst\|43~4 3 COMB LC3_C30 5 " "Info: 3: + IC(0.200 ns) + CELL(2.000 ns) = 6.900 ns; Loc. = LC3_C30; Fanout = 5; COMB Node = '74185:inst\|43~4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.200 ns" { 74185:inst|43~2 74185:inst|43~4 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 1520 960 1024 1720 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.900 ns) 10.800 ns 74185:inst8\|41~5 4 COMB LC3_C39 5 " "Info: 4: + IC(2.000 ns) + CELL(1.900 ns) = 10.800 ns; Loc. = LC3_C39; Fanout = 5; COMB Node = '74185:inst8\|41~5'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.900 ns" { 74185:inst|43~4 74185:inst8|41~5 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 496 960 1024 696 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 14.800 ns 74185:inst8\|45~4 5 COMB LC1_C31 1 " "Info: 5: + IC(1.800 ns) + CELL(2.200 ns) = 14.800 ns; Loc. = LC1_C31; Fanout = 1; COMB Node = '74185:inst8\|45~4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.000 ns" { 74185:inst8|41~5 74185:inst8|45~4 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 2344 960 1024 2480 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.000 ns) 17.000 ns 74185:inst8\|45~11 6 COMB LC1_C39 1 " "Info: 6: + IC(1.200 ns) + CELL(1.000 ns) = 17.000 ns; Loc. = LC1_C39; Fanout = 1; COMB Node = '74185:inst8\|45~11'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.200 ns" { 74185:inst8|45~4 74185:inst8|45~11 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 2344 960 1024 2480 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 18.900 ns 74185:inst8\|45~7 7 COMB LC2_C39 1 " "Info: 7: + IC(0.000 ns) + CELL(1.900 ns) = 18.900 ns; Loc. = LC2_C39; Fanout = 1; COMB Node = '74185:inst8\|45~7'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { 74185:inst8|45~11 74185:inst8|45~7 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 2344 960 1024 2480 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(8.600 ns) 28.700 ns SA3 8 PIN PIN_140 0 " "Info: 8: + IC(1.200 ns) + CELL(8.600 ns) = 28.700 ns; Loc. = PIN_140; Fanout = 0; PIN Node = 'SA3'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.800 ns" { 74185:inst8|45~7 SA3 } "NODE_NAME" } } { "figura2.bdf" "" { Schematic "/media/IAN ZAQUE/Ué...FS/roteiros-TEC401-Circuitos-Digitais-master/roteiro6/figura2/figura2.bdf" { { 48 952 1128 64 "SA3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.300 ns ( 70.73 % ) " "Info: Total cell delay = 20.300 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 29.27 % ) " "Info: Total interconnect delay = 8.400 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "28.700 ns" { E6 74185:inst|43~2 74185:inst|43~4 74185:inst8|41~5 74185:inst8|45~4 74185:inst8|45~11 74185:inst8|45~7 SA3 } "NODE_NAME" } } { "/opt/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.0/quartus/linux/Technology_Viewer.qrui" "28.700 ns" { E6 {} E6~out {} 74185:inst|43~2 {} 74185:inst|43~4 {} 74185:inst8|41~5 {} 74185:inst8|45~4 {} 74185:inst8|45~11 {} 74185:inst8|45~7 {} SA3 {} } { 0.000ns 0.000ns 2.000ns 0.200ns 2.000ns 1.800ns 1.200ns 0.000ns 1.200ns } { 0.000ns 0.500ns 2.200ns 2.000ns 1.900ns 2.200ns 1.000ns 1.900ns 8.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Peak virtual memory: 141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 16:21:21 2019 " "Info: Processing ended: Fri Sep  6 16:21:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
