INFO-FLOW: Workspace /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1 opened at Wed Nov 13 16:39:25 CET 2024
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 0.32 sec.
Execute   set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute     create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command     create_platform done; 1.25 sec.
Execute     source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.48 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./directives.tcl 
INFO: [HLS 200-1510] Running: source ./directives.tcl
Execute     set_directive_top -name streamhls streamhls 
INFO: [HLS 200-1510] Running: set_directive_top -name streamhls streamhls 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 248.555 MB.
Execute       set_directive_top streamhls -name=streamhls 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './src/streamhls.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./src/streamhls.cpp as C++
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang ./src/streamhls.cpp -foptimization-record-file=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.cpp.clang.out.log 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/clang.out.log 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.87 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.97 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /opt/xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 8.01 sec.
INFO-FLOW: run_clang exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp.clang.out.log 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.4 seconds. CPU system time: 1.71 seconds. Elapsed time: 29.58 seconds; current allocated memory: 255.023 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.g.bc"  
INFO-FLOW: run_clang exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.g.bc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.0.bc > /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.7 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.85 sec.
Execute       run_link_or_opt -opt -out /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=streamhls -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=streamhls -reflow-float-conversion -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.71 sec.
Execute       run_link_or_opt -out /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=streamhls 
INFO-FLOW: run_clang exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=streamhls -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=streamhls -mllvm -hls-db-dir -mllvm /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=5 -x ir /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e 2> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 336 Compile/Link /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 336 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,329 Unroll/Inline (step 1) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,329 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,312 Unroll/Inline (step 2) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,312 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 764 Unroll/Inline (step 3) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 764 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 252 Unroll/Inline (step 4) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 216 Array/Struct (step 1) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 216 Array/Struct (step 2) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 220 Array/Struct (step 3) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 220 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 514 Array/Struct (step 4) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 554 Array/Struct (step 5) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 554 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 557 Performance (step 1) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 557 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 551 Performance (step 2) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 549 Performance (step 3) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 549 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 549 Performance (step 4) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 549 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 521 HW Transforms (step 1) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 613 HW Transforms (step 2) /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 613 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::vector<float, 16ul>::vector(float const&)' into 'float16::float16()' (./src/streamhls.cpp:12:35)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'hbm_data' for cosimulation. (./src/streamhls.cpp:54:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'output_data' for cosimulation. (./src/streamhls.cpp:54:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (./src/streamhls.cpp:47:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_2' is marked as complete unroll implied by the pipeline pragma (./src/streamhls.cpp:34:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_19_2' is marked as complete unroll implied by the pipeline pragma (./src/streamhls.cpp:19:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (/opt/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:127:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (./src/streamhls.cpp:47:26) in function 'write_to_output' completely with a factor of 16 (./src/streamhls.cpp:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_2' (./src/streamhls.cpp:34:26) in function 'process_kernel' completely with a factor of 16 (./src/streamhls.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_2' (./src/streamhls.cpp:19:26) in function 'fetch_from_hbm' completely with a factor of 16 (./src/streamhls.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (/opt/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:127:23) in function 'float16::float16' completely with a factor of 16 (./src/streamhls.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/opt/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'float16::float16()' (./src/streamhls.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'fetch_from_hbm(hls::stream<float16, 0>&, float*, int)' (./src/streamhls.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'float16::float16()' into 'fetch_from_hbm(hls::stream<float16, 0>&, float*, int)' (./src/streamhls.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'process_kernel(hls::stream<float16, 0>&, hls::stream<float16, 0>&, int)' (./src/streamhls.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'float16::float16()' into 'process_kernel(hls::stream<float16, 0>&, hls::stream<float16, 0>&, int)' (./src/streamhls.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'write_to_output(hls::stream<float16, 0>&, float*, int)' (./src/streamhls.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'float16::float16()' into 'write_to_output(hls::stream<float16, 0>&, float*, int)' (./src/streamhls.cpp:43:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_stream' with compact=bit mode in 512-bits (./src/streamhls.cpp:59:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_stream' with compact=bit mode in 512-bits (./src/streamhls.cpp:58:23)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 in loop 'VITIS_LOOP_16_1'(./src/streamhls.cpp:16:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/streamhls.cpp:16:22)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 512 in loop 'VITIS_LOOP_44_1'(./src/streamhls.cpp:44:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/streamhls.cpp:44:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/../../../kernel.xml -> /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.69 seconds. Elapsed time: 9.57 seconds; current allocated memory: 256.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.348 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top streamhls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.0.bc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.44 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 257.684 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.1.bc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 259.496 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.g.1.bc to /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.o.1.bc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'streamhls' (./src/streamhls.cpp:54), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'fetch_from_hbm'
	 'process_kernel'
	 'write_to_output'.
Command         transform done; 0.15 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 283.723 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.o.2.bc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 322.887 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.02 sec.
Command     elaborate done; 40.22 sec.
Execute     ap_eval exec zip -j /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.14 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'streamhls' ...
Execute       ap_set_top_model streamhls 
Execute       get_model_list streamhls -filter all-wo-channel -topdown 
Execute       preproc_iomode -model streamhls 
Execute       preproc_iomode -model write_to_output 
Execute       preproc_iomode -model write_to_output_Pipeline_VITIS_LOOP_44_1 
Execute       preproc_iomode -model process_kernel 
Execute       preproc_iomode -model fetch_from_hbm 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list streamhls -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc fetch_from_hbm process_kernel write_to_output_Pipeline_VITIS_LOOP_44_1 write_to_output streamhls
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : fetch_from_hbm ...
Execute       set_default_model fetch_from_hbm 
Execute       apply_spec_resource_limit fetch_from_hbm 
INFO-FLOW: Configuring Module : process_kernel ...
Execute       set_default_model process_kernel 
Execute       apply_spec_resource_limit process_kernel 
INFO-FLOW: Configuring Module : write_to_output_Pipeline_VITIS_LOOP_44_1 ...
Execute       set_default_model write_to_output_Pipeline_VITIS_LOOP_44_1 
Execute       apply_spec_resource_limit write_to_output_Pipeline_VITIS_LOOP_44_1 
INFO-FLOW: Configuring Module : write_to_output ...
Execute       set_default_model write_to_output 
Execute       apply_spec_resource_limit write_to_output 
INFO-FLOW: Configuring Module : streamhls ...
Execute       set_default_model streamhls 
Execute       apply_spec_resource_limit streamhls 
INFO-FLOW: Model list for preprocess: entry_proc fetch_from_hbm process_kernel write_to_output_Pipeline_VITIS_LOOP_44_1 write_to_output streamhls
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: fetch_from_hbm ...
Execute       set_default_model fetch_from_hbm 
Execute       cdfg_preprocess -model fetch_from_hbm 
Execute       rtl_gen_preprocess fetch_from_hbm 
INFO-FLOW: Preprocessing Module: process_kernel ...
Execute       set_default_model process_kernel 
Execute       cdfg_preprocess -model process_kernel 
Execute       rtl_gen_preprocess process_kernel 
INFO-FLOW: Preprocessing Module: write_to_output_Pipeline_VITIS_LOOP_44_1 ...
Execute       set_default_model write_to_output_Pipeline_VITIS_LOOP_44_1 
Execute       cdfg_preprocess -model write_to_output_Pipeline_VITIS_LOOP_44_1 
Execute       rtl_gen_preprocess write_to_output_Pipeline_VITIS_LOOP_44_1 
INFO-FLOW: Preprocessing Module: write_to_output ...
Execute       set_default_model write_to_output 
Execute       cdfg_preprocess -model write_to_output 
Execute       rtl_gen_preprocess write_to_output 
INFO-FLOW: Preprocessing Module: streamhls ...
Execute       set_default_model streamhls 
Execute       cdfg_preprocess -model streamhls 
Execute       rtl_gen_preprocess streamhls 
INFO-FLOW: Model list for synthesis: entry_proc fetch_from_hbm process_kernel write_to_output_Pipeline_VITIS_LOOP_44_1 write_to_output streamhls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.39 seconds; current allocated memory: 322.887 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 323.891 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_from_hbm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fetch_from_hbm 
Execute       schedule -model fetch_from_hbm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 323.891 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/fetch_from_hbm.verbose.sched.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/fetch_from_hbm.sched.adb -f 
INFO-FLOW: Finish scheduling fetch_from_hbm.
Execute       set_default_model fetch_from_hbm 
Execute       bind -model fetch_from_hbm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 323.891 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/fetch_from_hbm.verbose.bind.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/fetch_from_hbm.bind.adb -f 
INFO-FLOW: Finish binding fetch_from_hbm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_kernel 
Execute       schedule -model process_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 324.355 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/process_kernel.verbose.sched.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/process_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling process_kernel.
Execute       set_default_model process_kernel 
Execute       bind -model process_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 324.535 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/process_kernel.verbose.bind.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/process_kernel.bind.adb -f 
INFO-FLOW: Finish binding process_kernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_to_output_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_to_output_Pipeline_VITIS_LOOP_44_1 
Execute       schedule -model write_to_output_Pipeline_VITIS_LOOP_44_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 324.871 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output_Pipeline_VITIS_LOOP_44_1.verbose.sched.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output_Pipeline_VITIS_LOOP_44_1.sched.adb -f 
INFO-FLOW: Finish scheduling write_to_output_Pipeline_VITIS_LOOP_44_1.
Execute       set_default_model write_to_output_Pipeline_VITIS_LOOP_44_1 
Execute       bind -model write_to_output_Pipeline_VITIS_LOOP_44_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 324.938 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output_Pipeline_VITIS_LOOP_44_1.verbose.bind.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output_Pipeline_VITIS_LOOP_44_1.bind.adb -f 
INFO-FLOW: Finish binding write_to_output_Pipeline_VITIS_LOOP_44_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_to_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_to_output 
Execute       schedule -model write_to_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 325.070 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output.verbose.sched.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output.sched.adb -f 
INFO-FLOW: Finish scheduling write_to_output.
Execute       set_default_model write_to_output 
Execute       bind -model write_to_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 325.324 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output.verbose.bind.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output.bind.adb -f 
INFO-FLOW: Finish binding write_to_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamhls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model streamhls 
Execute       schedule -model streamhls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_write_to_output_U0 (from entry_proc_U0 to write_to_output_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 325.527 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.verbose.sched.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.sched.adb -f 
INFO-FLOW: Finish scheduling streamhls.
Execute       set_default_model streamhls 
Execute       bind -model streamhls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 325.719 MB.
Execute       syn_report -verbosereport -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.verbose.bind.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.bind.adb -f 
INFO-FLOW: Finish binding streamhls.
Execute       get_model_list streamhls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess fetch_from_hbm 
Execute       rtl_gen_preprocess process_kernel 
Execute       rtl_gen_preprocess write_to_output_Pipeline_VITIS_LOOP_44_1 
Execute       rtl_gen_preprocess write_to_output 
Execute       rtl_gen_preprocess streamhls 
INFO-FLOW: Model list for RTL generation: entry_proc fetch_from_hbm process_kernel write_to_output_Pipeline_VITIS_LOOP_44_1 write_to_output streamhls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix streamhls_ -sub_prefix streamhls_ -mg_file /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 325.789 MB.
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/vhdl/streamhls_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/verilog/streamhls_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model entry_proc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model entry_proc -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -model entry_proc -f -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_from_hbm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fetch_from_hbm -top_prefix streamhls_ -sub_prefix streamhls_ -mg_file /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/fetch_from_hbm.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch_from_hbm' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_from_hbm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 326.609 MB.
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.rtl_wrap.cfg.tcl 
Execute       gen_rtl fetch_from_hbm -style xilinx -f -lang vhdl -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/vhdl/streamhls_fetch_from_hbm 
Execute       gen_rtl fetch_from_hbm -style xilinx -f -lang vlog -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/verilog/streamhls_fetch_from_hbm 
Execute       syn_report -csynth -model fetch_from_hbm -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/fetch_from_hbm_csynth.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model fetch_from_hbm -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/fetch_from_hbm_csynth.xml 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model fetch_from_hbm -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/fetch_from_hbm.verbose.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -model fetch_from_hbm -f -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/fetch_from_hbm.adb 
Execute       db_write -model fetch_from_hbm -bindview -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fetch_from_hbm -p /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/fetch_from_hbm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_kernel -top_prefix streamhls_ -sub_prefix streamhls_ -mg_file /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/process_kernel.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_kernel' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_kernel'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 328.773 MB.
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_kernel -style xilinx -f -lang vhdl -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/vhdl/streamhls_process_kernel 
Execute       gen_rtl process_kernel -style xilinx -f -lang vlog -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/verilog/streamhls_process_kernel 
Execute       syn_report -csynth -model process_kernel -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/process_kernel_csynth.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model process_kernel -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/process_kernel_csynth.xml 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model process_kernel -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/process_kernel.verbose.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -model process_kernel -f -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/process_kernel.adb 
Execute       db_write -model process_kernel -bindview -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_kernel -p /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/process_kernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_to_output_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_to_output_Pipeline_VITIS_LOOP_44_1 -top_prefix streamhls_ -sub_prefix streamhls_ -mg_file /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_to_output_Pipeline_VITIS_LOOP_44_1' pipeline 'VITIS_LOOP_44_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_to_output_Pipeline_VITIS_LOOP_44_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 330.656 MB.
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_to_output_Pipeline_VITIS_LOOP_44_1 -style xilinx -f -lang vhdl -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/vhdl/streamhls_write_to_output_Pipeline_VITIS_LOOP_44_1 
Execute       gen_rtl write_to_output_Pipeline_VITIS_LOOP_44_1 -style xilinx -f -lang vlog -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/verilog/streamhls_write_to_output_Pipeline_VITIS_LOOP_44_1 
Execute       syn_report -csynth -model write_to_output_Pipeline_VITIS_LOOP_44_1 -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/write_to_output_Pipeline_VITIS_LOOP_44_1_csynth.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model write_to_output_Pipeline_VITIS_LOOP_44_1 -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/write_to_output_Pipeline_VITIS_LOOP_44_1_csynth.xml 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model write_to_output_Pipeline_VITIS_LOOP_44_1 -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output_Pipeline_VITIS_LOOP_44_1.verbose.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -model write_to_output_Pipeline_VITIS_LOOP_44_1 -f -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output_Pipeline_VITIS_LOOP_44_1.adb 
Execute       db_write -model write_to_output_Pipeline_VITIS_LOOP_44_1 -bindview -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_to_output_Pipeline_VITIS_LOOP_44_1 -p /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output_Pipeline_VITIS_LOOP_44_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_to_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_to_output -top_prefix streamhls_ -sub_prefix streamhls_ -mg_file /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_to_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 332.277 MB.
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_to_output -style xilinx -f -lang vhdl -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/vhdl/streamhls_write_to_output 
Execute       gen_rtl write_to_output -style xilinx -f -lang vlog -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/verilog/streamhls_write_to_output 
Execute       syn_report -csynth -model write_to_output -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/write_to_output_csynth.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model write_to_output -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/write_to_output_csynth.xml 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model write_to_output -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output.verbose.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -model write_to_output -f -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output.adb 
Execute       db_write -model write_to_output -bindview -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_to_output -p /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamhls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model streamhls -top_prefix  -sub_prefix streamhls_ -mg_file /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'streamhls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'streamhls/hbm_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'streamhls/output_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'streamhls' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'hbm_data', 'output_data' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process fetch_from_hbm is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamhls'.
INFO: [RTMG 210-285] Implementing FIFO 'output_data_c_U(streamhls_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(streamhls_fifo_w512_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(streamhls_fifo_w512_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_to_output_U0_U(streamhls_start_for_write_to_output_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_process_kernel_U0_U(streamhls_start_for_process_kernel_U0)' using Shift Registers.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 333.992 MB.
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.rtl_wrap.cfg.tcl 
Execute       gen_rtl streamhls -istop -style xilinx -f -lang vhdl -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/vhdl/streamhls 
Execute       gen_rtl streamhls -istop -style xilinx -f -lang vlog -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/verilog/streamhls 
Execute       syn_report -csynth -model streamhls -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/streamhls_csynth.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model streamhls -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/streamhls_csynth.xml 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model streamhls -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.verbose.rpt 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       db_write -model streamhls -f -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.adb 
Execute       db_write -model streamhls -bindview -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info streamhls -p /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls 
Execute       export_constraint_db -f -tool general -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.constraint.tcl 
Execute       syn_report -designview -model streamhls -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.design.xml 
Execute       syn_report -csynthDesign -model streamhls -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth.rpt -MHOut /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcu55c-fsvh2892-2L-e 
Execute           ap_family_info -name xcu55c-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu55c-fsvh2892-2L-e -data family 
Execute       syn_report -wcfg -model streamhls -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model streamhls -o /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.protoinst 
Execute       sc_get_clocks streamhls 
Execute       sc_get_portdomain streamhls 
INFO-FLOW: Model list for RTL component generation: entry_proc fetch_from_hbm process_kernel write_to_output_Pipeline_VITIS_LOOP_44_1 write_to_output streamhls
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [fetch_from_hbm] ... 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/fetch_from_hbm.compgen.tcl 
INFO-FLOW: Found component streamhls_flow_control_loop_pipe.
INFO-FLOW: Append model streamhls_flow_control_loop_pipe
INFO-FLOW: Handling components in module [process_kernel] ... 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/process_kernel.compgen.tcl 
INFO-FLOW: Found component streamhls_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model streamhls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component streamhls_flow_control_loop_pipe.
INFO-FLOW: Append model streamhls_flow_control_loop_pipe
INFO-FLOW: Handling components in module [write_to_output_Pipeline_VITIS_LOOP_44_1] ... 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
INFO-FLOW: Found component streamhls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model streamhls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_to_output] ... 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output.compgen.tcl 
INFO-FLOW: Handling components in module [streamhls] ... 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.compgen.tcl 
INFO-FLOW: Found component streamhls_fifo_w64_d4_S.
INFO-FLOW: Append model streamhls_fifo_w64_d4_S
INFO-FLOW: Found component streamhls_fifo_w512_d4_A.
INFO-FLOW: Append model streamhls_fifo_w512_d4_A
INFO-FLOW: Found component streamhls_fifo_w512_d4_A.
INFO-FLOW: Append model streamhls_fifo_w512_d4_A
INFO-FLOW: Found component streamhls_start_for_write_to_output_U0.
INFO-FLOW: Append model streamhls_start_for_write_to_output_U0
INFO-FLOW: Found component streamhls_start_for_process_kernel_U0.
INFO-FLOW: Append model streamhls_start_for_process_kernel_U0
INFO-FLOW: Found component streamhls_gmem_m_axi.
INFO-FLOW: Append model streamhls_gmem_m_axi
INFO-FLOW: Found component streamhls_control_s_axi.
INFO-FLOW: Append model streamhls_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model fetch_from_hbm
INFO-FLOW: Append model process_kernel
INFO-FLOW: Append model write_to_output_Pipeline_VITIS_LOOP_44_1
INFO-FLOW: Append model write_to_output
INFO-FLOW: Append model streamhls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: streamhls_flow_control_loop_pipe streamhls_fmul_32ns_32ns_32_4_max_dsp_1 streamhls_flow_control_loop_pipe streamhls_flow_control_loop_pipe_sequential_init streamhls_fifo_w64_d4_S streamhls_fifo_w512_d4_A streamhls_fifo_w512_d4_A streamhls_start_for_write_to_output_U0 streamhls_start_for_process_kernel_U0 streamhls_gmem_m_axi streamhls_control_s_axi entry_proc fetch_from_hbm process_kernel write_to_output_Pipeline_VITIS_LOOP_44_1 write_to_output streamhls
INFO-FLOW: Generating /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model streamhls_flow_control_loop_pipe
INFO-FLOW: To file: write model streamhls_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model streamhls_flow_control_loop_pipe
INFO-FLOW: To file: write model streamhls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model streamhls_fifo_w64_d4_S
INFO-FLOW: To file: write model streamhls_fifo_w512_d4_A
INFO-FLOW: To file: write model streamhls_fifo_w512_d4_A
INFO-FLOW: To file: write model streamhls_start_for_write_to_output_U0
INFO-FLOW: To file: write model streamhls_start_for_process_kernel_U0
INFO-FLOW: To file: write model streamhls_gmem_m_axi
INFO-FLOW: To file: write model streamhls_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model fetch_from_hbm
INFO-FLOW: To file: write model process_kernel
INFO-FLOW: To file: write model write_to_output_Pipeline_VITIS_LOOP_44_1
INFO-FLOW: To file: write model write_to_output
INFO-FLOW: To file: write model streamhls
INFO-FLOW: Generating /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/vhdl' dstVlogDir='/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/vlog' tclDir='/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db' modelList='streamhls_flow_control_loop_pipe
streamhls_fmul_32ns_32ns_32_4_max_dsp_1
streamhls_flow_control_loop_pipe
streamhls_flow_control_loop_pipe_sequential_init
streamhls_fifo_w64_d4_S
streamhls_fifo_w512_d4_A
streamhls_fifo_w512_d4_A
streamhls_start_for_write_to_output_U0
streamhls_start_for_process_kernel_U0
streamhls_gmem_m_axi
streamhls_control_s_axi
entry_proc
fetch_from_hbm
process_kernel
write_to_output_Pipeline_VITIS_LOOP_44_1
write_to_output
streamhls
' expOnly='0'
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/fetch_from_hbm.compgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/process_kernel.compgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output_Pipeline_VITIS_LOOP_44_1.compgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output.compgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.compgen.tcl 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.11 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.53 seconds; current allocated memory: 337.945 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='streamhls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name write_to_output
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='streamhls_flow_control_loop_pipe
streamhls_fmul_32ns_32ns_32_4_max_dsp_1
streamhls_flow_control_loop_pipe
streamhls_flow_control_loop_pipe_sequential_init
streamhls_fifo_w64_d4_S
streamhls_fifo_w512_d4_A
streamhls_fifo_w512_d4_A
streamhls_start_for_write_to_output_U0
streamhls_start_for_process_kernel_U0
streamhls_gmem_m_axi
streamhls_control_s_axi
entry_proc
fetch_from_hbm
process_kernel
write_to_output_Pipeline_VITIS_LOOP_44_1
write_to_output
streamhls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.tbgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.compgen.dataonly.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.compgen.dataonly.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.rtl_wrap.cfg.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.compgen.dataonly.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/fetch_from_hbm.tbgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/process_kernel.tbgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output_Pipeline_VITIS_LOOP_44_1.tbgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/write_to_output.tbgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.tbgen.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/streamhls.constraint.tcl 
Execute       sc_get_clocks streamhls 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/impl/misc/streamhls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST streamhls MODULE2INSTS {streamhls streamhls entry_proc entry_proc_U0 fetch_from_hbm fetch_from_hbm_U0 process_kernel process_kernel_U0 write_to_output write_to_output_U0 write_to_output_Pipeline_VITIS_LOOP_44_1 grp_write_to_output_Pipeline_VITIS_LOOP_44_1_fu_64} INST2MODULE {streamhls streamhls entry_proc_U0 entry_proc fetch_from_hbm_U0 fetch_from_hbm process_kernel_U0 process_kernel write_to_output_U0 write_to_output grp_write_to_output_Pipeline_VITIS_LOOP_44_1_fu_64 write_to_output_Pipeline_VITIS_LOOP_44_1} INSTDATA {streamhls {DEPTH 1 CHILDREN {entry_proc_U0 fetch_from_hbm_U0 process_kernel_U0 write_to_output_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} fetch_from_hbm_U0 {DEPTH 2 CHILDREN {}} process_kernel_U0 {DEPTH 2 CHILDREN {}} write_to_output_U0 {DEPTH 2 CHILDREN grp_write_to_output_Pipeline_VITIS_LOOP_44_1_fu_64} grp_write_to_output_Pipeline_VITIS_LOOP_44_1_fu_64 {DEPTH 3 CHILDREN {}}} MODULEDATA {fetch_from_hbm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_121_p2 SOURCE ./src/streamhls.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} process_kernel {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U6 SOURCE ./src/streamhls.cpp:36 VARIABLE mul LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U7 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_1 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U8 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_2 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U9 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_3 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U10 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_4 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U11 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_5 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U12 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_6 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U13 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_7 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U14 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_8 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U15 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_9 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U16 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_s LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U17 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_10 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_11 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U19 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_12 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U20 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_13 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U21 SOURCE ./src/streamhls.cpp:36 VARIABLE mul_14 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_217_p2 SOURCE ./src/streamhls.cpp:28 VARIABLE i_3 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 48 BRAM 0 URAM 0}} write_to_output_Pipeline_VITIS_LOOP_44_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_98_p2 SOURCE ./src/streamhls.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} streamhls {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_data_c_U SOURCE ./src/streamhls.cpp:66 VARIABLE output_data_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME input_stream_U SOURCE :0 VARIABLE input_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_stream_U SOURCE :0 VARIABLE output_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 48 BRAM 30 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} write_to_output {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 344.027 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for streamhls.
INFO: [VLOG 209-307] Generating Verilog RTL for streamhls.
Execute       syn_report -model streamhls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command     autosyn done; 6.37 sec.
Command   csynth_design done; 46.89 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30.34 seconds. CPU system time: 2.74 seconds. Elapsed time: 46.89 seconds; current allocated memory: 96.766 MB.
Command ap_source done; 48.83 sec.
Execute cleanup_all 
