Info: Starting: Create simulation model
Info: qsys-generate C:\Users\USER\Desktop\2025_2_NioII_SoC_Lab\Lab3_DE10\Nios2.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\USER\Desktop\2025_2_NioII_SoC_Lab\Lab3_DE10\Nios2\simulation --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Lab3_DE10/Nios2.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding JUART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JUART
Progress: Adding PIO_LED [altera_avalon_pio 18.1]
Progress: Parameterizing module PIO_LED
Progress: Adding PIO_SW [altera_avalon_pio 18.1]
Progress: Parameterizing module PIO_SW
Progress: Adding PLL [altera_pll 18.1]
Progress: Parameterizing module PLL
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2.JUART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios2.PIO_SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios2.PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: Nios2.PLL: Able to implement PLL - Actual settings differ from Requested settings
Info: Nios2.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Nios2: Generating Nios2 "Nios2" for SIM_VHDL
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info: CPU: "Nios2" instantiated altera_nios2_gen2 "CPU"
Info: JUART: Starting RTL generation for module 'Nios2_JUART'
Info: JUART:   Generation command is [exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2_JUART --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0002_JUART_gen/ --quartus_dir=K:/quartus18/quartus --vhdl --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0002_JUART_gen//Nios2_JUART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0002_JUART_gen/  ]
Info: JUART: Done RTL generation for module 'Nios2_JUART'
Info: JUART: "Nios2" instantiated altera_avalon_jtag_uart "JUART"
Info: PIO_LED: Starting RTL generation for module 'Nios2_PIO_LED'
Info: PIO_LED:   Generation command is [exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_PIO_LED --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0003_PIO_LED_gen/ --quartus_dir=K:/quartus18/quartus --vhdl --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0003_PIO_LED_gen//Nios2_PIO_LED_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0003_PIO_LED_gen/  ]
Info: PIO_LED: Done RTL generation for module 'Nios2_PIO_LED'
Info: PIO_LED: "Nios2" instantiated altera_avalon_pio "PIO_LED"
Info: PIO_SW: Starting RTL generation for module 'Nios2_PIO_SW'
Info: PIO_SW:   Generation command is [exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_PIO_SW --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0004_PIO_SW_gen/ --quartus_dir=K:/quartus18/quartus --vhdl --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0004_PIO_SW_gen//Nios2_PIO_SW_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0004_PIO_SW_gen/  ]
Info: PIO_SW: Done RTL generation for module 'Nios2_PIO_SW'
Info: PIO_SW: "Nios2" instantiated altera_avalon_pio "PIO_SW"
Info: PLL: Generating simgen model
Info: PLL: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Mon Mar 02 02:50:44 2026 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Mon Mar 02 02:50:45 2026 Info: Command: quartus_map Nios2_PLL.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected Info (12021): Found 1 design units, including 1 entities, in source file nios2_pll.v     Info (12023): Found entity 1: Nios2_PLL File: C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0005_PLL_gen/Nios2_PLL.v Line: 2 Info (12127): Elaborating entity "Nios2_PLL" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0005_PLL_gen/Nios2_PLL.v Line: 88 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0005_PLL_gen/Nios2_PLL.v Line: 88 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0005_PLL_gen/Nios2_PLL.v Line: 88     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "normal"     Info (12134): Parameter "number_of_clocks" = "2"     Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"     Info (12134): Parameter "phase_shift0" = "-3750 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"     Info (12134): Parameter "phase_shift1" = "-3750 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 4776 megabytes     Info: Processing ended: Mon Mar 02 02:50:59 2026     Info: Elapsed time: 00:00:14     Info: Total CPU time (on all processors): 00:00:02 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4647 megabytes     Info: Processing ended: Mon Mar 02 02:50:59 2026     Info: Elapsed time: 00:00:15     Info: Total CPU time (on all processors): 00:00:03
Info: PLL: Simgen was successful
Info: PLL: "Nios2" instantiated altera_pll "PLL"
Info: RAM: Starting RTL generation for module 'Nios2_RAM'
Info: RAM:   Generation command is [exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2_RAM --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0006_RAM_gen/ --quartus_dir=K:/quartus18/quartus --vhdl --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0006_RAM_gen//Nios2_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0006_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'Nios2_RAM'
Info: RAM: "Nios2" instantiated altera_avalon_onchip_memory2 "RAM"
Info: SDRAM: Starting RTL generation for module 'Nios2_SDRAM'
Info: SDRAM:   Generation command is [exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Nios2_SDRAM --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0007_SDRAM_gen/ --quartus_dir=K:/quartus18/quartus --vhdl --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0007_SDRAM_gen//Nios2_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0007_SDRAM_gen/  ]
Info: SDRAM: Done RTL generation for module 'Nios2_SDRAM'
Info: SDRAM: "Nios2" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Nios2_CPU_cpu'
Info: cpu:   Generation command is [exec K:/Quartus18/quartus/bin64//eperlcmd.exe -I K:/Quartus18/quartus/bin64//perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios2_CPU_cpu --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0010_cpu_gen/ --quartus_bindir=K:/Quartus18/quartus/bin64/ --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0010_cpu_gen//Nios2_CPU_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0010_cpu_gen/  ]
Info: cpu: # 2026.03.02 02:51:18 (*) Starting Nios II generation
Info: cpu: # 2026.03.02 02:51:18 (*)   Checking for plaintext license.
Info: cpu: # 2026.03.02 02:51:19 (*)   Couldn't query license setup in Quartus directory K:/Quartus18/quartus/bin64/
Info: cpu: # 2026.03.02 02:51:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2026.03.02 02:51:19 (*)   Plaintext license not found.
Info: cpu: # 2026.03.02 02:51:19 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2026.03.02 02:51:19 (*)   Elaborating CPU configuration settings
Info: cpu: # 2026.03.02 02:51:19 (*)   Creating all objects for CPU
Info: cpu: # 2026.03.02 02:51:20 (*)   Creating 'C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0010_cpu_gen//Nios2_CPU_cpu_nios2_waves.do'
Info: cpu: # 2026.03.02 02:51:20 (*)   Generating RTL from CPU objects
Info: cpu: # 2026.03.02 02:51:20 (*)   Creating plain-text RTL
Info: cpu: # 2026.03.02 02:51:21 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios2_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JUART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JUART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JUART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JUART_avalon_jtag_slave_agent"
Info: JUART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JUART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/simulation/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: Nios2: Done "Nios2" with 32 modules, 67 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\USER\Desktop\2025_2_NioII_SoC_Lab\Lab3_DE10\Nios2\Nios2.spd --output-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\USER\Desktop\2025_2_NioII_SoC_Lab\Lab3_DE10\Nios2\Nios2.spd --output-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	30 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\USER\Desktop\2025_2_NioII_SoC_Lab\Lab3_DE10\Nios2.qsys --block-symbol-file --output-directory=C:\Users\USER\Desktop\2025_2_NioII_SoC_Lab\Lab3_DE10\Nios2 --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Lab3_DE10/Nios2.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding JUART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JUART
Progress: Adding PIO_LED [altera_avalon_pio 18.1]
Progress: Parameterizing module PIO_LED
Progress: Adding PIO_SW [altera_avalon_pio 18.1]
Progress: Parameterizing module PIO_SW
Progress: Adding PLL [altera_pll 18.1]
Progress: Parameterizing module PLL
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2.JUART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios2.PIO_SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios2.PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: Nios2.PLL: Able to implement PLL - Actual settings differ from Requested settings
Info: Nios2.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\USER\Desktop\2025_2_NioII_SoC_Lab\Lab3_DE10\Nios2.qsys --synthesis=VHDL --output-directory=C:\Users\USER\Desktop\2025_2_NioII_SoC_Lab\Lab3_DE10\Nios2\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Lab3_DE10/Nios2.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding JUART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JUART
Progress: Adding PIO_LED [altera_avalon_pio 18.1]
Progress: Parameterizing module PIO_LED
Progress: Adding PIO_SW [altera_avalon_pio 18.1]
Progress: Parameterizing module PIO_SW
Progress: Adding PLL [altera_pll 18.1]
Progress: Parameterizing module PLL
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2.JUART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios2.PIO_SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios2.PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: Nios2.PLL: Able to implement PLL - Actual settings differ from Requested settings
Info: Nios2.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Nios2: Generating Nios2 "Nios2" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info: CPU: "Nios2" instantiated altera_nios2_gen2 "CPU"
Info: JUART: Starting RTL generation for module 'Nios2_JUART'
Info: JUART:   Generation command is [exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2_JUART --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0030_JUART_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0030_JUART_gen//Nios2_JUART_component_configuration.pl  --do_build_sim=0  ]
Info: JUART: Done RTL generation for module 'Nios2_JUART'
Info: JUART: "Nios2" instantiated altera_avalon_jtag_uart "JUART"
Info: PIO_LED: Starting RTL generation for module 'Nios2_PIO_LED'
Info: PIO_LED:   Generation command is [exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_PIO_LED --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0031_PIO_LED_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0031_PIO_LED_gen//Nios2_PIO_LED_component_configuration.pl  --do_build_sim=0  ]
Info: PIO_LED: Done RTL generation for module 'Nios2_PIO_LED'
Info: PIO_LED: "Nios2" instantiated altera_avalon_pio "PIO_LED"
Info: PIO_SW: Starting RTL generation for module 'Nios2_PIO_SW'
Info: PIO_SW:   Generation command is [exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_PIO_SW --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0032_PIO_SW_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0032_PIO_SW_gen//Nios2_PIO_SW_component_configuration.pl  --do_build_sim=0  ]
Info: PIO_SW: Done RTL generation for module 'Nios2_PIO_SW'
Info: PIO_SW: "Nios2" instantiated altera_avalon_pio "PIO_SW"
Info: PLL: "Nios2" instantiated altera_pll "PLL"
Info: RAM: Starting RTL generation for module 'Nios2_RAM'
Info: RAM:   Generation command is [exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2_RAM --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0034_RAM_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0034_RAM_gen//Nios2_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'Nios2_RAM'
Info: RAM: "Nios2" instantiated altera_avalon_onchip_memory2 "RAM"
Info: SDRAM: Starting RTL generation for module 'Nios2_SDRAM'
Info: SDRAM:   Generation command is [exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Nios2_SDRAM --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0035_SDRAM_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0035_SDRAM_gen//Nios2_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'Nios2_SDRAM'
Info: SDRAM: "Nios2" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Nios2_CPU_cpu'
Info: cpu:   Generation command is [exec K:/Quartus18/quartus/bin64//eperlcmd.exe -I K:/Quartus18/quartus/bin64//perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios2_CPU_cpu --dir=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0038_cpu_gen/ --quartus_bindir=K:/Quartus18/quartus/bin64/ --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_8572654643239226279.dir/0038_cpu_gen//Nios2_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2026.03.02 02:51:58 (*) Starting Nios II generation
Info: cpu: # 2026.03.02 02:51:58 (*)   Checking for plaintext license.
Info: cpu: # 2026.03.02 02:51:59 (*)   Couldn't query license setup in Quartus directory K:/Quartus18/quartus/bin64/
Info: cpu: # 2026.03.02 02:51:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2026.03.02 02:51:59 (*)   Plaintext license not found.
Info: cpu: # 2026.03.02 02:51:59 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2026.03.02 02:51:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2026.03.02 02:51:59 (*)   Creating all objects for CPU
Info: cpu: # 2026.03.02 02:52:01 (*)   Generating RTL from CPU objects
Info: cpu: # 2026.03.02 02:52:01 (*)   Creating plain-text RTL
Info: cpu: # 2026.03.02 02:52:02 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios2_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JUART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JUART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JUART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JUART_avalon_jtag_slave_agent"
Info: JUART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JUART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab3_DE10/Nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: Nios2: Done "Nios2" with 32 modules, 61 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
