#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '+v2k' '-sverilog' '-fsdb' '+define+FSDB' '-debug_access+all' '-f' '/home/infty/ic/verilog/dp_ram/build/filelist.f' '-o' '/home/infty/ic/verilog/dp_ram/build/simv' '-l' '/home/infty/ic/verilog/dp_ram/build/compile.log' '-j8' '-timescale=1ns/1ps' '+plusarg_save' '+memcbk' '-LDFLAGS -Wl,--no-as-needed' 2>&1
