# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/bin2bcd.v" \
"../../../../project_m2.srcs/sim_1/imports/Verilog Hajduk/debouncer.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/ds18b20.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/intel_hex_downloader.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/lcd_putchar_8.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/ow_read.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/ow_reset.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/ow_write.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/pic16_8zh.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/serial_clock.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/serial_rx.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/serial_rx_fifo.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/serial_tx.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/serial_tx_fifo.v" \
"../../../../project_m2.srcs/sources_1/imports/Verilog Hajduk/timer.v" \
"../../../../project_m2.srcs/sim_1/imports/Verilog Hajduk/pic_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
