{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 13:07:22 2014 " "Info: Processing started: Tue May 20 13:07:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L3C580 -c L3C580 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L3C580 -c L3C580" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "L3C580.v(48) " "Warning (10268): Verilog HDL information at L3C580.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L3C580.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file L3C580.v" { { "Info" "ISGN_ENTITY_NAME" "1 L3C580 " "Info: Found entity 1: L3C580" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "L3C580 " "Info: Elaborating entity \"L3C580\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "L3C580.v(206) " "Warning (10762): Verilog HDL Case Statement warning at L3C580.v(206): can't check case statement for completeness because the case expression has too many possible states" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 206 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 L3C580.v(411) " "Warning (10230): Verilog HDL assignment warning at L3C580.v(411): truncated value with size 32 to match size of target (4)" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 L3C580.v(424) " "Warning (10230): Verilog HDL assignment warning at L3C580.v(424): truncated value with size 32 to match size of target (4)" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 L3C580.v(434) " "Warning (10230): Verilog HDL assignment warning at L3C580.v(434): truncated value with size 32 to match size of target (4)" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 L3C580.v(440) " "Warning (10230): Verilog HDL assignment warning at L3C580.v(440): truncated value with size 32 to match size of target (4)" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[0\] GND " "Warning (13410): Pin \"ledr\[0\]\" is stuck at GND" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[1\] GND " "Warning (13410): Pin \"ledr\[1\]\" is stuck at GND" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[2\] GND " "Warning (13410): Pin \"ledr\[2\]\" is stuck at GND" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[3\] GND " "Warning (13410): Pin \"ledr\[3\]\" is stuck at GND" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[4\] GND " "Warning (13410): Pin \"ledr\[4\]\" is stuck at GND" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[5\] GND " "Warning (13410): Pin \"ledr\[5\]\" is stuck at GND" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[6\] GND " "Warning (13410): Pin \"ledr\[6\]\" is stuck at GND" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[7\] GND " "Warning (13410): Pin \"ledr\[7\]\" is stuck at GND" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[8\] GND " "Warning (13410): Pin \"ledr\[8\]\" is stuck at GND" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[9\] GND " "Warning (13410): Pin \"ledr\[9\]\" is stuck at GND" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90sp2/quartus/Lab3/L3C580.map.smsg " "Info: Generated suppressed messages file C:/altera/90sp2/quartus/Lab3/L3C580.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "Warning (15610): No output dependent on input pin \"key\[2\]\"" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "457 " "Info: Implemented 457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "396 " "Info: Implemented 396 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 13:07:53 2014 " "Info: Processing ended: Tue May 20 13:07:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Info: Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
