/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2024 MediaTek Inc.
 */

#ifndef __PWR_CTRL_H__
#define __PWR_CTRL_H__

/* SPM_WAKEUP_MISC */
/* code gen: mt_spm_reg.h */
#define WAKE_MISC_SRCLKEN_RC_ERR_INT              (1U << 0)
#define WAKE_MISC_SPM_TIMEOUT_WAKEUP_0            (1U << 1)
#define WAKE_MISC_SPM_TIMEOUT_WAKEUP_1            (1U << 2)
#define WAKE_MISC_SPM_TIMEOUT_WAKEUP_2            (1U << 3)
#define WAKE_MISC_DVFSRC_IRQ                      (1U << 4)
#define WAKE_MISC_TWAM_IRQ_B                      (1U << 5)
#define WAKE_MISC_SPM_ACK_CHK_WAKEUP_0            (1U << 6)
#define WAKE_MISC_SPM_ACK_CHK_WAKEUP_1            (1U << 7)
#define WAKE_MISC_SPM_ACK_CHK_WAKEUP_2            (1U << 8)
#define WAKE_MISC_SPM_ACK_CHK_WAKEUP_3            (1U << 9)
#define WAKE_MISC_SPM_ACK_CHK_WAKEUP_ALL          (1U << 10)
#define WAKE_MISC_VLP_BUS_TIMEOUT_IRQ             (1U << 11)
#define WAKE_MISC_PCM_TIMER_EVENT                 (1U << 16)
#define WAKE_MISC_PMIC_EINT_OUT                   ((1U << 19) | (1U << 20))
#define WAKE_MISC_PMIC_IRQ_ACK                    (1U << 30)
#define WAKE_MISC_PMIC_SCP_IRQ                    (1U << 31)

/* code gen by spm_pwr_ctrl_atf.pl, need struct pwr_ctrl */
enum pwr_ctrl_enum {
	PW_PCM_FLAGS,
	PW_PCM_FLAGS_CUST,
	PW_PCM_FLAGS_CUST_SET,
	PW_PCM_FLAGS_CUST_CLR,
	PW_PCM_FLAGS1,
	PW_PCM_FLAGS1_CUST,
	PW_PCM_FLAGS1_CUST_SET,
	PW_PCM_FLAGS1_CUST_CLR,
	PW_TIMER_VAL,
	PW_TIMER_VAL_CUST,
	PW_TIMER_VAL_RAMP_EN,
	PW_TIMER_VAL_RAMP_EN_SEC,
	PW_WAKE_SRC,
	PW_WAKE_SRC_H,
	PW_WAKE_SRC_CUST,
	PW_WAKE_SRC_H_CUST,
	PW_WAKELOCK_TIMER_VAL,
	PW_WDT_DISABLE,

	/* SPM_SRC_REQ_0 */
	PW_REG_SPM_ADSP_DPSW_REQ,
	PW_REG_SPM_ADSP_MAILBOX_REQ,
	PW_REG_SPM_AOV_REQ,
	PW_REG_SPM_APSRC_REQ,
	PW_REG_SPM_CHIFR_DATA_COH_REQ,
	PW_REG_SPM_CHIFR_TCU_COH_REQ,
	PW_REG_SPM_DCS_REQ,
	PW_REG_SPM_DVFS_REQ,
	PW_REG_SPM_EMI_REQ,
	PW_REG_SPM_F26M_REQ,
	PW_REG_SPM_INFRA_REQ,
	PW_REG_SPM_PMIC_REQ,
	PW_REG_SPM_SCP_MAILBOX_REQ,
	PW_REG_SPM_SSPM_MAILBOX_REQ,
	PW_REG_SPM_SW_MAILBOX_REQ,
	PW_REG_SPM_SYSCO_REQ,

	/* SPM_SRC_REQ_1 */
	PW_REG_SPM_VCORE_REQ,
	PW_REG_SPM_VRF18_REQ,
	PW_REG_SPM_MCU_MEM_REQ,

	/* SPM_SRC_MASK_0 */
	PW_REG_ADSP_ADSP_DPSW_REQ_MASK_B,
	PW_REG_ADSP_APSRC_REQ_MASK_B,
	PW_REG_ADSP_EMI_REQ_MASK_B,
	PW_REG_ADSP_INFRA_REQ_MASK_B,
	PW_REG_ADSP_PMIC_REQ_MASK_B,
	PW_REG_ADSP_SRCCLKENA_MASK_B,
	PW_REG_ADSP_VCORE_REQ_MASK_B,
	PW_REG_ADSP_VRF18_REQ_MASK_B,
	PW_REG_APIFR_HASH_APSRC_REQ_MASK_B,
	PW_REG_APIFR_HASH_EMI_REQ_MASK_B,
	PW_REG_APIFR_HASH_INFRA_REQ_MASK_B,
	PW_REG_APIFR_HASH_PMIC_REQ_MASK_B,
	PW_REG_APIFR_HASH_SRCCLKENA_MASK_B,
	PW_REG_APIFR_HASH_VCORE_REQ_MASK_B,
	PW_REG_APIFR_HASH_VRF18_REQ_MASK_B,
	PW_REG_APIFR_IO_APSRC_REQ_MASK_B,
	PW_REG_APIFR_IO_EMI_REQ_MASK_B,
	PW_REG_APIFR_IO_INFRA_REQ_MASK_B,
	PW_REG_APIFR_IO_PMIC_REQ_MASK_B,
	PW_REG_APIFR_IO_VCORE_REQ_MASK_B,
	PW_REG_APIFR_IO_VRF18_REQ_MASK_B,
	PW_REG_APIFR_MEM_APSRC_REQ_MASK_B,
	PW_REG_APIFR_MEM_EMI_REQ_MASK_B,
	PW_REG_APIFR_MEM_INFRA_REQ_MASK_B,
	PW_REG_APIFR_MEM_PMIC_REQ_MASK_B,
	PW_REG_APIFR_MEM_SRCCLKENA_MASK_B,
	PW_REG_APIFR_MEM_VCORE_REQ_MASK_B,
	PW_REG_APIFR_MEM_VRF18_REQ_MASK_B,
	PW_REG_APU_AOV_REQ_MASK_B,
	PW_REG_APU_APSRC_REQ_MASK_B,
	PW_REG_APU_CHIFR_DATA_COH_REQ_MASK_B,
	PW_REG_APU_CHIFR_TCU_COH_REQ_MASK_B,

	/* SPM_SRC_MASK_1 */
	PW_REG_APU_EMI_REQ_MASK_B,
	PW_REG_APU_INFRA_REQ_MASK_B,
	PW_REG_APU_PMIC_REQ_MASK_B,
	PW_REG_APU_SRCCLKENA_MASK_B,
	PW_REG_APU_VCORE_REQ_MASK_B,
	PW_REG_APU_VRF18_REQ_MASK_B,
	PW_REG_AUDIO_APSRC_REQ_MASK_B,
	PW_REG_AUDIO_INFRA_REQ_MASK_B,
	PW_REG_AUDIO_PMIC_REQ_MASK_B,
	PW_REG_AUDIO_SRCCLKENA_MASK_B,
	PW_REG_AUDIO_VCORE_REQ_MASK_B,
	PW_REG_AUDIO_VRF18_REQ_MASK_B,
	PW_REG_CCIF_APSRC_REQ_MASK_B,

	/* SPM_SRC_MASK_2 */
	PW_REG_CCIF_INFRA_REQ_MASK_B,
	PW_REG_CCIF_SRCCLKENA_MASK_B,
	PW_REG_CPU_SMMU_SYSCO_REQ_MASK_B,
	PW_REG_MCU_MCU_MEM_REQ_MASK_B,

	/* SPM_SRC_MASK_3 */
	PW_REG_CCIF_VCORE_REQ_MASK_B,
	PW_REG_CG_CHECK_APSRC_REQ_MASK_B,
	PW_REG_CG_CHECK_EMI_REQ_MASK_B,
	PW_REG_CG_CHECK_INFRA_REQ_MASK_B,
	PW_REG_CG_CHECK_PMIC_REQ_MASK_B,
	PW_REG_CG_CHECK_SRCCLKENA_MASK_B,
	PW_REG_CG_CHECK_VCORE_REQ_MASK_B,
	PW_REG_CG_CHECK_VRF18_REQ_MASK_B,
	PW_REG_CKSYS_SRCCLKENA_MASK_B,
	PW_REG_CKSYS1_PMIC_REQ_MASK_B,
	PW_REG_CKSYS1_SRCCLKENA_MASK_B,
	PW_REG_CKSYS1_VCORE_REQ_MASK_B,
	PW_REG_CKSYS2_PMIC_REQ_MASK_B,
	PW_REG_CKSYS2_SRCCLKENA_MASK_B,
	PW_REG_CKSYS2_VCORE_REQ_MASK_B,
	PW_REG_CONN_APSRC_REQ_MASK_B,
	PW_REG_CONN_EMI_REQ_MASK_B,
	PW_REG_CONN_INFRA_REQ_MASK_B,
	PW_REG_CONN_PMIC_REQ_MASK_B,
	PW_REG_CONN_SRCCLKENA_MASK_B,
	PW_REG_CONN_SRCCLKENB_MASK_B,

	/* SPM_SRC_MASK_4 */
	PW_REG_CONN_VCORE_REQ_MASK_B,
	PW_REG_CONN_VRF18_REQ_MASK_B,
	PW_REG_MCUPM_APSRC_REQ_MASK_B,
	PW_REG_MCUPM_EMI_REQ_MASK_B,
	PW_REG_MCUPM_INFRA_REQ_MASK_B,
	PW_REG_MCUPM_PMIC_REQ_MASK_B,
	PW_REG_MCUPM_SRCCLKENA_MASK_B,
	PW_REG_MCUPM_VCORE_REQ_MASK_B,
	PW_REG_MCUPM_VRF18_REQ_MASK_B,
	PW_REG_DPM_APSRC_REQ_MASK_B,
	PW_REG_DPM_DCS_REQ_MASK_B,
	PW_REG_DPM_EMI_REQ_MASK_B,
	PW_REG_DPM_INFRA_REQ_MASK_B,
	PW_REG_DPM_PMIC_REQ_MASK_B,
	PW_REG_ILDO_VCORE_REQ_MASK_B,

	/* SPM_SRC_MASK_5 */
	PW_REG_DPM_SRCCLKENA_MASK_B,
	PW_REG_DPM_VCORE_REQ_MASK_B,
	PW_REG_DPM_VRF18_REQ_MASK_B,
	PW_REG_DPMAIF_APSRC_REQ_MASK_B,
	PW_REG_DPMAIF_CHIFR_DATA_COH_REQ_MASK_B,
	PW_REG_DPMAIF_CHIFR_TCU_COH_REQ_MASK_B,
	PW_REG_DPMAIF_EMI_REQ_MASK_B,
	PW_REG_DPMAIF_INFRA_REQ_MASK_B,
	PW_REG_DPMAIF_PMIC_REQ_MASK_B,
	PW_REG_DPMAIF_SRCCLKENA_MASK_B,
	PW_REG_DPMAIF_VCORE_REQ_MASK_B,
	PW_REG_DPMAIF_VRF18_REQ_MASK_B,
	PW_REG_DVFSRC_LEVEL_REQ_MASK_B,
	PW_REG_EMI_INFRA_RV33_APSRC_REQ_MASK_B,
	PW_REG_EMI_INFRA_RV33_CHIFR_DATA_COH_REQ_MASK_B,
	PW_REG_EMI_INFRA_RV33_CHIFR_TCU_COH_REQ_MASK_B,
	PW_REG_EMI_INFRA_RV33_DCS_REQ_MASK_B,
	PW_REG_EMI_INFRA_RV33_INFRA_REQ_MASK_B,
	PW_REG_EMI_INFRA_RV33_PMIC_REQ_MASK_B,
	PW_REG_EMI_INFRA_RV33_SRCCLKENA_MASK_B,
	PW_REG_EMI_INFRA_RV33_VCORE_REQ_MASK_B,
	PW_REG_EMI_INFRA_RV33_VRF18_REQ_MASK_B,
	PW_REG_EMISYS_APSRC_REQ_MASK_B,

	/* SPM_SRC_MASK_6 */
	PW_REG_GPUEB_APSRC_REQ_MASK_B,
	PW_REG_GPUEB_CHIFR_DATA_COH_REQ_MASK_B,
	PW_REG_GPUEB_CHIFR_TCU_COH_REQ_MASK_B,
	PW_REG_GPUEB_EMI_REQ_MASK_B,
	PW_REG_GPUEB_INFRA_REQ_MASK_B,
	PW_REG_GPUEB_PMIC_REQ_MASK_B,
	PW_REG_GPUEB_SRCCLKENA_MASK_B,
	PW_REG_GPUEB_VCORE_REQ_MASK_B,
	PW_REG_GPUEB_VRF18_REQ_MASK_B,
	PW_REG_HWCCF_APSRC_REQ_MASK_B,
	PW_REG_HWCCF_EMI_REQ_MASK_B,
	PW_REG_HWCCF_INFRA_REQ_MASK_B,
	PW_REG_HWCCF_PMIC_REQ_MASK_B,
	PW_REG_HWCCF_SRCCLKENA_MASK_B,
	PW_REG_HWCCF_VCORE_REQ_MASK_B,
	PW_REG_HWCCF_VRF18_REQ_MASK_B,
	PW_REG_IPIC_INFRA_REQ_MASK_B,
	PW_REG_IPIC_VRF18_REQ_MASK_B,
	PW_REG_MCU_APSRC_REQ_MASK_B,
	PW_REG_MCU_EMI_REQ_MASK_B,
	PW_REG_MCU_INFRA_REQ_MASK_B,
	PW_REG_MCU_PMIC_REQ_MASK_B,
	PW_REG_MCU_SRCCLKENA_MASK_B,
	PW_REG_MCU_VCORE_REQ_MASK_B,
	PW_REG_MCU_VRF18_REQ_MASK_B,
	PW_REG_MD_APSRC_REQ_MASK_B,
	PW_REG_MD_DCS_REQ_MASK_B,
	PW_REG_MD_EMI_REQ_MASK_B,
	PW_REG_MD_INFRA_REQ_MASK_B,
	PW_REG_MD_PMIC_REQ_MASK_B,
	PW_REG_MD_SRCCLKENA_MASK_B,

	/* SPM_SRC_MASK_7 */
	PW_REG_MD_SRCCLKENA1_MASK_B,
	PW_REG_MD_VCORE_REQ_MASK_B,
	PW_REG_MD_VRF18_REQ_MASK_B,
	PW_REG_MM_PROC_APSRC_REQ_MASK_B,
	PW_REG_MM_PROC_CHIFR_DATA_COH_REQ_MASK_B,
	PW_REG_MM_PROC_CHIFR_TCU_COH_REQ_MASK_B,
	PW_REG_MM_PROC_EMI_REQ_MASK_B,
	PW_REG_MM_PROC_INFRA_REQ_MASK_B,
	PW_REG_MM_PROC_PMIC_REQ_MASK_B,
	PW_REG_MM_PROC_SRCCLKENA_MASK_B,
	PW_REG_MM_PROC_VCORE_REQ_MASK_B,
	PW_REG_MM_PROC_VRF18_REQ_MASK_B,
	PW_REG_PCIE0_APSRC_REQ_MASK_B,
	PW_REG_PCIE0_EMI_REQ_MASK_B,
	PW_REG_PCIE0_INFRA_REQ_MASK_B,
	PW_REG_PCIE0_PMIC_REQ_MASK_B,
	PW_REG_PCIE0_SRCCLKENA_MASK_B,
	PW_REG_PCIE0_VCORE_REQ_MASK_B,
	PW_REG_PCIE0_VRF18_REQ_MASK_B,
	PW_REG_PCIE1_APSRC_REQ_MASK_B,
	PW_REG_PCIE1_EMI_REQ_MASK_B,
	PW_REG_PCIE1_INFRA_REQ_MASK_B,
	PW_REG_PCIE1_PMIC_REQ_MASK_B,
	PW_REG_PCIE1_SRCCLKENA_MASK_B,
	PW_REG_PCIE1_VCORE_REQ_MASK_B,
	PW_REG_PCIE1_VRF18_REQ_MASK_B,
	PW_REG_PERISYS_APSRC_REQ_MASK_B,
	PW_REG_PERISYS_EMI_REQ_MASK_B,
	PW_REG_PERISYS_INFRA_REQ_MASK_B,
	PW_REG_PERISYS_SRCCLKENA_MASK_B,
	PW_REG_PERISYS_VRF18_REQ_MASK_B,

	/* SPM_SRC_MASK_8 */
	PW_REG_PLL_PMIC_REQ_MASK_B,
	PW_REG_PLL_SRCCLKENA_MASK_B,

	/* SPM_SRC_MASK_9 */
	PW_REG_PLL_VCORE_REQ_MASK_B,
	PW_REG_SCP_AOV_REQ_MASK_B,
	PW_REG_SCP_APSRC_REQ_MASK_B,
	PW_REG_SCP_EMI_REQ_MASK_B,
	PW_REG_SCP_INFRA_REQ_MASK_B,
	PW_REG_SCP_PMIC_REQ_MASK_B,
	PW_REG_SCP_SRCCLKENA_MASK_B,
	PW_REG_SCP_VCORE_REQ_MASK_B,
	PW_REG_SCP_VRF18_REQ_MASK_B,
	PW_REG_HWCCF_AOV_REQ_MASK_B,

	/* SPM_SRC_MASK_10 */
	PW_REG_SPM_SW_RSV_APSRC_REQ_MASK_B,
	PW_REG_SPM_SW_RSV_CHIFR_DATA_COH_REQ_MASK_B,

	/* SPM_SRC_MASK_11 */
	PW_REG_SPM_SW_RSV_CHIFR_TCU_COH_REQ_MASK_B,
	PW_REG_SPM_SW_RSV_EMI_REQ_MASK_B,

	/* SPM_SRC_MASK_12 */
	PW_REG_SPM_SW_RSV_INFRA_REQ_MASK_B,
	PW_REG_SPM_SW_RSV_PMIC_REQ_MASK_B,

	/* SPM_SRC_MASK_13 */
	PW_REG_SPM_SW_RSV_SRCCLKENA_MASK_B,
	PW_REG_SPM_SW_RSV_VCORE_REQ_MASK_B,

	/* SPM_SRC_MASK_14 */
	PW_REG_SPM_SW_RSV_VRF18_REQ_MASK_B,
	PW_REG_SPU_HWROT_APSRC_REQ_MASK_B,
	PW_REG_SPU_HWROT_EMI_REQ_MASK_B,
	PW_REG_SPU_HWROT_INFRA_REQ_MASK_B,
	PW_REG_SPU_HWROT_PMIC_REQ_MASK_B,
	PW_REG_SPU_HWROT_SRCCLKENA_MASK_B,
	PW_REG_SPU_HWROT_VCORE_REQ_MASK_B,
	PW_REG_SPU_HWROT_VRF18_REQ_MASK_B,
	PW_REG_SPU_ISE_APSRC_REQ_MASK_B,
	PW_REG_SPU_ISE_EMI_REQ_MASK_B,
	PW_REG_SPU_ISE_INFRA_REQ_MASK_B,
	PW_REG_SPU_ISE_PMIC_REQ_MASK_B,
	PW_REG_SPU_ISE_SRCCLKENA_MASK_B,
	PW_REG_SPU_ISE_VCORE_REQ_MASK_B,
	PW_REG_SPU_ISE_VRF18_REQ_MASK_B,
	PW_REG_SRCCLKENI_INFRA_REQ_MASK_B,

	/* SPM_SRC_MASK_15 */
	PW_REG_SRCCLKENI_PMIC_REQ_MASK_B,
	PW_REG_SRCCLKENI_SRCCLKENA_MASK_B,
	PW_REG_SRCCLKENI_VCORE_REQ_MASK_B,
	PW_REG_SSPM_APSRC_REQ_MASK_B,
	PW_REG_SSPM_CHIFR_DATA_COH_REQ_MASK_B,
	PW_REG_SSPM_CHIFR_TCU_COH_REQ_MASK_B,
	PW_REG_SSPM_EMI_REQ_MASK_B,
	PW_REG_SSPM_INFRA_REQ_MASK_B,
	PW_REG_SSPM_PMIC_REQ_MASK_B,
	PW_REG_SSPM_SRCCLKENA_MASK_B,
	PW_REG_SSPM_VRF18_REQ_MASK_B,
	PW_REG_SSRSYS_APSRC_REQ_MASK_B,
	PW_REG_SSRSYS_EMI_REQ_MASK_B,
	PW_REG_SSRSYS_INFRA_REQ_MASK_B,
	PW_REG_SSRSYS_PMIC_REQ_MASK_B,
	PW_REG_SSRSYS_SRCCLKENA_MASK_B,
	PW_REG_SSRSYS_VRF18_REQ_MASK_B,
	PW_REG_UART_HUB_INFRA_REQ_MASK_B,
	PW_REG_UART_HUB_PMIC_REQ_MASK_B,
	PW_REG_UART_HUB_SRCCLKENA_MASK_B,
	PW_REG_UART_HUB_VCORE_REQ_MASK_B,
	PW_REG_UART_HUB_VRF18_REQ_MASK_B,
	PW_REG_UFS0_APSRC_REQ_MASK_B,
	PW_REG_UFS0_EMI_REQ_MASK_B,
	PW_REG_UFS0_INFRA_REQ_MASK_B,
	PW_REG_UFS0_PMIC_REQ_MASK_B,
	PW_REG_UFS0_SRCCLKENA_MASK_B,
	PW_REG_UFS0_VCORE_REQ_MASK_B,
	PW_REG_UFS0_VRF18_REQ_MASK_B,

	/* SPM_SRC_MASK_16 */
	PW_REG_UFS1_APSRC_REQ_MASK_B,
	PW_REG_UFS1_EMI_REQ_MASK_B,
	PW_REG_UFS1_INFRA_REQ_MASK_B,
	PW_REG_UFS1_PMIC_REQ_MASK_B,
	PW_REG_UFS1_SRCCLKENA_MASK_B,
	PW_REG_UFS1_VCORE_REQ_MASK_B,
	PW_REG_UFS1_VRF18_REQ_MASK_B,
	PW_REG_USB_APSRC_REQ_MASK_B,
	PW_REG_USB_EMI_REQ_MASK_B,
	PW_REG_USB_INFRA_REQ_MASK_B,
	PW_REG_USB_PMIC_REQ_MASK_B,
	PW_REG_USB_SRCCLKENA_MASK_B,
	PW_REG_USB_VCORE_REQ_MASK_B,
	PW_REG_USB_VRF18_REQ_MASK_B,
	PW_REG_VLP_PMSR_APSRC_REQ_MASK_B,
	PW_REG_VLP_PMSR_EMI_REQ_MASK_B,
	PW_REG_VLP_PMSR_INFRA_REQ_MASK_B,
	PW_REG_VLP_PMSR_PMIC_REQ_MASK_B,
	PW_REG_VLP_PMSR_SRCCLKENA_MASK_B,
	PW_REG_VLP_PMSR_VCORE_REQ_MASK_B,
	PW_REG_VLP_PMSR_VRF18_REQ_MASK_B,
	PW_REG_VLPCFG_RSV0_APSRC_REQ_MASK_B,
	PW_REG_VLPCFG_RSV0_EMI_REQ_MASK_B,
	PW_REG_VLPCFG_RSV0_INFRA_REQ_MASK_B,
	PW_REG_VLPCFG_RSV0_PMIC_REQ_MASK_B,
	PW_REG_VLPCFG_RSV0_SRCCLKENA_MASK_B,
	PW_REG_VLPCFG_RSV0_VCORE_REQ_MASK_B,
	PW_REG_VLPCFG_RSV0_VRF18_REQ_MASK_B,
	PW_REG_VLPCFG_RSV1_APSRC_REQ_MASK_B,
	PW_REG_VLPCFG_RSV1_EMI_REQ_MASK_B,
	PW_REG_VLPCFG_RSV1_INFRA_REQ_MASK_B,
	PW_REG_VLPCFG_RSV1_PMIC_REQ_MASK_B,

	/* SPM_SRC_MASK_17 */
	PW_REG_VLPCFG_RSV1_SRCCLKENA_MASK_B,
	PW_REG_VLPCFG_RSV1_VCORE_REQ_MASK_B,
	PW_REG_VLPCFG_RSV1_VRF18_REQ_MASK_B,
	PW_REG_ZRAM_APSRC_REQ_MASK_B,
	PW_REG_ZRAM_CHIFR_DATA_COH_REQ_MASK_B,
	PW_REG_ZRAM_CHIFR_TCU_COH_REQ_MASK_B,
	PW_REG_ZRAM_EMI_REQ_MASK_B,
	PW_REG_ZRAM_INFRA_REQ_MASK_B,
	PW_REG_ZRAM_PMIC_REQ_MASK_B,
	PW_REG_ZRAM_SRCCLKENA_MASK_B,
	PW_REG_ZRAM_VCORE_REQ_MASK_B,
	PW_REG_ZRAM_VRF18_REQ_MASK_B,
	PW_REG_PMRC_GIP_M_VCORE_REQ_MASK_B,
	PW_REG_IDLE_GOVERNOR_AOV_REQ_MASK_B,
	PW_REG_IDLE_GOVERNOR_APSRC_REQ_MASK_B,
	PW_REG_IDLE_GOVERNOR_CHIFR_DATA_COH_REQ_MASK_B,
	PW_REG_IDLE_GOVERNOR_CHIFR_TCU_COH_REQ_MASK_B,
	PW_REG_IDLE_GOVERNOR_DCS_REQ_MASK_B,
	PW_REG_IDLE_GOVERNOR_EMI_REQ_MASK_B,
	PW_REG_IDLE_GOVERNOR_INFRA_REQ_MASK_B,
	PW_REG_IDLE_GOVERNOR_PMIC_REQ_MASK_B,
	PW_REG_IDLE_GOVERNOR_SRCCLKENA_MASK_B,
	PW_REG_IDLE_GOVERNOR_SYSCO_REQ_MASK_B,
	PW_REG_IDLE_GOVERNOR_VCORE_REQ_MASK_B,
	PW_REG_IDLE_GOVERNOR_VRF18_REQ_MASK_B,
	PW_REG_PMRC_GIP_P_VCORE_REQ_MASK_B,
	PW_REG_GPUEB_SYSCO_REQ_MASK_B,

	/* SPM_EVENT_CON_MISC */
	PW_REG_SRCCLKEN_FAST_RESP,
	PW_REG_CSYSPWRUP_ACK_MASK,

	/* SPM_SRC_MASK_RSV_0 */
	PW_REG_ADSP_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_ADSP_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_APIFR_HASH_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_APIFR_HASH_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_APIFR_IO_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_APIFR_IO_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_APIFR_IO_SRCCLKENA_RSV_MASK_B,
	PW_REG_APIFR_MEM_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_APIFR_MEM_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_AUDIO_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_AUDIO_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_AUDIO_EMI_REQ_RSV_MASK_B,
	PW_REG_CCIF_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_ILDO_APSRC_REQ_RSV_MASK_B,
	PW_REG_ILDO_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_ILDO_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_ILDO_EMI_REQ_RSV_MASK_B,
	PW_REG_ILDO_INFRA_REQ_RSV_MASK_B,
	PW_REG_ILDO_PMIC_REQ_RSV_MASK_B,
	PW_REG_ILDO_SRCCLKENA_RSV_MASK_B,
	PW_REG_ILDO_VRF18_REQ_RSV_MASK_B,

	/* SPM_SRC_MASK_RSV_1 */
	PW_REG_CCIF_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_CCIF_EMI_REQ_RSV_MASK_B,

	/* SPM_SRC_MASK_RSV_2 */
	PW_REG_CCIF_PMIC_REQ_RSV_MASK_B,
	PW_REG_CCIF_VRF18_REQ_RSV_MASK_B,
	PW_REG_CG_CHECK_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_CG_CHECK_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_CKSYS_APSRC_REQ_RSV_MASK_B,
	PW_REG_CKSYS_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_CKSYS_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_CKSYS_EMI_REQ_RSV_MASK_B,
	PW_REG_CKSYS_INFRA_REQ_RSV_MASK_B,
	PW_REG_CKSYS_PMIC_REQ_RSV_MASK_B,

	/* SPM_SRC_MASK_RSV_3 */
	PW_REG_CKSYS_VCORE_REQ_RSV_MASK_B,
	PW_REG_CKSYS_VRF18_REQ_RSV_MASK_B,
	PW_REG_CKSYS1_APSRC_REQ_RSV_MASK_B,
	PW_REG_CKSYS1_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_CKSYS1_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_CKSYS1_EMI_REQ_RSV_MASK_B,
	PW_REG_CKSYS1_INFRA_REQ_RSV_MASK_B,
	PW_REG_CKSYS1_VRF18_REQ_RSV_MASK_B,
	PW_REG_CKSYS2_APSRC_REQ_RSV_MASK_B,
	PW_REG_CKSYS2_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_CKSYS2_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_CKSYS2_EMI_REQ_RSV_MASK_B,
	PW_REG_CKSYS2_INFRA_REQ_RSV_MASK_B,
	PW_REG_CKSYS2_VRF18_REQ_RSV_MASK_B,
	PW_REG_CONN_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_CONN_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_MCUPM_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_MCUPM_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_DPM_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_DPM_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_DVFSRC_APSRC_REQ_RSV_MASK_B,
	PW_REG_DVFSRC_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_DVFSRC_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_DVFSRC_EMI_REQ_RSV_MASK_B,
	PW_REG_DVFSRC_INFRA_REQ_RSV_MASK_B,
	PW_REG_DVFSRC_PMIC_REQ_RSV_MASK_B,

	/* SPM_SRC_MASK_RSV_4 */
	PW_REG_DVFSRC_SRCCLKENA_RSV_MASK_B,
	PW_REG_DVFSRC_VCORE_REQ_RSV_MASK_B,
	PW_REG_DVFSRC_VRF18_REQ_RSV_MASK_B,
	PW_REG_EMI_INFRA_RV33_EMI_REQ_RSV_MASK_B,
	PW_REG_EMISYS_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_EMISYS_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_EMISYS_EMI_REQ_RSV_MASK_B,
	PW_REG_EMISYS_INFRA_REQ_RSV_MASK_B,
	PW_REG_EMISYS_PMIC_REQ_RSV_MASK_B,
	PW_REG_EMISYS_SRCCLKENA_RSV_MASK_B,
	PW_REG_EMISYS_VCORE_REQ_RSV_MASK_B,
	PW_REG_EMISYS_VRF18_REQ_RSV_MASK_B,
	PW_REG_HWCCF_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_HWCCF_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_IPIC_APSRC_REQ_RSV_MASK_B,
	PW_REG_IPIC_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_IPIC_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_IPIC_EMI_REQ_RSV_MASK_B,
	PW_REG_IPIC_PMIC_REQ_RSV_MASK_B,
	PW_REG_IPIC_SRCCLKENA_RSV_MASK_B,
	PW_REG_IPIC_VCORE_REQ_RSV_MASK_B,
	PW_REG_MCU_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_MCU_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_MD_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_MD_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_PCIE0_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_PCIE0_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_PCIE1_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_PCIE1_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_PERISYS_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_PERISYS_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_PERISYS_PMIC_REQ_RSV_MASK_B,

	/* SPM_SRC_MASK_RSV_5 */
	PW_REG_PERISYS_VCORE_REQ_RSV_MASK_B,
	PW_REG_PLL_APSRC_REQ_RSV_MASK_B,

	/* SPM_SRC_MASK_RSV_6 */
	PW_REG_PLL_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_PLL_CHIFR_TCU_COH_REQ_RSV_MASK_B,

	/* SPM_SRC_MASK_RSV_7 */
	PW_REG_PLL_EMI_REQ_RSV_MASK_B,
	PW_REG_PLL_INFRA_REQ_RSV_MASK_B,

	/* SPM_SRC_MASK_RSV_8 */
	PW_REG_PLL_VRF18_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_M_APSRC_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_M_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_M_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_M_EMI_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_M_INFRA_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_M_PMIC_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_M_SRCCLKENA_RSV_MASK_B,
	PW_REG_PMRC_GIP_M_VRF18_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_P_APSRC_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_P_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_P_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_P_EMI_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_P_INFRA_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_P_PMIC_REQ_RSV_MASK_B,
	PW_REG_PMRC_GIP_P_SRCCLKENA_RSV_MASK_B,
	PW_REG_PMRC_GIP_P_VRF18_REQ_RSV_MASK_B,

	/* SPM_SRC_MASK_RSV_9 */
	PW_REG_SCP_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_SCP_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_SPU_HWROT_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_SPU_HWROT_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_SPU_ISE_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_SPU_ISE_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_SRCCLKENI_APSRC_REQ_RSV_MASK_B,
	PW_REG_SRCCLKENI_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_SRCCLKENI_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_SRCCLKENI_EMI_REQ_RSV_MASK_B,
	PW_REG_SRCCLKENI_VRF18_REQ_RSV_MASK_B,
	PW_REG_SSPM_VCORE_REQ_RSV_MASK_B,
	PW_REG_SSRSYS_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_SSRSYS_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_SSRSYS_VCORE_REQ_RSV_MASK_B,
	PW_REG_UART_HUB_APSRC_REQ_RSV_MASK_B,
	PW_REG_UART_HUB_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_UART_HUB_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_UART_HUB_EMI_REQ_RSV_MASK_B,
	PW_REG_UFS0_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_UFS0_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_UFS1_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_UFS1_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_USB_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_USB_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_VLP_PMSR_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_VLP_PMSR_CHIFR_TCU_COH_REQ_RSV_MASK_B,

	/* SPM_SRC_MASK_RSV_10 */
	PW_REG_VLPCFG_RSV0_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_VLPCFG_RSV0_CHIFR_TCU_COH_REQ_RSV_MASK_B,
	PW_REG_VLPCFG_RSV1_CHIFR_DATA_COH_REQ_RSV_MASK_B,
	PW_REG_VLPCFG_RSV1_CHIFR_TCU_COH_REQ_RSV_MASK_B,

	/* SPM_WAKEUP_EVENT_L_MASK */
	PW_REG_WAKEUP_EVENT_L_MASK,

	/* SPM_WAKEUP_EVENT_H_MASK */
	PW_REG_WAKEUP_EVENT_H_MASK,

	/* SPM_WAKEUP_EVENT_EXT_MASK */
	PW_REG_EXT_WAKEUP_EVENT_MASK,

	PW_MAX_COUNT,
};

#endif /* __PWR_CTRL_H__ */
