{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674636736505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674636736532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 09:52:15 2023 " "Processing started: Wed Jan 25 09:52:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674636736532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1674636736532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_level_fil -c top_level_fil " "Command: quartus_sta top_level_fil -c top_level_fil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1674636736532 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1674636736953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1674636739892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1674636739892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636739969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636739969 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1674636742704 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674636743110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674636743110 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674636743110 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674636743110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674636743110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674636743110 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674636743110 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1674636743110 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level_fil.sdc " "Synopsys Design Constraints File file not found: 'top_level_fil.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1674636743235 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sysclk_p " "Node: sysclk_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated\|ddio_outa\[0\]~DFFLO sysclk_p " "Register altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated\|ddio_outa\[0\]~DFFLO is being clocked by sysclk_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636743282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636743282 "|top_level_fil|sysclk_p"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ETH_RXCLK " "Node: ETH_RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\|fpga_rst_reg\[15\] ETH_RXCLK " "Register FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\|fpga_rst_reg\[15\] is being clocked by ETH_RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636743282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636743282 "|top_level_fil|ETH_RXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[12\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[12\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636743282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636743282 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1674636743313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674636746500 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1674636746533 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674636746533 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1674636746533 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674636746594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.432 " "Worst-case setup slack is 8.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.432               0.000 altera_reserved_tck  " "    8.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636746688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 altera_reserved_tck  " "    0.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636746719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.111 " "Worst-case recovery slack is 29.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.111               0.000 altera_reserved_tck  " "   29.111               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636746735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.911 " "Worst-case removal slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 altera_reserved_tck  " "    0.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636746751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.170 " "Worst-case minimum pulse width slack is 15.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.170               0.000 altera_reserved_tck  " "   15.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636746751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636746751 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674636746845 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674636746985 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC7D6F31C7ES " "Timing characteristics of device 5CGXFC7D6F31C7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1674636746985 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674636760360 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sysclk_p " "Node: sysclk_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated\|ddio_outa\[0\]~DFFLO sysclk_p " "Register altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated\|ddio_outa\[0\]~DFFLO is being clocked by sysclk_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636761157 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636761157 "|top_level_fil|sysclk_p"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ETH_RXCLK " "Node: ETH_RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\|fpga_rst_reg\[15\] ETH_RXCLK " "Register FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\|fpga_rst_reg\[15\] is being clocked by ETH_RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636761157 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636761157 "|top_level_fil|ETH_RXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[12\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[12\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636761157 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636761157 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674636764095 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1674636764110 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674636764110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.538 " "Worst-case setup slack is 8.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.538               0.000 altera_reserved_tck  " "    8.538               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636764172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 altera_reserved_tck  " "    0.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636764188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.293 " "Worst-case recovery slack is 29.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.293               0.000 altera_reserved_tck  " "   29.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636764204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.795 " "Worst-case removal slack is 0.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 altera_reserved_tck  " "    0.795               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636764219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.186 " "Worst-case minimum pulse width slack is 15.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.186               0.000 altera_reserved_tck  " "   15.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636764235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636764235 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674636764329 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674636765172 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC7D6F31C7ES " "Timing characteristics of device 5CGXFC7D6F31C7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1674636765172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674636773033 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sysclk_p " "Node: sysclk_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated\|ddio_outa\[0\]~DFFLO sysclk_p " "Register altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated\|ddio_outa\[0\]~DFFLO is being clocked by sysclk_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636773658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636773658 "|top_level_fil|sysclk_p"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ETH_RXCLK " "Node: ETH_RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\|fpga_rst_reg\[15\] ETH_RXCLK " "Register FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\|fpga_rst_reg\[15\] is being clocked by ETH_RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636773658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636773658 "|top_level_fil|ETH_RXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[12\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[12\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636773658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636773658 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674636776594 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1674636776626 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674636776626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.427 " "Worst-case setup slack is 12.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.427               0.000 altera_reserved_tck  " "   12.427               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636776642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.002 " "Worst-case hold slack is 0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 altera_reserved_tck  " "    0.002               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636776674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.703 " "Worst-case recovery slack is 30.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.703               0.000 altera_reserved_tck  " "   30.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636776688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.291 " "Worst-case removal slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 altera_reserved_tck  " "    0.291               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636776688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.046 " "Worst-case minimum pulse width slack is 15.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.046               0.000 altera_reserved_tck  " "   15.046               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636776704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636776704 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674636776782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sysclk_p " "Node: sysclk_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated\|ddio_outa\[0\]~DFFLO sysclk_p " "Register altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated\|ddio_outa\[0\]~DFFLO is being clocked by sysclk_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636777688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636777688 "|top_level_fil|sysclk_p"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ETH_RXCLK " "Node: ETH_RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\|fpga_rst_reg\[15\] ETH_RXCLK " "Register FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\|fpga_rst_reg\[15\] is being clocked by ETH_RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636777688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636777688 "|top_level_fil|ETH_RXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[12\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[12\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674636777688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674636777688 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674636780594 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1674636780625 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674636780625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.875 " "Worst-case setup slack is 12.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.875               0.000 altera_reserved_tck  " "   12.875               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636780641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.012 " "Worst-case hold slack is 0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 altera_reserved_tck  " "    0.012               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636780657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.974 " "Worst-case recovery slack is 30.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.974               0.000 altera_reserved_tck  " "   30.974               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636780673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.253 " "Worst-case removal slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 altera_reserved_tck  " "    0.253               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636780704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.092 " "Worst-case minimum pulse width slack is 15.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.092               0.000 altera_reserved_tck  " "   15.092               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674636780720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674636780720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674636783345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674636783345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5602 " "Peak virtual memory: 5602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674636783595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 09:53:03 2023 " "Processing ended: Wed Jan 25 09:53:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674636783595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674636783595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674636783595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674636783595 ""}
