ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g0xx_hal_rcc_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c"
  18              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_RCCEx_PeriphCLKConfig
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_RCCEx_PeriphCLKConfig:
  26              	.LVL0:
  27              	.LFB158:
   1:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @file    stm32g0xx_hal_rcc_ex.c
   4:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
   8:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  10:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  11:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
  12:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @attention
  13:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  14:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
  15:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  16:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  17:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the 
  19:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  20:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  22:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
  23:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  24:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  25:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  26:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #include "stm32g0xx_hal.h"
  27:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  28:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @addtogroup STM32G0xx_HAL_Driver
  29:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  30:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  31:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 2


  32:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  33:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  34:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  35:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  36:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  37:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  38:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  39:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  40:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  41:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  42:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  * @{
  43:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  */
  44:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE        100U /* 100 ms (minimum Tick + 1)  */
  45:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  46:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  47:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT        GPIOA
  48:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_PIN              GPIO_PIN_2
  49:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
  50:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @}
  51:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  52:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  53:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  55:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  56:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  57:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  58:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  59:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  60:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  61:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  62:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  63:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  64:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *
  65:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @verbatim
  66:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
  67:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  68:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
  69:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
  70:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  71:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     frequencies.
  72:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
  73:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to
  74:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  75:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  76:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
  77:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  78:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @endverbatim
  79:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  80:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  81:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
  82:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
  83:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         parameters in the @ref RCC_PeriphCLKInitTypeDef.
  84:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to a @ref RCC_PeriphCLKInitTypeDef structure that
  85:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
  86:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
  87:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC    ADC peripheral clock
  88:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1   I2C1 peripheral clock
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 3


  89:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S1   I2S1 peripheral clock
  90:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1 USART1 peripheral clock
  91:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock     (1)
  92:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock  (1)
  93:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock  (1)
  94:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock (1)
  95:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG     RNG peripheral clock     (1)
  96:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock    (1)(2)
  97:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock   (1)(2)
  98:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock     (2)
  99:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
 100:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (1) Peripherals are not available on all devices
 101:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (2) Peripherals clock selection is not available on all devices
 102:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to select
 103:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 104:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
 105:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval HAL status
 106:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 107:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
  28              		.loc 1 108 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 108 1 is_stmt 0 view .LVU1
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 20
  36              		.cfi_offset 4, -20
  37              		.cfi_offset 5, -16
  38              		.cfi_offset 6, -12
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 83B0     		sub	sp, sp, #12
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 32
  44 0004 0400     		movs	r4, r0
 109:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t tmpregister;
  45              		.loc 1 109 3 is_stmt 1 view .LVU2
 110:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t tickstart;
  46              		.loc 1 110 3 view .LVU3
 111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
  47              		.loc 1 111 3 view .LVU4
  48              	.LVL1:
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  49              		.loc 1 112 3 view .LVU5
 113:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 114:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
 115:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  50              		.loc 1 115 3 view .LVU6
 116:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 117:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 118:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  51              		.loc 1 118 3 view .LVU7
  52              		.loc 1 118 21 is_stmt 0 view .LVU8
  53 0006 0368     		ldr	r3, [r0]
  54              		.loc 1 118 6 view .LVU9
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 4


  55 0008 9B03     		lsls	r3, r3, #14
  56 000a 62D5     		bpl	.L16
  57              	.LBB2:
 119:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
  58              		.loc 1 120 5 is_stmt 1 view .LVU10
  59              	.LVL2:
 121:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 122:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 123:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
  60              		.loc 1 123 5 view .LVU11
 124:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 125:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 126:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
  61              		.loc 1 126 5 view .LVU12
  62              		.loc 1 126 9 is_stmt 0 view .LVU13
  63 000c 534B     		ldr	r3, .L29
  64 000e DB6B     		ldr	r3, [r3, #60]
  65              		.loc 1 126 8 view .LVU14
  66 0010 DB00     		lsls	r3, r3, #3
  67 0012 1ED4     		bmi	.L17
 127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 128:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  68              		.loc 1 128 7 is_stmt 1 view .LVU15
  69              	.LBB3:
  70              		.loc 1 128 7 view .LVU16
  71              		.loc 1 128 7 view .LVU17
  72 0014 514B     		ldr	r3, .L29
  73 0016 DA6B     		ldr	r2, [r3, #60]
  74 0018 8021     		movs	r1, #128
  75 001a 4905     		lsls	r1, r1, #21
  76 001c 0A43     		orrs	r2, r1
  77 001e DA63     		str	r2, [r3, #60]
  78              		.loc 1 128 7 view .LVU18
  79 0020 DB6B     		ldr	r3, [r3, #60]
  80 0022 0B40     		ands	r3, r1
  81 0024 0193     		str	r3, [sp, #4]
  82              		.loc 1 128 7 view .LVU19
  83 0026 019B     		ldr	r3, [sp, #4]
  84              	.LBE3:
  85              		.loc 1 128 7 view .LVU20
 129:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  86              		.loc 1 129 7 view .LVU21
  87              	.LVL3:
  88              		.loc 1 129 21 is_stmt 0 view .LVU22
  89 0028 0126     		movs	r6, #1
  90              	.LVL4:
  91              	.L3:
 130:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 131:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 133:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
  92              		.loc 1 133 5 is_stmt 1 view .LVU23
  93 002a 4D4A     		ldr	r2, .L29+4
  94 002c 1168     		ldr	r1, [r2]
  95 002e 8023     		movs	r3, #128
  96 0030 5B00     		lsls	r3, r3, #1
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 5


  97 0032 0B43     		orrs	r3, r1
  98 0034 1360     		str	r3, [r2]
 134:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 136:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
  99              		.loc 1 136 5 view .LVU24
 100              		.loc 1 136 17 is_stmt 0 view .LVU25
 101 0036 FFF7FEFF 		bl	HAL_GetTick
 102              	.LVL5:
 103              		.loc 1 136 17 view .LVU26
 104 003a 0500     		movs	r5, r0
 105              	.LVL6:
 137:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 138:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 106              		.loc 1 138 5 is_stmt 1 view .LVU27
 107              	.L4:
 108              		.loc 1 138 37 view .LVU28
 109              		.loc 1 138 16 is_stmt 0 view .LVU29
 110 003c 484B     		ldr	r3, .L29+4
 111 003e 1B68     		ldr	r3, [r3]
 112              		.loc 1 138 37 view .LVU30
 113 0040 DB05     		lsls	r3, r3, #23
 114 0042 08D4     		bmi	.L25
 139:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 115              		.loc 1 140 7 is_stmt 1 view .LVU31
 116              		.loc 1 140 12 is_stmt 0 view .LVU32
 117 0044 FFF7FEFF 		bl	HAL_GetTick
 118              	.LVL7:
 119              		.loc 1 140 26 view .LVU33
 120 0048 401B     		subs	r0, r0, r5
 121              		.loc 1 140 10 view .LVU34
 122 004a 0228     		cmp	r0, #2
 123 004c F6D9     		bls	.L4
 141:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 142:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 124              		.loc 1 142 13 view .LVU35
 125 004e 0325     		movs	r5, #3
 126              	.LVL8:
 127              		.loc 1 142 13 view .LVU36
 128 0050 02E0     		b	.L5
 129              	.LVL9:
 130              	.L17:
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 131              		.loc 1 120 22 view .LVU37
 132 0052 0026     		movs	r6, #0
 133 0054 E9E7     		b	.L3
 134              	.LVL10:
 135              	.L25:
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 136              		.loc 1 120 22 view .LVU38
 137              	.LBE2:
 111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 138              		.loc 1 111 21 view .LVU39
 139 0056 0025     		movs	r5, #0
 140              	.LVL11:
 141              	.L5:
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 6


 142              	.LBB4:
 143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 144:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 145:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 147:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 143              		.loc 1 147 5 is_stmt 1 view .LVU40
 144              		.loc 1 147 8 is_stmt 0 view .LVU41
 145 0058 002D     		cmp	r5, #0
 146 005a 23D1     		bne	.L7
 148:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 149:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
 150:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 147              		.loc 1 150 7 is_stmt 1 view .LVU42
 148              		.loc 1 150 21 is_stmt 0 view .LVU43
 149 005c 3F4B     		ldr	r3, .L29
 150 005e D96D     		ldr	r1, [r3, #92]
 151              		.loc 1 150 19 view .LVU44
 152 0060 C022     		movs	r2, #192
 153 0062 9200     		lsls	r2, r2, #2
 154 0064 0B00     		movs	r3, r1
 155 0066 1340     		ands	r3, r2
 156              	.LVL12:
 151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 152:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 153:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelectio
 157              		.loc 1 153 7 is_stmt 1 view .LVU45
 158              		.loc 1 153 10 is_stmt 0 view .LVU46
 159 0068 1142     		tst	r1, r2
 160 006a 10D0     		beq	.L8
 161              		.loc 1 153 82 discriminator 1 view .LVU47
 162 006c 6269     		ldr	r2, [r4, #20]
 163              		.loc 1 153 50 discriminator 1 view .LVU48
 164 006e 9A42     		cmp	r2, r3
 165 0070 0DD0     		beq	.L8
 154:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 155:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 166              		.loc 1 156 9 is_stmt 1 view .LVU49
 167              		.loc 1 156 23 is_stmt 0 view .LVU50
 168 0072 3A4A     		ldr	r2, .L29
 169 0074 D36D     		ldr	r3, [r2, #92]
 170              	.LVL13:
 171              		.loc 1 156 21 view .LVU51
 172 0076 3B49     		ldr	r1, .L29+8
 173              	.LVL14:
 174              		.loc 1 156 21 view .LVU52
 175 0078 0B40     		ands	r3, r1
 176              	.LVL15:
 157:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 177              		.loc 1 158 9 is_stmt 1 view .LVU53
 178 007a D06D     		ldr	r0, [r2, #92]
 179 007c 8021     		movs	r1, #128
 180 007e 4902     		lsls	r1, r1, #9
 181 0080 0143     		orrs	r1, r0
 182 0082 D165     		str	r1, [r2, #92]
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 7


 159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 183              		.loc 1 159 9 view .LVU54
 184 0084 D16D     		ldr	r1, [r2, #92]
 185 0086 3848     		ldr	r0, .L29+12
 186 0088 0140     		ands	r1, r0
 187 008a D165     		str	r1, [r2, #92]
 160:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 188              		.loc 1 161 9 view .LVU55
 189              		.loc 1 161 19 is_stmt 0 view .LVU56
 190 008c D365     		str	r3, [r2, #92]
 191              	.L8:
 162:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 163:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 164:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 192              		.loc 1 165 7 is_stmt 1 view .LVU57
 193              		.loc 1 165 10 is_stmt 0 view .LVU58
 194 008e DB07     		lsls	r3, r3, #31
 195 0090 10D4     		bmi	.L26
 196              	.LVL16:
 197              	.L9:
 166:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 169:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 172:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 174:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 176:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             break;
 177:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 179:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 181:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if (ret == HAL_OK)
 198              		.loc 1 181 7 is_stmt 1 view .LVU59
 199              		.loc 1 181 10 is_stmt 0 view .LVU60
 200 0092 002D     		cmp	r5, #0
 201 0094 06D1     		bne	.L7
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 183:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 184:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 202              		.loc 1 184 9 is_stmt 1 view .LVU61
 203 0096 314A     		ldr	r2, .L29
 204 0098 D36D     		ldr	r3, [r2, #92]
 205 009a 3249     		ldr	r1, .L29+8
 206 009c 0B40     		ands	r3, r1
 207 009e 6169     		ldr	r1, [r4, #20]
 208 00a0 0B43     		orrs	r3, r1
 209 00a2 D365     		str	r3, [r2, #92]
 210              	.LVL17:
 211              	.L7:
 185:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 186:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       else
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 8


 187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* set overall return value */
 189:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         status = ret;
 190:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 191:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else
 193:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 194:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* set overall return value */
 195:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       status = ret;
 196:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 198:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 199:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (pwrclkchanged == SET)
 212              		.loc 1 199 5 view .LVU62
 213              		.loc 1 199 8 is_stmt 0 view .LVU63
 214 00a4 012E     		cmp	r6, #1
 215 00a6 15D1     		bne	.L2
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 201:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 216              		.loc 1 201 7 is_stmt 1 view .LVU64
 217 00a8 2C4A     		ldr	r2, .L29
 218 00aa D36B     		ldr	r3, [r2, #60]
 219 00ac 2F49     		ldr	r1, .L29+16
 220 00ae 0B40     		ands	r3, r1
 221 00b0 D363     		str	r3, [r2, #60]
 222 00b2 0FE0     		b	.L2
 223              	.LVL18:
 224              	.L26:
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 225              		.loc 1 168 9 view .LVU65
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 226              		.loc 1 168 21 is_stmt 0 view .LVU66
 227 00b4 FFF7FEFF 		bl	HAL_GetTick
 228              	.LVL19:
 229 00b8 0700     		movs	r7, r0
 230              	.LVL20:
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 231              		.loc 1 171 9 is_stmt 1 view .LVU67
 232              	.L10:
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 233              		.loc 1 171 53 view .LVU68
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 234              		.loc 1 171 16 is_stmt 0 view .LVU69
 235 00ba 284B     		ldr	r3, .L29
 236 00bc DB6D     		ldr	r3, [r3, #92]
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 237              		.loc 1 171 53 view .LVU70
 238 00be 9B07     		lsls	r3, r3, #30
 239 00c0 E7D4     		bmi	.L9
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 240              		.loc 1 173 11 is_stmt 1 view .LVU71
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 241              		.loc 1 173 16 is_stmt 0 view .LVU72
 242 00c2 FFF7FEFF 		bl	HAL_GetTick
 243              	.LVL21:
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 244              		.loc 1 173 30 view .LVU73
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 9


 245 00c6 C01B     		subs	r0, r0, r7
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 246              		.loc 1 173 14 view .LVU74
 247 00c8 294B     		ldr	r3, .L29+20
 248 00ca 9842     		cmp	r0, r3
 249 00cc F5D9     		bls	.L10
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             break;
 250              		.loc 1 175 17 view .LVU75
 251 00ce 0325     		movs	r5, #3
 252              	.LVL22:
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             break;
 253              		.loc 1 175 17 view .LVU76
 254 00d0 DFE7     		b	.L9
 255              	.LVL23:
 256              	.L16:
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             break;
 257              		.loc 1 175 17 view .LVU77
 258              	.LBE4:
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 259              		.loc 1 112 21 view .LVU78
 260 00d2 0025     		movs	r5, #0
 261              	.LVL24:
 262              	.L2:
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 203:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 204:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 206:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 263              		.loc 1 206 3 is_stmt 1 view .LVU79
 264              		.loc 1 206 22 is_stmt 0 view .LVU80
 265 00d4 2368     		ldr	r3, [r4]
 266              		.loc 1 206 6 view .LVU81
 267 00d6 DB07     		lsls	r3, r3, #31
 268 00d8 06D5     		bpl	.L12
 207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 269              		.loc 1 209 5 is_stmt 1 view .LVU82
 210:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 211:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 212:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 270              		.loc 1 212 5 view .LVU83
 271 00da 204A     		ldr	r2, .L29
 272 00dc 536D     		ldr	r3, [r2, #84]
 273 00de 0321     		movs	r1, #3
 274 00e0 8B43     		bics	r3, r1
 275 00e2 6168     		ldr	r1, [r4, #4]
 276 00e4 0B43     		orrs	r3, r1
 277 00e6 5365     		str	r3, [r2, #84]
 278              	.L12:
 213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 214:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 215:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 216:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 217:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 218:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 219:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 10


 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 222:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 223:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 224:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 225:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 227:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 230:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 231:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 233:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 234:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 235:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 237:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 238:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 239:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 240:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 241:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 242:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
 244:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 247:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 248:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
 249:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 250:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 252:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
 253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 254:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 279              		.loc 1 258 3 view .LVU84
 280              		.loc 1 258 22 is_stmt 0 view .LVU85
 281 00e8 2368     		ldr	r3, [r4]
 282              		.loc 1 258 6 view .LVU86
 283 00ea 5B06     		lsls	r3, r3, #25
 284 00ec 06D5     		bpl	.L13
 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 260:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 261:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 285              		.loc 1 261 5 is_stmt 1 view .LVU87
 262:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 263:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 264:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 286              		.loc 1 264 5 view .LVU88
 287 00ee 1B4A     		ldr	r2, .L29
 288 00f0 536D     		ldr	r3, [r2, #84]
 289 00f2 2049     		ldr	r1, .L29+24
 290 00f4 0B40     		ands	r3, r1
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 11


 291 00f6 A168     		ldr	r1, [r4, #8]
 292 00f8 0B43     		orrs	r3, r1
 293 00fa 5365     		str	r3, [r2, #84]
 294              	.L13:
 265:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 266:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 267:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 268:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 269:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 270:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 271:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 272:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 273:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 274:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 275:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 276:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 277:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 278:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 279:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 280:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_RNGSEL */
 281:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
 282:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 295              		.loc 1 282 3 view .LVU89
 296              		.loc 1 282 22 is_stmt 0 view .LVU90
 297 00fc 2368     		ldr	r3, [r4]
 298              		.loc 1 282 6 view .LVU91
 299 00fe 5B04     		lsls	r3, r3, #17
 300 0100 0BD5     		bpl	.L14
 283:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 284:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 285:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 301              		.loc 1 285 5 is_stmt 1 view .LVU92
 286:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 287:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 288:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 302              		.loc 1 288 5 view .LVU93
 303 0102 164A     		ldr	r2, .L29
 304 0104 536D     		ldr	r3, [r2, #84]
 305 0106 9B00     		lsls	r3, r3, #2
 306 0108 9B08     		lsrs	r3, r3, #2
 307 010a 2169     		ldr	r1, [r4, #16]
 308 010c 0B43     		orrs	r3, r1
 309 010e 5365     		str	r3, [r2, #84]
 289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 290:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 310              		.loc 1 290 5 view .LVU94
 311              		.loc 1 290 22 is_stmt 0 view .LVU95
 312 0110 2269     		ldr	r2, [r4, #16]
 313              		.loc 1 290 8 view .LVU96
 314 0112 8023     		movs	r3, #128
 315 0114 DB05     		lsls	r3, r3, #23
 316 0116 9A42     		cmp	r2, r3
 317 0118 11D0     		beq	.L27
 318              	.L14:
 291:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 292:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLPCLK output */
 293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 12


 294:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 295:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 296:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 297:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 298:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- CEC clock source configuration ---------------------*/
 299:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 300:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 301:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 302:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 303:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 304:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 305:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 307:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_CECSEL */
 308:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 309:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 310:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- TIM1 clock source configuration ---------------------*/
 311:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 312:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 313:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 314:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
 315:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 316:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the TIM1 clock source */
 317:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 318:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 319:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 320:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 321:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 322:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 323:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 324:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 325:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 326:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 327:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 328:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- TIM15 clock source configuration ---------------------*/
 329:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 330:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 331:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
 333:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 334:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the TIM15 clock source */
 335:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 336:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 337:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 338:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 339:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 340:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 341:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 342:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 343:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 344:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 345:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- I2S1 clock source configuration ---------------------*/
 346:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 319              		.loc 1 346 3 is_stmt 1 view .LVU97
 320              		.loc 1 346 22 is_stmt 0 view .LVU98
 321 011a 2368     		ldr	r3, [r4]
 322              		.loc 1 346 6 view .LVU99
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 13


 323 011c 1B05     		lsls	r3, r3, #20
 324 011e 0BD5     		bpl	.L15
 347:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 348:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 349:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));
 325              		.loc 1 349 5 is_stmt 1 view .LVU100
 350:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 351:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the I2S1 clock source */
 352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 326              		.loc 1 352 5 view .LVU101
 327 0120 0E4A     		ldr	r2, .L29
 328 0122 536D     		ldr	r3, [r2, #84]
 329 0124 1449     		ldr	r1, .L29+28
 330 0126 0B40     		ands	r3, r1
 331 0128 E168     		ldr	r1, [r4, #12]
 332 012a 0B43     		orrs	r3, r1
 333 012c 5365     		str	r3, [r2, #84]
 353:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 354:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 334              		.loc 1 354 5 view .LVU102
 335              		.loc 1 354 22 is_stmt 0 view .LVU103
 336 012e E268     		ldr	r2, [r4, #12]
 337              		.loc 1 354 8 view .LVU104
 338 0130 8023     		movs	r3, #128
 339 0132 DB01     		lsls	r3, r3, #7
 340 0134 9A42     		cmp	r2, r3
 341 0136 09D0     		beq	.L28
 342              	.L15:
 355:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 356:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLPCLK output */
 357:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 358:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 359:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 360:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 361:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   return status;
 343              		.loc 1 361 3 is_stmt 1 view .LVU105
 362:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 344              		.loc 1 362 1 is_stmt 0 view .LVU106
 345 0138 2800     		movs	r0, r5
 346 013a 03B0     		add	sp, sp, #12
 347              		@ sp needed
 348              	.LVL25:
 349              	.LVL26:
 350              		.loc 1 362 1 view .LVU107
 351 013c F0BD     		pop	{r4, r5, r6, r7, pc}
 352              	.LVL27:
 353              	.L27:
 293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 354              		.loc 1 293 7 is_stmt 1 view .LVU108
 355 013e 074A     		ldr	r2, .L29
 356 0140 D168     		ldr	r1, [r2, #12]
 357 0142 8023     		movs	r3, #128
 358 0144 5B02     		lsls	r3, r3, #9
 359 0146 0B43     		orrs	r3, r1
 360 0148 D360     		str	r3, [r2, #12]
 361 014a E6E7     		b	.L14
 362              	.L28:
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 14


 357:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 363              		.loc 1 357 7 view .LVU109
 364 014c 034A     		ldr	r2, .L29
 365 014e D168     		ldr	r1, [r2, #12]
 366 0150 8023     		movs	r3, #128
 367 0152 5B02     		lsls	r3, r3, #9
 368 0154 0B43     		orrs	r3, r1
 369 0156 D360     		str	r3, [r2, #12]
 370 0158 EEE7     		b	.L15
 371              	.L30:
 372 015a C046     		.align	2
 373              	.L29:
 374 015c 00100240 		.word	1073876992
 375 0160 00700040 		.word	1073770496
 376 0164 FFFCFFFF 		.word	-769
 377 0168 FFFFFEFF 		.word	-65537
 378 016c FFFFFFEF 		.word	-268435457
 379 0170 88130000 		.word	5000
 380 0174 FFCFFFFF 		.word	-12289
 381 0178 FF3FFFFF 		.word	-49153
 382              		.cfi_endproc
 383              	.LFE158:
 385              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 386              		.align	1
 387              		.global	HAL_RCCEx_GetPeriphCLKConfig
 388              		.syntax unified
 389              		.code	16
 390              		.thumb_func
 392              	HAL_RCCEx_GetPeriphCLKConfig:
 393              	.LVL28:
 394              	.LFB159:
 363:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 364:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 365:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 366:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 367:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 368:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         clocks: I2C1, I2S1, USART1, RTC, ADC,
 369:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         LPTIM1 (1), LPTIM2 (1), TIM1 (2), TIM15 (1)(2), USART2 (2), LPUART1 (1), CEC (1) and RN
 370:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note (1) Peripheral is not available on all devices
 371:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note (2) Peripheral clock selection is not available on all devices
 372:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
 373:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 374:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 375:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 395              		.loc 1 375 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399              		@ link register save eliminated.
 376:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 377:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I
 400              		.loc 1 377 3 view .LVU111
 401              		.loc 1 377 39 is_stmt 0 view .LVU112
 402 0000 0D4B     		ldr	r3, .L32
 403 0002 0360     		str	r3, [r0]
 378:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_RTC ;
 379:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 15


 380:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL) && defined(RCC_CCIPR_LPTIM2SEL)
 381:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPTIM2  | RCC_PERIPHCLK_LPTIM1;
 382:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL && RCC_CCIPR_LPTIM2SEL */
 383:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 384:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_RNG;
 385:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_RNGSEL */
 386:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 387:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPUART1;
 388:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 389:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 390:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_CEC;
 391:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_CECSEL */
 392:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 393:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM1;
 394:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 395:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 396:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM15;
 397:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 398:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 399:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_USART2;
 400:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 401:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 402:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 404              		.loc 1 403 3 is_stmt 1 view .LVU113
 405              		.loc 1 403 42 is_stmt 0 view .LVU114
 406 0004 0D4B     		ldr	r3, .L32+4
 407 0006 596D     		ldr	r1, [r3, #84]
 408 0008 0322     		movs	r2, #3
 409 000a 0A40     		ands	r2, r1
 410              		.loc 1 403 40 view .LVU115
 411 000c 4260     		str	r2, [r0, #4]
 404:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 405:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 406:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 407:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 408:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 409:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 411:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 412:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 413:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 412              		.loc 1 413 3 is_stmt 1 view .LVU116
 413              		.loc 1 413 42 is_stmt 0 view .LVU117
 414 000e 5A6D     		ldr	r2, [r3, #84]
 415 0010 C021     		movs	r1, #192
 416 0012 8901     		lsls	r1, r1, #6
 417 0014 0A40     		ands	r2, r1
 418              		.loc 1 413 40 view .LVU118
 419 0016 8260     		str	r2, [r0, #8]
 414:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 415:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
 416:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 417:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 418:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
 419:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
 420:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 16


 421:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 422:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 423:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the TIM1 clock source ---------------------------------------------*/
 424:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Tim1ClockSelection  = __HAL_RCC_GET_TIM1_SOURCE();
 425:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 426:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 427:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the TIM15 clock source ---------------------------------------------*/
 428:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Tim15ClockSelection  = __HAL_RCC_GET_TIM15_SOURCE();
 429:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 430:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
 431:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 420              		.loc 1 431 3 is_stmt 1 view .LVU119
 421              		.loc 1 431 42 is_stmt 0 view .LVU120
 422 0018 DA6D     		ldr	r2, [r3, #92]
 423 001a C021     		movs	r1, #192
 424 001c 8900     		lsls	r1, r1, #2
 425 001e 0A40     		ands	r2, r1
 426              		.loc 1 431 40 view .LVU121
 427 0020 4261     		str	r2, [r0, #20]
 432:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 433:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
 434:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection     = __HAL_RCC_GET_RNG_SOURCE();
 435:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_RNGSEL */
 436:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the ADC clock source -----------------------------------------------*/
 437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 428              		.loc 1 437 3 is_stmt 1 view .LVU122
 429              		.loc 1 437 42 is_stmt 0 view .LVU123
 430 0022 5A6D     		ldr	r2, [r3, #84]
 431 0024 920F     		lsrs	r2, r2, #30
 432 0026 9207     		lsls	r2, r2, #30
 433              		.loc 1 437 40 view .LVU124
 434 0028 0261     		str	r2, [r0, #16]
 438:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 439:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the CEC clock source -----------------------------------------------*/
 440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection     = __HAL_RCC_GET_CEC_SOURCE();
 441:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_CECSEL */
 442:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the I2S1 clock source -----------------------------------------------*/
 443:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->I2s1ClockSelection    = __HAL_RCC_GET_I2S1_SOURCE();
 435              		.loc 1 443 3 is_stmt 1 view .LVU125
 436              		.loc 1 443 42 is_stmt 0 view .LVU126
 437 002a 5B6D     		ldr	r3, [r3, #84]
 438 002c C022     		movs	r2, #192
 439 002e 1202     		lsls	r2, r2, #8
 440 0030 1340     		ands	r3, r2
 441              		.loc 1 443 40 view .LVU127
 442 0032 C360     		str	r3, [r0, #12]
 444:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 443              		.loc 1 444 1 view .LVU128
 444              		@ sp needed
 445 0034 7047     		bx	lr
 446              	.L33:
 447 0036 C046     		.align	2
 448              	.L32:
 449 0038 41480200 		.word	149569
 450 003c 00100240 		.word	1073876992
 451              		.cfi_endproc
 452              	.LFE159:
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 17


 454              		.global	__aeabi_uidiv
 455              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 456              		.align	1
 457              		.global	HAL_RCCEx_GetPeriphCLKFreq
 458              		.syntax unified
 459              		.code	16
 460              		.thumb_func
 462              	HAL_RCCEx_GetPeriphCLKFreq:
 463              	.LVL29:
 464              	.LFB160:
 445:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 446:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 447:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLL
 448:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
 449:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
 450:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 451:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC     RTC peripheral clock
 452:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC     ADC peripheral clock
 453:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1    I2C1 peripheral clock
 454:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S1    I2S1 peripheral clock
 455:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 456:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG     RNG peripheral clock    (1)
 457:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock  (1)(2)
 458:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock   (1)(2)
 459:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock (1)
 460:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock (1)
 461:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock(1)
 462:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock    (1)
 463:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock (1)(2)
 464:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (1) Peripheral not available on all devices
 465:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (2) Peripheral Clock configuration not available on all devices
 466:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
 467:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 468:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 469:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 465              		.loc 1 469 1 is_stmt 1 view -0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469              		.loc 1 469 1 is_stmt 0 view .LVU130
 470 0000 10B5     		push	{r4, lr}
 471              	.LCFI2:
 472              		.cfi_def_cfa_offset 8
 473              		.cfi_offset 4, -8
 474              		.cfi_offset 14, -4
 475 0002 0400     		movs	r4, r0
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 476              		.loc 1 470 3 is_stmt 1 view .LVU131
 477              	.LVL30:
 471:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 478              		.loc 1 471 3 view .LVU132
 472:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t pllvco;
 479              		.loc 1 472 3 view .LVU133
 473:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t plln;
 480              		.loc 1 473 3 view .LVU134
 474:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 475:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t rngclk;
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 18


 476:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t rngdiv;
 477:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif
 478:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
 479:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 481              		.loc 1 479 3 view .LVU135
 480:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 481:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_RTC)
 482              		.loc 1 481 3 view .LVU136
 483              		.loc 1 481 6 is_stmt 0 view .LVU137
 484 0004 8023     		movs	r3, #128
 485 0006 9B02     		lsls	r3, r3, #10
 486 0008 9842     		cmp	r0, r3
 487 000a 3CD0     		beq	.L70
 482:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 483:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Get the current RTC source */
 484:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
 485:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 486:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if LSE is ready and if RTC clock selection is LSE */
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 488:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 489:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = LSE_VALUE;
 490:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 491:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if LSI is ready and if RTC clock selection is LSI */
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 493:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 494:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = LSI_VALUE;
 495:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 496:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) &&(srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 498:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 499:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = HSE_VALUE / 32U;
 500:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 501:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Clock not enabled for RTC*/
 502:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else
 503:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 504:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Nothing to do as frequency already initialized to 0U */
 505:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 506:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 507:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   else
 508:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 509:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
 510:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 511:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
 512:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 488              		.loc 1 512 5 is_stmt 1 view .LVU138
 489              		.loc 1 512 9 is_stmt 0 view .LVU139
 490 000c 824B     		ldr	r3, .L82
 491 000e DA68     		ldr	r2, [r3, #12]
 492 0010 0323     		movs	r3, #3
 493 0012 1340     		ands	r3, r2
 494              		.loc 1 512 8 view .LVU140
 495 0014 022B     		cmp	r3, #2
 496 0016 5DD0     		beq	.L57
 513:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 514:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = HSI_VALUE;
 515:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 516:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 19


 497              		.loc 1 516 10 is_stmt 1 view .LVU141
 498              		.loc 1 516 14 is_stmt 0 view .LVU142
 499 0018 7F4B     		ldr	r3, .L82
 500 001a DA68     		ldr	r2, [r3, #12]
 501 001c 0323     		movs	r3, #3
 502 001e 1340     		ands	r3, r2
 503              		.loc 1 516 13 view .LVU143
 504 0020 032B     		cmp	r3, #3
 505 0022 55D0     		beq	.L71
 517:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 518:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = HSE_VALUE;
 519:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 520:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else /* No source */
 521:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 522:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = 0U;
 506              		.loc 1 522 14 view .LVU144
 507 0024 0020     		movs	r0, #0
 508              	.LVL31:
 509              	.L39:
 523:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 524:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 525:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* f(PLL Source) / PLLM */
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 510              		.loc 1 526 5 is_stmt 1 view .LVU145
 511              		.loc 1 526 26 is_stmt 0 view .LVU146
 512 0026 7C4B     		ldr	r3, .L82
 513 0028 DB68     		ldr	r3, [r3, #12]
 514              		.loc 1 526 67 view .LVU147
 515 002a 1B09     		lsrs	r3, r3, #4
 516 002c 0721     		movs	r1, #7
 517 002e 1940     		ands	r1, r3
 518              		.loc 1 526 92 view .LVU148
 519 0030 0131     		adds	r1, r1, #1
 520              		.loc 1 526 12 view .LVU149
 521 0032 FFF7FEFF 		bl	__aeabi_uidiv
 522              	.LVL32:
 523              		.loc 1 526 12 view .LVU150
 524 0036 0200     		movs	r2, r0
 525              	.LVL33:
 527:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     switch (PeriphClk)
 526              		.loc 1 528 5 is_stmt 1 view .LVU151
 527 0038 8023     		movs	r3, #128
 528 003a 1B01     		lsls	r3, r3, #4
 529 003c 9C42     		cmp	r4, r3
 530 003e 00D1     		bne	.LCB487
 531 0040 A2E0     		b	.L40	@long jump
 532              	.LCB487:
 533 0042 4BD8     		bhi	.L41
 534 0044 012C     		cmp	r4, #1
 535 0046 60D0     		beq	.L42
 536 0048 402C     		cmp	r4, #64
 537 004a 45D1     		bne	.L72
 529:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 530:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 531:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_RNG:
 532:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 20


 533:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGSEL);
 534:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_RNGCLKSOURCE_HSI_DIV8)  /* HSI_DIV8 ? */
 535:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 536:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = HSI_VALUE / 8U;
 537:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 538:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_RNGCLKSOURCE_PLL) /* PLL ? */
 539:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 540:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
 541:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 542:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
 543:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 544:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_RNGCLKSOURCE_SYSCLK) /* SYSCLK ? */
 545:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 546:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = HAL_RCC_GetSysClockFreq();
 547:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 548:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
 549:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 550:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = 0U;
 551:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 552:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 553:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         rngdiv = (1UL << ((READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)) >> RCC_CCIPR_RNGDIV_Pos));
 554:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         frequency = (rngclk / rngdiv);
 555:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 556:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 557:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_RNGSEL */
 558:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_USART1:
 559:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current USART1 source */
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART1_SOURCE();
 561:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 562:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 563:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 565:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 566:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 567:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 569:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 571:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 572:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 573:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE
 575:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 577:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 578:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for USART1 */
 579:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 580:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 581:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 582:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 583:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 584:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 585:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_USART2:
 586:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current USART2 source */
 587:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART2_SOURCE();
 588:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 589:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 21


 590:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 591:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 592:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 593:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 594:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 595:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 596:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 597:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 598:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 599:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 600:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 601:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE
 602:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 603:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 604:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 605:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for USART2 */
 606:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 607:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 608:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 609:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 610:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 611:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 612:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 613:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_CEC:
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current CEC source */
 615:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_CEC_SOURCE();
 616:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 618:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 619:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE / 488U);
 620:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 621:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 622:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 623:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 624:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 625:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for CEC */
 626:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 627:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 628:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 629:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 630:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 631:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_CECSEL */
 632:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 633:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 634:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPUART1:
 635:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPUART1 source */
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 637:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 638:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 639:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 640:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 641:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 642:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 643:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 644:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 645:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 22


 647:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 648:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 649:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 650:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LS
 651:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 652:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 653:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 654:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPUART1 */
 655:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 656:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 657:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 658:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 659:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 660:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 661:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 662:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_ADC:
 663:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_ADC_SOURCE();
 665:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 666:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 667:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 668:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 669:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 670:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 671:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 673:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 675:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 677:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 678:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLP) = f(VCO input) * PLLN / PLLP */
 679:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 681:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 682:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 683:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for ADC */
 684:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 685:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 686:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 687:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 688:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 689:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 690:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_I2C1:
 691:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current I2C1 source */
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 538              		.loc 1 692 9 view .LVU152
 539              		.loc 1 692 18 is_stmt 0 view .LVU153
 540 004c 724B     		ldr	r3, .L82
 541 004e 5A6D     		ldr	r2, [r3, #84]
 542              		.loc 1 692 16 view .LVU154
 543 0050 C023     		movs	r3, #192
 544 0052 9B01     		lsls	r3, r3, #6
 545 0054 1100     		movs	r1, r2
 546 0056 1940     		ands	r1, r3
 547              	.LVL34:
 693:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 23


 694:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 548              		.loc 1 694 9 is_stmt 1 view .LVU155
 549              		.loc 1 694 12 is_stmt 0 view .LVU156
 550 0058 1A42     		tst	r2, r3
 551 005a 00D1     		bne	.LCB504
 552 005c 8EE0     		b	.L73	@long jump
 553              	.LCB504:
 695:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 696:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 697:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 698:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 554              		.loc 1 698 14 is_stmt 1 view .LVU157
 555              		.loc 1 698 17 is_stmt 0 view .LVU158
 556 005e 8023     		movs	r3, #128
 557 0060 5B01     		lsls	r3, r3, #5
 558 0062 9942     		cmp	r1, r3
 559 0064 00D1     		bne	.LCB509
 560 0066 8CE0     		b	.L74	@long jump
 561              	.LCB509:
 699:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 700:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 701:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 562              		.loc 1 702 14 is_stmt 1 view .LVU159
 563              		.loc 1 702 19 is_stmt 0 view .LVU160
 564 0068 6B4B     		ldr	r3, .L82
 565 006a 1A68     		ldr	r2, [r3]
 566 006c 8023     		movs	r3, #128
 567 006e DB00     		lsls	r3, r3, #3
 568 0070 1000     		movs	r0, r2
 569              	.LVL35:
 570              		.loc 1 702 19 view .LVU161
 571 0072 1840     		ands	r0, r3
 572              		.loc 1 702 17 view .LVU162
 573 0074 1A42     		tst	r2, r3
 574 0076 47D0     		beq	.L34
 575              		.loc 1 702 59 discriminator 1 view .LVU163
 576 0078 8023     		movs	r3, #128
 577 007a 9B01     		lsls	r3, r3, #6
 578 007c 9942     		cmp	r1, r3
 579 007e 00D1     		bne	.LCB523
 580 0080 C3E0     		b	.L63	@long jump
 581              	.LCB523:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 582              		.loc 1 470 12 view .LVU164
 583 0082 0020     		movs	r0, #0
 584 0084 40E0     		b	.L34
 585              	.LVL36:
 586              	.L70:
 484:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 587              		.loc 1 484 5 is_stmt 1 view .LVU165
 484:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 588              		.loc 1 484 14 is_stmt 0 view .LVU166
 589 0086 644A     		ldr	r2, .L82
 590 0088 D36D     		ldr	r3, [r2, #92]
 484:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 591              		.loc 1 484 12 view .LVU167
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 24


 592 008a C021     		movs	r1, #192
 593 008c 8900     		lsls	r1, r1, #2
 594 008e 0B40     		ands	r3, r1
 595              	.LVL37:
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 596              		.loc 1 487 5 is_stmt 1 view .LVU168
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 597              		.loc 1 487 10 is_stmt 0 view .LVU169
 598 0090 D26D     		ldr	r2, [r2, #92]
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 599              		.loc 1 487 8 view .LVU170
 600 0092 9207     		lsls	r2, r2, #30
 601 0094 04D5     		bpl	.L36
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 602              		.loc 1 487 54 discriminator 1 view .LVU171
 603 0096 8022     		movs	r2, #128
 604 0098 5200     		lsls	r2, r2, #1
 605 009a 9342     		cmp	r3, r2
 606 009c 00D1     		bne	.LCB548
 607 009e A5E0     		b	.L54	@long jump
 608              	.LCB548:
 609              	.L36:
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 610              		.loc 1 492 10 is_stmt 1 view .LVU172
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 611              		.loc 1 492 15 is_stmt 0 view .LVU173
 612 00a0 5D4A     		ldr	r2, .L82
 613 00a2 126E     		ldr	r2, [r2, #96]
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 614              		.loc 1 492 13 view .LVU174
 615 00a4 9207     		lsls	r2, r2, #30
 616 00a6 04D5     		bpl	.L38
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 617              		.loc 1 492 57 discriminator 1 view .LVU175
 618 00a8 8022     		movs	r2, #128
 619 00aa 9200     		lsls	r2, r2, #2
 620 00ac 9342     		cmp	r3, r2
 621 00ae 00D1     		bne	.LCB560
 622 00b0 9FE0     		b	.L55	@long jump
 623              	.LCB560:
 624              	.L38:
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 625              		.loc 1 497 10 is_stmt 1 view .LVU176
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 626              		.loc 1 497 15 is_stmt 0 view .LVU177
 627 00b2 594A     		ldr	r2, .L82
 628 00b4 1168     		ldr	r1, [r2]
 629 00b6 8022     		movs	r2, #128
 630 00b8 9202     		lsls	r2, r2, #10
 631 00ba 0800     		movs	r0, r1
 632              	.LVL38:
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 633              		.loc 1 497 15 view .LVU178
 634 00bc 1040     		ands	r0, r2
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 635              		.loc 1 497 13 view .LVU179
 636 00be 1142     		tst	r1, r2
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 25


 637 00c0 22D0     		beq	.L34
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 638              		.loc 1 497 55 discriminator 1 view .LVU180
 639 00c2 C022     		movs	r2, #192
 640 00c4 9200     		lsls	r2, r2, #2
 641 00c6 9342     		cmp	r3, r2
 642 00c8 00D1     		bne	.LCB575
 643 00ca 95E0     		b	.L56	@long jump
 644              	.LCB575:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 645              		.loc 1 470 12 view .LVU181
 646 00cc 0020     		movs	r0, #0
 647 00ce 1BE0     		b	.L34
 648              	.LVL39:
 649              	.L71:
 518:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 650              		.loc 1 518 14 view .LVU182
 651 00d0 5248     		ldr	r0, .L82+4
 652              	.LVL40:
 518:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 653              		.loc 1 518 14 view .LVU183
 654 00d2 A8E7     		b	.L39
 655              	.LVL41:
 656              	.L57:
 514:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 657              		.loc 1 514 14 view .LVU184
 658 00d4 5248     		ldr	r0, .L82+8
 659              	.LVL42:
 514:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 660              		.loc 1 514 14 view .LVU185
 661 00d6 A6E7     		b	.L39
 662              	.LVL43:
 663              	.L72:
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 664              		.loc 1 528 5 view .LVU186
 665 00d8 0020     		movs	r0, #0
 666              	.LVL44:
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 667              		.loc 1 528 5 view .LVU187
 668 00da 15E0     		b	.L34
 669              	.LVL45:
 670              	.L41:
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 671              		.loc 1 528 5 view .LVU188
 672 00dc 8023     		movs	r3, #128
 673 00de DB01     		lsls	r3, r3, #7
 674 00e0 9C42     		cmp	r4, r3
 675 00e2 10D1     		bne	.L75
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 676              		.loc 1 664 9 is_stmt 1 view .LVU189
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 677              		.loc 1 664 18 is_stmt 0 view .LVU190
 678 00e4 4C4B     		ldr	r3, .L82
 679 00e6 5B6D     		ldr	r3, [r3, #84]
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 680              		.loc 1 664 16 view .LVU191
 681 00e8 9B0F     		lsrs	r3, r3, #30
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 26


 682 00ea 9907     		lsls	r1, r3, #30
 683              	.LVL46:
 666:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 684              		.loc 1 666 9 is_stmt 1 view .LVU192
 666:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 685              		.loc 1 666 12 is_stmt 0 view .LVU193
 686 00ec 002B     		cmp	r3, #0
 687 00ee 2CD0     		beq	.L76
 670:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 688              		.loc 1 670 14 is_stmt 1 view .LVU194
 670:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 689              		.loc 1 670 17 is_stmt 0 view .LVU195
 690 00f0 8023     		movs	r3, #128
 691 00f2 1B06     		lsls	r3, r3, #24
 692 00f4 9942     		cmp	r1, r3
 693 00f6 00D1     		bne	.LCB621
 694 00f8 85E0     		b	.L61	@long jump
 695              	.LCB621:
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 696              		.loc 1 674 14 is_stmt 1 view .LVU196
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 697              		.loc 1 674 17 is_stmt 0 view .LVU197
 698 00fa 8023     		movs	r3, #128
 699 00fc DB05     		lsls	r3, r3, #23
 700 00fe 9942     		cmp	r1, r3
 701 0100 26D0     		beq	.L77
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 702              		.loc 1 470 12 view .LVU198
 703 0102 0020     		movs	r0, #0
 704              	.LVL47:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 705              		.loc 1 470 12 view .LVU199
 706 0104 00E0     		b	.L34
 707              	.LVL48:
 708              	.L75:
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 709              		.loc 1 528 5 view .LVU200
 710 0106 0020     		movs	r0, #0
 711              	.LVL49:
 712              	.L34:
 703:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 705:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 706:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for I2C1 */
 707:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 708:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 709:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 710:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 711:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 712:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 713:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_I2S1:
 714:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current I2S1 source */
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 716:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 717:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 718:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 27


 720:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 721:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLP) = f(VCO input) * PLLN / PLLP */
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 724:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 725:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 727:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 728:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 729:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 731:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 732:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 733:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 734:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 735:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 736:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* External clock used.*/
 737:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 738:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 739:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for I2S1 */
 740:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 741:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 742:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 743:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 744:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 745:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 746:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 747:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPTIM1:
 748:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPTIM1 source */
 749:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 750:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 751:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 752:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 753:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 754:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 755:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 756:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 757:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 758:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 759:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 760:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 761:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 762:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 763:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE
 764:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 765:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 766:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 767:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPTIM1 */
 768:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 769:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 770:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 771:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 772:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 773:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 774:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 775:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
 776:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPTIM2:
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 28


 777:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPTIM2 source */
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 779:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 780:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 781:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 782:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 783:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 785:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 786:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 787:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 789:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 790:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 791:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE
 793:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 794:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 795:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 796:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPTIM2 */
 797:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 798:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 799:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 800:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 801:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 802:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 803:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 804:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 805:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_TIM1:
 806:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 807:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 808:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 809:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 810:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 812:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 813:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
 814:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
 816:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 817:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 818:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 819:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 820:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 821:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 822:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
 823:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 824:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 825:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 826:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 827:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 828:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 829:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 830:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_TIM15:
 831:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 832:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 29


 834:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 835:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 836:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 837:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 838:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
 839:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 840:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
 841:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 842:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 843:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 844:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 845:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 846:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 847:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
 848:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 849:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 850:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 851:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 852:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 853:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 854:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       default:
 855:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 856:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 857:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 858:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 859:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   return (frequency);
 860:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 713              		.loc 1 860 1 view .LVU201
 714              		@ sp needed
 715              	.LVL50:
 716              		.loc 1 860 1 view .LVU202
 717 0108 10BD     		pop	{r4, pc}
 718              	.LVL51:
 719              	.L42:
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 720              		.loc 1 560 9 is_stmt 1 view .LVU203
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 721              		.loc 1 560 18 is_stmt 0 view .LVU204
 722 010a 434B     		ldr	r3, .L82
 723 010c 5B6D     		ldr	r3, [r3, #84]
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 724              		.loc 1 560 16 view .LVU205
 725 010e 0322     		movs	r2, #3
 726 0110 1100     		movs	r1, r2
 727 0112 1940     		ands	r1, r3
 728              	.LVL52:
 562:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 729              		.loc 1 562 9 is_stmt 1 view .LVU206
 562:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 730              		.loc 1 562 12 is_stmt 0 view .LVU207
 731 0114 1A42     		tst	r2, r3
 732 0116 12D0     		beq	.L78
 566:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 733              		.loc 1 566 14 is_stmt 1 view .LVU208
 566:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 734              		.loc 1 566 17 is_stmt 0 view .LVU209
 735 0118 0129     		cmp	r1, #1
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 30


 736 011a 13D0     		beq	.L79
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 737              		.loc 1 570 14 is_stmt 1 view .LVU210
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 738              		.loc 1 570 19 is_stmt 0 view .LVU211
 739 011c 3E4B     		ldr	r3, .L82
 740 011e 1B68     		ldr	r3, [r3]
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 741              		.loc 1 570 17 view .LVU212
 742 0120 5B05     		lsls	r3, r3, #21
 743 0122 01D5     		bpl	.L47
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 744              		.loc 1 570 59 discriminator 1 view .LVU213
 745 0124 0229     		cmp	r1, #2
 746 0126 69D0     		beq	.L59
 747              	.L47:
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 748              		.loc 1 574 14 is_stmt 1 view .LVU214
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 749              		.loc 1 574 19 is_stmt 0 view .LVU215
 750 0128 3B4B     		ldr	r3, .L82
 751 012a DB6D     		ldr	r3, [r3, #92]
 752 012c 0222     		movs	r2, #2
 753 012e 1000     		movs	r0, r2
 754              	.LVL53:
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 755              		.loc 1 574 19 view .LVU216
 756 0130 1840     		ands	r0, r3
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 757              		.loc 1 574 17 view .LVU217
 758 0132 1A42     		tst	r2, r3
 759 0134 E8D0     		beq	.L34
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 760              		.loc 1 574 63 discriminator 1 view .LVU218
 761 0136 0329     		cmp	r1, #3
 762 0138 62D0     		beq	.L60
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 763              		.loc 1 470 12 view .LVU219
 764 013a 0020     		movs	r0, #0
 765 013c E4E7     		b	.L34
 766              	.LVL54:
 767              	.L78:
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 768              		.loc 1 564 11 is_stmt 1 view .LVU220
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 769              		.loc 1 564 23 is_stmt 0 view .LVU221
 770 013e FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 771              	.LVL55:
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 772              		.loc 1 564 23 view .LVU222
 773 0142 E1E7     		b	.L34
 774              	.LVL56:
 775              	.L79:
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 776              		.loc 1 568 11 is_stmt 1 view .LVU223
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 777              		.loc 1 568 23 is_stmt 0 view .LVU224
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 31


 778 0144 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 779              	.LVL57:
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 780              		.loc 1 568 23 view .LVU225
 781 0148 DEE7     		b	.L34
 782              	.LVL58:
 783              	.L76:
 668:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 784              		.loc 1 668 11 is_stmt 1 view .LVU226
 668:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 785              		.loc 1 668 23 is_stmt 0 view .LVU227
 786 014a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 787              	.LVL59:
 668:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 788              		.loc 1 668 23 view .LVU228
 789 014e DBE7     		b	.L34
 790              	.LVL60:
 791              	.L77:
 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 792              		.loc 1 676 11 is_stmt 1 view .LVU229
 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 793              		.loc 1 676 15 is_stmt 0 view .LVU230
 794 0150 314B     		ldr	r3, .L82
 795 0152 D968     		ldr	r1, [r3, #12]
 796              	.LVL61:
 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 797              		.loc 1 676 15 view .LVU231
 798 0154 8023     		movs	r3, #128
 799 0156 5B02     		lsls	r3, r3, #9
 800 0158 0800     		movs	r0, r1
 801              	.LVL62:
 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 802              		.loc 1 676 15 view .LVU232
 803 015a 1840     		ands	r0, r3
 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 804              		.loc 1 676 14 view .LVU233
 805 015c 1942     		tst	r1, r3
 806 015e D3D0     		beq	.L34
 679:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 807              		.loc 1 679 13 is_stmt 1 view .LVU234
 679:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 808              		.loc 1 679 20 is_stmt 0 view .LVU235
 809 0160 2D49     		ldr	r1, .L82
 810 0162 CB68     		ldr	r3, [r1, #12]
 679:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 811              		.loc 1 679 61 view .LVU236
 812 0164 1B0A     		lsrs	r3, r3, #8
 679:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 813              		.loc 1 679 18 view .LVU237
 814 0166 7F20     		movs	r0, #127
 815 0168 1840     		ands	r0, r3
 816              	.LVL63:
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 817              		.loc 1 680 13 is_stmt 1 view .LVU238
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 818              		.loc 1 680 33 is_stmt 0 view .LVU239
 819 016a 5043     		muls	r0, r2
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 32


 820              	.LVL64:
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 821              		.loc 1 680 45 view .LVU240
 822 016c CB68     		ldr	r3, [r1, #12]
 823              	.LVL65:
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 824              		.loc 1 680 86 view .LVU241
 825 016e 5B0C     		lsrs	r3, r3, #17
 826 0170 1F21     		movs	r1, #31
 827 0172 1940     		ands	r1, r3
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 828              		.loc 1 680 111 view .LVU242
 829 0174 0131     		adds	r1, r1, #1
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 830              		.loc 1 680 23 view .LVU243
 831 0176 FFF7FEFF 		bl	__aeabi_uidiv
 832              	.LVL66:
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 833              		.loc 1 680 23 view .LVU244
 834 017a C5E7     		b	.L34
 835              	.LVL67:
 836              	.L73:
 696:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 837              		.loc 1 696 11 is_stmt 1 view .LVU245
 696:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 838              		.loc 1 696 23 is_stmt 0 view .LVU246
 839 017c FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 840              	.LVL68:
 696:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 841              		.loc 1 696 23 view .LVU247
 842 0180 C2E7     		b	.L34
 843              	.LVL69:
 844              	.L74:
 700:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 845              		.loc 1 700 11 is_stmt 1 view .LVU248
 700:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 846              		.loc 1 700 23 is_stmt 0 view .LVU249
 847 0182 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 848              	.LVL70:
 700:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 849              		.loc 1 700 23 view .LVU250
 850 0186 BFE7     		b	.L34
 851              	.LVL71:
 852              	.L40:
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 853              		.loc 1 715 9 is_stmt 1 view .LVU251
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 854              		.loc 1 715 18 is_stmt 0 view .LVU252
 855 0188 234B     		ldr	r3, .L82
 856 018a 5B6D     		ldr	r3, [r3, #84]
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 857              		.loc 1 715 16 view .LVU253
 858 018c C021     		movs	r1, #192
 859 018e 0902     		lsls	r1, r1, #8
 860 0190 0B40     		ands	r3, r1
 861              	.LVL72:
 717:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 33


 862              		.loc 1 717 9 is_stmt 1 view .LVU254
 717:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 863              		.loc 1 717 12 is_stmt 0 view .LVU255
 864 0192 8021     		movs	r1, #128
 865 0194 C901     		lsls	r1, r1, #7
 866 0196 8B42     		cmp	r3, r1
 867 0198 0FD0     		beq	.L80
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 868              		.loc 1 726 14 is_stmt 1 view .LVU256
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 869              		.loc 1 726 17 is_stmt 0 view .LVU257
 870 019a 002B     		cmp	r3, #0
 871 019c 23D0     		beq	.L81
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 872              		.loc 1 730 14 is_stmt 1 view .LVU258
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 873              		.loc 1 730 19 is_stmt 0 view .LVU259
 874 019e 1E4A     		ldr	r2, .L82
 875 01a0 1268     		ldr	r2, [r2]
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 876              		.loc 1 730 17 view .LVU260
 877 01a2 5205     		lsls	r2, r2, #21
 878 01a4 03D5     		bpl	.L53
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 879              		.loc 1 730 59 discriminator 1 view .LVU261
 880 01a6 8022     		movs	r2, #128
 881 01a8 1202     		lsls	r2, r2, #8
 882 01aa 9342     		cmp	r3, r2
 883 01ac 2FD0     		beq	.L64
 884              	.L53:
 734:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 885              		.loc 1 734 14 is_stmt 1 view .LVU262
 734:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 886              		.loc 1 734 17 is_stmt 0 view .LVU263
 887 01ae C022     		movs	r2, #192
 888 01b0 1202     		lsls	r2, r2, #8
 889 01b2 9342     		cmp	r3, r2
 890 01b4 2DD0     		beq	.L65
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 891              		.loc 1 470 12 view .LVU264
 892 01b6 0020     		movs	r0, #0
 893              	.LVL73:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 894              		.loc 1 470 12 view .LVU265
 895 01b8 A6E7     		b	.L34
 896              	.LVL74:
 897              	.L80:
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 898              		.loc 1 719 11 is_stmt 1 view .LVU266
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 899              		.loc 1 719 15 is_stmt 0 view .LVU267
 900 01ba 174B     		ldr	r3, .L82
 901              	.LVL75:
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 902              		.loc 1 719 15 view .LVU268
 903 01bc D968     		ldr	r1, [r3, #12]
 904 01be 8023     		movs	r3, #128
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 34


 905 01c0 5B02     		lsls	r3, r3, #9
 906 01c2 0800     		movs	r0, r1
 907              	.LVL76:
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 908              		.loc 1 719 15 view .LVU269
 909 01c4 1840     		ands	r0, r3
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 910              		.loc 1 719 14 view .LVU270
 911 01c6 1942     		tst	r1, r3
 912 01c8 9ED0     		beq	.L34
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 913              		.loc 1 722 13 is_stmt 1 view .LVU271
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 914              		.loc 1 722 20 is_stmt 0 view .LVU272
 915 01ca 1349     		ldr	r1, .L82
 916 01cc CB68     		ldr	r3, [r1, #12]
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 917              		.loc 1 722 61 view .LVU273
 918 01ce 1B0A     		lsrs	r3, r3, #8
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 919              		.loc 1 722 18 view .LVU274
 920 01d0 7F20     		movs	r0, #127
 921 01d2 1840     		ands	r0, r3
 922              	.LVL77:
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 923              		.loc 1 723 13 is_stmt 1 view .LVU275
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 924              		.loc 1 723 33 is_stmt 0 view .LVU276
 925 01d4 5043     		muls	r0, r2
 926              	.LVL78:
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 927              		.loc 1 723 45 view .LVU277
 928 01d6 CB68     		ldr	r3, [r1, #12]
 929              	.LVL79:
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 930              		.loc 1 723 86 view .LVU278
 931 01d8 5B0C     		lsrs	r3, r3, #17
 932 01da 1F21     		movs	r1, #31
 933 01dc 1940     		ands	r1, r3
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 934              		.loc 1 723 111 view .LVU279
 935 01de 0131     		adds	r1, r1, #1
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 936              		.loc 1 723 23 view .LVU280
 937 01e0 FFF7FEFF 		bl	__aeabi_uidiv
 938              	.LVL80:
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 939              		.loc 1 723 23 view .LVU281
 940 01e4 90E7     		b	.L34
 941              	.LVL81:
 942              	.L81:
 728:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 943              		.loc 1 728 11 is_stmt 1 view .LVU282
 728:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 944              		.loc 1 728 23 is_stmt 0 view .LVU283
 945 01e6 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 946              	.LVL82:
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 35


 728:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 947              		.loc 1 728 23 view .LVU284
 948 01ea 8DE7     		b	.L34
 949              	.LVL83:
 950              	.L54:
 489:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 951              		.loc 1 489 17 view .LVU285
 952 01ec 8020     		movs	r0, #128
 953              	.LVL84:
 489:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 954              		.loc 1 489 17 view .LVU286
 955 01ee 0002     		lsls	r0, r0, #8
 956 01f0 8AE7     		b	.L34
 957              	.LVL85:
 958              	.L55:
 494:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 959              		.loc 1 494 17 view .LVU287
 960 01f2 FA20     		movs	r0, #250
 961              	.LVL86:
 494:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 962              		.loc 1 494 17 view .LVU288
 963 01f4 C001     		lsls	r0, r0, #7
 964 01f6 87E7     		b	.L34
 965              	.L56:
 499:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 966              		.loc 1 499 17 view .LVU289
 967 01f8 0A48     		ldr	r0, .L82+12
 968 01fa 85E7     		b	.L34
 969              	.LVL87:
 970              	.L59:
 572:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 971              		.loc 1 572 21 view .LVU290
 972 01fc 0848     		ldr	r0, .L82+8
 973              	.LVL88:
 572:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 974              		.loc 1 572 21 view .LVU291
 975 01fe 83E7     		b	.L34
 976              	.L60:
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 977              		.loc 1 576 21 view .LVU292
 978 0200 8020     		movs	r0, #128
 979 0202 0002     		lsls	r0, r0, #8
 980 0204 80E7     		b	.L34
 981              	.LVL89:
 982              	.L61:
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 983              		.loc 1 672 21 view .LVU293
 984 0206 0648     		ldr	r0, .L82+8
 985              	.LVL90:
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 986              		.loc 1 672 21 view .LVU294
 987 0208 7EE7     		b	.L34
 988              	.LVL91:
 989              	.L63:
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 990              		.loc 1 704 21 view .LVU295
 991 020a 0548     		ldr	r0, .L82+8
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 36


 992 020c 7CE7     		b	.L34
 993              	.LVL92:
 994              	.L64:
 732:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 995              		.loc 1 732 21 view .LVU296
 996 020e 0448     		ldr	r0, .L82+8
 997              	.LVL93:
 732:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 998              		.loc 1 732 21 view .LVU297
 999 0210 7AE7     		b	.L34
 1000              	.LVL94:
 1001              	.L65:
 737:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1002              		.loc 1 737 21 view .LVU298
 1003 0212 0548     		ldr	r0, .L82+16
 1004              	.LVL95:
 859:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 1005              		.loc 1 859 3 is_stmt 1 view .LVU299
 859:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 1006              		.loc 1 859 10 is_stmt 0 view .LVU300
 1007 0214 78E7     		b	.L34
 1008              	.L83:
 1009 0216 C046     		.align	2
 1010              	.L82:
 1011 0218 00100240 		.word	1073876992
 1012 021c 00127A00 		.word	8000000
 1013 0220 0024F400 		.word	16000000
 1014 0224 90D00300 		.word	250000
 1015 0228 0080BB00 		.word	12288000
 1016              		.cfi_endproc
 1017              	.LFE160:
 1019              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 1020              		.align	1
 1021              		.global	HAL_RCCEx_EnableLSCO
 1022              		.syntax unified
 1023              		.code	16
 1024              		.thumb_func
 1026              	HAL_RCCEx_EnableLSCO:
 1027              	.LVL96:
 1028              	.LFB161:
 861:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 862:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 863:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @}
 864:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 865:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 866:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
 867:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *  @brief  Extended Clock management functions
 868:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *
 869:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @verbatim
 870:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
 871:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
 872:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
 873:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
 874:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the
 875:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     activation or deactivation of LSE CSS, Low speed clock output and
 876:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     clock after wake-up from STOP mode.
 877:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @endverbatim
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 37


 878:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
 879:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 880:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 881:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 882:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
 884:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
 885:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
 886:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
 887:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
 888:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 889:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
 890:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 1029              		.loc 1 890 1 is_stmt 1 view -0
 1030              		.cfi_startproc
 1031              		@ args = 0, pretend = 0, frame = 32
 1032              		@ frame_needed = 0, uses_anonymous_args = 0
 1033              		.loc 1 890 1 is_stmt 0 view .LVU302
 1034 0000 30B5     		push	{r4, r5, lr}
 1035              	.LCFI3:
 1036              		.cfi_def_cfa_offset 12
 1037              		.cfi_offset 4, -12
 1038              		.cfi_offset 5, -8
 1039              		.cfi_offset 14, -4
 1040 0002 89B0     		sub	sp, sp, #36
 1041              	.LCFI4:
 1042              		.cfi_def_cfa_offset 48
 1043 0004 0500     		movs	r5, r0
 891:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 1044              		.loc 1 891 3 is_stmt 1 view .LVU303
 892:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 1045              		.loc 1 892 3 view .LVU304
 1046              	.LVL97:
 893:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1047              		.loc 1 893 3 view .LVU305
 894:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 895:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
 896:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
 1048              		.loc 1 896 3 view .LVU306
 897:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 898:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   LSCO_CLK_ENABLE();
 1049              		.loc 1 899 3 view .LVU307
 1050              	.LBB5:
 1051              		.loc 1 899 3 view .LVU308
 1052              		.loc 1 899 3 view .LVU309
 1053 0006 224C     		ldr	r4, .L94
 1054 0008 626B     		ldr	r2, [r4, #52]
 1055 000a 0123     		movs	r3, #1
 1056 000c 1A43     		orrs	r2, r3
 1057 000e 6263     		str	r2, [r4, #52]
 1058              		.loc 1 899 3 view .LVU310
 1059 0010 626B     		ldr	r2, [r4, #52]
 1060 0012 1340     		ands	r3, r2
 1061 0014 0193     		str	r3, [sp, #4]
 1062              		.loc 1 899 3 view .LVU311
 1063 0016 019B     		ldr	r3, [sp, #4]
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 38


 1064              	.LBE5:
 1065              		.loc 1 899 3 view .LVU312
 900:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 901:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Configue the LSCO pin in analog mode */
 902:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
 1066              		.loc 1 902 3 view .LVU313
 1067              		.loc 1 902 23 is_stmt 0 view .LVU314
 1068 0018 0423     		movs	r3, #4
 1069 001a 0393     		str	r3, [sp, #12]
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1070              		.loc 1 903 3 is_stmt 1 view .LVU315
 1071              		.loc 1 903 24 is_stmt 0 view .LVU316
 1072 001c 013B     		subs	r3, r3, #1
 1073 001e 0493     		str	r3, [sp, #16]
 904:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1074              		.loc 1 904 3 is_stmt 1 view .LVU317
 1075              		.loc 1 904 25 is_stmt 0 view .LVU318
 1076 0020 0693     		str	r3, [sp, #24]
 905:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1077              		.loc 1 905 3 is_stmt 1 view .LVU319
 1078              		.loc 1 905 24 is_stmt 0 view .LVU320
 1079 0022 0023     		movs	r3, #0
 1080 0024 0593     		str	r3, [sp, #20]
 906:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 1081              		.loc 1 906 3 is_stmt 1 view .LVU321
 1082 0026 A020     		movs	r0, #160
 1083              	.LVL98:
 1084              		.loc 1 906 3 is_stmt 0 view .LVU322
 1085 0028 03A9     		add	r1, sp, #12
 1086 002a C005     		lsls	r0, r0, #23
 1087 002c FFF7FEFF 		bl	HAL_GPIO_Init
 1088              	.LVL99:
 907:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 908:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
 909:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 1089              		.loc 1 909 3 is_stmt 1 view .LVU323
 1090              		.loc 1 909 7 is_stmt 0 view .LVU324
 1091 0030 E36B     		ldr	r3, [r4, #60]
 1092              		.loc 1 909 6 view .LVU325
 1093 0032 DB00     		lsls	r3, r3, #3
 1094 0034 1DD4     		bmi	.L89
 910:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 911:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 1095              		.loc 1 911 5 is_stmt 1 view .LVU326
 1096              	.LBB6:
 1097              		.loc 1 911 5 view .LVU327
 1098              		.loc 1 911 5 view .LVU328
 1099 0036 E26B     		ldr	r2, [r4, #60]
 1100 0038 8021     		movs	r1, #128
 1101 003a 4905     		lsls	r1, r1, #21
 1102 003c 0A43     		orrs	r2, r1
 1103 003e E263     		str	r2, [r4, #60]
 1104              		.loc 1 911 5 view .LVU329
 1105 0040 E36B     		ldr	r3, [r4, #60]
 1106 0042 0B40     		ands	r3, r1
 1107 0044 0293     		str	r3, [sp, #8]
 1108              		.loc 1 911 5 view .LVU330
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 39


 1109 0046 029B     		ldr	r3, [sp, #8]
 1110              	.LBE6:
 1111              		.loc 1 911 5 view .LVU331
 912:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1112              		.loc 1 912 5 view .LVU332
 1113              	.LVL100:
 1114              		.loc 1 912 19 is_stmt 0 view .LVU333
 1115 0048 0124     		movs	r4, #1
 1116              	.LVL101:
 1117              	.L85:
 913:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 914:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 1118              		.loc 1 914 3 is_stmt 1 view .LVU334
 1119              		.loc 1 914 7 is_stmt 0 view .LVU335
 1120 004a 124B     		ldr	r3, .L94+4
 1121 004c 1B68     		ldr	r3, [r3]
 1122              		.loc 1 914 6 view .LVU336
 1123 004e DB05     		lsls	r3, r3, #23
 1124 0050 11D5     		bpl	.L91
 893:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1125              		.loc 1 893 20 view .LVU337
 1126 0052 0021     		movs	r1, #0
 1127              	.LVL102:
 1128              	.L86:
 915:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 916:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 917:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 918:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 919:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 920:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 1129              		.loc 1 920 3 is_stmt 1 view .LVU338
 1130 0054 0E4A     		ldr	r2, .L94
 1131 0056 D06D     		ldr	r0, [r2, #92]
 1132 0058 0F4B     		ldr	r3, .L94+8
 1133 005a 1840     		ands	r0, r3
 1134 005c 2843     		orrs	r0, r5
 1135 005e 8023     		movs	r3, #128
 1136 0060 5B04     		lsls	r3, r3, #17
 1137 0062 0343     		orrs	r3, r0
 1138 0064 D365     		str	r3, [r2, #92]
 921:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 922:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (backupchanged == SET)
 1139              		.loc 1 922 3 view .LVU339
 1140              		.loc 1 922 6 is_stmt 0 view .LVU340
 1141 0066 0129     		cmp	r1, #1
 1142 0068 09D0     		beq	.L92
 1143              	.LVL103:
 1144              	.L87:
 923:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 924:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 925:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 926:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (pwrclkchanged == SET)
 1145              		.loc 1 926 3 is_stmt 1 view .LVU341
 1146              		.loc 1 926 6 is_stmt 0 view .LVU342
 1147 006a 012C     		cmp	r4, #1
 1148 006c 0AD0     		beq	.L93
 1149              	.L84:
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 40


 927:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 928:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 929:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 930:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 1150              		.loc 1 930 1 view .LVU343
 1151 006e 09B0     		add	sp, sp, #36
 1152              		@ sp needed
 1153              	.LVL104:
 1154              	.LVL105:
 1155              		.loc 1 930 1 view .LVU344
 1156 0070 30BD     		pop	{r4, r5, pc}
 1157              	.LVL106:
 1158              	.L89:
 892:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1159              		.loc 1 892 20 view .LVU345
 1160 0072 0024     		movs	r4, #0
 1161 0074 E9E7     		b	.L85
 1162              	.LVL107:
 1163              	.L91:
 916:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 1164              		.loc 1 916 5 is_stmt 1 view .LVU346
 1165 0076 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1166              	.LVL108:
 917:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1167              		.loc 1 917 5 view .LVU347
 917:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1168              		.loc 1 917 19 is_stmt 0 view .LVU348
 1169 007a 0121     		movs	r1, #1
 1170 007c EAE7     		b	.L86
 1171              	.LVL109:
 1172              	.L92:
 924:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1173              		.loc 1 924 5 is_stmt 1 view .LVU349
 1174 007e FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 1175              	.LVL110:
 924:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1176              		.loc 1 924 5 is_stmt 0 view .LVU350
 1177 0082 F2E7     		b	.L87
 1178              	.L93:
 928:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1179              		.loc 1 928 5 is_stmt 1 view .LVU351
 1180 0084 024A     		ldr	r2, .L94
 1181 0086 D36B     		ldr	r3, [r2, #60]
 1182 0088 0449     		ldr	r1, .L94+12
 1183 008a 0B40     		ands	r3, r1
 1184 008c D363     		str	r3, [r2, #60]
 1185              		.loc 1 930 1 is_stmt 0 view .LVU352
 1186 008e EEE7     		b	.L84
 1187              	.L95:
 1188              		.align	2
 1189              	.L94:
 1190 0090 00100240 		.word	1073876992
 1191 0094 00700040 		.word	1073770496
 1192 0098 FFFFFFFC 		.word	-50331649
 1193 009c FFFFFFEF 		.word	-268435457
 1194              		.cfi_endproc
 1195              	.LFE161:
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 41


 1197              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 1198              		.align	1
 1199              		.global	HAL_RCCEx_DisableLSCO
 1200              		.syntax unified
 1201              		.code	16
 1202              		.thumb_func
 1204              	HAL_RCCEx_DisableLSCO:
 1205              	.LFB162:
 931:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 932:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 933:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
 934:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
 935:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 936:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
 937:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 1206              		.loc 1 937 1 is_stmt 1 view -0
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 8
 1209              		@ frame_needed = 0, uses_anonymous_args = 0
 1210 0000 10B5     		push	{r4, lr}
 1211              	.LCFI5:
 1212              		.cfi_def_cfa_offset 8
 1213              		.cfi_offset 4, -8
 1214              		.cfi_offset 14, -4
 1215 0002 82B0     		sub	sp, sp, #8
 1216              	.LCFI6:
 1217              		.cfi_def_cfa_offset 16
 938:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 1218              		.loc 1 938 3 view .LVU354
 1219              	.LVL111:
 939:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1220              		.loc 1 939 3 view .LVU355
 940:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 941:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
 942:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 1221              		.loc 1 942 3 view .LVU356
 1222              		.loc 1 942 7 is_stmt 0 view .LVU357
 1223 0004 164B     		ldr	r3, .L106
 1224 0006 DB6B     		ldr	r3, [r3, #60]
 1225              		.loc 1 942 6 view .LVU358
 1226 0008 DB00     		lsls	r3, r3, #3
 1227 000a 1AD4     		bmi	.L101
 943:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 944:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 1228              		.loc 1 944 5 is_stmt 1 view .LVU359
 1229              	.LBB7:
 1230              		.loc 1 944 5 view .LVU360
 1231              		.loc 1 944 5 view .LVU361
 1232 000c 144B     		ldr	r3, .L106
 1233 000e DA6B     		ldr	r2, [r3, #60]
 1234 0010 8021     		movs	r1, #128
 1235 0012 4905     		lsls	r1, r1, #21
 1236 0014 0A43     		orrs	r2, r1
 1237 0016 DA63     		str	r2, [r3, #60]
 1238              		.loc 1 944 5 view .LVU362
 1239 0018 DB6B     		ldr	r3, [r3, #60]
 1240 001a 0B40     		ands	r3, r1
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 42


 1241 001c 0193     		str	r3, [sp, #4]
 1242              		.loc 1 944 5 view .LVU363
 1243 001e 019B     		ldr	r3, [sp, #4]
 1244              	.LBE7:
 1245              		.loc 1 944 5 view .LVU364
 945:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1246              		.loc 1 945 5 view .LVU365
 1247              	.LVL112:
 1248              		.loc 1 945 19 is_stmt 0 view .LVU366
 1249 0020 0124     		movs	r4, #1
 1250              	.LVL113:
 1251              	.L97:
 946:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 947:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 1252              		.loc 1 947 3 is_stmt 1 view .LVU367
 1253              		.loc 1 947 7 is_stmt 0 view .LVU368
 1254 0022 104B     		ldr	r3, .L106+4
 1255 0024 1B68     		ldr	r3, [r3]
 1256              		.loc 1 947 6 view .LVU369
 1257 0026 DB05     		lsls	r3, r3, #23
 1258 0028 0DD5     		bpl	.L103
 939:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1259              		.loc 1 939 20 view .LVU370
 1260 002a 0021     		movs	r1, #0
 1261              	.LVL114:
 1262              	.L98:
 948:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 949:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 952:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 953:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 954:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 1263              		.loc 1 954 3 is_stmt 1 view .LVU371
 1264 002c 0C4A     		ldr	r2, .L106
 1265 002e D36D     		ldr	r3, [r2, #92]
 1266 0030 0D48     		ldr	r0, .L106+8
 1267 0032 0340     		ands	r3, r0
 1268 0034 D365     		str	r3, [r2, #92]
 955:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 956:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Restore previous configuration */
 957:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (backupchanged == SET)
 1269              		.loc 1 957 3 view .LVU372
 1270              		.loc 1 957 6 is_stmt 0 view .LVU373
 1271 0036 0129     		cmp	r1, #1
 1272 0038 09D0     		beq	.L104
 1273              	.LVL115:
 1274              	.L99:
 958:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 959:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
 960:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 961:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 962:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (pwrclkchanged == SET)
 1275              		.loc 1 962 3 is_stmt 1 view .LVU374
 1276              		.loc 1 962 6 is_stmt 0 view .LVU375
 1277 003a 012C     		cmp	r4, #1
 1278 003c 0AD0     		beq	.L105
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 43


 1279              	.L96:
 963:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 964:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 965:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 966:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 1280              		.loc 1 966 1 view .LVU376
 1281 003e 02B0     		add	sp, sp, #8
 1282              		@ sp needed
 1283              	.LVL116:
 1284              		.loc 1 966 1 view .LVU377
 1285 0040 10BD     		pop	{r4, pc}
 1286              	.LVL117:
 1287              	.L101:
 938:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1288              		.loc 1 938 20 view .LVU378
 1289 0042 0024     		movs	r4, #0
 1290 0044 EDE7     		b	.L97
 1291              	.LVL118:
 1292              	.L103:
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 1293              		.loc 1 950 5 is_stmt 1 view .LVU379
 1294 0046 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1295              	.LVL119:
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1296              		.loc 1 951 5 view .LVU380
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1297              		.loc 1 951 19 is_stmt 0 view .LVU381
 1298 004a 0121     		movs	r1, #1
 1299 004c EEE7     		b	.L98
 1300              	.LVL120:
 1301              	.L104:
 960:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1302              		.loc 1 960 5 is_stmt 1 view .LVU382
 1303 004e FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 1304              	.LVL121:
 960:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1305              		.loc 1 960 5 is_stmt 0 view .LVU383
 1306 0052 F2E7     		b	.L99
 1307              	.L105:
 964:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1308              		.loc 1 964 5 is_stmt 1 view .LVU384
 1309 0054 024A     		ldr	r2, .L106
 1310 0056 D36B     		ldr	r3, [r2, #60]
 1311 0058 0449     		ldr	r1, .L106+12
 1312 005a 0B40     		ands	r3, r1
 1313 005c D363     		str	r3, [r2, #60]
 1314              		.loc 1 966 1 is_stmt 0 view .LVU385
 1315 005e EEE7     		b	.L96
 1316              	.L107:
 1317              		.align	2
 1318              	.L106:
 1319 0060 00100240 		.word	1073876992
 1320 0064 00700040 		.word	1073770496
 1321 0068 FFFFFFFE 		.word	-16777217
 1322 006c FFFFFFEF 		.word	-268435457
 1323              		.cfi_endproc
 1324              	.LFE162:
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 44


 1326              		.text
 1327              	.Letext0:
 1328              		.file 2 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 1329              		.file 3 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 1330              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h"
 1331              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 1332              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 1333              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h"
 1334              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 1335              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h"
 1336              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h"
 1337              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
ARM GAS  /var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s 			page 45


DEFINED SYMBOLS
                            *ABS*:00000000 stm32g0xx_hal_rcc_ex.c
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:19     .text.HAL_RCCEx_PeriphCLKConfig:00000000 $t
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:25     .text.HAL_RCCEx_PeriphCLKConfig:00000000 HAL_RCCEx_PeriphCLKConfig
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:374    .text.HAL_RCCEx_PeriphCLKConfig:0000015c $d
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:386    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 $t
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:392    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 HAL_RCCEx_GetPeriphCLKConfig
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:449    .text.HAL_RCCEx_GetPeriphCLKConfig:00000038 $d
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:456    .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 $t
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:462    .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 HAL_RCCEx_GetPeriphCLKFreq
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:1011   .text.HAL_RCCEx_GetPeriphCLKFreq:00000218 $d
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:1020   .text.HAL_RCCEx_EnableLSCO:00000000 $t
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:1026   .text.HAL_RCCEx_EnableLSCO:00000000 HAL_RCCEx_EnableLSCO
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:1190   .text.HAL_RCCEx_EnableLSCO:00000090 $d
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:1198   .text.HAL_RCCEx_DisableLSCO:00000000 $t
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:1204   .text.HAL_RCCEx_DisableLSCO:00000000 HAL_RCCEx_DisableLSCO
/var/folders/cw/6cmm0b_n7yj10n1wx8hfx52r0000gn/T//ccuvssbH.s:1319   .text.HAL_RCCEx_DisableLSCO:00000060 $d

UNDEFINED SYMBOLS
HAL_GetTick
__aeabi_uidiv
HAL_RCC_GetPCLK1Freq
HAL_RCC_GetSysClockFreq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
