Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCVpipeline_behav xil_defaultlib.tb_RISCVpipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PC_imm' [C:/Users/UserVivado/project_9/project_9.srcs/sources_1/new/InDecode.v:97]
WARNING: [VRFC 10-5021] port 'DIP_SW' is not connected on this instance [C:/Users/UserVivado/project_9/project_9.srcs/sim_1/new/tb_RISCVpipeline.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
