{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 12:33:52 2017 " "Info: Processing started: Thu May 04 12:33:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SerialTxRx -c SerialTxRx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SerialTxRx -c SerialTxRx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[0\] " "Warning: Node \"SerialRx:Rx\|PDout\[0\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[1\] " "Warning: Node \"SerialRx:Rx\|PDout\[1\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[2\] " "Warning: Node \"SerialRx:Rx\|PDout\[2\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[3\] " "Warning: Node \"SerialRx:Rx\|PDout\[3\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[4\] " "Warning: Node \"SerialRx:Rx\|PDout\[4\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[5\] " "Warning: Node \"SerialRx:Rx\|PDout\[5\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[6\] " "Warning: Node \"SerialRx:Rx\|PDout\[6\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx:Rx\|PDout\[7\] " "Warning: Node \"SerialRx:Rx\|PDout\[7\]\" is a latch" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SerialRx:Rx\|ready " "Info: Detected ripple clock \"SerialRx:Rx\|ready\" as buffer" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SerialRx:Rx\|ready" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register SerialTx:Tx\|Count\[1\] SerialTx:Tx\|SR\[7\] 275.03 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 275.03 MHz between source register \"SerialTx:Tx\|Count\[1\]\" and destination register \"SerialTx:Tx\|SR\[7\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.603 ns + Longest register register " "Info: + Longest register to register delay is 2.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerialTx:Tx\|Count\[1\] 1 REG LC_X22_Y5_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y5_N8; Fanout = 4; REG Node = 'SerialTx:Tx\|Count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialTx:Tx|Count[1] } "NODE_NAME" } } { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.442 ns) 0.978 ns SerialTx:Tx\|always2~0 2 COMB LC_X22_Y5_N6 8 " "Info: 2: + IC(0.536 ns) + CELL(0.442 ns) = 0.978 ns; Loc. = LC_X22_Y5_N6; Fanout = 8; COMB Node = 'SerialTx:Tx\|always2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { SerialTx:Tx|Count[1] SerialTx:Tx|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.309 ns) 2.603 ns SerialTx:Tx\|SR\[7\] 3 REG LC_X21_Y8_N6 1 " "Info: 3: + IC(1.316 ns) + CELL(0.309 ns) = 2.603 ns; Loc. = LC_X21_Y8_N6; Fanout = 1; REG Node = 'SerialTx:Tx\|SR\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { SerialTx:Tx|always2~0 SerialTx:Tx|SR[7] } "NODE_NAME" } } { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.751 ns ( 28.85 % ) " "Info: Total cell delay = 0.751 ns ( 28.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.852 ns ( 71.15 % ) " "Info: Total interconnect delay = 1.852 ns ( 71.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { SerialTx:Tx|Count[1] SerialTx:Tx|always2~0 SerialTx:Tx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { SerialTx:Tx|Count[1] {} SerialTx:Tx|always2~0 {} SerialTx:Tx|SR[7] {} } { 0.000ns 0.536ns 1.316ns } { 0.000ns 0.442ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.040 ns - Smallest " "Info: - Smallest clock skew is 0.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.783 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.711 ns) 2.783 ns SerialTx:Tx\|SR\[7\] 2 REG LC_X21_Y8_N6 1 " "Info: 2: + IC(0.603 ns) + CELL(0.711 ns) = 2.783 ns; Loc. = LC_X21_Y8_N6; Fanout = 1; REG Node = 'SerialTx:Tx\|SR\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Clk SerialTx:Tx|SR[7] } "NODE_NAME" } } { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.33 % ) " "Info: Total cell delay = 2.180 ns ( 78.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.603 ns ( 21.67 % ) " "Info: Total interconnect delay = 0.603 ns ( 21.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialTx:Tx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialTx:Tx|SR[7] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.743 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns SerialTx:Tx\|Count\[1\] 2 REG LC_X22_Y5_N8 4 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X22_Y5_N8; Fanout = 4; REG Node = 'SerialTx:Tx\|Count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { Clk SerialTx:Tx|Count[1] } "NODE_NAME" } } { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { Clk SerialTx:Tx|Count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { Clk {} Clk~out0 {} SerialTx:Tx|Count[1] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialTx:Tx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialTx:Tx|SR[7] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { Clk SerialTx:Tx|Count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { Clk {} Clk~out0 {} SerialTx:Tx|Count[1] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { SerialTx:Tx|Count[1] SerialTx:Tx|always2~0 SerialTx:Tx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { SerialTx:Tx|Count[1] {} SerialTx:Tx|always2~0 {} SerialTx:Tx|SR[7] {} } { 0.000ns 0.536ns 1.316ns } { 0.000ns 0.442ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialTx:Tx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialTx:Tx|SR[7] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { Clk SerialTx:Tx|Count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { Clk {} Clk~out0 {} SerialTx:Tx|Count[1] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialTx:Tx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { SerialTx:Tx|SR[7] {} } {  } {  } "" } } { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 27 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"Clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SerialRx:Rx\|SR\[2\] SerialRx:Rx\|PDout\[2\] Clk 5.078 ns " "Info: Found hold time violation between source  pin or register \"SerialRx:Rx\|SR\[2\]\" and destination pin or register \"SerialRx:Rx\|PDout\[2\]\" for clock \"Clk\" (Hold time is 5.078 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.149 ns + Largest " "Info: + Largest clock skew is 6.149 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 8.932 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 8.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns SerialRx:Rx\|ready 2 REG LC_X21_Y11_N3 9 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X21_Y11_N3; Fanout = 9; REG Node = 'SerialRx:Rx\|ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { Clk SerialRx:Rx|ready } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.812 ns) + CELL(0.114 ns) 8.932 ns SerialRx:Rx\|PDout\[2\] 3 REG LC_X20_Y8_N5 1 " "Info: 3: + IC(5.812 ns) + CELL(0.114 ns) = 8.932 ns; Loc. = LC_X20_Y8_N5; Fanout = 1; REG Node = 'SerialRx:Rx\|PDout\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.926 ns" { SerialRx:Rx|ready SerialRx:Rx|PDout[2] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 28.19 % ) " "Info: Total cell delay = 2.518 ns ( 28.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.414 ns ( 71.81 % ) " "Info: Total interconnect delay = 6.414 ns ( 71.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.932 ns" { Clk SerialRx:Rx|ready SerialRx:Rx|PDout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.932 ns" { Clk {} Clk~out0 {} SerialRx:Rx|ready {} SerialRx:Rx|PDout[2] {} } { 0.000ns 0.000ns 0.602ns 5.812ns } { 0.000ns 1.469ns 0.935ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.783 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to source register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.711 ns) 2.783 ns SerialRx:Rx\|SR\[2\] 2 REG LC_X20_Y8_N8 2 " "Info: 2: + IC(0.603 ns) + CELL(0.711 ns) = 2.783 ns; Loc. = LC_X20_Y8_N8; Fanout = 2; REG Node = 'SerialRx:Rx\|SR\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Clk SerialRx:Rx|SR[2] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.33 % ) " "Info: Total cell delay = 2.180 ns ( 78.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.603 ns ( 21.67 % ) " "Info: Total interconnect delay = 0.603 ns ( 21.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialRx:Rx|SR[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialRx:Rx|SR[2] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.932 ns" { Clk SerialRx:Rx|ready SerialRx:Rx|PDout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.932 ns" { Clk {} Clk~out0 {} SerialRx:Rx|ready {} SerialRx:Rx|PDout[2] {} } { 0.000ns 0.000ns 0.602ns 5.812ns } { 0.000ns 1.469ns 0.935ns 0.114ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialRx:Rx|SR[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialRx:Rx|SR[2] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.847 ns - Shortest register register " "Info: - Shortest register to register delay is 0.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerialRx:Rx\|SR\[2\] 1 REG LC_X20_Y8_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y8_N8; Fanout = 2; REG Node = 'SerialRx:Rx\|SR\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialRx:Rx|SR[2] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.292 ns) 0.847 ns SerialRx:Rx\|PDout\[2\] 2 REG LC_X20_Y8_N5 1 " "Info: 2: + IC(0.555 ns) + CELL(0.292 ns) = 0.847 ns; Loc. = LC_X20_Y8_N5; Fanout = 1; REG Node = 'SerialRx:Rx\|PDout\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { SerialRx:Rx|SR[2] SerialRx:Rx|PDout[2] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 34.47 % ) " "Info: Total cell delay = 0.292 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.555 ns ( 65.53 % ) " "Info: Total interconnect delay = 0.555 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { SerialRx:Rx|SR[2] SerialRx:Rx|PDout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.847 ns" { SerialRx:Rx|SR[2] {} SerialRx:Rx|PDout[2] {} } { 0.000ns 0.555ns } { 0.000ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 37 -1 0 } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.932 ns" { Clk SerialRx:Rx|ready SerialRx:Rx|PDout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.932 ns" { Clk {} Clk~out0 {} SerialRx:Rx|ready {} SerialRx:Rx|PDout[2] {} } { 0.000ns 0.000ns 0.602ns 5.812ns } { 0.000ns 1.469ns 0.935ns 0.114ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialRx:Rx|SR[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialRx:Rx|SR[2] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { SerialRx:Rx|SR[2] SerialRx:Rx|PDout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.847 ns" { SerialRx:Rx|SR[2] {} SerialRx:Rx|PDout[2] {} } { 0.000ns 0.555ns } { 0.000ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SerialTx:Tx\|SR\[7\] Send Clk 6.433 ns register " "Info: tsu for register \"SerialTx:Tx\|SR\[7\]\" (data pin = \"Send\", clock pin = \"Clk\") is 6.433 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.179 ns + Longest pin register " "Info: + Longest pin to register delay is 9.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Send 1 PIN PIN_68 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_68; Fanout = 4; PIN Node = 'Send'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Send } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.489 ns) + CELL(0.590 ns) 7.554 ns SerialTx:Tx\|always2~0 2 COMB LC_X22_Y5_N6 8 " "Info: 2: + IC(5.489 ns) + CELL(0.590 ns) = 7.554 ns; Loc. = LC_X22_Y5_N6; Fanout = 8; COMB Node = 'SerialTx:Tx\|always2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.079 ns" { Send SerialTx:Tx|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.309 ns) 9.179 ns SerialTx:Tx\|SR\[7\] 3 REG LC_X21_Y8_N6 1 " "Info: 3: + IC(1.316 ns) + CELL(0.309 ns) = 9.179 ns; Loc. = LC_X21_Y8_N6; Fanout = 1; REG Node = 'SerialTx:Tx\|SR\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { SerialTx:Tx|always2~0 SerialTx:Tx|SR[7] } "NODE_NAME" } } { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.374 ns ( 25.86 % ) " "Info: Total cell delay = 2.374 ns ( 25.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.805 ns ( 74.14 % ) " "Info: Total interconnect delay = 6.805 ns ( 74.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.179 ns" { Send SerialTx:Tx|always2~0 SerialTx:Tx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.179 ns" { Send {} Send~out0 {} SerialTx:Tx|always2~0 {} SerialTx:Tx|SR[7] {} } { 0.000ns 0.000ns 5.489ns 1.316ns } { 0.000ns 1.475ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.783 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.711 ns) 2.783 ns SerialTx:Tx\|SR\[7\] 2 REG LC_X21_Y8_N6 1 " "Info: 2: + IC(0.603 ns) + CELL(0.711 ns) = 2.783 ns; Loc. = LC_X21_Y8_N6; Fanout = 1; REG Node = 'SerialTx:Tx\|SR\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Clk SerialTx:Tx|SR[7] } "NODE_NAME" } } { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.33 % ) " "Info: Total cell delay = 2.180 ns ( 78.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.603 ns ( 21.67 % ) " "Info: Total interconnect delay = 0.603 ns ( 21.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialTx:Tx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialTx:Tx|SR[7] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.179 ns" { Send SerialTx:Tx|always2~0 SerialTx:Tx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.179 ns" { Send {} Send~out0 {} SerialTx:Tx|always2~0 {} SerialTx:Tx|SR[7] {} } { 0.000ns 0.000ns 5.489ns 1.316ns } { 0.000ns 1.475ns 0.590ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialTx:Tx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialTx:Tx|SR[7] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk PDout\[1\] SerialRx:Rx\|PDout\[1\] 14.727 ns register " "Info: tco from clock \"Clk\" to destination pin \"PDout\[1\]\" through register \"SerialRx:Rx\|PDout\[1\]\" is 14.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 9.054 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 9.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns SerialRx:Rx\|ready 2 REG LC_X21_Y11_N3 9 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X21_Y11_N3; Fanout = 9; REG Node = 'SerialRx:Rx\|ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { Clk SerialRx:Rx|ready } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.756 ns) + CELL(0.292 ns) 9.054 ns SerialRx:Rx\|PDout\[1\] 3 REG LC_X20_Y8_N3 1 " "Info: 3: + IC(5.756 ns) + CELL(0.292 ns) = 9.054 ns; Loc. = LC_X20_Y8_N3; Fanout = 1; REG Node = 'SerialRx:Rx\|PDout\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.048 ns" { SerialRx:Rx|ready SerialRx:Rx|PDout[1] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.696 ns ( 29.78 % ) " "Info: Total cell delay = 2.696 ns ( 29.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.358 ns ( 70.22 % ) " "Info: Total interconnect delay = 6.358 ns ( 70.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.054 ns" { Clk SerialRx:Rx|ready SerialRx:Rx|PDout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.054 ns" { Clk {} Clk~out0 {} SerialRx:Rx|ready {} SerialRx:Rx|PDout[1] {} } { 0.000ns 0.000ns 0.602ns 5.756ns } { 0.000ns 1.469ns 0.935ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.673 ns + Longest register pin " "Info: + Longest register to pin delay is 5.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerialRx:Rx\|PDout\[1\] 1 REG LC_X20_Y8_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y8_N3; Fanout = 1; REG Node = 'SerialRx:Rx\|PDout\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialRx:Rx|PDout[1] } "NODE_NAME" } } { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialRx.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.549 ns) + CELL(2.124 ns) 5.673 ns PDout\[1\] 2 PIN PIN_26 0 " "Info: 2: + IC(3.549 ns) + CELL(2.124 ns) = 5.673 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'PDout\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { SerialRx:Rx|PDout[1] PDout[1] } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 37.44 % ) " "Info: Total cell delay = 2.124 ns ( 37.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.549 ns ( 62.56 % ) " "Info: Total interconnect delay = 3.549 ns ( 62.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { SerialRx:Rx|PDout[1] PDout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { SerialRx:Rx|PDout[1] {} PDout[1] {} } { 0.000ns 3.549ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.054 ns" { Clk SerialRx:Rx|ready SerialRx:Rx|PDout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.054 ns" { Clk {} Clk~out0 {} SerialRx:Rx|ready {} SerialRx:Rx|PDout[1] {} } { 0.000ns 0.000ns 0.602ns 5.756ns } { 0.000ns 1.469ns 0.935ns 0.292ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { SerialRx:Rx|PDout[1] PDout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { SerialRx:Rx|PDout[1] {} PDout[1] {} } { 0.000ns 3.549ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Clk SCout 5.004 ns Longest " "Info: Longest tpd from source pin \"Clk\" to destination pin \"SCout\" is 5.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(2.108 ns) 5.004 ns SCout 2 PIN PIN_71 0 " "Info: 2: + IC(1.427 ns) + CELL(2.108 ns) = 5.004 ns; Loc. = PIN_71; Fanout = 0; PIN Node = 'SCout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.535 ns" { Clk SCout } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.577 ns ( 71.48 % ) " "Info: Total cell delay = 3.577 ns ( 71.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 28.52 % ) " "Info: Total interconnect delay = 1.427 ns ( 28.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.004 ns" { Clk SCout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.004 ns" { Clk {} Clk~out0 {} SCout {} } { 0.000ns 0.000ns 1.427ns } { 0.000ns 1.469ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SerialTx:Tx\|SR\[0\] PDin\[0\] Clk -4.454 ns register " "Info: th for register \"SerialTx:Tx\|SR\[0\]\" (data pin = \"PDin\[0\]\", clock pin = \"Clk\") is -4.454 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.783 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 29; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.711 ns) 2.783 ns SerialTx:Tx\|SR\[0\] 2 REG LC_X21_Y8_N7 1 " "Info: 2: + IC(0.603 ns) + CELL(0.711 ns) = 2.783 ns; Loc. = LC_X21_Y8_N7; Fanout = 1; REG Node = 'SerialTx:Tx\|SR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Clk SerialTx:Tx|SR[0] } "NODE_NAME" } } { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.33 % ) " "Info: Total cell delay = 2.180 ns ( 78.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.603 ns ( 21.67 % ) " "Info: Total interconnect delay = 0.603 ns ( 21.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialTx:Tx|SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialTx:Tx|SR[0] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.252 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PDin\[0\] 1 PIN PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'PDin\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PDin[0] } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTxRx.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.305 ns) + CELL(0.478 ns) 7.252 ns SerialTx:Tx\|SR\[0\] 2 REG LC_X21_Y8_N7 1 " "Info: 2: + IC(5.305 ns) + CELL(0.478 ns) = 7.252 ns; Loc. = LC_X21_Y8_N7; Fanout = 1; REG Node = 'SerialTx:Tx\|SR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.783 ns" { PDin[0] SerialTx:Tx|SR[0] } "NODE_NAME" } } { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab4_serializer/SerialTx.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 26.85 % ) " "Info: Total cell delay = 1.947 ns ( 26.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.305 ns ( 73.15 % ) " "Info: Total interconnect delay = 5.305 ns ( 73.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.252 ns" { PDin[0] SerialTx:Tx|SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.252 ns" { PDin[0] {} PDin[0]~out0 {} SerialTx:Tx|SR[0] {} } { 0.000ns 0.000ns 5.305ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Clk SerialTx:Tx|SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { Clk {} Clk~out0 {} SerialTx:Tx|SR[0] {} } { 0.000ns 0.000ns 0.603ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.252 ns" { PDin[0] SerialTx:Tx|SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.252 ns" { PDin[0] {} PDin[0]~out0 {} SerialTx:Tx|SR[0] {} } { 0.000ns 0.000ns 5.305ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 12:33:52 2017 " "Info: Processing ended: Thu May 04 12:33:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
