---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 4200
      num_constraints: 4200
      at: 537769c36c7183e73983f10ec9d5224d8df52c60bd9e9933e27cf6a2d14af8a5
      bt: c693d2f015efe7a9f7d695c7922db23c9636ec15c6c538f0fd84acf3dfa10baa
      ct: ed53f8131478a290d66abed016afa6febb0b57fdda3587147682a5a263827645
    ir:
      - "decl f0: <0>"
      - "  store &v16, ((v0), (v1, v2, v3, v4, v5, v6, v7, v8, v9), (v10, v11), (v12, v13, v14, v15))"
      - "  tget &v17, v16, 2"
      - "  tget &v18, v17, 1"
      - "  eq &v19, v18, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "  retn v19"
      - ""
    output:
      - input_file: input/dummy.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: 0bb19812775960a7d66b974a827d82085b2c1c7b564ef9325316afc70f691828
    imports_resolved_ast: 0bb19812775960a7d66b974a827d82085b2c1c7b564ef9325316afc70f691828
    canonicalized_ast: 0bb19812775960a7d66b974a827d82085b2c1c7b564ef9325316afc70f691828
    type_inferenced_ast: 2a44d21fefc5950781693f2a976a7421e3ec72c7d2d2153301eff1e0fafab747
