// lphy_ss_top_streamtoblock_fft_DUT_0.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module lphy_ss_top_streamtoblock_fft_DUT_0 (
		input  wire        clk,                     //           clock.clk
		input  wire        areset,                  //     clock_reset.reset
		input  wire        bus_clk,                 //       bus_clock.clk
		input  wire        bus_areset,              // bus_clock_reset.reset
		input  wire [13:0] busIn_address,           //             bus.address
		input  wire [0:0]  busIn_read,              //                .read
		input  wire [0:0]  busIn_write,             //                .write
		input  wire [31:0] busIn_writedata,         //                .writedata
		output wire [31:0] busOut_readdata,         //                .readdata
		output wire [0:0]  busOut_readdatavalid,    //                .readdatavalid
		output wire [0:0]  busOut_waitrequest,      //                .waitrequest
		input  wire [0:0]  rx_vin_s,                //             exp.valid_rx_vin_s
		input  wire [7:0]  rx_chin_s,               //                .channel_rx_chin_s
		input  wire [15:0] rx_din_im,               //                .data_rx_din_im
		input  wire [15:0] rx_din_re,               //                .data_rx_din_re
		input  wire [3:0]  fft_in_s,                //                .data_fft_in_s
		input  wire [15:0] cp_in_s,                 //                .data_cp_in_s
		input  wire [15:0] nprb_s,                  //                .data_nprb_s
		input  wire [0:0]  hcs_bypass_s,            //                .data_hcs_bypass_s
		input  wire [15:0] fft_gain_s,              //                .data_fft_gain_s
		input  wire [15:0] fft_gain_im_s,           //                .data_fft_gain_im_s
		input  wire [3:0]  fft_shift_s,             //                .data_fft_shift_s
		input  wire [63:0] time_ref_in_s,           //                .data_time_ref_in_s
		input  wire [0:0]  DC_SC_EN_s,              //                .data_DC_SC_EN_s
		input  wire [0:0]  CP_EN_s,                 //                .data_CP_EN_s
		input  wire [0:0]  ripple_comp_en_s,        //                .data_ripple_comp_en_s
		input  wire [0:0]  rc_bw_sel_s,             //                .data_rc_bw_sel_s
		input  wire [63:0] sym_metadata_in_s,       //                .data_sym_metadata_in_s
		input  wire [0:0]  sym_metadata_in_valid_s, //                .data_sym_metadata_in_valid_s
		output wire [0:0]  rx_valid_s,              //                .valid_rx_valid_s
		output wire [7:0]  rx_chout_s,              //                .channel_rx_chout_s
		output wire [15:0] rx_dout_im,              //                .data_rx_dout_im
		output wire [15:0] rx_dout_re,              //                .data_rx_dout_re
		output wire [0:0]  fft_vout_s,              //                .valid_fft_vout_s
		output wire [7:0]  fft_chout_s,             //                .channel_fft_chout_s
		output wire [15:0] fft_dout_im,             //                .data_fft_dout_im
		output wire [15:0] fft_dout_re,             //                .data_fft_dout_re
		output wire [15:0] nsc_out_s,               //                .data_nsc_out_s
		output wire [3:0]  size_out_s,              //                .data_size_out_s
		output wire [63:0] td_time_out_s,           //                .data_td_time_out_s
		output wire [0:0]  fd_data_v_s,             //                .valid_fd_data_v_s
		output wire [7:0]  fd_data_c_s,             //                .channel_fd_data_c_s
		output wire [15:0] fd_data_q_im,            //                .data_fd_data_q_im
		output wire [15:0] fd_data_q_re,            //                .data_fd_data_q_re
		output wire [1:0]  eAxCout_s,               //                .data_eAxCout_s
		output wire [0:0]  eop_eAxC_s,              //                .data_eop_eAxC_s
		output wire [0:0]  eop_sym_s,               //                .data_eop_sym_s
		output wire [0:0]  sop_eAxC_s,              //                .data_sop_eAxC_s
		output wire [0:0]  sop_sym_s                //                .data_sop_sym_s
	);

	streamtoblock_fft_DUT streamtoblock_fft_dut_0 (
		.clk                     (clk),                     //   input,   width = 1,           clock.clk
		.areset                  (areset),                  //   input,   width = 1,     clock_reset.reset
		.bus_clk                 (bus_clk),                 //   input,   width = 1,       bus_clock.clk
		.bus_areset              (bus_areset),              //   input,   width = 1, bus_clock_reset.reset
		.busIn_address           (busIn_address),           //   input,  width = 14,             bus.address
		.busIn_read              (busIn_read),              //   input,   width = 1,                .read
		.busIn_write             (busIn_write),             //   input,   width = 1,                .write
		.busIn_writedata         (busIn_writedata),         //   input,  width = 32,                .writedata
		.busOut_readdata         (busOut_readdata),         //  output,  width = 32,                .readdata
		.busOut_readdatavalid    (busOut_readdatavalid),    //  output,   width = 1,                .readdatavalid
		.busOut_waitrequest      (busOut_waitrequest),      //  output,   width = 1,                .waitrequest
		.rx_vin_s                (rx_vin_s),                //   input,   width = 1,             exp.valid_rx_vin_s
		.rx_chin_s               (rx_chin_s),               //   input,   width = 8,                .channel_rx_chin_s
		.rx_din_im               (rx_din_im),               //   input,  width = 16,                .data_rx_din_im
		.rx_din_re               (rx_din_re),               //   input,  width = 16,                .data_rx_din_re
		.fft_in_s                (fft_in_s),                //   input,   width = 4,                .data_fft_in_s
		.cp_in_s                 (cp_in_s),                 //   input,  width = 16,                .data_cp_in_s
		.nprb_s                  (nprb_s),                  //   input,  width = 16,                .data_nprb_s
		.hcs_bypass_s            (hcs_bypass_s),            //   input,   width = 1,                .data_hcs_bypass_s
		.fft_gain_s              (fft_gain_s),              //   input,  width = 16,                .data_fft_gain_s
		.fft_gain_im_s           (fft_gain_im_s),           //   input,  width = 16,                .data_fft_gain_im_s
		.fft_shift_s             (fft_shift_s),             //   input,   width = 4,                .data_fft_shift_s
		.time_ref_in_s           (time_ref_in_s),           //   input,  width = 64,                .data_time_ref_in_s
		.DC_SC_EN_s              (DC_SC_EN_s),              //   input,   width = 1,                .data_DC_SC_EN_s
		.CP_EN_s                 (CP_EN_s),                 //   input,   width = 1,                .data_CP_EN_s
		.ripple_comp_en_s        (ripple_comp_en_s),        //   input,   width = 1,                .data_ripple_comp_en_s
		.rc_bw_sel_s             (rc_bw_sel_s),             //   input,   width = 1,                .data_rc_bw_sel_s
		.sym_metadata_in_s       (sym_metadata_in_s),       //   input,  width = 64,                .data_sym_metadata_in_s
		.sym_metadata_in_valid_s (sym_metadata_in_valid_s), //   input,   width = 1,                .data_sym_metadata_in_valid_s
		.rx_valid_s              (rx_valid_s),              //  output,   width = 1,                .valid_rx_valid_s
		.rx_chout_s              (rx_chout_s),              //  output,   width = 8,                .channel_rx_chout_s
		.rx_dout_im              (rx_dout_im),              //  output,  width = 16,                .data_rx_dout_im
		.rx_dout_re              (rx_dout_re),              //  output,  width = 16,                .data_rx_dout_re
		.fft_vout_s              (fft_vout_s),              //  output,   width = 1,                .valid_fft_vout_s
		.fft_chout_s             (fft_chout_s),             //  output,   width = 8,                .channel_fft_chout_s
		.fft_dout_im             (fft_dout_im),             //  output,  width = 16,                .data_fft_dout_im
		.fft_dout_re             (fft_dout_re),             //  output,  width = 16,                .data_fft_dout_re
		.nsc_out_s               (nsc_out_s),               //  output,  width = 16,                .data_nsc_out_s
		.size_out_s              (size_out_s),              //  output,   width = 4,                .data_size_out_s
		.td_time_out_s           (td_time_out_s),           //  output,  width = 64,                .data_td_time_out_s
		.fd_data_v_s             (fd_data_v_s),             //  output,   width = 1,                .valid_fd_data_v_s
		.fd_data_c_s             (fd_data_c_s),             //  output,   width = 8,                .channel_fd_data_c_s
		.fd_data_q_im            (fd_data_q_im),            //  output,  width = 16,                .data_fd_data_q_im
		.fd_data_q_re            (fd_data_q_re),            //  output,  width = 16,                .data_fd_data_q_re
		.eAxCout_s               (eAxCout_s),               //  output,   width = 2,                .data_eAxCout_s
		.eop_eAxC_s              (eop_eAxC_s),              //  output,   width = 1,                .data_eop_eAxC_s
		.eop_sym_s               (eop_sym_s),               //  output,   width = 1,                .data_eop_sym_s
		.sop_eAxC_s              (sop_eAxC_s),              //  output,   width = 1,                .data_sop_eAxC_s
		.sop_sym_s               (sop_sym_s)                //  output,   width = 1,                .data_sop_sym_s
	);

endmodule
