#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 20 22:10:57 2018
# Process ID: 11504
# Current directory: E:/shu_zi_luo_ji/shiyan2_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6892 E:\shu_zi_luo_ji\shiyan2_2\shiyan2_2.xpr
# Log file: E:/shu_zi_luo_ji/shiyan2_2/vivado.log
# Journal file: E:/shu_zi_luo_ji/shiyan2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 857.078 ; gain = 123.426
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun 20 22:12:33 2018] Launched synth_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.runs/synth_1/runme.log
[Wed Jun 20 22:12:33 2018] Launched impl_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1757.012 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1757.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1839.090 ; gain = 907.641
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.852 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2014.742 ; gain = 0.000
report_utilization -name utilization_2
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2014.742 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.996 . Memory (MB): peak = 2016.629 ; gain = 0.000
set_property top sequential_detector [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 20 22:25:11 2018] Launched synth_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.runs/synth_1/runme.log
[Wed Jun 20 22:25:11 2018] Launched impl_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.runs/impl_1/runme.log
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2022.559 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
WARNING: [Vivado 12-584] No ports matched 'QA'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QA'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QB'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QB'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QC'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QC'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QD'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QD'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qcc'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qcc'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'M'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'M'. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2031.461 ; gain = 0.000
close_design
close_design
set_property top comparator_3_bit [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Wed Jun 20 22:31:42 2018] Launched synth_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.runs/synth_1/runme.log
[Wed Jun 20 22:31:42 2018] Launched impl_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2031.461 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2031.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2031.461 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2031.461 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 22:35:15 2018...
