#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x146604910 .scope module, "RAM" "RAM" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wEn";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 8 "dataIn";
    .port_info 4 /OUTPUT 8 "dataOut";
P_0x600000acc100 .param/l "ADDRESS_WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
P_0x600000acc140 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
P_0x600000acc180 .param/l "DEPTH" 0 2 2, +C4<00000000000000000000000100000000>;
P_0x600000acc1c0 .param/str "MEMFILE" 0 2 2, "\000";
v0x6000004cc120 .array "MemoryArray", 255 0, 7 0;
o0x148040010 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x6000004cc1b0_0 .net "addr", 7 0, o0x148040010;  0 drivers
o0x148040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000004cc240_0 .net "clk", 0 0, o0x148040040;  0 drivers
o0x148040070 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x6000004cc2d0_0 .net "dataIn", 7 0, o0x148040070;  0 drivers
v0x6000004cc360_0 .var "dataOut", 7 0;
o0x1480400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000004cc3f0_0 .net "wEn", 0 0, o0x1480400d0;  0 drivers
E_0x6000023c8c40 .event posedge, v0x6000004cc240_0;
S_0x146604a80 .scope module, "ROM" "ROM" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /OUTPUT 8 "dataOut";
P_0x600000acc200 .param/l "ADDRESS_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x600000acc240 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x600000acc280 .param/l "DEPTH" 0 3 2, +C4<00000000000000000000000100000000>;
P_0x600000acc2c0 .param/str "MEMFILE" 0 3 2, "\000";
v0x6000004cc480 .array "MemoryArray", 255 0, 7 0;
o0x1480401f0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x6000004cc510_0 .net "addr", 7 0, o0x1480401f0;  0 drivers
o0x148040220 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000004cc5a0_0 .net "clk", 0 0, o0x148040220;  0 drivers
v0x6000004cc630_0 .var "dataOut", 7 0;
E_0x6000023c8cc0 .event posedge, v0x6000004cc5a0_0;
S_0x1466089a0 .scope module, "main_tb" "main_tb" 4 3;
 .timescale -9 -12;
v0x6000004cd170_0 .var "clk", 0 0;
v0x6000004cd200_0 .net "ws2812_dout", 0 0, v0x6000004cca20_0;  1 drivers
S_0x146608b10 .scope module, "dut" "main" 4 14, 5 1 0, S_0x1466089a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "ws2812_dout";
P_0x6000023c8d00 .param/l "LED_COUNT" 1 5 5, +C4<00000000000000000000000000001000>;
v0x6000004cce10_0 .net "busy", 0 0, v0x6000004cc7e0_0;  1 drivers
v0x6000004ccea0_0 .net "clk", 0 0, v0x6000004cd170_0;  1 drivers
v0x6000004ccf30_0 .var "data", 191 0;
v0x6000004ccfc0_0 .var "start", 0 0;
v0x6000004cd050_0 .var "state", 0 0;
v0x6000004cd0e0_0 .net "ws2812_dout", 0 0, v0x6000004cca20_0;  alias, 1 drivers
S_0x146606b20 .scope module, "ws2812_driver_inst" "ws2812_driver" 5 37, 6 1 0, S_0x146608b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 192 "data";
    .port_info 4 /OUTPUT 1 "dout";
    .port_info 5 /OUTPUT 1 "busy";
P_0x1466080c0 .param/l "IDLE" 1 6 17, +C4<00000000000000000000000000000000>;
P_0x146608100 .param/l "LED_COUNT" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x146608140 .param/l "SEND" 1 6 18, +C4<00000000000000000000000000000001>;
P_0x146608180 .param/l "T0H" 1 6 13, +C4<00000000000000000000000000010001>;
P_0x1466081c0 .param/l "T1H" 1 6 14, +C4<00000000000000000000000000100011>;
P_0x146608200 .param/l "TOTAL" 1 6 15, +C4<00000000000000000000000000111111>;
P_0x146608240 .param/l "TRESET" 1 6 19, +C4<00000000000000000000000000000010>;
v0x6000004cc750_0 .var "bit_idx", 5 0;
v0x6000004cc7e0_0 .var "busy", 0 0;
v0x6000004cc870_0 .net "clk", 0 0, v0x6000004cd170_0;  alias, 1 drivers
v0x6000004cc900_0 .var "cur_state", 2 0;
v0x6000004cc990_0 .net "data", 191 0, v0x6000004ccf30_0;  1 drivers
v0x6000004cca20_0 .var "dout", 0 0;
v0x6000004ccab0_0 .var "led_idx", 15 0;
v0x6000004ccb40_0 .var "next_state", 2 0;
L_0x148078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000004ccbd0_0 .net "reset", 0 0, L_0x148078010;  1 drivers
v0x6000004ccc60_0 .var "shift_reg", 23 0;
v0x6000004cccf0_0 .net "start", 0 0, v0x6000004ccfc0_0;  1 drivers
v0x6000004ccd80_0 .var "timer", 16 0;
E_0x6000023c8f40 .event posedge, v0x6000004cc870_0;
    .scope S_0x146604910;
T_0 ;
    %end;
    .thread T_0;
    .scope S_0x146604910;
T_1 ;
    %wait E_0x6000023c8c40;
    %load/vec4 v0x6000004cc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x6000004cc2d0_0;
    %load/vec4 v0x6000004cc1b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000004cc120, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000004cc1b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000004cc120, 4;
    %assign/vec4 v0x6000004cc360_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x146604a80;
T_2 ;
    %end;
    .thread T_2;
    .scope S_0x146604a80;
T_3 ;
    %wait E_0x6000023c8cc0;
    %load/vec4 v0x6000004cc510_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000004cc480, 4;
    %assign/vec4 v0x6000004cc630_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x146606b20;
T_4 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x6000004cc750_0, 0, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000004ccab0_0, 0, 16;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x6000004ccc60_0, 0, 24;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x6000004ccd80_0, 0, 17;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000004cc900_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000004ccb40_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x146606b20;
T_5 ;
    %wait E_0x6000023c8f40;
    %load/vec4 v0x6000004ccbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000004cc900_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000004ccb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000004ccb40_0;
    %assign/vec4 v0x6000004cc900_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x146606b20;
T_6 ;
    %wait E_0x6000023c8f40;
    %load/vec4 v0x6000004cc900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004cca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004cc7e0_0, 0;
    %load/vec4 v0x6000004cccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004cc7e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000004ccab0_0, 0;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x6000004cc750_0, 0;
    %load/vec4 v0x6000004cc990_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0x6000004ccc60_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000004ccb40_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x6000004ccd80_0, 0;
T_6.4 ;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004cc7e0_0, 0;
    %load/vec4 v0x6000004ccc60_0;
    %parti/s 1, 23, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x6000004ccd80_0;
    %pad/u 32;
    %cmpi/u 35, 0, 32;
    %flag_get/vec4 5;
    %assign/vec4 v0x6000004cca20_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x6000004ccd80_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %flag_get/vec4 5;
    %assign/vec4 v0x6000004cca20_0, 0;
T_6.7 ;
    %load/vec4 v0x6000004ccd80_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x6000004ccd80_0, 0;
    %load/vec4 v0x6000004ccd80_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x6000004ccd80_0, 0;
    %load/vec4 v0x6000004cc750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x6000004cc750_0, 0;
    %load/vec4 v0x6000004ccab0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000004ccab0_0, 0;
    %load/vec4 v0x6000004ccab0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000004ccb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004cca20_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x6000004cc990_0;
    %load/vec4 v0x6000004ccab0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 24, 0, 32;
    %part/u 24;
    %assign/vec4 v0x6000004ccc60_0, 0;
T_6.13 ;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x6000004cc750_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x6000004cc750_0, 0;
    %load/vec4 v0x6000004ccc60_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x6000004ccc60_0, 0;
T_6.11 ;
T_6.8 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004cc7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004cca20_0, 0;
    %load/vec4 v0x6000004ccd80_0;
    %pad/u 32;
    %cmpi/u 5000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.14, 5;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x6000004ccd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004cc7e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000004ccb40_0, 0;
T_6.14 ;
    %load/vec4 v0x6000004ccd80_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x6000004ccd80_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x146608b10;
T_7 ;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 4278190080, 0, 32;
    %concati/vec4 4294901760, 0, 32;
    %concati/vec4 4278190080, 0, 40;
    %concati/vec4 4294901760, 0, 32;
    %concati/vec4 65280, 0, 24;
    %store/vec4 v0x6000004ccf30_0, 0, 192;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004ccfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004cd050_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x146608b10;
T_8 ;
    %wait E_0x6000023c8f40;
    %load/vec4 v0x6000004cd050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004ccfc0_0, 0;
    %load/vec4 v0x6000004cce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004cd050_0, 0;
T_8.3 ;
    %jmp T_8.2;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000004ccfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000004cd050_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1466089a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000004cd170_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x1466089a0;
T_10 ;
    %delay 10000, 0;
    %load/vec4 v0x6000004cd170_0;
    %inv;
    %store/vec4 v0x6000004cd170_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1466089a0;
T_11 ;
    %vpi_call 4 8 "$dumpfile", "sim/main_tb.vcd" {0 0 0};
    %vpi_call 4 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1466089a0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1466089a0;
T_12 ;
    %pushi/vec4 50000, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000023c8f40;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %vpi_call 4 22 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./src/RAM.v";
    "./src/ROM.v";
    "./src/main_tb.v";
    "./src/main.v";
    "./src/ws2812_driver.v";
