INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Yujian/Lab1/Lab1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Yujian/Lab1/Lab1.srcs/sim_2/new/fulladder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullfadder_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yujian/Lab1/Lab1.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
