INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryxiao/FPGA-3D/sim/transformation_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transformation_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryxiao/FPGA-3D/transform_tb/transform_tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
