/* SPDX-License-Identifier: GPL-2.0 */
#ifndef DT_BINDINGS_MEMORY_TEGRA124_MC_H
#define DT_BINDINGS_MEMORY_TEGRA124_MC_H

#define TEGRA124_SWGROUP_PTC        0
#define TEGRA124_SWGROUP_DC         1
#define TEGRA124_SWGROUP_DCB        2
#define TEGRA124_SWGROUP_AFI        3
#define TEGRA124_SWGROUP_AVPC       4
#define TEGRA124_SWGROUP_HDA        5
#define TEGRA124_SWGROUP_HC         6
#define TEGRA124_SWGROUP_MSENC      7
#define TEGRA124_SWGROUP_PPCS       8
#define TEGRA124_SWGROUP_SATA       9
#define TEGRA124_SWGROUP_VDE       10
#define TEGRA124_SWGROUP_MPCORELP  11
#define TEGRA124_SWGROUP_MPCORE    12
#define TEGRA124_SWGROUP_ISP2      13
#define TEGRA124_SWGROUP_XUSB_HOST 14
#define TEGRA124_SWGROUP_XUSB_DEV  15
#define TEGRA124_SWGROUP_ISP2B     16
#define TEGRA124_SWGROUP_TSEC      17
#define TEGRA124_SWGROUP_A9AVP     18
#define TEGRA124_SWGROUP_GPU       19
#define TEGRA124_SWGROUP_SDMMC1A   20
#define TEGRA124_SWGROUP_SDMMC2A   21
#define TEGRA124_SWGROUP_SDMMC3A   22
#define TEGRA124_SWGROUP_SDMMC4A   23
#define TEGRA124_SWGROUP_VIC       24
#define TEGRA124_SWGROUP_VI        25

#ifdef __DTS__
#define TEGRA_SWGROUP_DC  TEGRA124_SWGROUP_DC
#define TEGRA_SWGROUP_DCB TEGRA124_SWGROUP_DCB
#define TEGRA_SWGROUP_HC  TEGRA124_SWGROUP_HC
#define TEGRA_SWGROUP_GPU TEGRA124_SWGROUP_GPU
#endif

#endif
