#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2738870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2738a00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x272b2d0 .functor NOT 1, L_0x2787110, C4<0>, C4<0>, C4<0>;
L_0x2786ef0 .functor XOR 2, L_0x2786d90, L_0x2786e50, C4<00>, C4<00>;
L_0x2787000 .functor XOR 2, L_0x2786ef0, L_0x2786f60, C4<00>, C4<00>;
v0x2782760_0 .net *"_ivl_10", 1 0, L_0x2786f60;  1 drivers
v0x2782860_0 .net *"_ivl_12", 1 0, L_0x2787000;  1 drivers
v0x2782940_0 .net *"_ivl_2", 1 0, L_0x2785b20;  1 drivers
v0x2782a00_0 .net *"_ivl_4", 1 0, L_0x2786d90;  1 drivers
v0x2782ae0_0 .net *"_ivl_6", 1 0, L_0x2786e50;  1 drivers
v0x2782c10_0 .net *"_ivl_8", 1 0, L_0x2786ef0;  1 drivers
v0x2782cf0_0 .net "a", 0 0, v0x277f6d0_0;  1 drivers
v0x2782d90_0 .net "b", 0 0, v0x277f770_0;  1 drivers
v0x2782e30_0 .net "c", 0 0, v0x277f810_0;  1 drivers
v0x2782ed0_0 .var "clk", 0 0;
v0x2782f70_0 .net "d", 0 0, v0x277f950_0;  1 drivers
v0x2783010_0 .net "out_pos_dut", 0 0, L_0x2786c10;  1 drivers
v0x27830b0_0 .net "out_pos_ref", 0 0, L_0x27845e0;  1 drivers
v0x2783150_0 .net "out_sop_dut", 0 0, L_0x2785540;  1 drivers
v0x27831f0_0 .net "out_sop_ref", 0 0, L_0x2759e80;  1 drivers
v0x2783290_0 .var/2u "stats1", 223 0;
v0x2783330_0 .var/2u "strobe", 0 0;
v0x27833d0_0 .net "tb_match", 0 0, L_0x2787110;  1 drivers
v0x27834a0_0 .net "tb_mismatch", 0 0, L_0x272b2d0;  1 drivers
v0x2783540_0 .net "wavedrom_enable", 0 0, v0x277fc20_0;  1 drivers
v0x2783610_0 .net "wavedrom_title", 511 0, v0x277fcc0_0;  1 drivers
L_0x2785b20 .concat [ 1 1 0 0], L_0x27845e0, L_0x2759e80;
L_0x2786d90 .concat [ 1 1 0 0], L_0x27845e0, L_0x2759e80;
L_0x2786e50 .concat [ 1 1 0 0], L_0x2786c10, L_0x2785540;
L_0x2786f60 .concat [ 1 1 0 0], L_0x27845e0, L_0x2759e80;
L_0x2787110 .cmp/eeq 2, L_0x2785b20, L_0x2787000;
S_0x2738b90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2738a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x272b6b0 .functor AND 1, v0x277f810_0, v0x277f950_0, C4<1>, C4<1>;
L_0x272ba90 .functor NOT 1, v0x277f6d0_0, C4<0>, C4<0>, C4<0>;
L_0x272be70 .functor NOT 1, v0x277f770_0, C4<0>, C4<0>, C4<0>;
L_0x272c0f0 .functor AND 1, L_0x272ba90, L_0x272be70, C4<1>, C4<1>;
L_0x2743400 .functor AND 1, L_0x272c0f0, v0x277f810_0, C4<1>, C4<1>;
L_0x2759e80 .functor OR 1, L_0x272b6b0, L_0x2743400, C4<0>, C4<0>;
L_0x2783a60 .functor NOT 1, v0x277f770_0, C4<0>, C4<0>, C4<0>;
L_0x2783ad0 .functor OR 1, L_0x2783a60, v0x277f950_0, C4<0>, C4<0>;
L_0x2783be0 .functor AND 1, v0x277f810_0, L_0x2783ad0, C4<1>, C4<1>;
L_0x2783ca0 .functor NOT 1, v0x277f6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2783d70 .functor OR 1, L_0x2783ca0, v0x277f770_0, C4<0>, C4<0>;
L_0x2783de0 .functor AND 1, L_0x2783be0, L_0x2783d70, C4<1>, C4<1>;
L_0x2783f60 .functor NOT 1, v0x277f770_0, C4<0>, C4<0>, C4<0>;
L_0x2783fd0 .functor OR 1, L_0x2783f60, v0x277f950_0, C4<0>, C4<0>;
L_0x2783ef0 .functor AND 1, v0x277f810_0, L_0x2783fd0, C4<1>, C4<1>;
L_0x2784160 .functor NOT 1, v0x277f6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2784260 .functor OR 1, L_0x2784160, v0x277f950_0, C4<0>, C4<0>;
L_0x2784320 .functor AND 1, L_0x2783ef0, L_0x2784260, C4<1>, C4<1>;
L_0x27844d0 .functor XNOR 1, L_0x2783de0, L_0x2784320, C4<0>, C4<0>;
v0x272ac00_0 .net *"_ivl_0", 0 0, L_0x272b6b0;  1 drivers
v0x272b000_0 .net *"_ivl_12", 0 0, L_0x2783a60;  1 drivers
v0x272b3e0_0 .net *"_ivl_14", 0 0, L_0x2783ad0;  1 drivers
v0x272b7c0_0 .net *"_ivl_16", 0 0, L_0x2783be0;  1 drivers
v0x272bba0_0 .net *"_ivl_18", 0 0, L_0x2783ca0;  1 drivers
v0x272bf80_0 .net *"_ivl_2", 0 0, L_0x272ba90;  1 drivers
v0x272c200_0 .net *"_ivl_20", 0 0, L_0x2783d70;  1 drivers
v0x277dc40_0 .net *"_ivl_24", 0 0, L_0x2783f60;  1 drivers
v0x277dd20_0 .net *"_ivl_26", 0 0, L_0x2783fd0;  1 drivers
v0x277de00_0 .net *"_ivl_28", 0 0, L_0x2783ef0;  1 drivers
v0x277dee0_0 .net *"_ivl_30", 0 0, L_0x2784160;  1 drivers
v0x277dfc0_0 .net *"_ivl_32", 0 0, L_0x2784260;  1 drivers
v0x277e0a0_0 .net *"_ivl_36", 0 0, L_0x27844d0;  1 drivers
L_0x7f4aa4fb5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x277e160_0 .net *"_ivl_38", 0 0, L_0x7f4aa4fb5018;  1 drivers
v0x277e240_0 .net *"_ivl_4", 0 0, L_0x272be70;  1 drivers
v0x277e320_0 .net *"_ivl_6", 0 0, L_0x272c0f0;  1 drivers
v0x277e400_0 .net *"_ivl_8", 0 0, L_0x2743400;  1 drivers
v0x277e4e0_0 .net "a", 0 0, v0x277f6d0_0;  alias, 1 drivers
v0x277e5a0_0 .net "b", 0 0, v0x277f770_0;  alias, 1 drivers
v0x277e660_0 .net "c", 0 0, v0x277f810_0;  alias, 1 drivers
v0x277e720_0 .net "d", 0 0, v0x277f950_0;  alias, 1 drivers
v0x277e7e0_0 .net "out_pos", 0 0, L_0x27845e0;  alias, 1 drivers
v0x277e8a0_0 .net "out_sop", 0 0, L_0x2759e80;  alias, 1 drivers
v0x277e960_0 .net "pos0", 0 0, L_0x2783de0;  1 drivers
v0x277ea20_0 .net "pos1", 0 0, L_0x2784320;  1 drivers
L_0x27845e0 .functor MUXZ 1, L_0x7f4aa4fb5018, L_0x2783de0, L_0x27844d0, C4<>;
S_0x277eba0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2738a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x277f6d0_0 .var "a", 0 0;
v0x277f770_0 .var "b", 0 0;
v0x277f810_0 .var "c", 0 0;
v0x277f8b0_0 .net "clk", 0 0, v0x2782ed0_0;  1 drivers
v0x277f950_0 .var "d", 0 0;
v0x277fa40_0 .var/2u "fail", 0 0;
v0x277fae0_0 .var/2u "fail1", 0 0;
v0x277fb80_0 .net "tb_match", 0 0, L_0x2787110;  alias, 1 drivers
v0x277fc20_0 .var "wavedrom_enable", 0 0;
v0x277fcc0_0 .var "wavedrom_title", 511 0;
E_0x27371e0/0 .event negedge, v0x277f8b0_0;
E_0x27371e0/1 .event posedge, v0x277f8b0_0;
E_0x27371e0 .event/or E_0x27371e0/0, E_0x27371e0/1;
S_0x277eed0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x277eba0;
 .timescale -12 -12;
v0x277f110_0 .var/2s "i", 31 0;
E_0x2737080 .event posedge, v0x277f8b0_0;
S_0x277f210 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x277eba0;
 .timescale -12 -12;
v0x277f410_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x277f4f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x277eba0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x277fea0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2738a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2784790 .functor NOT 1, v0x277f6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2784820 .functor NOT 1, v0x277f770_0, C4<0>, C4<0>, C4<0>;
L_0x27849c0 .functor AND 1, L_0x2784790, L_0x2784820, C4<1>, C4<1>;
L_0x2784ad0 .functor AND 1, L_0x27849c0, v0x277f810_0, C4<1>, C4<1>;
L_0x2784cd0 .functor NOT 1, v0x277f950_0, C4<0>, C4<0>, C4<0>;
L_0x2784e50 .functor AND 1, L_0x2784ad0, L_0x2784cd0, C4<1>, C4<1>;
L_0x2784fa0 .functor NOT 1, v0x277f6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2785120 .functor AND 1, L_0x2784fa0, v0x277f770_0, C4<1>, C4<1>;
L_0x2785230 .functor AND 1, L_0x2785120, v0x277f810_0, C4<1>, C4<1>;
L_0x27852f0 .functor AND 1, L_0x2785230, v0x277f950_0, C4<1>, C4<1>;
L_0x2785410 .functor OR 1, L_0x2784e50, L_0x27852f0, C4<0>, C4<0>;
L_0x27854d0 .functor AND 1, v0x277f6d0_0, v0x277f770_0, C4<1>, C4<1>;
L_0x27855b0 .functor AND 1, L_0x27854d0, v0x277f810_0, C4<1>, C4<1>;
L_0x2785670 .functor AND 1, L_0x27855b0, v0x277f950_0, C4<1>, C4<1>;
L_0x2785540 .functor OR 1, L_0x2785410, L_0x2785670, C4<0>, C4<0>;
L_0x27858a0 .functor OR 1, v0x277f6d0_0, v0x277f770_0, C4<0>, C4<0>;
L_0x27859a0 .functor NOT 1, v0x277f810_0, C4<0>, C4<0>, C4<0>;
L_0x2785a10 .functor OR 1, L_0x27858a0, L_0x27859a0, C4<0>, C4<0>;
L_0x2785bc0 .functor OR 1, L_0x2785a10, v0x277f950_0, C4<0>, C4<0>;
L_0x2785c80 .functor NOT 1, v0x277f770_0, C4<0>, C4<0>, C4<0>;
L_0x2785da0 .functor OR 1, v0x277f6d0_0, L_0x2785c80, C4<0>, C4<0>;
L_0x2785e60 .functor NOT 1, v0x277f810_0, C4<0>, C4<0>, C4<0>;
L_0x2785f90 .functor OR 1, L_0x2785da0, L_0x2785e60, C4<0>, C4<0>;
L_0x27860a0 .functor NOT 1, v0x277f950_0, C4<0>, C4<0>, C4<0>;
L_0x27861e0 .functor OR 1, L_0x2785f90, L_0x27860a0, C4<0>, C4<0>;
L_0x27862f0 .functor AND 1, L_0x2785bc0, L_0x27861e0, C4<1>, C4<1>;
L_0x27864e0 .functor NOT 1, v0x277f6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2786550 .functor NOT 1, v0x277f770_0, C4<0>, C4<0>, C4<0>;
L_0x27866b0 .functor OR 1, L_0x27864e0, L_0x2786550, C4<0>, C4<0>;
L_0x27867c0 .functor NOT 1, v0x277f810_0, C4<0>, C4<0>, C4<0>;
L_0x2786930 .functor OR 1, L_0x27866b0, L_0x27867c0, C4<0>, C4<0>;
L_0x2786a40 .functor OR 1, L_0x2786930, v0x277f950_0, C4<0>, C4<0>;
L_0x2786c10 .functor AND 1, L_0x27862f0, L_0x2786a40, C4<1>, C4<1>;
v0x2780060_0 .net *"_ivl_0", 0 0, L_0x2784790;  1 drivers
v0x2780140_0 .net *"_ivl_10", 0 0, L_0x2784e50;  1 drivers
v0x2780220_0 .net *"_ivl_12", 0 0, L_0x2784fa0;  1 drivers
v0x2780310_0 .net *"_ivl_14", 0 0, L_0x2785120;  1 drivers
v0x27803f0_0 .net *"_ivl_16", 0 0, L_0x2785230;  1 drivers
v0x2780520_0 .net *"_ivl_18", 0 0, L_0x27852f0;  1 drivers
v0x2780600_0 .net *"_ivl_2", 0 0, L_0x2784820;  1 drivers
v0x27806e0_0 .net *"_ivl_20", 0 0, L_0x2785410;  1 drivers
v0x27807c0_0 .net *"_ivl_22", 0 0, L_0x27854d0;  1 drivers
v0x2780930_0 .net *"_ivl_24", 0 0, L_0x27855b0;  1 drivers
v0x2780a10_0 .net *"_ivl_26", 0 0, L_0x2785670;  1 drivers
v0x2780af0_0 .net *"_ivl_30", 0 0, L_0x27858a0;  1 drivers
v0x2780bd0_0 .net *"_ivl_32", 0 0, L_0x27859a0;  1 drivers
v0x2780cb0_0 .net *"_ivl_34", 0 0, L_0x2785a10;  1 drivers
v0x2780d90_0 .net *"_ivl_36", 0 0, L_0x2785bc0;  1 drivers
v0x2780e70_0 .net *"_ivl_38", 0 0, L_0x2785c80;  1 drivers
v0x2780f50_0 .net *"_ivl_4", 0 0, L_0x27849c0;  1 drivers
v0x2781140_0 .net *"_ivl_40", 0 0, L_0x2785da0;  1 drivers
v0x2781220_0 .net *"_ivl_42", 0 0, L_0x2785e60;  1 drivers
v0x2781300_0 .net *"_ivl_44", 0 0, L_0x2785f90;  1 drivers
v0x27813e0_0 .net *"_ivl_46", 0 0, L_0x27860a0;  1 drivers
v0x27814c0_0 .net *"_ivl_48", 0 0, L_0x27861e0;  1 drivers
v0x27815a0_0 .net *"_ivl_50", 0 0, L_0x27862f0;  1 drivers
v0x2781680_0 .net *"_ivl_52", 0 0, L_0x27864e0;  1 drivers
v0x2781760_0 .net *"_ivl_54", 0 0, L_0x2786550;  1 drivers
v0x2781840_0 .net *"_ivl_56", 0 0, L_0x27866b0;  1 drivers
v0x2781920_0 .net *"_ivl_58", 0 0, L_0x27867c0;  1 drivers
v0x2781a00_0 .net *"_ivl_6", 0 0, L_0x2784ad0;  1 drivers
v0x2781ae0_0 .net *"_ivl_60", 0 0, L_0x2786930;  1 drivers
v0x2781bc0_0 .net *"_ivl_62", 0 0, L_0x2786a40;  1 drivers
v0x2781ca0_0 .net *"_ivl_8", 0 0, L_0x2784cd0;  1 drivers
v0x2781d80_0 .net "a", 0 0, v0x277f6d0_0;  alias, 1 drivers
v0x2781e20_0 .net "b", 0 0, v0x277f770_0;  alias, 1 drivers
v0x2782120_0 .net "c", 0 0, v0x277f810_0;  alias, 1 drivers
v0x2782210_0 .net "d", 0 0, v0x277f950_0;  alias, 1 drivers
v0x2782300_0 .net "out_pos", 0 0, L_0x2786c10;  alias, 1 drivers
v0x27823c0_0 .net "out_sop", 0 0, L_0x2785540;  alias, 1 drivers
S_0x2782540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2738a00;
 .timescale -12 -12;
E_0x27209f0 .event anyedge, v0x2783330_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2783330_0;
    %nor/r;
    %assign/vec4 v0x2783330_0, 0;
    %wait E_0x27209f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x277eba0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x277fa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x277fae0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x277eba0;
T_4 ;
    %wait E_0x27371e0;
    %load/vec4 v0x277fb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x277fa40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x277eba0;
T_5 ;
    %wait E_0x2737080;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %wait E_0x2737080;
    %load/vec4 v0x277fa40_0;
    %store/vec4 v0x277fae0_0, 0, 1;
    %fork t_1, S_0x277eed0;
    %jmp t_0;
    .scope S_0x277eed0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x277f110_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x277f110_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2737080;
    %load/vec4 v0x277f110_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x277f110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x277f110_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x277eba0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27371e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x277f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x277f770_0, 0;
    %assign/vec4 v0x277f6d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x277fa40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x277fae0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2738a00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2782ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2783330_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2738a00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2782ed0_0;
    %inv;
    %store/vec4 v0x2782ed0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2738a00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x277f8b0_0, v0x27834a0_0, v0x2782cf0_0, v0x2782d90_0, v0x2782e30_0, v0x2782f70_0, v0x27831f0_0, v0x2783150_0, v0x27830b0_0, v0x2783010_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2738a00;
T_9 ;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2783290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2738a00;
T_10 ;
    %wait E_0x27371e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2783290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2783290_0, 4, 32;
    %load/vec4 v0x27833d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2783290_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2783290_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2783290_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27831f0_0;
    %load/vec4 v0x27831f0_0;
    %load/vec4 v0x2783150_0;
    %xor;
    %load/vec4 v0x27831f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2783290_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2783290_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27830b0_0;
    %load/vec4 v0x27830b0_0;
    %load/vec4 v0x2783010_0;
    %xor;
    %load/vec4 v0x27830b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2783290_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2783290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2783290_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/ece241_2013_q2/iter7/response0/top_module.sv";
