

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4'
================================================================
* Date:           Tue Oct 28 17:20:58 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.601 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4  |     9248|     9248|         1|          1|          1|  9248|       yes|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten104 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_feat = alloca i32 1"   --->   Operation 7 'alloca' 'out_feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten117 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_40 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 9 'read' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_41 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_62"   --->   Operation 10 'read' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_42 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_61"   --->   Operation 11 'read' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_43 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_60"   --->   Operation 12 'read' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_44 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_59"   --->   Operation 13 'read' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_45 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_58"   --->   Operation 14 'read' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_46 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_57"   --->   Operation 15 'read' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_47 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_56"   --->   Operation 16 'read' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_48 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_55"   --->   Operation 17 'read' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_49 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_54"   --->   Operation 18 'read' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_50 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_53"   --->   Operation 19 'read' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_51 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_52"   --->   Operation 20 'read' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_52 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_51"   --->   Operation 21 'read' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_53 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_50"   --->   Operation 22 'read' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_54 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_49"   --->   Operation 23 'read' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_55 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_48"   --->   Operation 24 'read' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_56 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_47"   --->   Operation 25 'read' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_57 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_46"   --->   Operation 26 'read' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_58 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_45"   --->   Operation 27 'read' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_59 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_44"   --->   Operation 28 'read' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_60 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_43"   --->   Operation 29 'read' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_61 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_42"   --->   Operation 30 'read' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_62 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_41"   --->   Operation 31 'read' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_63 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_40"   --->   Operation 32 'read' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_64 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_39"   --->   Operation 33 'read' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_65 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_38"   --->   Operation 34 'read' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_66 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_37"   --->   Operation 35 'read' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_67 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_36"   --->   Operation 36 'read' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_68 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_35"   --->   Operation 37 'read' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_69 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_34"   --->   Operation 38 'read' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_70 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_33"   --->   Operation 39 'read' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_71 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_32"   --->   Operation 40 'read' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten117"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %out_feat"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten104"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_2"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc41"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten104_load = load i10 %indvar_flatten104" [src/conv2.cpp:43]   --->   Operation 47 'load' 'indvar_flatten104_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%out_feat_1 = load i6 %out_feat" [src/conv2.cpp:42]   --->   Operation 48 'load' 'out_feat_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten117_load = load i14 %indvar_flatten117" [src/conv2.cpp:42]   --->   Operation 49 'load' 'indvar_flatten117_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i6 %out_feat_1" [src/conv2.cpp:42]   --->   Operation 50 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.78ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %tmp_71, i32 %tmp_70, i32 %tmp_69, i32 %tmp_68, i32 %tmp_67, i32 %tmp_66, i32 %tmp_65, i32 %tmp_64, i32 %tmp_63, i32 %tmp_62, i32 %tmp_61, i32 %tmp_60, i32 %tmp_59, i32 %tmp_58, i32 %tmp_57, i32 %tmp_56, i32 %tmp_55, i32 %tmp_54, i32 %tmp_53, i32 %tmp_52, i32 %tmp_51, i32 %tmp_50, i32 %tmp_49, i32 %tmp_48, i32 %tmp_47, i32 %tmp_46, i32 %tmp_45, i32 %tmp_44, i32 %tmp_43, i32 %tmp_42, i32 %tmp_41, i32 %tmp_40, i5 %trunc_ln42" [src/conv2.cpp:42]   --->   Operation 51 'mux' 'tmp' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.83ns)   --->   "%icmp_ln42 = icmp_eq  i14 %indvar_flatten117_load, i14 9248" [src/conv2.cpp:42]   --->   Operation 52 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.83ns)   --->   "%add_ln42_26 = add i14 %indvar_flatten117_load, i14 1" [src/conv2.cpp:42]   --->   Operation 53 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc47, void %in_feature_loop_conv2.preheader.exitStub" [src/conv2.cpp:42]   --->   Operation 54 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/conv2.cpp:44]   --->   Operation 55 'load' 'j_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%i_2_load = load i5 %i_2" [src/conv2.cpp:42]   --->   Operation 56 'load' 'i_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.78ns)   --->   "%add_ln42 = add i6 %out_feat_1, i6 1" [src/conv2.cpp:42]   --->   Operation 57 'add' 'add_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%icmp_ln43 = icmp_eq  i10 %indvar_flatten104_load, i10 289" [src/conv2.cpp:43]   --->   Operation 60 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.41ns)   --->   "%select_ln42 = select i1 %icmp_ln43, i5 0, i5 %i_2_load" [src/conv2.cpp:42]   --->   Operation 61 'select' 'select_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%select_ln42_3 = select i1 %icmp_ln43, i6 %add_ln42, i6 %out_feat_1" [src/conv2.cpp:42]   --->   Operation 62 'select' 'select_ln42_3' <Predicate = (!icmp_ln42)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i6 %select_ln42_3" [src/conv2.cpp:46]   --->   Operation 63 'zext' 'zext_ln46' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln42_3, i4 0" [src/conv2.cpp:46]   --->   Operation 64 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46 = add i10 %tmp_s, i10 %zext_ln46" [src/conv2.cpp:46]   --->   Operation 65 'add' 'add_ln46' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i6 %add_ln42" [src/conv2.cpp:42]   --->   Operation 66 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.78ns)   --->   "%tmp_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %tmp_71, i32 %tmp_70, i32 %tmp_69, i32 %tmp_68, i32 %tmp_67, i32 %tmp_66, i32 %tmp_65, i32 %tmp_64, i32 %tmp_63, i32 %tmp_62, i32 %tmp_61, i32 %tmp_60, i32 %tmp_59, i32 %tmp_58, i32 %tmp_57, i32 %tmp_56, i32 %tmp_55, i32 %tmp_54, i32 %tmp_53, i32 %tmp_52, i32 %tmp_51, i32 %tmp_50, i32 %tmp_49, i32 %tmp_48, i32 %tmp_47, i32 %tmp_46, i32 %tmp_45, i32 %tmp_44, i32 %tmp_43, i32 %tmp_42, i32 %tmp_41, i32 %tmp_40, i5 %trunc_ln42_1" [src/conv2.cpp:42]   --->   Operation 67 'mux' 'tmp_mid1' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.44ns)   --->   "%select_ln42_4 = select i1 %icmp_ln43, i32 %tmp_mid1, i32 %tmp" [src/conv2.cpp:42]   --->   Operation 68 'select' 'select_ln42_4' <Predicate = (!icmp_ln42)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%xor_ln42 = xor i1 %icmp_ln43, i1 1" [src/conv2.cpp:42]   --->   Operation 69 'xor' 'xor_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.78ns)   --->   "%icmp_ln44 = icmp_eq  i5 %j_load, i5 17" [src/conv2.cpp:44]   --->   Operation 70 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln42 = and i1 %icmp_ln44, i1 %xor_ln42" [src/conv2.cpp:42]   --->   Operation 71 'and' 'and_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln43 = add i5 %select_ln42, i5 1" [src/conv2.cpp:43]   --->   Operation 72 'add' 'add_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_3_VITIS_LOOP_44_4_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%or_ln43 = or i1 %and_ln42, i1 %icmp_ln43" [src/conv2.cpp:43]   --->   Operation 74 'or' 'or_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln43 = select i1 %or_ln43, i5 0, i5 %j_load" [src/conv2.cpp:43]   --->   Operation 75 'select' 'select_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.41ns)   --->   "%select_ln43_4 = select i1 %and_ln42, i5 %add_ln43, i5 %select_ln42" [src/conv2.cpp:43]   --->   Operation 76 'select' 'select_ln43_4' <Predicate = (!icmp_ln42)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i5 %select_ln43_4" [src/conv2.cpp:46]   --->   Operation 77 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln46_1 = add i10 %add_ln46, i10 %zext_ln46_1" [src/conv2.cpp:46]   --->   Operation 78 'add' 'add_ln46_1' <Predicate = (!icmp_ln42)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i10 %add_ln46_1" [src/conv2.cpp:46]   --->   Operation 79 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%layer2_output_tile_addr = getelementptr i32 %layer2_output_tile, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 80 'getelementptr' 'layer2_output_tile_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%layer2_output_tile_1_addr = getelementptr i32 %layer2_output_tile_1, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 81 'getelementptr' 'layer2_output_tile_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%layer2_output_tile_2_addr = getelementptr i32 %layer2_output_tile_2, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 82 'getelementptr' 'layer2_output_tile_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%layer2_output_tile_3_addr = getelementptr i32 %layer2_output_tile_3, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 83 'getelementptr' 'layer2_output_tile_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%layer2_output_tile_4_addr = getelementptr i32 %layer2_output_tile_4, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 84 'getelementptr' 'layer2_output_tile_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%layer2_output_tile_5_addr = getelementptr i32 %layer2_output_tile_5, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 85 'getelementptr' 'layer2_output_tile_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%layer2_output_tile_6_addr = getelementptr i32 %layer2_output_tile_6, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 86 'getelementptr' 'layer2_output_tile_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%layer2_output_tile_7_addr = getelementptr i32 %layer2_output_tile_7, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 87 'getelementptr' 'layer2_output_tile_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%layer2_output_tile_8_addr = getelementptr i32 %layer2_output_tile_8, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 88 'getelementptr' 'layer2_output_tile_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%layer2_output_tile_9_addr = getelementptr i32 %layer2_output_tile_9, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 89 'getelementptr' 'layer2_output_tile_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%layer2_output_tile_10_addr = getelementptr i32 %layer2_output_tile_10, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 90 'getelementptr' 'layer2_output_tile_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%layer2_output_tile_11_addr = getelementptr i32 %layer2_output_tile_11, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 91 'getelementptr' 'layer2_output_tile_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%layer2_output_tile_12_addr = getelementptr i32 %layer2_output_tile_12, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 92 'getelementptr' 'layer2_output_tile_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%layer2_output_tile_13_addr = getelementptr i32 %layer2_output_tile_13, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 93 'getelementptr' 'layer2_output_tile_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%layer2_output_tile_14_addr = getelementptr i32 %layer2_output_tile_14, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 94 'getelementptr' 'layer2_output_tile_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%layer2_output_tile_15_addr = getelementptr i32 %layer2_output_tile_15, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 95 'getelementptr' 'layer2_output_tile_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%layer2_output_tile_16_addr = getelementptr i32 %layer2_output_tile_16, i64 0, i64 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 96 'getelementptr' 'layer2_output_tile_16_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/conv2.cpp:45]   --->   Operation 97 'specpipeline' 'specpipeline_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv2.cpp:44]   --->   Operation 98 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.74ns)   --->   "%switch_ln46 = switch i5 %select_ln43, void %arrayidx4015.case.16, i5 0, void %arrayidx4015.case.0, i5 1, void %arrayidx4015.case.1, i5 2, void %arrayidx4015.case.2, i5 3, void %arrayidx4015.case.3, i5 4, void %arrayidx4015.case.4, i5 5, void %arrayidx4015.case.5, i5 6, void %arrayidx4015.case.6, i5 7, void %arrayidx4015.case.7, i5 8, void %arrayidx4015.case.8, i5 9, void %arrayidx4015.case.9, i5 10, void %arrayidx4015.case.10, i5 11, void %arrayidx4015.case.11, i5 12, void %arrayidx4015.case.12, i5 13, void %arrayidx4015.case.13, i5 14, void %arrayidx4015.case.14, i5 15, void %arrayidx4015.case.15" [src/conv2.cpp:46]   --->   Operation 99 'switch' 'switch_ln46' <Predicate = (!icmp_ln42)> <Delay = 0.74>
ST_2 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_15_addr" [src/conv2.cpp:46]   --->   Operation 100 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 101 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 15)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_14_addr" [src/conv2.cpp:46]   --->   Operation 102 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 103 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 14)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_13_addr" [src/conv2.cpp:46]   --->   Operation 104 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 105 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 13)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_12_addr" [src/conv2.cpp:46]   --->   Operation 106 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 107 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 12)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_11_addr" [src/conv2.cpp:46]   --->   Operation 108 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 109 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 11)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_10_addr" [src/conv2.cpp:46]   --->   Operation 110 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 111 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 10)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_9_addr" [src/conv2.cpp:46]   --->   Operation 112 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 113 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 9)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_8_addr" [src/conv2.cpp:46]   --->   Operation 114 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 115 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 8)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_7_addr" [src/conv2.cpp:46]   --->   Operation 116 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 117 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 7)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_6_addr" [src/conv2.cpp:46]   --->   Operation 118 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 119 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 6)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_5_addr" [src/conv2.cpp:46]   --->   Operation 120 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 121 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 5)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_4_addr" [src/conv2.cpp:46]   --->   Operation 122 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 123 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 4)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_3_addr" [src/conv2.cpp:46]   --->   Operation 124 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 125 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 3)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_2_addr" [src/conv2.cpp:46]   --->   Operation 126 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 127 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 2)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_1_addr" [src/conv2.cpp:46]   --->   Operation 128 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 129 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_addr" [src/conv2.cpp:46]   --->   Operation 130 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 131 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 == 0)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %select_ln42_4, i10 %layer2_output_tile_16_addr" [src/conv2.cpp:46]   --->   Operation 132 'store' 'store_ln46' <Predicate = (!icmp_ln42 & select_ln43 != 0 & select_ln43 != 1 & select_ln43 != 2 & select_ln43 != 3 & select_ln43 != 4 & select_ln43 != 5 & select_ln43 != 6 & select_ln43 != 7 & select_ln43 != 8 & select_ln43 != 9 & select_ln43 != 10 & select_ln43 != 11 & select_ln43 != 12 & select_ln43 != 13 & select_ln43 != 14 & select_ln43 != 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx4015.exit" [src/conv2.cpp:46]   --->   Operation 133 'br' 'br_ln46' <Predicate = (!icmp_ln42 & select_ln43 != 0 & select_ln43 != 1 & select_ln43 != 2 & select_ln43 != 3 & select_ln43 != 4 & select_ln43 != 5 & select_ln43 != 6 & select_ln43 != 7 & select_ln43 != 8 & select_ln43 != 9 & select_ln43 != 10 & select_ln43 != 11 & select_ln43 != 12 & select_ln43 != 13 & select_ln43 != 14 & select_ln43 != 15)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.78ns)   --->   "%add_ln44 = add i5 %select_ln43, i5 1" [src/conv2.cpp:44]   --->   Operation 134 'add' 'add_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.78ns)   --->   "%add_ln43_2 = add i10 %indvar_flatten104_load, i10 1" [src/conv2.cpp:43]   --->   Operation 135 'add' 'add_ln43_2' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.40ns)   --->   "%select_ln43_5 = select i1 %icmp_ln43, i10 1, i10 %add_ln43_2" [src/conv2.cpp:43]   --->   Operation 136 'select' 'select_ln43_5' <Predicate = (!icmp_ln42)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln44 = store i14 %add_ln42_26, i14 %indvar_flatten117" [src/conv2.cpp:44]   --->   Operation 137 'store' 'store_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.42>
ST_2 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln44 = store i6 %select_ln42_3, i6 %out_feat" [src/conv2.cpp:44]   --->   Operation 138 'store' 'store_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.42>
ST_2 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln44 = store i10 %select_ln43_5, i10 %indvar_flatten104" [src/conv2.cpp:44]   --->   Operation 139 'store' 'store_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.42>
ST_2 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln44 = store i5 %select_ln43_4, i5 %i_2" [src/conv2.cpp:44]   --->   Operation 140 'store' 'store_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.42>
ST_2 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln44 = store i5 %add_ln44, i5 %j" [src/conv2.cpp:44]   --->   Operation 141 'store' 'store_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.42>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc41" [src/conv2.cpp:44]   --->   Operation 142 'br' 'br_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten117') [54]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten117' [87]  (0.427 ns)

 <State 2>: 4.601ns
The critical path consists of the following:
	'load' operation ('indvar_flatten104_load', src/conv2.cpp:43) on local variable 'indvar_flatten104' [94]  (0.000 ns)
	'icmp' operation ('icmp_ln43', src/conv2.cpp:43) [108]  (0.787 ns)
	'select' operation ('select_ln42', src/conv2.cpp:42) [109]  (0.414 ns)
	'add' operation ('add_ln43', src/conv2.cpp:43) [120]  (0.789 ns)
	'select' operation ('select_ln43_4', src/conv2.cpp:43) [124]  (0.414 ns)
	'add' operation ('add_ln46_1', src/conv2.cpp:46) [126]  (0.960 ns)
	'getelementptr' operation ('layer2_output_tile_3_addr', src/conv2.cpp:46) [131]  (0.000 ns)
	'store' operation ('store_ln46', src/conv2.cpp:46) of variable 'select_ln42_4', src/conv2.cpp:42 on array 'layer2_output_tile_3' [185]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
