vhdl xil_defaultlib "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.sim/sim_1/synth/func/disp_sim_func_synth.vhd"
vhdl xil_defaultlib "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sim_1/new/disp_sim.vhd"
verilog xil_defaultlib "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
