Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 27 20:32:59 2023
| Host         : DESKTOP-91CQCSQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Uart8_timing_summary_routed.rpt -pb Uart8_timing_summary_routed.pb -rpx Uart8_timing_summary_routed.rpx -warn_on_violation
| Design       : Uart8
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (202)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (321)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (202)
--------------------------
 There are 112 register/latch pins with no clock driven by root clock pin: generatorInst/rxClk_reg/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: generatorInst/txClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (321)
--------------------------------------------------
 There are 321 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.688        0.000                      0                   32        0.175        0.000                      0                   10        1.100        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        7.688        0.000                      0                   10        0.175        0.000                      0                   10        4.600        0.000                       0                    12  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                   999.245        0.000                      0                   22                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 generatorInst/txClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.359ns (15.747%)  route 1.921ns (84.253%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.223    -2.124 r  generatorInst/txClk_reg/Q
                         net (fo=1, routed)           0.432    -1.692    generatorInst/txClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.599 r  generatorInst/txClk_BUFG_inst/O
                         net (fo=91, routed)          1.489    -0.111    generatorInst/txClk_BUFG
    SLICE_X81Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.068 r  generatorInst/txClk_i_1/O
                         net (fo=1, routed)           0.000    -0.068    generatorInst/txClk_i_1_n_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txClk_reg/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X81Y196        FDRE (Setup_fdre_C_D)        0.034     7.620    generatorInst/txClk_reg
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 generatorInst/rxClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.359ns (16.240%)  route 1.852ns (83.760%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223    -2.124 r  generatorInst/rxClk_reg/Q
                         net (fo=1, routed)           0.519    -1.605    generatorInst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.512 r  generatorInst/CLK_BUFG_inst/O
                         net (fo=113, routed)         1.332    -0.180    generatorInst/CLK_BUFG
    SLICE_X80Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.137 r  generatorInst/rxClk_i_1/O
                         net (fo=1, routed)           0.000    -0.137    generatorInst/rxClk_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxClk_reg/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.034     7.620    generatorInst/rxClk_reg
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             9.264ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.328ns (46.631%)  route 0.375ns (53.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.204    -2.143 f  generatorInst/rxCounter_reg[3]/Q
                         net (fo=4, routed)           0.375    -1.768    generatorInst/rxCounter[3]
    SLICE_X80Y196        LUT4 (Prop_lut4_I1_O)        0.124    -1.644 r  generatorInst/rxCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.644    generatorInst/rxCounter[2]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[2]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.034     7.620    generatorInst/rxCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  9.264    

Slack (MET) :             9.267ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.327ns (46.732%)  route 0.373ns (53.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.204    -2.143 r  generatorInst/txCounter_reg[1]/Q
                         net (fo=5, routed)           0.373    -1.771    generatorInst/txCounter[1]
    SLICE_X81Y196        LUT4 (Prop_lut4_I2_O)        0.123    -1.648 r  generatorInst/txCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.648    generatorInst/txCounter[0]_i_1_n_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[0]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X81Y196        FDRE (Setup_fdre_C_D)        0.033     7.619    generatorInst/txCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  9.267    

Slack (MET) :             9.267ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.327ns (46.750%)  route 0.372ns (53.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.204    -2.143 r  generatorInst/rxCounter_reg[1]/Q
                         net (fo=5, routed)           0.372    -1.771    generatorInst/rxCounter[1]
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.123    -1.648 r  generatorInst/rxCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.648    generatorInst/rxCounter[0]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[0]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.033     7.619    generatorInst/rxCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  9.267    

Slack (MET) :             9.268ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.328ns (46.859%)  route 0.372ns (53.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.204    -2.143 f  generatorInst/txCounter_reg[3]/Q
                         net (fo=4, routed)           0.372    -1.771    generatorInst/txCounter[3]
    SLICE_X81Y196        LUT4 (Prop_lut4_I1_O)        0.124    -1.647 r  generatorInst/txCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.647    generatorInst/txCounter[2]_i_1_n_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[2]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X81Y196        FDRE (Setup_fdre_C_D)        0.034     7.620    generatorInst/txCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  9.268    

Slack (MET) :             9.281ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.338ns (47.557%)  route 0.373ns (52.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.204    -2.143 r  generatorInst/txCounter_reg[1]/Q
                         net (fo=5, routed)           0.373    -1.771    generatorInst/txCounter[1]
    SLICE_X81Y196        LUT2 (Prop_lut2_I0_O)        0.134    -1.637 r  generatorInst/txCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.637    generatorInst/txCounter[1]_i_1_n_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[1]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X81Y196        FDRE (Setup_fdre_C_D)        0.058     7.644    generatorInst/txCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  9.281    

Slack (MET) :             9.281ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.338ns (47.575%)  route 0.372ns (52.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.204    -2.143 r  generatorInst/rxCounter_reg[1]/Q
                         net (fo=5, routed)           0.372    -1.771    generatorInst/rxCounter[1]
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.134    -1.637 r  generatorInst/rxCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.637    generatorInst/rxCounter[1]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.058     7.644    generatorInst/rxCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  9.281    

Slack (MET) :             9.281ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.335ns (47.157%)  route 0.375ns (52.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.204    -2.143 r  generatorInst/rxCounter_reg[3]/Q
                         net (fo=4, routed)           0.375    -1.768    generatorInst/rxCounter[3]
    SLICE_X80Y196        LUT4 (Prop_lut4_I1_O)        0.131    -1.637 r  generatorInst/rxCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.637    generatorInst/rxCounter[3]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[3]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X80Y196        FDRE (Setup_fdre_C_D)        0.058     7.644    generatorInst/rxCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  9.281    

Slack (MET) :             9.285ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.335ns (47.385%)  route 0.372ns (52.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.204    -2.143 r  generatorInst/txCounter_reg[3]/Q
                         net (fo=4, routed)           0.372    -1.771    generatorInst/txCounter[3]
    SLICE_X81Y196        LUT4 (Prop_lut4_I1_O)        0.131    -1.640 r  generatorInst/txCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.640    generatorInst/txCounter[3]_i_1_n_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[3]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X81Y196        FDRE (Setup_fdre_C_D)        0.058     7.644    generatorInst/txCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  9.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.157ns (62.868%)  route 0.093ns (37.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.091    -0.549 r  generatorInst/txCounter_reg[1]/Q
                         net (fo=5, routed)           0.093    -0.456    generatorInst/txCounter[1]
    SLICE_X81Y196        LUT4 (Prop_lut4_I2_O)        0.066    -0.390 r  generatorInst/txCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    generatorInst/txCounter[3]_i_1_n_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[3]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X81Y196        FDRE (Hold_fdre_C_D)         0.075    -0.565    generatorInst/txCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.157ns (60.706%)  route 0.102ns (39.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.091    -0.549 r  generatorInst/rxCounter_reg[1]/Q
                         net (fo=5, routed)           0.102    -0.447    generatorInst/rxCounter[1]
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.066    -0.381 r  generatorInst/rxCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    generatorInst/rxCounter[3]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[3]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X80Y196        FDRE (Hold_fdre_C_D)         0.075    -0.565    generatorInst/rxCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.155ns (62.568%)  route 0.093ns (37.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.091    -0.549 r  generatorInst/txCounter_reg[1]/Q
                         net (fo=5, routed)           0.093    -0.456    generatorInst/txCounter[1]
    SLICE_X81Y196        LUT4 (Prop_lut4_I2_O)        0.064    -0.392 r  generatorInst/txCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.392    generatorInst/txCounter[2]_i_1_n_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[2]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X81Y196        FDRE (Hold_fdre_C_D)         0.061    -0.579    generatorInst/txCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.155ns (62.761%)  route 0.092ns (37.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.091    -0.549 r  generatorInst/txCounter_reg[3]/Q
                         net (fo=4, routed)           0.092    -0.457    generatorInst/txCounter[3]
    SLICE_X81Y196        LUT6 (Prop_lut6_I3_O)        0.064    -0.393 r  generatorInst/txClk_i_1/O
                         net (fo=1, routed)           0.000    -0.393    generatorInst/txClk_i_1_n_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txClk_reg/C
                         clock pessimism              0.052    -0.640    
    SLICE_X81Y196        FDRE (Hold_fdre_C_D)         0.060    -0.580    generatorInst/txClk_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.155ns (62.508%)  route 0.093ns (37.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.091    -0.549 f  generatorInst/txCounter_reg[3]/Q
                         net (fo=4, routed)           0.093    -0.456    generatorInst/txCounter[3]
    SLICE_X81Y196        LUT4 (Prop_lut4_I1_O)        0.064    -0.392 r  generatorInst/txCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.392    generatorInst/txCounter[0]_i_1_n_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[0]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X81Y196        FDRE (Hold_fdre_C_D)         0.060    -0.580    generatorInst/txCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.155ns (61.005%)  route 0.099ns (38.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.091    -0.549 r  generatorInst/rxCounter_reg[3]/Q
                         net (fo=4, routed)           0.099    -0.449    generatorInst/rxCounter[3]
    SLICE_X80Y196        LUT6 (Prop_lut6_I3_O)        0.064    -0.385 r  generatorInst/rxClk_i_1/O
                         net (fo=1, routed)           0.000    -0.385    generatorInst/rxClk_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxClk_reg/C
                         clock pessimism              0.052    -0.640    
    SLICE_X80Y196        FDRE (Hold_fdre_C_D)         0.060    -0.580    generatorInst/rxClk_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.155ns (60.399%)  route 0.102ns (39.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.091    -0.549 r  generatorInst/rxCounter_reg[1]/Q
                         net (fo=5, routed)           0.102    -0.447    generatorInst/rxCounter[1]
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.064    -0.383 r  generatorInst/rxCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.383    generatorInst/rxCounter[2]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[2]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X80Y196        FDRE (Hold_fdre_C_D)         0.061    -0.579    generatorInst/rxCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.155ns (60.138%)  route 0.103ns (39.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.091    -0.549 f  generatorInst/rxCounter_reg[3]/Q
                         net (fo=4, routed)           0.103    -0.446    generatorInst/rxCounter[3]
    SLICE_X80Y196        LUT4 (Prop_lut4_I1_O)        0.064    -0.382 r  generatorInst/rxCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    generatorInst/rxCounter[0]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[0]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X80Y196        FDRE (Hold_fdre_C_D)         0.060    -0.580    generatorInst/rxCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.133ns (40.067%)  route 0.199ns (59.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  generatorInst/txCounter_reg[0]/Q
                         net (fo=5, routed)           0.199    -0.341    generatorInst/txCounter[0]
    SLICE_X81Y196        LUT2 (Prop_lut2_I1_O)        0.033    -0.308 r  generatorInst/txCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    generatorInst/txCounter[1]_i_1_n_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y196        FDRE                                         r  generatorInst/txCounter_reg[1]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X81Y196        FDRE (Hold_fdre_C_D)         0.075    -0.565    generatorInst/txCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.133ns (39.392%)  route 0.205ns (60.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  generatorInst/rxCounter_reg[0]/Q
                         net (fo=5, routed)           0.205    -0.335    generatorInst/rxCounter[0]
    SLICE_X80Y196        LUT2 (Prop_lut2_I1_O)        0.033    -0.302 r  generatorInst/rxCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    generatorInst/rxCounter[1]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y196        FDRE                                         r  generatorInst/rxCounter_reg[1]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X80Y196        FDRE (Hold_fdre_C_D)         0.075    -0.565    generatorInst/rxCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    clkgen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X80Y196    generatorInst/rxCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X80Y196    generatorInst/rxCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X81Y196    generatorInst/txCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X81Y196    generatorInst/txCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X80Y196    generatorInst/rxCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X81Y196    generatorInst/txClk_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X81Y196    generatorInst/txCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X81Y196    generatorInst/txCounter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X80Y196    generatorInst/rxCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X80Y196    generatorInst/rxCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X80Y196    generatorInst/rxCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X80Y196    generatorInst/rxCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X81Y196    generatorInst/txCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X81Y196    generatorInst/txCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X81Y196    generatorInst/txCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X81Y196    generatorInst/txCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y196    generatorInst/rxCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y196    generatorInst/rxCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y196    generatorInst/rxCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y196    generatorInst/rxCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y196    generatorInst/rxCounter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y196    generatorInst/rxCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y196    generatorInst/rxCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y196    generatorInst/rxCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X81Y196    generatorInst/txClk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X81Y196    generatorInst/txClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X81Y196    generatorInst/txCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X81Y196    generatorInst/txCounter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkgen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    clkgen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      999.245ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.245ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.695ns  (logic 0.236ns (33.935%)  route 0.459ns (66.065%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.459     0.695    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X8Y117         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y117         FDRE (Setup_fdre_C_D)       -0.060   999.940    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.940    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                999.245    

Slack (MET) :             999.307ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.634ns  (logic 0.236ns (37.234%)  route 0.398ns (62.766%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.398     0.634    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X10Y115        FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X10Y115        FDRE (Setup_fdre_C_D)       -0.059   999.941    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.941    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                999.307    

Slack (MET) :             999.424ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.518ns  (logic 0.236ns (45.557%)  route 0.282ns (54.443%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.282     0.518    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X8Y113         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)       -0.058   999.942    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.942    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                999.424    

Slack (MET) :             999.428ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.512ns  (logic 0.204ns (39.856%)  route 0.308ns (60.144%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.308     0.512    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X10Y117        FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X10Y117        FDRE (Setup_fdre_C_D)       -0.060   999.940    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.940    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                999.428    

Slack (MET) :             999.436ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.555ns  (logic 0.259ns (46.673%)  route 0.296ns (53.327%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.296     0.555    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X7Y115         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X7Y115         FDRE (Setup_fdre_C_D)       -0.009   999.991    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                999.436    

Slack (MET) :             999.437ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.559%)  route 0.299ns (59.441%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.299     0.503    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X6Y115         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y115         FDRE (Setup_fdre_C_D)       -0.060   999.940    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.940    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                999.437    

Slack (MET) :             999.451ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.572ns  (logic 0.223ns (39.000%)  route 0.349ns (61.000%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.349     0.572    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X6Y114         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y114         FDRE (Setup_fdre_C_D)        0.023  1000.023    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1000.023    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                999.451    

Slack (MET) :             999.460ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.448ns  (logic 0.236ns (52.631%)  route 0.212ns (47.369%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.212     0.448    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X9Y114         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)       -0.092   999.908    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.908    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                999.460    

Slack (MET) :             999.465ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.769%)  route 0.273ns (57.231%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.273     0.477    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y114         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y114         FDRE (Setup_fdre_C_D)       -0.058   999.942    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.942    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                999.465    

Slack (MET) :             999.468ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.674%)  route 0.300ns (57.326%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.300     0.523    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X5Y114         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)       -0.009   999.991    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                999.468    





