<dec f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling.h' l='98' type='std::unordered_map&lt;int, tir::BlockRV&gt;'/>
<use f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling.cc' l='276' u='m' c='_ZNK3tvm13meta_schedule20MultiLevelTilingNode12AddReadReuseENS0_5StateE'/>
<offset>384</offset>
<doc f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling.h' l='97'>/*! \brief The mapping from buffer index to read cache block. */</doc>
<use f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling_tensor_core.cc' l='291' u='m' c='_ZNK3tvm13meta_schedule30MultiLevelTilingTensorCoreNode22AddReadReuseTensorCoreENS0_15TensorCoreStateE'/>
<use f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling_tensor_core.cc' l='335' u='m' c='_ZNK3tvm13meta_schedule30MultiLevelTilingTensorCoreNode19AddSoftwarePipelineENS0_15TensorCoreStateE'/>
