
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,0,0,24}                       Premise(F2)
	S3= ICache[addr]={0,rS,rT,0,0,24}                           Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= ICache.Out=>IR_IMMU.In                                 Premise(F8)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S5,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={0,rS,rT,0,0,24}                            ICache-Search(S18,S3)
	S21= IR_IMMU.In={0,rS,rT,0,0,24}                            Path(S20,S16)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={0,rS,rT,0,0,24}                          Path(S20,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S19,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={0,rS,rT,0,0,24}                              Path(S20,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S19,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={0,rS,rT,0,0,24}                          ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={0,rS,rT,0,0,24}                               IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={0,rS,rT,0,0,24}                      IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlB_EX=0                                             Premise(F36)
	S59= CtrlIR_EX=0                                            Premise(F37)
	S60= CtrlHi=0                                               Premise(F38)
	S61= CtrlLo=0                                               Premise(F39)
	S62= CtrlIR_MEM=0                                           Premise(F40)
	S63= CtrlIR_DMMU1=0                                         Premise(F41)
	S64= CtrlIR_WB=0                                            Premise(F42)
	S65= CtrlA_MEM=0                                            Premise(F43)
	S66= CtrlA_WB=0                                             Premise(F44)
	S67= CtrlB_MEM=0                                            Premise(F45)
	S68= CtrlB_WB=0                                             Premise(F46)
	S69= CtrlIR_DMMU2=0                                         Premise(F47)
	S70= GPR[rS]=a                                              Premise(F48)
	S71= GPR[rT]=b                                              Premise(F49)

ID	S72= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S73= PC.Out=addr+4                                          PC-Out(S44)
	S74= PC.CIA=addr                                            PC-Out(S45)
	S75= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S76= IR_ID.Out={0,rS,rT,0,0,24}                             IR-Out(S52)
	S77= IR_ID.Out31_26=0                                       IR-Out(S52)
	S78= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S79= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S80= IR_ID.Out15_11=0                                       IR-Out(S52)
	S81= IR_ID.Out10_6=0                                        IR-Out(S52)
	S82= IR_ID.Out5_0=24                                        IR-Out(S52)
	S83= IR_ID.Out=>FU.IR_ID                                    Premise(F78)
	S84= FU.IR_ID={0,rS,rT,0,0,24}                              Path(S76,S83)
	S85= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F79)
	S86= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F80)
	S87= IR_ID.Out31_26=>CU_ID.Op                               Premise(F81)
	S88= CU_ID.Op=0                                             Path(S77,S87)
	S89= IR_ID.Out25_21=>GPR.RReg1                              Premise(F82)
	S90= GPR.RReg1=rS                                           Path(S78,S89)
	S91= GPR.Rdata1=a                                           GPR-Read(S90,S70)
	S92= IR_ID.Out20_16=>GPR.RReg2                              Premise(F83)
	S93= GPR.RReg2=rT                                           Path(S79,S92)
	S94= GPR.Rdata2=b                                           GPR-Read(S93,S71)
	S95= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F84)
	S96= CU_ID.IRFunc=24                                        Path(S82,S95)
	S97= GPR.Rdata1=>FU.InID1                                   Premise(F85)
	S98= FU.InID1=a                                             Path(S91,S97)
	S99= FU.OutID1=FU(a)                                        FU-Forward(S98)
	S100= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F86)
	S101= FU.InID1_RReg=rS                                      Path(S78,S100)
	S102= FU.OutID1=>A_EX.In                                    Premise(F87)
	S103= A_EX.In=FU(a)                                         Path(S99,S102)
	S104= GPR.Rdata2=>FU.InID2                                  Premise(F88)
	S105= FU.InID2=b                                            Path(S94,S104)
	S106= FU.OutID2=FU(b)                                       FU-Forward(S105)
	S107= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F89)
	S108= FU.InID2_RReg=rT                                      Path(S79,S107)
	S109= FU.OutID2=>B_EX.In                                    Premise(F90)
	S110= B_EX.In=FU(b)                                         Path(S106,S109)
	S111= IR_ID.Out=>IR_EX.In                                   Premise(F91)
	S112= IR_EX.In={0,rS,rT,0,0,24}                             Path(S76,S111)
	S113= FU.Halt_ID=>CU_ID.Halt                                Premise(F92)
	S114= FU.Bub_ID=>CU_ID.Bub                                  Premise(F93)
	S115= CtrlASIDIn=0                                          Premise(F94)
	S116= CtrlCP0=0                                             Premise(F95)
	S117= CP0[ASID]=pid                                         CP0-Hold(S38,S116)
	S118= CtrlEPCIn=0                                           Premise(F96)
	S119= CtrlExCodeIn=0                                        Premise(F97)
	S120= CtrlIMMU=0                                            Premise(F98)
	S121= CtrlPC=0                                              Premise(F99)
	S122= CtrlPCInc=0                                           Premise(F100)
	S123= PC[CIA]=addr                                          PC-Hold(S45,S122)
	S124= PC[Out]=addr+4                                        PC-Hold(S44,S121,S122)
	S125= CtrlIAddrReg=0                                        Premise(F101)
	S126= CtrlICache=0                                          Premise(F102)
	S127= ICache[addr]={0,rS,rT,0,0,24}                         ICache-Hold(S48,S126)
	S128= CtrlIR_IMMU=0                                         Premise(F103)
	S129= CtrlICacheReg=0                                       Premise(F104)
	S130= CtrlIR_ID=0                                           Premise(F105)
	S131= [IR_ID]={0,rS,rT,0,0,24}                              IR_ID-Hold(S52,S130)
	S132= CtrlIMem=0                                            Premise(F106)
	S133= IMem[{pid,addr}]={0,rS,rT,0,0,24}                     IMem-Hold(S54,S132)
	S134= CtrlIRMux=0                                           Premise(F107)
	S135= CtrlGPR=0                                             Premise(F108)
	S136= GPR[rS]=a                                             GPR-Hold(S70,S135)
	S137= GPR[rT]=b                                             GPR-Hold(S71,S135)
	S138= CtrlA_EX=1                                            Premise(F109)
	S139= [A_EX]=FU(a)                                          A_EX-Write(S103,S138)
	S140= CtrlB_EX=1                                            Premise(F110)
	S141= [B_EX]=FU(b)                                          B_EX-Write(S110,S140)
	S142= CtrlIR_EX=1                                           Premise(F111)
	S143= [IR_EX]={0,rS,rT,0,0,24}                              IR_EX-Write(S112,S142)
	S144= CtrlHi=0                                              Premise(F112)
	S145= CtrlLo=0                                              Premise(F113)
	S146= CtrlIR_MEM=0                                          Premise(F114)
	S147= CtrlIR_DMMU1=0                                        Premise(F115)
	S148= CtrlIR_WB=0                                           Premise(F116)
	S149= CtrlA_MEM=0                                           Premise(F117)
	S150= CtrlA_WB=0                                            Premise(F118)
	S151= CtrlB_MEM=0                                           Premise(F119)
	S152= CtrlB_WB=0                                            Premise(F120)
	S153= CtrlIR_DMMU2=0                                        Premise(F121)

EX	S154= CP0.ASID=pid                                          CP0-Read-ASID(S117)
	S155= PC.CIA=addr                                           PC-Out(S123)
	S156= PC.CIA31_28=addr[31:28]                               PC-Out(S123)
	S157= PC.Out=addr+4                                         PC-Out(S124)
	S158= IR_ID.Out={0,rS,rT,0,0,24}                            IR-Out(S131)
	S159= IR_ID.Out31_26=0                                      IR-Out(S131)
	S160= IR_ID.Out25_21=rS                                     IR-Out(S131)
	S161= IR_ID.Out20_16=rT                                     IR-Out(S131)
	S162= IR_ID.Out15_11=0                                      IR-Out(S131)
	S163= IR_ID.Out10_6=0                                       IR-Out(S131)
	S164= IR_ID.Out5_0=24                                       IR-Out(S131)
	S165= A_EX.Out=FU(a)                                        A_EX-Out(S139)
	S166= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S139)
	S167= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S139)
	S168= B_EX.Out=FU(b)                                        B_EX-Out(S141)
	S169= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S141)
	S170= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S141)
	S171= IR_EX.Out={0,rS,rT,0,0,24}                            IR_EX-Out(S143)
	S172= IR_EX.Out31_26=0                                      IR_EX-Out(S143)
	S173= IR_EX.Out25_21=rS                                     IR_EX-Out(S143)
	S174= IR_EX.Out20_16=rT                                     IR_EX-Out(S143)
	S175= IR_EX.Out15_11=0                                      IR_EX-Out(S143)
	S176= IR_EX.Out10_6=0                                       IR_EX-Out(S143)
	S177= IR_EX.Out5_0=24                                       IR_EX-Out(S143)
	S178= IR_EX.Out=>FU.IR_EX                                   Premise(F122)
	S179= FU.IR_EX={0,rS,rT,0,0,24}                             Path(S171,S178)
	S180= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F123)
	S181= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F124)
	S182= IR_EX.Out31_26=>CU_EX.Op                              Premise(F125)
	S183= CU_EX.Op=0                                            Path(S172,S182)
	S184= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F126)
	S185= CU_EX.IRFunc=24                                       Path(S177,S184)
	S186= A_EX.Out=>MDU.A                                       Premise(F127)
	S187= MDU.A=FU(a)                                           Path(S165,S186)
	S188= B_EX.Out=>MDU.B                                       Premise(F128)
	S189= MDU.B=FU(b)                                           Path(S168,S188)
	S190= MDU.Func=6'b000001                                    Premise(F129)
	S191= MDU.lo=(FU(a)×FU(b))[31:0]                            MDU(S187,S189)
	S192= MDU.hi=(FU(a)×FU(b))[63:32]                           MDU(S187,S189)
	S193= MDU.CMP=Compare0(FU(a)×FU(b))                         MDU(S187,S189)
	S194= MDU.OV=OverFlow(FU(a)×FU(b))                          MDU(S187,S189)
	S195= MDU.hi=>Hi.In                                         Premise(F130)
	S196= Hi.In=(FU(a)×FU(b))[63:32]                            Path(S192,S195)
	S197= MDU.lo=>Lo.In                                         Premise(F131)
	S198= Lo.In=(FU(a)×FU(b))[31:0]                             Path(S191,S197)
	S199= IR_EX.Out=>IR_MEM.In                                  Premise(F132)
	S200= IR_MEM.In={0,rS,rT,0,0,24}                            Path(S171,S199)
	S201= FU.InEX_WReg=5'b00000                                 Premise(F133)
	S202= CtrlASIDIn=0                                          Premise(F134)
	S203= CtrlCP0=0                                             Premise(F135)
	S204= CP0[ASID]=pid                                         CP0-Hold(S117,S203)
	S205= CtrlEPCIn=0                                           Premise(F136)
	S206= CtrlExCodeIn=0                                        Premise(F137)
	S207= CtrlIMMU=0                                            Premise(F138)
	S208= CtrlPC=0                                              Premise(F139)
	S209= CtrlPCInc=0                                           Premise(F140)
	S210= PC[CIA]=addr                                          PC-Hold(S123,S209)
	S211= PC[Out]=addr+4                                        PC-Hold(S124,S208,S209)
	S212= CtrlIAddrReg=0                                        Premise(F141)
	S213= CtrlICache=0                                          Premise(F142)
	S214= ICache[addr]={0,rS,rT,0,0,24}                         ICache-Hold(S127,S213)
	S215= CtrlIR_IMMU=0                                         Premise(F143)
	S216= CtrlICacheReg=0                                       Premise(F144)
	S217= CtrlIR_ID=0                                           Premise(F145)
	S218= [IR_ID]={0,rS,rT,0,0,24}                              IR_ID-Hold(S131,S217)
	S219= CtrlIMem=0                                            Premise(F146)
	S220= IMem[{pid,addr}]={0,rS,rT,0,0,24}                     IMem-Hold(S133,S219)
	S221= CtrlIRMux=0                                           Premise(F147)
	S222= CtrlGPR=0                                             Premise(F148)
	S223= GPR[rS]=a                                             GPR-Hold(S136,S222)
	S224= GPR[rT]=b                                             GPR-Hold(S137,S222)
	S225= CtrlA_EX=0                                            Premise(F149)
	S226= [A_EX]=FU(a)                                          A_EX-Hold(S139,S225)
	S227= CtrlB_EX=0                                            Premise(F150)
	S228= [B_EX]=FU(b)                                          B_EX-Hold(S141,S227)
	S229= CtrlIR_EX=0                                           Premise(F151)
	S230= [IR_EX]={0,rS,rT,0,0,24}                              IR_EX-Hold(S143,S229)
	S231= CtrlHi=1                                              Premise(F152)
	S232= [Hi]=(FU(a)×FU(b))[63:32]                             Hi-Write(S196,S231)
	S233= CtrlLo=1                                              Premise(F153)
	S234= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Write(S198,S233)
	S235= CtrlIR_MEM=1                                          Premise(F154)
	S236= [IR_MEM]={0,rS,rT,0,0,24}                             IR_MEM-Write(S200,S235)
	S237= CtrlIR_DMMU1=0                                        Premise(F155)
	S238= CtrlIR_WB=0                                           Premise(F156)
	S239= CtrlA_MEM=0                                           Premise(F157)
	S240= CtrlA_WB=0                                            Premise(F158)
	S241= CtrlB_MEM=0                                           Premise(F159)
	S242= CtrlB_WB=0                                            Premise(F160)
	S243= CtrlIR_DMMU2=0                                        Premise(F161)

MEM	S244= CP0.ASID=pid                                          CP0-Read-ASID(S204)
	S245= PC.CIA=addr                                           PC-Out(S210)
	S246= PC.CIA31_28=addr[31:28]                               PC-Out(S210)
	S247= PC.Out=addr+4                                         PC-Out(S211)
	S248= IR_ID.Out={0,rS,rT,0,0,24}                            IR-Out(S218)
	S249= IR_ID.Out31_26=0                                      IR-Out(S218)
	S250= IR_ID.Out25_21=rS                                     IR-Out(S218)
	S251= IR_ID.Out20_16=rT                                     IR-Out(S218)
	S252= IR_ID.Out15_11=0                                      IR-Out(S218)
	S253= IR_ID.Out10_6=0                                       IR-Out(S218)
	S254= IR_ID.Out5_0=24                                       IR-Out(S218)
	S255= A_EX.Out=FU(a)                                        A_EX-Out(S226)
	S256= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S226)
	S257= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S226)
	S258= B_EX.Out=FU(b)                                        B_EX-Out(S228)
	S259= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S228)
	S260= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S228)
	S261= IR_EX.Out={0,rS,rT,0,0,24}                            IR_EX-Out(S230)
	S262= IR_EX.Out31_26=0                                      IR_EX-Out(S230)
	S263= IR_EX.Out25_21=rS                                     IR_EX-Out(S230)
	S264= IR_EX.Out20_16=rT                                     IR_EX-Out(S230)
	S265= IR_EX.Out15_11=0                                      IR_EX-Out(S230)
	S266= IR_EX.Out10_6=0                                       IR_EX-Out(S230)
	S267= IR_EX.Out5_0=24                                       IR_EX-Out(S230)
	S268= Hi.Out=(FU(a)×FU(b))[63:32]                           Hi-Out(S232)
	S269= Hi.Out1_0={(FU(a)×FU(b))[63:32]}[1:0]                 Hi-Out(S232)
	S270= Hi.Out4_0={(FU(a)×FU(b))[63:32]}[4:0]                 Hi-Out(S232)
	S271= Lo.Out=(FU(a)×FU(b))[31:0]                            Lo-Out(S234)
	S272= Lo.Out1_0={(FU(a)×FU(b))[31:0]}[1:0]                  Lo-Out(S234)
	S273= Lo.Out4_0={(FU(a)×FU(b))[31:0]}[4:0]                  Lo-Out(S234)
	S274= IR_MEM.Out={0,rS,rT,0,0,24}                           IR_MEM-Out(S236)
	S275= IR_MEM.Out31_26=0                                     IR_MEM-Out(S236)
	S276= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S236)
	S277= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S236)
	S278= IR_MEM.Out15_11=0                                     IR_MEM-Out(S236)
	S279= IR_MEM.Out10_6=0                                      IR_MEM-Out(S236)
	S280= IR_MEM.Out5_0=24                                      IR_MEM-Out(S236)
	S281= IR_MEM.Out=>FU.IR_MEM                                 Premise(F162)
	S282= FU.IR_MEM={0,rS,rT,0,0,24}                            Path(S274,S281)
	S283= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F163)
	S284= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F164)
	S285= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F165)
	S286= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F166)
	S287= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F167)
	S288= CU_MEM.Op=0                                           Path(S275,S287)
	S289= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F168)
	S290= CU_MEM.IRFunc=24                                      Path(S280,S289)
	S291= IR_MEM.Out=>IR_DMMU1.In                               Premise(F169)
	S292= IR_DMMU1.In={0,rS,rT,0,0,24}                          Path(S274,S291)
	S293= IR_MEM.Out=>IR_WB.In                                  Premise(F170)
	S294= IR_WB.In={0,rS,rT,0,0,24}                             Path(S274,S293)
	S295= A_MEM.Out=>A_WB.In                                    Premise(F171)
	S296= B_MEM.Out=>B_WB.In                                    Premise(F172)
	S297= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F173)
	S298= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F174)
	S299= FU.InMEM_WReg=5'b00000                                Premise(F175)
	S300= CtrlASIDIn=0                                          Premise(F176)
	S301= CtrlCP0=0                                             Premise(F177)
	S302= CP0[ASID]=pid                                         CP0-Hold(S204,S301)
	S303= CtrlEPCIn=0                                           Premise(F178)
	S304= CtrlExCodeIn=0                                        Premise(F179)
	S305= CtrlIMMU=0                                            Premise(F180)
	S306= CtrlPC=0                                              Premise(F181)
	S307= CtrlPCInc=0                                           Premise(F182)
	S308= PC[CIA]=addr                                          PC-Hold(S210,S307)
	S309= PC[Out]=addr+4                                        PC-Hold(S211,S306,S307)
	S310= CtrlIAddrReg=0                                        Premise(F183)
	S311= CtrlICache=0                                          Premise(F184)
	S312= ICache[addr]={0,rS,rT,0,0,24}                         ICache-Hold(S214,S311)
	S313= CtrlIR_IMMU=0                                         Premise(F185)
	S314= CtrlICacheReg=0                                       Premise(F186)
	S315= CtrlIR_ID=0                                           Premise(F187)
	S316= [IR_ID]={0,rS,rT,0,0,24}                              IR_ID-Hold(S218,S315)
	S317= CtrlIMem=0                                            Premise(F188)
	S318= IMem[{pid,addr}]={0,rS,rT,0,0,24}                     IMem-Hold(S220,S317)
	S319= CtrlIRMux=0                                           Premise(F189)
	S320= CtrlGPR=0                                             Premise(F190)
	S321= GPR[rS]=a                                             GPR-Hold(S223,S320)
	S322= GPR[rT]=b                                             GPR-Hold(S224,S320)
	S323= CtrlA_EX=0                                            Premise(F191)
	S324= [A_EX]=FU(a)                                          A_EX-Hold(S226,S323)
	S325= CtrlB_EX=0                                            Premise(F192)
	S326= [B_EX]=FU(b)                                          B_EX-Hold(S228,S325)
	S327= CtrlIR_EX=0                                           Premise(F193)
	S328= [IR_EX]={0,rS,rT,0,0,24}                              IR_EX-Hold(S230,S327)
	S329= CtrlHi=0                                              Premise(F194)
	S330= [Hi]=(FU(a)×FU(b))[63:32]                             Hi-Hold(S232,S329)
	S331= CtrlLo=0                                              Premise(F195)
	S332= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Hold(S234,S331)
	S333= CtrlIR_MEM=0                                          Premise(F196)
	S334= [IR_MEM]={0,rS,rT,0,0,24}                             IR_MEM-Hold(S236,S333)
	S335= CtrlIR_DMMU1=1                                        Premise(F197)
	S336= [IR_DMMU1]={0,rS,rT,0,0,24}                           IR_DMMU1-Write(S292,S335)
	S337= CtrlIR_WB=1                                           Premise(F198)
	S338= [IR_WB]={0,rS,rT,0,0,24}                              IR_WB-Write(S294,S337)
	S339= CtrlA_MEM=0                                           Premise(F199)
	S340= CtrlA_WB=1                                            Premise(F200)
	S341= CtrlB_MEM=0                                           Premise(F201)
	S342= CtrlB_WB=1                                            Premise(F202)
	S343= CtrlIR_DMMU2=0                                        Premise(F203)

WB	S344= CP0.ASID=pid                                          CP0-Read-ASID(S302)
	S345= PC.CIA=addr                                           PC-Out(S308)
	S346= PC.CIA31_28=addr[31:28]                               PC-Out(S308)
	S347= PC.Out=addr+4                                         PC-Out(S309)
	S348= IR_ID.Out={0,rS,rT,0,0,24}                            IR-Out(S316)
	S349= IR_ID.Out31_26=0                                      IR-Out(S316)
	S350= IR_ID.Out25_21=rS                                     IR-Out(S316)
	S351= IR_ID.Out20_16=rT                                     IR-Out(S316)
	S352= IR_ID.Out15_11=0                                      IR-Out(S316)
	S353= IR_ID.Out10_6=0                                       IR-Out(S316)
	S354= IR_ID.Out5_0=24                                       IR-Out(S316)
	S355= A_EX.Out=FU(a)                                        A_EX-Out(S324)
	S356= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S324)
	S357= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S324)
	S358= B_EX.Out=FU(b)                                        B_EX-Out(S326)
	S359= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S326)
	S360= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S326)
	S361= IR_EX.Out={0,rS,rT,0,0,24}                            IR_EX-Out(S328)
	S362= IR_EX.Out31_26=0                                      IR_EX-Out(S328)
	S363= IR_EX.Out25_21=rS                                     IR_EX-Out(S328)
	S364= IR_EX.Out20_16=rT                                     IR_EX-Out(S328)
	S365= IR_EX.Out15_11=0                                      IR_EX-Out(S328)
	S366= IR_EX.Out10_6=0                                       IR_EX-Out(S328)
	S367= IR_EX.Out5_0=24                                       IR_EX-Out(S328)
	S368= Hi.Out=(FU(a)×FU(b))[63:32]                           Hi-Out(S330)
	S369= Hi.Out1_0={(FU(a)×FU(b))[63:32]}[1:0]                 Hi-Out(S330)
	S370= Hi.Out4_0={(FU(a)×FU(b))[63:32]}[4:0]                 Hi-Out(S330)
	S371= Lo.Out=(FU(a)×FU(b))[31:0]                            Lo-Out(S332)
	S372= Lo.Out1_0={(FU(a)×FU(b))[31:0]}[1:0]                  Lo-Out(S332)
	S373= Lo.Out4_0={(FU(a)×FU(b))[31:0]}[4:0]                  Lo-Out(S332)
	S374= IR_MEM.Out={0,rS,rT,0,0,24}                           IR_MEM-Out(S334)
	S375= IR_MEM.Out31_26=0                                     IR_MEM-Out(S334)
	S376= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S334)
	S377= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S334)
	S378= IR_MEM.Out15_11=0                                     IR_MEM-Out(S334)
	S379= IR_MEM.Out10_6=0                                      IR_MEM-Out(S334)
	S380= IR_MEM.Out5_0=24                                      IR_MEM-Out(S334)
	S381= IR_DMMU1.Out={0,rS,rT,0,0,24}                         IR_DMMU1-Out(S336)
	S382= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S336)
	S383= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S336)
	S384= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S336)
	S385= IR_DMMU1.Out15_11=0                                   IR_DMMU1-Out(S336)
	S386= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S336)
	S387= IR_DMMU1.Out5_0=24                                    IR_DMMU1-Out(S336)
	S388= IR_WB.Out={0,rS,rT,0,0,24}                            IR-Out(S338)
	S389= IR_WB.Out31_26=0                                      IR-Out(S338)
	S390= IR_WB.Out25_21=rS                                     IR-Out(S338)
	S391= IR_WB.Out20_16=rT                                     IR-Out(S338)
	S392= IR_WB.Out15_11=0                                      IR-Out(S338)
	S393= IR_WB.Out10_6=0                                       IR-Out(S338)
	S394= IR_WB.Out5_0=24                                       IR-Out(S338)
	S395= IR_WB.Out=>FU.IR_WB                                   Premise(F277)
	S396= FU.IR_WB={0,rS,rT,0,0,24}                             Path(S388,S395)
	S397= IR_WB.Out31_26=>CU_WB.Op                              Premise(F278)
	S398= CU_WB.Op=0                                            Path(S389,S397)
	S399= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F279)
	S400= CU_WB.IRFunc=24                                       Path(S394,S399)
	S401= FU.InWB_WReg=5'b00000                                 Premise(F280)
	S402= CtrlASIDIn=0                                          Premise(F281)
	S403= CtrlCP0=0                                             Premise(F282)
	S404= CP0[ASID]=pid                                         CP0-Hold(S302,S403)
	S405= CtrlEPCIn=0                                           Premise(F283)
	S406= CtrlExCodeIn=0                                        Premise(F284)
	S407= CtrlIMMU=0                                            Premise(F285)
	S408= CtrlPC=0                                              Premise(F286)
	S409= CtrlPCInc=0                                           Premise(F287)
	S410= PC[CIA]=addr                                          PC-Hold(S308,S409)
	S411= PC[Out]=addr+4                                        PC-Hold(S309,S408,S409)
	S412= CtrlIAddrReg=0                                        Premise(F288)
	S413= CtrlICache=0                                          Premise(F289)
	S414= ICache[addr]={0,rS,rT,0,0,24}                         ICache-Hold(S312,S413)
	S415= CtrlIR_IMMU=0                                         Premise(F290)
	S416= CtrlICacheReg=0                                       Premise(F291)
	S417= CtrlIR_ID=0                                           Premise(F292)
	S418= [IR_ID]={0,rS,rT,0,0,24}                              IR_ID-Hold(S316,S417)
	S419= CtrlIMem=0                                            Premise(F293)
	S420= IMem[{pid,addr}]={0,rS,rT,0,0,24}                     IMem-Hold(S318,S419)
	S421= CtrlIRMux=0                                           Premise(F294)
	S422= CtrlGPR=0                                             Premise(F295)
	S423= GPR[rS]=a                                             GPR-Hold(S321,S422)
	S424= GPR[rT]=b                                             GPR-Hold(S322,S422)
	S425= CtrlA_EX=0                                            Premise(F296)
	S426= [A_EX]=FU(a)                                          A_EX-Hold(S324,S425)
	S427= CtrlB_EX=0                                            Premise(F297)
	S428= [B_EX]=FU(b)                                          B_EX-Hold(S326,S427)
	S429= CtrlIR_EX=0                                           Premise(F298)
	S430= [IR_EX]={0,rS,rT,0,0,24}                              IR_EX-Hold(S328,S429)
	S431= CtrlHi=0                                              Premise(F299)
	S432= [Hi]=(FU(a)×FU(b))[63:32]                             Hi-Hold(S330,S431)
	S433= CtrlLo=0                                              Premise(F300)
	S434= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Hold(S332,S433)
	S435= CtrlIR_MEM=0                                          Premise(F301)
	S436= [IR_MEM]={0,rS,rT,0,0,24}                             IR_MEM-Hold(S334,S435)
	S437= CtrlIR_DMMU1=0                                        Premise(F302)
	S438= [IR_DMMU1]={0,rS,rT,0,0,24}                           IR_DMMU1-Hold(S336,S437)
	S439= CtrlIR_WB=0                                           Premise(F303)
	S440= [IR_WB]={0,rS,rT,0,0,24}                              IR_WB-Hold(S338,S439)
	S441= CtrlA_MEM=0                                           Premise(F304)
	S442= CtrlA_WB=0                                            Premise(F305)
	S443= CtrlB_MEM=0                                           Premise(F306)
	S444= CtrlB_WB=0                                            Premise(F307)
	S445= CtrlIR_DMMU2=0                                        Premise(F308)

POST	S404= CP0[ASID]=pid                                         CP0-Hold(S302,S403)
	S410= PC[CIA]=addr                                          PC-Hold(S308,S409)
	S411= PC[Out]=addr+4                                        PC-Hold(S309,S408,S409)
	S414= ICache[addr]={0,rS,rT,0,0,24}                         ICache-Hold(S312,S413)
	S418= [IR_ID]={0,rS,rT,0,0,24}                              IR_ID-Hold(S316,S417)
	S420= IMem[{pid,addr}]={0,rS,rT,0,0,24}                     IMem-Hold(S318,S419)
	S423= GPR[rS]=a                                             GPR-Hold(S321,S422)
	S424= GPR[rT]=b                                             GPR-Hold(S322,S422)
	S426= [A_EX]=FU(a)                                          A_EX-Hold(S324,S425)
	S428= [B_EX]=FU(b)                                          B_EX-Hold(S326,S427)
	S430= [IR_EX]={0,rS,rT,0,0,24}                              IR_EX-Hold(S328,S429)
	S432= [Hi]=(FU(a)×FU(b))[63:32]                             Hi-Hold(S330,S431)
	S434= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Hold(S332,S433)
	S436= [IR_MEM]={0,rS,rT,0,0,24}                             IR_MEM-Hold(S334,S435)
	S438= [IR_DMMU1]={0,rS,rT,0,0,24}                           IR_DMMU1-Hold(S336,S437)
	S440= [IR_WB]={0,rS,rT,0,0,24}                              IR_WB-Hold(S338,S439)

