<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\tutorial\Documents\hdmi\src\video_timing.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\tutorial\Documents\hdmi\src\tmds_encoder.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\tutorial\Documents\hdmi\src\hdmi_top.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\tutorial\Documents\hdmi\src\gowin_rpll\gowin_rpll.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 25 22:42:37 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>hdmi_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.921s, Elapsed time = 0h 0m 0.789s, Peak memory usage = 493.477MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.234s, Peak memory usage = 493.477MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.078s, Peak memory usage = 493.477MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.486s, Peak memory usage = 493.477MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.051s, Peak memory usage = 493.477MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.053s, Peak memory usage = 493.477MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 493.477MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.072s, Peak memory usage = 493.477MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.796s, Elapsed time = 0h 0m 0.831s, Peak memory usage = 493.477MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 493.477MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.045s, Peak memory usage = 493.477MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 493.477MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.235s, Peak memory usage = 493.477MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.137s, Peak memory usage = 493.477MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 5s, Elapsed time = 0h 0m 5s, Peak memory usage = 493.477MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>105</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>64</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>124(110 LUT, 14 ALU) / 8640</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>53 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>53 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_27m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>your_pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>1.984</td>
<td>504.000</td>
<td>0.000</td>
<td>0.992</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>your_pll_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>your_pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>1.984</td>
<td>504.000</td>
<td>0.000</td>
<td>0.992</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>your_pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>your_pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>3.968</td>
<td>252.000</td>
<td>0.000</td>
<td>1.984</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>your_pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>your_pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>5.952</td>
<td>168.000</td>
<td>0.000</td>
<td>2.976</td>
<td>clk_27m_ibuf/I</td>
<td>clk_27m</td>
<td>your_pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_div_serial/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>your_pll_inst/rpll_inst/CLKOUT</td>
<td>your_pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_serial/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200</td>
<td>0.000</td>
<td>19.841</td>
<td>u_div_serial/CLKOUT</td>
<td>u_div_serial/CLKOUT.default_gen_clk</td>
<td>u_div_pixel/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>64.740(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_r/bias_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_pixel/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_pixel/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>u_div_pixel/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_timing/x_6_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_timing/x_6_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n208_s1/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>enc_r/n208_s1/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n185_s7/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n185_s7/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n265_s/I1</td>
</tr>
<tr>
<td>8.034</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n265_s/COUT</td>
</tr>
<tr>
<td>8.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n264_s/CIN</td>
</tr>
<tr>
<td>8.597</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_r/n264_s/SUM</td>
</tr>
<tr>
<td>9.557</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n277_s2/I1</td>
</tr>
<tr>
<td>10.656</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n277_s2/F</td>
</tr>
<tr>
<td>11.616</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n275_s1/I2</td>
</tr>
<tr>
<td>12.438</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n275_s1/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n275_s0/I0</td>
</tr>
<tr>
<td>13.547</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n275_s0/O</td>
</tr>
<tr>
<td>14.507</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n289_s3/I0</td>
</tr>
<tr>
<td>15.539</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n289_s3/F</td>
</tr>
<tr>
<td>16.499</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/bias_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>u_div_pixel/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_r/bias_4_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>enc_r/bias_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.908, 45.912%; route: 7.680, 51.042%; tC2Q: 0.458, 3.046%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_b/bias_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_pixel/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_pixel/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>u_div_pixel/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_timing/x_6_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_timing/x_6_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n208_s1/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>enc_r/n208_s1/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n185_s7/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n185_s7/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_b/n265_s/I1</td>
</tr>
<tr>
<td>7.967</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n265_s/COUT</td>
</tr>
<tr>
<td>7.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_b/n264_s/CIN</td>
</tr>
<tr>
<td>8.530</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_b/n264_s/SUM</td>
</tr>
<tr>
<td>9.490</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n277_s2/I1</td>
</tr>
<tr>
<td>10.589</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>enc_b/n277_s2/F</td>
</tr>
<tr>
<td>11.549</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n275_s1/I2</td>
</tr>
<tr>
<td>12.371</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n275_s1/F</td>
</tr>
<tr>
<td>13.331</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n275_s0/I0</td>
</tr>
<tr>
<td>13.480</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n275_s0/O</td>
</tr>
<tr>
<td>14.440</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n289_s3/I0</td>
</tr>
<tr>
<td>15.472</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n289_s3/F</td>
</tr>
<tr>
<td>16.432</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_b/bias_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>u_div_pixel/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_b/bias_4_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>enc_b/bias_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.841, 45.670%; route: 7.680, 51.270%; tC2Q: 0.458, 3.060%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_r/bias_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_pixel/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_pixel/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>u_div_pixel/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_timing/x_6_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_timing/x_6_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n208_s1/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>enc_r/n208_s1/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n185_s7/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n185_s7/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n265_s/I1</td>
</tr>
<tr>
<td>8.034</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n265_s/COUT</td>
</tr>
<tr>
<td>8.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n264_s/CIN</td>
</tr>
<tr>
<td>8.091</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n264_s/COUT</td>
</tr>
<tr>
<td>8.091</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n263_s/CIN</td>
</tr>
<tr>
<td>8.654</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_r/n263_s/SUM</td>
</tr>
<tr>
<td>9.614</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n290_s3/I0</td>
</tr>
<tr>
<td>10.646</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n290_s3/F</td>
</tr>
<tr>
<td>11.606</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n290_s0/I0</td>
</tr>
<tr>
<td>12.638</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n290_s0/F</td>
</tr>
<tr>
<td>13.598</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/bias_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>u_div_pixel/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_r/bias_3_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>enc_r/bias_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.927, 48.800%; route: 5.760, 47.426%; tC2Q: 0.458, 3.774%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_b/bias_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_pixel/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_pixel/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>u_div_pixel/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_timing/x_6_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_timing/x_6_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n208_s1/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>enc_r/n208_s1/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n185_s7/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n185_s7/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_b/n265_s/I1</td>
</tr>
<tr>
<td>7.967</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n265_s/COUT</td>
</tr>
<tr>
<td>7.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_b/n264_s/CIN</td>
</tr>
<tr>
<td>8.024</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n264_s/COUT</td>
</tr>
<tr>
<td>8.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_b/n263_s/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_b/n263_s/SUM</td>
</tr>
<tr>
<td>9.547</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n290_s3/I0</td>
</tr>
<tr>
<td>10.579</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n290_s3/F</td>
</tr>
<tr>
<td>11.539</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n290_s0/I0</td>
</tr>
<tr>
<td>12.571</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_b/n290_s0/F</td>
</tr>
<tr>
<td>13.531</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_b/bias_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>u_div_pixel/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_b/bias_3_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>enc_b/bias_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.860, 48.516%; route: 5.760, 47.689%; tC2Q: 0.458, 3.795%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_timing/x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_r/bias_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_pixel/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_pixel/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>u_div_pixel/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_timing/x_6_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_timing/x_6_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n208_s1/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>enc_r/n208_s1/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n185_s7/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n185_s7/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n265_s/I1</td>
</tr>
<tr>
<td>8.034</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n265_s/COUT</td>
</tr>
<tr>
<td>8.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n264_s/CIN</td>
</tr>
<tr>
<td>8.597</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>enc_r/n264_s/SUM</td>
</tr>
<tr>
<td>9.557</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n277_s2/I1</td>
</tr>
<tr>
<td>10.656</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>enc_r/n277_s2/F</td>
</tr>
<tr>
<td>11.616</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n277_s0/I2</td>
</tr>
<tr>
<td>12.438</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>enc_r/n277_s0/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>enc_r/bias_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_pixel/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>u_div_pixel/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>enc_r/bias_2_s1/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>enc_r/bias_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.727, 47.943%; route: 5.760, 48.220%; tC2Q: 0.458, 3.837%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
