 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ctrl
Version: O-2018.06-SP1
Date   : Fri Feb  7 23:39:50 2025
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_SEQ_RVT_TT_nldm_220123
Wire Load Model Mode: segmented

  Startpoint: opcode_3_ (input port)
  Endpoint: alu_op_ext_0_
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  opcode_3_ (in)                           0.00       0.00 r
  U181/Y (NOR2x2_ASAP7_75t_R)              6.66       6.66 f
  U126/Y (BUFx6f_ASAP7_75t_R)             16.76      23.43 f
  U125/Y (BUFx16f_ASAP7_75t_R)            20.69      44.12 f
  U132/Y (INVx8_ASAP7_75t_R)               8.09      52.21 r
  U131/Y (NAND2x1p5_ASAP7_75t_R)           6.70      58.91 f
  U180/Y (BUFx5_ASAP7_75t_R)              22.41      81.32 f
  U166/Y (BUFx12f_ASAP7_75t_R)            17.87      99.20 f
  U175/Y (AO22x2_ASAP7_75t_R)             25.02     124.22 f
  U100/Y (BUFx3_ASAP7_75t_R)              17.60     141.81 f
  U99/Y (INVx2_ASAP7_75t_R)                6.63     148.44 r
  U159/Y (OA222x2_ASAP7_75t_R)            30.85     179.29 r
  U160/Y (INVxp33_ASAP7_75t_R)             6.21     185.50 f
  alu_op_ext_0_ (out)                      0.00     185.50 f
  data arrival time                                 185.50
  -----------------------------------------------------------
  (Path is unconstrained)


1
