$date
	Wed Nov 11 20:10:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! Q_BAR $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ D $end
$var reg 1 % EN $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % en $end
$var wire 1 ! q_bar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#10
1#
#15
1%
#20
0#
#30
1!
0"
1#
#35
1$
#40
0#
#50
0!
1"
1#
#55
0$
#60
0#
#70
1!
0"
1#
#75
1$
#80
0#
#90
0!
1"
1#
#95
0$
#100
0#
#110
1!
0"
1#
#120
0#
#125
0%
#130
1#
#135
1$
#140
0#
#150
1#
#155
0$
#160
0#
#165
1$
#170
1#
#180
0#
#185
