window.SIDEBAR_ITEMS = {"mod":["cache_fctrl","cache_sctrl","clock","clock_gate","core_clk_sel","ctrl","ctrl1","ctrl2","date","ddr","din_mode","din_num","dout_mode","ecc_ctrl","ecc_err_addr","ecc_err_bit","ext_addr","fsm","int_clr","int_ena","int_raw","int_st","misc","rd_status","spi_smem_ac","spi_smem_ddr","spi_smem_din_mode","spi_smem_din_num","spi_smem_dout_mode","spi_smem_timing_cali","sram_clk","sram_cmd","sram_drd_cmd","sram_dwr_cmd","timing_cali","user","user1","user2"],"struct":["RegisterBlock"],"type":["CACHE_FCTRL","CACHE_SCTRL","CLOCK","CLOCK_GATE","CORE_CLK_SEL","CTRL","CTRL1","CTRL2","DATE","DDR","DIN_MODE","DIN_NUM","DOUT_MODE","ECC_CTRL","ECC_ERR_ADDR","ECC_ERR_BIT","EXT_ADDR","FSM","INT_CLR","INT_ENA","INT_RAW","INT_ST","MISC","RD_STATUS","SPI_SMEM_AC","SPI_SMEM_DDR","SPI_SMEM_DIN_MODE","SPI_SMEM_DIN_NUM","SPI_SMEM_DOUT_MODE","SPI_SMEM_TIMING_CALI","SRAM_CLK","SRAM_CMD","SRAM_DRD_CMD","SRAM_DWR_CMD","TIMING_CALI","USER","USER1","USER2"]};