#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov  2 16:58:25 2020
# Process ID: 10324
# Current directory: F:/course_s3_hls/vivado/rgb2gray
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3460 F:\course_s3_hls\vivado\rgb2gray\rgb2gray.xpr
# Log file: F:/course_s3_hls/vivado/rgb2gray/vivado.log
# Journal file: F:/course_s3_hls/vivado/rgb2gray\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/course_s3_hls/vivado/rgb2gray/rgb2gray.xpr
INFO: [Project 1-313] Project file moved from 'F:/course_s3_hls/vivado/10_edge_detector' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/hls/edge_detector'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx_2020.1/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1081.000 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 17:00:58 2020...
bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_150m
Adding component instance block -- xilinx.com:ip:mipi_csi2_rx_subsystem:5.0 - mipi_csi2_rx_subsyst_0
Adding component instance block -- xilinx.com:ip:v_demosaic:1.0 - v_demosaic_0
Adding component instance block -- xilinx.com:ip:v_gamma_lut:1.0 - v_gamma_lut_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:user:cpu_reg_v1_0:1.0 - cpu_reg_v1_0_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_1
Adding component instance block -- xilinx.com:hls:edge_detector:1.0 - edge_detector_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_vdma_0/Data_S2MM.
Successfully read diagram <design_1> from BD file <F:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /phy/system_rst_out(undef) and /system_rst_out(rst)
set_property  ip_repo_paths  f:/course_s3_hls/vivado/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/vivado/ip_repo'.
set_property  ip_repo_paths  {f:/course_s3_hls/vivado/ip_repo F:/course_s3_hls/hls/rgb2gray} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/hls/rgb2gray'.
delete_bd_objs [get_bd_nets edge_detector_0_src_TREADY] [get_bd_nets axis_subset_converter_0_m_axis_tdata] [get_bd_nets axis_subset_converter_0_m_axis_tkeep] [get_bd_nets axis_subset_converter_0_m_axis_tstrb] [get_bd_nets cpu_reg_v1_0_0_reg_out4] [get_bd_nets axis_subset_converter_0_m_axis_tuser] [get_bd_intf_nets edge_detector_0_dst] [get_bd_nets axis_subset_converter_0_m_axis_tvalid] [get_bd_nets axis_subset_converter_0_m_axis_tlast] [get_bd_nets axis_subset_converter_0_m_axis_tid] [get_bd_nets axis_subset_converter_0_m_axis_tdest] [get_bd_cells edge_detector_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_1_M04_AXI] [get_bd_cells cpu_reg_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:rgb2gray:1.0 rgb2gray_0
endgroup
set_property location {4 873 458} [get_bd_cells rgb2gray_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins rgb2gray_0/video_in]
connect_bd_net [get_bd_pins rgb2gray_0/ap_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins rgb2gray_0/ap_rst_n] [get_bd_pins proc_sys_reset_150m/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins rgb2gray_0/video_out] [get_bd_intf_pins axis_subset_converter_1/S_AXIS]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: f:/course_s3_hls/hls/rgb2gray/rgb2gray/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/hls/rgb2gray'.
report_ip_status -name ip_status
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/hls/rgb2gray'.
report_ip_status -name ip_status 
upgrade_ip [get_ips  design_1_rgb2gray_0_0] -log ip_upgrade.log
Upgrading 'F:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_rgb2gray_0_0 (Rgb2gray 1.0) from revision 2011021655 to revision 2011021701
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'ap_ctrl'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_rgb2gray_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ap_done'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ap_idle'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ap_ready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ap_start'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_rgb2gray_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-5891] Detected address segment differences while upgrading 'design_1_rgb2gray_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_rgb2gray_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/course_s3_hls/vivado/rgb2gray/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\course_s3_hls\vivado\rgb2gray\rgb2gray.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/course_s3_hls/vivado/rgb2gray/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_rgb2gray_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /rgb2gray_0/video_in(3) and /axis_subset_converter_0/M_AXIS(4)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_interconnect_0/s00_couplers/auto_us/M_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2196.992 ; gain = 0.000
report_ip_status -name ip_status 
save_bd_design
Wrote  : <F:\course_s3_hls\vivado\rgb2gray\rgb2gray.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/v_demosaic_0/s_axis_video_TDEST'(1) to pin: '/mipi_csi2_rx_subsyst_0/video_out_tdest'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rgb2gray_0/video_in_TDATA'(24) to pin: '/axis_subset_converter_0/m_axis_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rgb2gray_0/video_in_TKEEP'(3) to pin: '/axis_subset_converter_0/m_axis_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rgb2gray_0/video_in_TSTRB'(3) to pin: '/axis_subset_converter_0/m_axis_tstrb'(4) - Only lower order bits will be connected.
VHDL Output written to : F:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/v_demosaic_0/s_axis_video_TDEST'(1) to pin: '/mipi_csi2_rx_subsyst_0/video_out_tdest'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rgb2gray_0/video_in_TDATA'(24) to pin: '/axis_subset_converter_0/m_axis_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rgb2gray_0/video_in_TKEEP'(3) to pin: '/axis_subset_converter_0/m_axis_tkeep'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/rgb2gray_0/video_in_TSTRB'(3) to pin: '/axis_subset_converter_0/m_axis_tstrb'(4) - Only lower order bits will be connected.
VHDL Output written to : F:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file f:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/hw_handoff/design_1_mipi_csi2_rx_subsyst_0_0.hwh
Generated Block Design Tcl file f:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/hw_handoff/design_1_mipi_csi2_rx_subsyst_0_0_bd.tcl
Generated Hardware Definition File f:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/design_1_mipi_csi2_rx_subsyst_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2gray_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file F:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 14ed14a097a8b512; cache size = 58.186 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 3f5e74dea79c61dd; cache size = 58.186 MB.
[Mon Nov  2 17:03:59 2020] Launched design_1_xbar_0_synth_1, design_1_rgb2gray_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: F:/course_s3_hls/vivado/rgb2gray/rgb2gray.runs/design_1_xbar_0_synth_1/runme.log
design_1_rgb2gray_0_0_synth_1: F:/course_s3_hls/vivado/rgb2gray/rgb2gray.runs/design_1_rgb2gray_0_0_synth_1/runme.log
synth_1: F:/course_s3_hls/vivado/rgb2gray/rgb2gray.runs/synth_1/runme.log
[Mon Nov  2 17:03:59 2020] Launched impl_1...
Run output will be captured here: F:/course_s3_hls/vivado/rgb2gray/rgb2gray.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2196.992 ; gain = 0.000
report_ip_status -name ip_status 
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
set_property pfm_name {} [get_files -all {F:/course_s3_hls/vivado/rgb2gray/rgb2gray.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file F:/course_s3_hls/vivado/rgb2gray/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: F:/course_s3_hls/vivado/rgb2gray/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (F:/xilinx_2020.1/Vivado/2020.1/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: F:/course_s3_hls/vivado/rgb2gray/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2196.992 ; gain = 0.000
close_project
open_project F:/course_s3_hls/vivado/ip_repo/ad_9238_control/ad_9238_control.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/vivado/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/course_s3_hls/vivado/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'f:/course_s3_hls/vivado/ip_repo/ad_9238_control'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/hls/axi_fifo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx_2020.1/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ad_9238_control:1.0'. The one found in IP location 'f:/course_s3_hls/vivado/ip_repo/ad_9238_control/ad_9238_control.srcs/sources_1/bd/mref/ad_9238_control' will take precedence over the same IP in location f:/course_s3_hls/vivado/ip_repo/ad_9238_control/ad_9238_control.srcs/sources_1/bd/mref/ad_9238_control
update_compile_order -fileset sources_1
close_project
open_project F:/course_s3_hls/vivado/IIR_filter_fft/vivado/ad9238_dma_dp.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'F:/course_s3_hls/vivado/IIR_filter_fft/vivado/ad9238_dma_dp.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/hls/axi_fifo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx_2020.1/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_ad_9238_control_0_0

update_compile_order -fileset sources_1
open_bd_design {F:/course_s3_hls/vivado/IIR_filter_fft/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:user:ad_9238_control:1.0 - ad_9238_control_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:hls:axi_fifo:1.0 - axi_fifo_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:user:cpu_reg_v1_0:1.0 - cpu_reg_v1_0_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Successfully read diagram <design_1> from BD file <F:/course_s3_hls/vivado/IIR_filter_fft/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:ad_9238_control:1.0 [get_ips  design_1_ad_9238_control_0_0] -log ip_upgrade.log
Upgrading 'F:/course_s3_hls/vivado/IIR_filter_fft/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ad_9238_control_0_0 from ad_9238_control_v1_0 1.0 to ad_9238_control_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sample_rate'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ad_9238_control_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_ad_9238_control_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/course_s3_hls/vivado/IIR_filter_fft/vivado/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\course_s3_hls\vivado\IIR_filter_fft\vivado\ad9238_dma_dp.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/course_s3_hls/vivado/IIR_filter_fft/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/course_s3_hls/vivado/IIR_filter_fft/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_ad_9238_control_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
close_project
open_project F:/course_s3_hls/vivado/ip_repo/ad_9238_control/ad_9238_control.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/vivado/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/course_s3_hls/vivado/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'f:/course_s3_hls/vivado/ip_repo/ad_9238_control'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls/hls/axi_fifo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx_2020.1/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ad_9238_control:1.0'. The one found in IP location 'f:/course_s3_hls/vivado/ip_repo/ad_9238_control/ad_9238_control.srcs/sources_1/bd/mref/ad_9238_control' will take precedence over the same IP in location f:/course_s3_hls/vivado/ip_repo/ad_9238_control/ad_9238_control.srcs/sources_1/bd/mref/ad_9238_control
update_compile_order -fileset sources_1
ipx::package_project -root_dir f:/course_s3_hls/vivado/ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'next_state' has a dependency on the module local parameter or undefined parameter 'IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state' has a dependency on the module local parameter or undefined parameter 'IDLE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'adc_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sys_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'adc_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'adc_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'sys_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'sys_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path f:/course_s3_hls/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/course_s3_hls/vivado/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ad_9238_control:1.0'. The one found in IP location 'f:/course_s3_hls/vivado/ip_repo/ad_9238_control/ad_9238_control.srcs/sources_1/bd/mref/ad_9238_control' will take precedence over the same IP in location f:/course_s3_hls/vivado/ip_repo/ad_9238_control/ad_9238_control.srcs/sources_1/bd/mref/ad_9238_control
close_project
open_project F:/course_s3_hls/vivado/color_test/video_show.xpr
INFO: [Project 1-313] Project file moved from 'F:/course_s3_hls/vivado/05_video_show' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/course_s3_hls/hls/stream2mem'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/course_s3_hls/hls/mem2stream'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/course_s3_hls/hls/stream2mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/course_s3_hls/hls/mem2stream'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx_2020.1/Vivado/2020.1/data/ip'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 09:20:56 2020...
