;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @1, 2
	SUB @127, 106
	SUB @127, 106
	SUB @121, 105
	SUB @121, 105
	SUB @121, 105
	ADD 10, 20
	SUB #270, <1
	SUB @121, 103
	SUB @121, 103
	SUB #270, <1
	SUB @1, 2
	MOV -7, <-20
	SPL <121, 106
	SLT 510, 30
	SPL <121, 106
	SUB 33, 20
	MOV -1, <-820
	SUB @0, @2
	SUB -7, <-320
	SLT 422, 70
	SUB @0, @2
	SPL <0, #6
	SLT 20, @12
	JMZ 0, <0
	SUB 30, 4
	JMZ 0, <0
	SUB @127, 106
	JMZ 0, <0
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	MOV -7, <-20
	SUB @127, 106
	SPL 0, <702
	SUB @127, 106
	ADD #270, <1
	SUB @127, 106
	CMP -207, <-122
	CMP -702, -10
	SUB @127, 106
	MOV -7, <-20
	SUB @127, 106
	SPL 0, <702
	SUB @121, 106
	SLT 20, @12
	SPL <-127, 106
