`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
// 
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
// 
// System configuration name is IntDividerPipelineModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module IntDividerPipelineModule_TopLevel (
// [BEGIN USER PORTS]
// [END USER PORTS]

	input wire  Clock,
	input wire  Reset,
	input wire  inReady,
	input wire  signed [31: 0] inNumerator,
	input wire  signed [31: 0] inDenominator,
	output wire OutReady,
	output wire signed [31: 0] OutRes,
	output wire signed [31: 0] OutRem
    );

// [BEGIN USER SIGNALS]
// [END USER SIGNALS]
localparam HiSignal = 1'b1;
localparam LoSignal = 1'b0;
wire  Zero = 1'b0;
wire  One = 1'b1;
wire  true = 1'b1;
wire  false = 1'b0;
wire  DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F52T53_Expr = 1'b1;
wire  DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F43T44_Expr = 1'b1;
wire  DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F56T57_Expr = 1'b1;
wire  DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F60T61_Expr = 1'b0;
wire  IntDividerPipelineModule_L75F26T27_Expr = 1'b0;
wire  [5:0] IntDividerPipelineModule_L77F61T63_Expr = 6'b100000;
wire  Inputs_inReady;
wire signed  [31:0] Inputs_inNumerator;
wire signed  [31:0] Inputs_inDenominator;
reg  DivPipeline_stage0_NextState_ready;
reg signed  [63:0] DivPipeline_stage0_NextState_numerator;
reg signed  [63:0] DivPipeline_stage0_NextState_denominator;
reg signed  [31:0] DivPipeline_stage0_NextState_result;
wire  DivPipeline_Inputs_ready;
wire signed  [63:0] DivPipeline_Inputs_numerator;
wire signed  [63:0] DivPipeline_Inputs_denominator;
wire signed  [31:0] DivPipeline_Inputs_result;
wire  DivPipeline_State_ready;
wire signed  [63:0] DivPipeline_State_numerator;
wire signed  [63:0] DivPipeline_State_denominator;
wire signed  [31:0] DivPipeline_State_result;
wire  DivPipeline_NextState_ready;
wire signed  [63:0] DivPipeline_NextState_numerator;
wire signed  [63:0] DivPipeline_NextState_denominator;
wire signed  [31:0] DivPipeline_NextState_result;
reg signed  [63:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_denominator;
reg  DivPipeline_IntDividerPipelineModule_L47F13L61T14_flag;
reg signed  [31:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_result;
reg signed  [63:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_numerator;
wire  IntDividerPipelineModule_L63F33T62_Cast;
wire signed  [31:0] IntDividerPipelineModule_L65F30T62_Cast;
wire signed  [63:0] IntDividerPipelineModule_L77F31T57_Cast;
reg  DivPipeline_stage0_State_ready = 1'b0;
wire  DivPipeline_stage0_State_readyDefault = 1'b0;
reg signed  [63:0] DivPipeline_stage0_State_numerator = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire signed  [63:0] DivPipeline_stage0_State_numeratorDefault = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg signed  [63:0] DivPipeline_stage0_State_denominator = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire signed  [63:0] DivPipeline_stage0_State_denominatorDefault = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg signed  [31:0] DivPipeline_stage0_State_result = 32'b00000000000000000000000000000000;
wire signed  [31:0] DivPipeline_stage0_State_resultDefault = 32'b00000000000000000000000000000000;
wire  [63:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr;
wire  [63:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1;
wire  [32:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F30T62_Expr;
wire  [32:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F30T62_Expr_1;
wire  [32:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F30T62_Expr_2;
wire  [32:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr;
wire  [32:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1;
wire  [95:0] IntDividerPipelineModule_L77F31T63_Expr;
wire  [95:0] IntDividerPipelineModule_L77F31T63_Expr_1;
wire signed  [64:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F40T65_Expr;
wire signed  [64:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F40T65_Expr_1;
wire signed  [64:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F40T65_Expr_2;
wire  DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L49F28T54_Expr;
wire signed  [63:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L49F28T54_ExprLhs;
wire signed  [63:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L49F28T54_ExprRhs;
reg  [31:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_Lookup;
reg  [63:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_Lookup;
wire  DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_LookupMultiplexerAddress;
wire  [31:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_Lookup1;
wire  [31:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_Lookup2;
wire  DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_LookupMultiplexerAddress;
wire  [63:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_Lookup1;
wire  [63:0] DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_Lookup2;
always @(posedge Clock)
begin
if ( Reset == 1 ) begin
DivPipeline_stage0_State_ready <= DivPipeline_stage0_State_readyDefault;
DivPipeline_stage0_State_numerator <= DivPipeline_stage0_State_numeratorDefault;
DivPipeline_stage0_State_denominator <= DivPipeline_stage0_State_denominatorDefault;
DivPipeline_stage0_State_result <= DivPipeline_stage0_State_resultDefault;
end
else begin
DivPipeline_stage0_State_ready <= DivPipeline_stage0_NextState_ready;
DivPipeline_stage0_State_numerator <= DivPipeline_stage0_NextState_numerator;
DivPipeline_stage0_State_denominator <= DivPipeline_stage0_NextState_denominator;
DivPipeline_stage0_State_result <= DivPipeline_stage0_NextState_result;
end
end
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L49F28T54_Expr = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L49F28T54_ExprLhs >= DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L49F28T54_ExprRhs ? 1'b1 : 1'b0;
// Output: DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr, Width: 64, ShiftBy: 1, Sources: 1
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[0] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[1];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[1] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[2];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[2] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[3];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[3] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[4];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[4] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[5];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[5] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[6];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[6] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[7];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[7] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[8];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[8] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[9];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[9] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[10];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[10] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[11];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[11] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[12];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[12] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[13];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[13] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[14];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[14] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[15];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[15] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[16];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[16] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[17];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[17] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[18];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[18] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[19];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[19] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[20];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[20] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[21];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[21] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[22];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[22] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[23];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[23] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[24];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[24] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[25];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[25] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[26];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[26] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[27];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[27] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[28];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[28] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[29];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[29] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[30];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[30] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[31];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[31] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[32];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[32] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[33];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[33] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[34];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[34] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[35];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[35] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[36];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[36] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[37];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[37] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[38];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[38] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[39];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[39] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[40];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[40] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[41];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[41] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[42];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[42] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[43];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[43] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[44];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[44] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[45];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[45] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[46];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[46] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[47];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[47] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[48];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[48] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[49];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[49] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[50];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[50] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[51];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[51] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[52];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[52] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[53];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[53] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[54];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[54] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[55];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[55] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[56];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[56] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[57];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[57] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[58];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[58] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[59];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[59] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[60];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[60] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[61];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[61] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[62];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[62] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[63];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr[63] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1[63];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F30T62_Expr = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F30T62_Expr_1 | DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F30T62_Expr_2;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[0] = 0;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[1] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[0];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[2] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[1];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[3] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[2];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[4] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[3];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[5] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[4];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[6] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[5];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[7] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[6];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[8] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[7];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[9] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[8];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[10] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[9];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[11] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[10];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[12] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[11];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[13] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[12];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[14] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[13];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[15] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[14];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[16] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[15];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[17] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[16];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[18] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[17];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[19] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[18];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[20] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[19];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[21] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[20];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[22] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[21];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[23] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[22];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[24] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[23];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[25] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[24];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[26] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[25];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[27] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[26];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[28] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[27];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[29] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[28];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[30] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[29];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[31] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[30];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr[32] = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1[31];
assign IntDividerPipelineModule_L77F31T63_Expr[0] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[1] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[2] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[3] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[4] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[5] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[6] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[7] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[8] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[9] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[10] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[11] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[12] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[13] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[14] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[15] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[16] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[17] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[18] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[19] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[20] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[21] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[22] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[23] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[24] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[25] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[26] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[27] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[28] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[29] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[30] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[31] = 0;
assign IntDividerPipelineModule_L77F31T63_Expr[32] = IntDividerPipelineModule_L77F31T63_Expr_1[0];
assign IntDividerPipelineModule_L77F31T63_Expr[33] = IntDividerPipelineModule_L77F31T63_Expr_1[1];
assign IntDividerPipelineModule_L77F31T63_Expr[34] = IntDividerPipelineModule_L77F31T63_Expr_1[2];
assign IntDividerPipelineModule_L77F31T63_Expr[35] = IntDividerPipelineModule_L77F31T63_Expr_1[3];
assign IntDividerPipelineModule_L77F31T63_Expr[36] = IntDividerPipelineModule_L77F31T63_Expr_1[4];
assign IntDividerPipelineModule_L77F31T63_Expr[37] = IntDividerPipelineModule_L77F31T63_Expr_1[5];
assign IntDividerPipelineModule_L77F31T63_Expr[38] = IntDividerPipelineModule_L77F31T63_Expr_1[6];
assign IntDividerPipelineModule_L77F31T63_Expr[39] = IntDividerPipelineModule_L77F31T63_Expr_1[7];
assign IntDividerPipelineModule_L77F31T63_Expr[40] = IntDividerPipelineModule_L77F31T63_Expr_1[8];
assign IntDividerPipelineModule_L77F31T63_Expr[41] = IntDividerPipelineModule_L77F31T63_Expr_1[9];
assign IntDividerPipelineModule_L77F31T63_Expr[42] = IntDividerPipelineModule_L77F31T63_Expr_1[10];
assign IntDividerPipelineModule_L77F31T63_Expr[43] = IntDividerPipelineModule_L77F31T63_Expr_1[11];
assign IntDividerPipelineModule_L77F31T63_Expr[44] = IntDividerPipelineModule_L77F31T63_Expr_1[12];
assign IntDividerPipelineModule_L77F31T63_Expr[45] = IntDividerPipelineModule_L77F31T63_Expr_1[13];
assign IntDividerPipelineModule_L77F31T63_Expr[46] = IntDividerPipelineModule_L77F31T63_Expr_1[14];
assign IntDividerPipelineModule_L77F31T63_Expr[47] = IntDividerPipelineModule_L77F31T63_Expr_1[15];
assign IntDividerPipelineModule_L77F31T63_Expr[48] = IntDividerPipelineModule_L77F31T63_Expr_1[16];
assign IntDividerPipelineModule_L77F31T63_Expr[49] = IntDividerPipelineModule_L77F31T63_Expr_1[17];
assign IntDividerPipelineModule_L77F31T63_Expr[50] = IntDividerPipelineModule_L77F31T63_Expr_1[18];
assign IntDividerPipelineModule_L77F31T63_Expr[51] = IntDividerPipelineModule_L77F31T63_Expr_1[19];
assign IntDividerPipelineModule_L77F31T63_Expr[52] = IntDividerPipelineModule_L77F31T63_Expr_1[20];
assign IntDividerPipelineModule_L77F31T63_Expr[53] = IntDividerPipelineModule_L77F31T63_Expr_1[21];
assign IntDividerPipelineModule_L77F31T63_Expr[54] = IntDividerPipelineModule_L77F31T63_Expr_1[22];
assign IntDividerPipelineModule_L77F31T63_Expr[55] = IntDividerPipelineModule_L77F31T63_Expr_1[23];
assign IntDividerPipelineModule_L77F31T63_Expr[56] = IntDividerPipelineModule_L77F31T63_Expr_1[24];
assign IntDividerPipelineModule_L77F31T63_Expr[57] = IntDividerPipelineModule_L77F31T63_Expr_1[25];
assign IntDividerPipelineModule_L77F31T63_Expr[58] = IntDividerPipelineModule_L77F31T63_Expr_1[26];
assign IntDividerPipelineModule_L77F31T63_Expr[59] = IntDividerPipelineModule_L77F31T63_Expr_1[27];
assign IntDividerPipelineModule_L77F31T63_Expr[60] = IntDividerPipelineModule_L77F31T63_Expr_1[28];
assign IntDividerPipelineModule_L77F31T63_Expr[61] = IntDividerPipelineModule_L77F31T63_Expr_1[29];
assign IntDividerPipelineModule_L77F31T63_Expr[62] = IntDividerPipelineModule_L77F31T63_Expr_1[30];
assign IntDividerPipelineModule_L77F31T63_Expr[63] = IntDividerPipelineModule_L77F31T63_Expr_1[31];
assign IntDividerPipelineModule_L77F31T63_Expr[64] = IntDividerPipelineModule_L77F31T63_Expr_1[32];
assign IntDividerPipelineModule_L77F31T63_Expr[65] = IntDividerPipelineModule_L77F31T63_Expr_1[33];
assign IntDividerPipelineModule_L77F31T63_Expr[66] = IntDividerPipelineModule_L77F31T63_Expr_1[34];
assign IntDividerPipelineModule_L77F31T63_Expr[67] = IntDividerPipelineModule_L77F31T63_Expr_1[35];
assign IntDividerPipelineModule_L77F31T63_Expr[68] = IntDividerPipelineModule_L77F31T63_Expr_1[36];
assign IntDividerPipelineModule_L77F31T63_Expr[69] = IntDividerPipelineModule_L77F31T63_Expr_1[37];
assign IntDividerPipelineModule_L77F31T63_Expr[70] = IntDividerPipelineModule_L77F31T63_Expr_1[38];
assign IntDividerPipelineModule_L77F31T63_Expr[71] = IntDividerPipelineModule_L77F31T63_Expr_1[39];
assign IntDividerPipelineModule_L77F31T63_Expr[72] = IntDividerPipelineModule_L77F31T63_Expr_1[40];
assign IntDividerPipelineModule_L77F31T63_Expr[73] = IntDividerPipelineModule_L77F31T63_Expr_1[41];
assign IntDividerPipelineModule_L77F31T63_Expr[74] = IntDividerPipelineModule_L77F31T63_Expr_1[42];
assign IntDividerPipelineModule_L77F31T63_Expr[75] = IntDividerPipelineModule_L77F31T63_Expr_1[43];
assign IntDividerPipelineModule_L77F31T63_Expr[76] = IntDividerPipelineModule_L77F31T63_Expr_1[44];
assign IntDividerPipelineModule_L77F31T63_Expr[77] = IntDividerPipelineModule_L77F31T63_Expr_1[45];
assign IntDividerPipelineModule_L77F31T63_Expr[78] = IntDividerPipelineModule_L77F31T63_Expr_1[46];
assign IntDividerPipelineModule_L77F31T63_Expr[79] = IntDividerPipelineModule_L77F31T63_Expr_1[47];
assign IntDividerPipelineModule_L77F31T63_Expr[80] = IntDividerPipelineModule_L77F31T63_Expr_1[48];
assign IntDividerPipelineModule_L77F31T63_Expr[81] = IntDividerPipelineModule_L77F31T63_Expr_1[49];
assign IntDividerPipelineModule_L77F31T63_Expr[82] = IntDividerPipelineModule_L77F31T63_Expr_1[50];
assign IntDividerPipelineModule_L77F31T63_Expr[83] = IntDividerPipelineModule_L77F31T63_Expr_1[51];
assign IntDividerPipelineModule_L77F31T63_Expr[84] = IntDividerPipelineModule_L77F31T63_Expr_1[52];
assign IntDividerPipelineModule_L77F31T63_Expr[85] = IntDividerPipelineModule_L77F31T63_Expr_1[53];
assign IntDividerPipelineModule_L77F31T63_Expr[86] = IntDividerPipelineModule_L77F31T63_Expr_1[54];
assign IntDividerPipelineModule_L77F31T63_Expr[87] = IntDividerPipelineModule_L77F31T63_Expr_1[55];
assign IntDividerPipelineModule_L77F31T63_Expr[88] = IntDividerPipelineModule_L77F31T63_Expr_1[56];
assign IntDividerPipelineModule_L77F31T63_Expr[89] = IntDividerPipelineModule_L77F31T63_Expr_1[57];
assign IntDividerPipelineModule_L77F31T63_Expr[90] = IntDividerPipelineModule_L77F31T63_Expr_1[58];
assign IntDividerPipelineModule_L77F31T63_Expr[91] = IntDividerPipelineModule_L77F31T63_Expr_1[59];
assign IntDividerPipelineModule_L77F31T63_Expr[92] = IntDividerPipelineModule_L77F31T63_Expr_1[60];
assign IntDividerPipelineModule_L77F31T63_Expr[93] = IntDividerPipelineModule_L77F31T63_Expr_1[61];
assign IntDividerPipelineModule_L77F31T63_Expr[94] = IntDividerPipelineModule_L77F31T63_Expr_1[62];
assign IntDividerPipelineModule_L77F31T63_Expr[95] = IntDividerPipelineModule_L77F31T63_Expr_1[63];
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F40T65_Expr = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F40T65_Expr_1 - DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F40T65_Expr_2;
always @*
begin
case (DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_LookupMultiplexerAddress)
    'b0:
DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_Lookup = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_Lookup1;
    'b1:
DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_Lookup = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_Lookup2;
  default:
DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_LookupMultiplexerAddress)
    'b0:
DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_Lookup = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_Lookup1;
    'b1:
DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_Lookup = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_Lookup2;
  default:
DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_Lookup = 'b0000000000000000000000000000000000000000000000000000000000000000;
endcase

end
always @*
begin
DivPipeline_stage0_NextState_ready = DivPipeline_stage0_State_ready;
DivPipeline_stage0_NextState_numerator = DivPipeline_stage0_State_numerator;
DivPipeline_stage0_NextState_denominator = DivPipeline_stage0_State_denominator;
DivPipeline_stage0_NextState_result = DivPipeline_stage0_State_result;
DivPipeline_stage0_NextState_ready = DivPipeline_Inputs_ready;
DivPipeline_stage0_NextState_numerator = DivPipeline_IntDividerPipelineModule_L47F13L61T14_numerator;
DivPipeline_stage0_NextState_denominator = DivPipeline_IntDividerPipelineModule_L47F13L61T14_denominator;
DivPipeline_stage0_NextState_result = DivPipeline_IntDividerPipelineModule_L47F13L61T14_result;
DivPipeline_IntDividerPipelineModule_L47F13L61T14_denominator = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr/*cast*/;
DivPipeline_IntDividerPipelineModule_L47F13L61T14_flag = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L49F28T54_Expr;
DivPipeline_IntDividerPipelineModule_L47F13L61T14_result = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F30T62_Expr[31:0]/*truncate*/;
DivPipeline_IntDividerPipelineModule_L47F13L61T14_numerator = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_Lookup/*cast*/;

end
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L49F28T54_ExprLhs = DivPipeline_Inputs_numerator;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L49F28T54_ExprRhs = DivPipeline_IntDividerPipelineModule_L47F13L61T14_denominator;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L48F35T53_Expr_1 = DivPipeline_Inputs_denominator/*cast*/;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F30T62_Expr_1 = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F30T62_Expr_2 = { {1{1'b0}}, DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_Lookup }/*expand*/;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F31T44_Expr_1 = { {1{DivPipeline_Inputs_result[31]}}, DivPipeline_Inputs_result }/*expand*/;
assign IntDividerPipelineModule_L77F31T63_Expr_1 = { {32{IntDividerPipelineModule_L77F31T57_Cast[63]}}, IntDividerPipelineModule_L77F31T57_Cast }/*expand*/;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F40T65_Expr_1 = { {1{DivPipeline_Inputs_numerator[63]}}, DivPipeline_Inputs_numerator }/*expand*/;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F40T65_Expr_2 = { {1{DivPipeline_IntDividerPipelineModule_L47F13L61T14_denominator[63]}}, DivPipeline_IntDividerPipelineModule_L47F13L61T14_denominator }/*expand*/;
assign Inputs_inReady = inReady;
assign Inputs_inNumerator = inNumerator;
assign Inputs_inDenominator = inDenominator;
assign DivPipeline_State_ready = DivPipeline_stage0_State_ready;
assign DivPipeline_State_numerator = DivPipeline_stage0_State_numerator;
assign DivPipeline_State_denominator = DivPipeline_stage0_State_denominator;
assign DivPipeline_State_result = DivPipeline_stage0_State_result;
assign DivPipeline_NextState_ready = DivPipeline_stage0_NextState_ready;
assign DivPipeline_NextState_numerator = DivPipeline_stage0_NextState_numerator;
assign DivPipeline_NextState_denominator = DivPipeline_stage0_NextState_denominator;
assign DivPipeline_NextState_result = DivPipeline_stage0_NextState_result;
assign IntDividerPipelineModule_L63F33T62_Cast = DivPipeline_State_ready;
assign OutReady = IntDividerPipelineModule_L63F33T62_Cast;
assign OutRes = DivPipeline_State_result;
assign IntDividerPipelineModule_L65F30T62_Cast = DivPipeline_State_numerator[31:0]/*truncate*/;
assign OutRem = IntDividerPipelineModule_L65F30T62_Cast;
assign IntDividerPipelineModule_L77F31T57_Cast = { {32{Inputs_inDenominator[31]}}, Inputs_inDenominator }/*expand*/;
assign DivPipeline_Inputs_ready = Inputs_inReady;
assign DivPipeline_Inputs_numerator = { {32{Inputs_inNumerator[31]}}, Inputs_inNumerator }/*expand*/;
assign DivPipeline_Inputs_denominator = IntDividerPipelineModule_L77F31T63_Expr[63:0]/*truncate*/;
assign DivPipeline_Inputs_result = { {31{1'b0}}, IntDividerPipelineModule_L75F26T27_Expr }/*expand*/;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_Lookup1 = { {31{1'b0}}, DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F60T61_Expr }/*expand*/;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_Lookup2 = { {31{1'b0}}, DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F56T57_Expr }/*expand*/;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L51F49T61_LookupMultiplexerAddress = DivPipeline_IntDividerPipelineModule_L47F13L61T14_flag;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_Lookup1 = DivPipeline_Inputs_numerator/*cast*/;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_Lookup2 = DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F40T65_Expr[63:0]/*truncate*/;
assign DivPipeline_IntDividerPipelineModule_L47F13L61T14_IntDividerPipelineModule_L52F33T79_LookupMultiplexerAddress = DivPipeline_IntDividerPipelineModule_L47F13L61T14_flag;
// [BEGIN USER ARCHITECTURE]
// [END USER ARCHITECTURE]
endmodule
