#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Feb 14 00:33:09 2022
# Process ID: 3111157
# Current directory: /home/vega/github/primitives/lastmile/base
# Command line: vivado -mode batch -source vivado.tcl
# Log file: /home/vega/github/primitives/lastmile/base/vivado.log
# Journal file: /home/vega/github/primitives/lastmile/base/vivado.jou
# Running On: katana, OS: Linux, CPU Frequency: 2194.011 MHz, CPU Physical cores: 32, Host memory: 135055 MB
#-----------------------------------------------------------
source vivado.tcl
# read_verilog -sv /home/vega/github/primitives/lastmile/aes/baseline.v
# read_xdc -mode out_of_context constraint.xdc
# synth_design -mode "out_of_context" -flatten_hierarchy "rebuilt" -top toplevel -part "xck26-sfvc784-2LV-c"
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top toplevel -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3111194
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2990.488 ; gain = 166.766 ; free physical = 117521 ; free virtual = 132774
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [/home/vega/github/primitives/lastmile/aes/baseline.v:5]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (1#1) [/home/vega/github/primitives/lastmile/aes/baseline.v:5]
WARNING: [Synth 8-7129] Port clock in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module toplevel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3168.270 ; gain = 344.547 ; free physical = 118464 ; free virtual = 133718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3183.113 ; gain = 359.391 ; free physical = 118477 ; free virtual = 133731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3183.113 ; gain = 359.391 ; free physical = 118477 ; free virtual = 133731
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3183.113 ; gain = 0.000 ; free physical = 118469 ; free virtual = 133723
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vega/github/primitives/lastmile/base/constraint.xdc]
Finished Parsing XDC File [/home/vega/github/primitives/lastmile/base/constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.832 ; gain = 0.000 ; free physical = 118374 ; free virtual = 133628
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.832 ; gain = 0.000 ; free physical = 118374 ; free virtual = 133628
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3349.832 ; gain = 526.109 ; free physical = 118457 ; free virtual = 133711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3349.832 ; gain = 526.109 ; free physical = 118457 ; free virtual = 133711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3349.832 ; gain = 526.109 ; free physical = 118457 ; free virtual = 133711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3349.832 ; gain = 526.109 ; free physical = 118401 ; free virtual = 133656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 11    
	   2 Input     32 Bit         XORs := 40    
	   2 Input      8 Bit         XORs := 10    
	   4 Input      8 Bit         XORs := 144   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clock in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module toplevel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 3618.457 ; gain = 794.734 ; free physical = 118260 ; free virtual = 133534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|toplevel    | mem_0      | 256x8         | LUT            | 
|toplevel    | mem_11     | 256x8         | LUT            | 
|toplevel    | mem_10     | 256x8         | LUT            | 
|toplevel    | mem_9      | 256x8         | LUT            | 
|toplevel    | mem_12     | 256x8         | LUT            | 
|toplevel    | mem_15     | 256x8         | LUT            | 
|toplevel    | mem_14     | 256x8         | LUT            | 
|toplevel    | mem_13     | 256x8         | LUT            | 
|toplevel    | mem_16     | 256x8         | LUT            | 
|toplevel    | mem_19     | 256x8         | LUT            | 
|toplevel    | mem_18     | 256x8         | LUT            | 
|toplevel    | mem_17     | 256x8         | LUT            | 
|toplevel    | mem_20     | 256x8         | LUT            | 
|toplevel    | mem_23     | 256x8         | LUT            | 
|toplevel    | mem_22     | 256x8         | LUT            | 
|toplevel    | mem_21     | 256x8         | LUT            | 
|toplevel    | mem_24     | 256x8         | LUT            | 
|toplevel    | mem_27     | 256x8         | LUT            | 
|toplevel    | mem_26     | 256x8         | LUT            | 
|toplevel    | mem_25     | 256x8         | LUT            | 
|toplevel    | mem_28     | 256x8         | LUT            | 
|toplevel    | mem_31     | 256x8         | LUT            | 
|toplevel    | mem_30     | 256x8         | LUT            | 
|toplevel    | mem_29     | 256x8         | LUT            | 
|toplevel    | mem_32     | 256x8         | LUT            | 
|toplevel    | mem_35     | 256x8         | LUT            | 
|toplevel    | mem_34     | 256x8         | LUT            | 
|toplevel    | mem_33     | 256x8         | LUT            | 
|toplevel    | mem_36     | 256x8         | LUT            | 
|toplevel    | mem_39     | 256x8         | LUT            | 
|toplevel    | mem_38     | 256x8         | LUT            | 
|toplevel    | mem_37     | 256x8         | LUT            | 
|toplevel    | mem_40     | 256x8         | LUT            | 
|toplevel    | mem_43     | 256x8         | LUT            | 
|toplevel    | mem_42     | 256x8         | LUT            | 
|toplevel    | mem_41     | 256x8         | LUT            | 
|toplevel    | mem_44     | 256x8         | LUT            | 
|toplevel    | mem_47     | 256x8         | LUT            | 
|toplevel    | mem_46     | 256x8         | LUT            | 
|toplevel    | mem_45     | 256x8         | LUT            | 
|toplevel    | mem_63     | 256x8         | LUT            | 
|toplevel    | mem_62     | 256x8         | LUT            | 
|toplevel    | mem_61     | 256x8         | LUT            | 
|toplevel    | mem_60     | 256x8         | LUT            | 
|toplevel    | mem_59     | 256x8         | LUT            | 
|toplevel    | mem_58     | 256x8         | LUT            | 
|toplevel    | mem_57     | 256x8         | LUT            | 
|toplevel    | mem_56     | 256x8         | LUT            | 
|toplevel    | mem_55     | 256x8         | LUT            | 
|toplevel    | mem_54     | 256x8         | LUT            | 
|toplevel    | mem_53     | 256x8         | LUT            | 
|toplevel    | mem_52     | 256x8         | LUT            | 
|toplevel    | mem_51     | 256x8         | LUT            | 
|toplevel    | mem_50     | 256x8         | LUT            | 
|toplevel    | mem_49     | 256x8         | LUT            | 
|toplevel    | mem_48     | 256x8         | LUT            | 
|toplevel    | mem_4      | 256x8         | LUT            | 
|toplevel    | mem_3      | 256x8         | LUT            | 
|toplevel    | mem_65     | 256x8         | LUT            | 
|toplevel    | mem_64     | 256x8         | LUT            | 
|toplevel    | mem_67     | 256x8         | LUT            | 
|toplevel    | mem_66     | 256x8         | LUT            | 
|toplevel    | mem_69     | 256x8         | LUT            | 
|toplevel    | mem_68     | 256x8         | LUT            | 
|toplevel    | mem_71     | 256x8         | LUT            | 
|toplevel    | mem_70     | 256x8         | LUT            | 
|toplevel    | mem_73     | 256x8         | LUT            | 
|toplevel    | mem_72     | 256x8         | LUT            | 
|toplevel    | mem_75     | 256x8         | LUT            | 
|toplevel    | mem_74     | 256x8         | LUT            | 
|toplevel    | mem_77     | 256x8         | LUT            | 
|toplevel    | mem_76     | 256x8         | LUT            | 
|toplevel    | mem_79     | 256x8         | LUT            | 
|toplevel    | mem_78     | 256x8         | LUT            | 
|toplevel    | mem_81     | 256x8         | LUT            | 
|toplevel    | mem_80     | 256x8         | LUT            | 
|toplevel    | mem_83     | 256x8         | LUT            | 
|toplevel    | mem_82     | 256x8         | LUT            | 
|toplevel    | mem_85     | 256x8         | LUT            | 
|toplevel    | mem_84     | 256x8         | LUT            | 
|toplevel    | mem_87     | 256x8         | LUT            | 
|toplevel    | mem_86     | 256x8         | LUT            | 
|toplevel    | mem_89     | 256x8         | LUT            | 
|toplevel    | mem_88     | 256x8         | LUT            | 
|toplevel    | mem_91     | 256x8         | LUT            | 
|toplevel    | mem_90     | 256x8         | LUT            | 
|toplevel    | mem_93     | 256x8         | LUT            | 
|toplevel    | mem_92     | 256x8         | LUT            | 
|toplevel    | mem_109    | 256x8         | LUT            | 
|toplevel    | mem_108    | 256x8         | LUT            | 
|toplevel    | mem_107    | 256x8         | LUT            | 
|toplevel    | mem_106    | 256x8         | LUT            | 
|toplevel    | mem_105    | 256x8         | LUT            | 
|toplevel    | mem_104    | 256x8         | LUT            | 
|toplevel    | mem_103    | 256x8         | LUT            | 
|toplevel    | mem_102    | 256x8         | LUT            | 
|toplevel    | mem_101    | 256x8         | LUT            | 
|toplevel    | mem_100    | 256x8         | LUT            | 
|toplevel    | mem_99     | 256x8         | LUT            | 
|toplevel    | mem_98     | 256x8         | LUT            | 
|toplevel    | mem_97     | 256x8         | LUT            | 
|toplevel    | mem_96     | 256x8         | LUT            | 
|toplevel    | mem_95     | 256x8         | LUT            | 
|toplevel    | mem_94     | 256x8         | LUT            | 
|toplevel    | mem_111    | 256x8         | LUT            | 
|toplevel    | mem_110    | 256x8         | LUT            | 
|toplevel    | mem_113    | 256x8         | LUT            | 
|toplevel    | mem_112    | 256x8         | LUT            | 
|toplevel    | mem_115    | 256x8         | LUT            | 
|toplevel    | mem_114    | 256x8         | LUT            | 
|toplevel    | mem_117    | 256x8         | LUT            | 
|toplevel    | mem_116    | 256x8         | LUT            | 
|toplevel    | mem_119    | 256x8         | LUT            | 
|toplevel    | mem_118    | 256x8         | LUT            | 
|toplevel    | mem_121    | 256x8         | LUT            | 
|toplevel    | mem_120    | 256x8         | LUT            | 
|toplevel    | mem_123    | 256x8         | LUT            | 
|toplevel    | mem_122    | 256x8         | LUT            | 
|toplevel    | mem_125    | 256x8         | LUT            | 
|toplevel    | mem_124    | 256x8         | LUT            | 
|toplevel    | mem_127    | 256x8         | LUT            | 
|toplevel    | mem_126    | 256x8         | LUT            | 
|toplevel    | mem_129    | 256x8         | LUT            | 
|toplevel    | mem_128    | 256x8         | LUT            | 
|toplevel    | mem_131    | 256x8         | LUT            | 
|toplevel    | mem_130    | 256x8         | LUT            | 
|toplevel    | mem_133    | 256x8         | LUT            | 
|toplevel    | mem_132    | 256x8         | LUT            | 
|toplevel    | mem_135    | 256x8         | LUT            | 
|toplevel    | mem_134    | 256x8         | LUT            | 
|toplevel    | mem_137    | 256x8         | LUT            | 
|toplevel    | mem_136    | 256x8         | LUT            | 
|toplevel    | mem_139    | 256x8         | LUT            | 
|toplevel    | mem_138    | 256x8         | LUT            | 
|toplevel    | mem_141    | 256x8         | LUT            | 
|toplevel    | mem_140    | 256x8         | LUT            | 
|toplevel    | mem_157    | 256x8         | LUT            | 
|toplevel    | mem_156    | 256x8         | LUT            | 
|toplevel    | mem_155    | 256x8         | LUT            | 
|toplevel    | mem_154    | 256x8         | LUT            | 
|toplevel    | mem_153    | 256x8         | LUT            | 
|toplevel    | mem_152    | 256x8         | LUT            | 
|toplevel    | mem_151    | 256x8         | LUT            | 
|toplevel    | mem_150    | 256x8         | LUT            | 
|toplevel    | mem_149    | 256x8         | LUT            | 
|toplevel    | mem_148    | 256x8         | LUT            | 
|toplevel    | mem_147    | 256x8         | LUT            | 
|toplevel    | mem_146    | 256x8         | LUT            | 
|toplevel    | mem_145    | 256x8         | LUT            | 
|toplevel    | mem_144    | 256x8         | LUT            | 
|toplevel    | mem_143    | 256x8         | LUT            | 
|toplevel    | mem_142    | 256x8         | LUT            | 
|toplevel    | mem_159    | 256x8         | LUT            | 
|toplevel    | mem_158    | 256x8         | LUT            | 
|toplevel    | mem_161    | 256x8         | LUT            | 
|toplevel    | mem_160    | 256x8         | LUT            | 
|toplevel    | mem_163    | 256x8         | LUT            | 
|toplevel    | mem_162    | 256x8         | LUT            | 
|toplevel    | mem_165    | 256x8         | LUT            | 
|toplevel    | mem_164    | 256x8         | LUT            | 
|toplevel    | mem_167    | 256x8         | LUT            | 
|toplevel    | mem_166    | 256x8         | LUT            | 
|toplevel    | mem_169    | 256x8         | LUT            | 
|toplevel    | mem_168    | 256x8         | LUT            | 
|toplevel    | mem_171    | 256x8         | LUT            | 
|toplevel    | mem_170    | 256x8         | LUT            | 
|toplevel    | mem_173    | 256x8         | LUT            | 
|toplevel    | mem_172    | 256x8         | LUT            | 
|toplevel    | mem_175    | 256x8         | LUT            | 
|toplevel    | mem_174    | 256x8         | LUT            | 
|toplevel    | mem_177    | 256x8         | LUT            | 
|toplevel    | mem_176    | 256x8         | LUT            | 
|toplevel    | mem_179    | 256x8         | LUT            | 
|toplevel    | mem_178    | 256x8         | LUT            | 
|toplevel    | mem_181    | 256x8         | LUT            | 
|toplevel    | mem_180    | 256x8         | LUT            | 
|toplevel    | mem_183    | 256x8         | LUT            | 
|toplevel    | mem_182    | 256x8         | LUT            | 
|toplevel    | mem_185    | 256x8         | LUT            | 
|toplevel    | mem_184    | 256x8         | LUT            | 
|toplevel    | mem_187    | 256x8         | LUT            | 
|toplevel    | mem_186    | 256x8         | LUT            | 
|toplevel    | mem_189    | 256x8         | LUT            | 
|toplevel    | mem_188    | 256x8         | LUT            | 
|toplevel    | mem_205    | 256x8         | LUT            | 
|toplevel    | mem_204    | 256x8         | LUT            | 
|toplevel    | mem_203    | 256x8         | LUT            | 
|toplevel    | mem_202    | 256x8         | LUT            | 
|toplevel    | mem_201    | 256x8         | LUT            | 
|toplevel    | mem_200    | 256x8         | LUT            | 
|toplevel    | mem_199    | 256x8         | LUT            | 
|toplevel    | mem_198    | 256x8         | LUT            | 
|toplevel    | mem_197    | 256x8         | LUT            | 
|toplevel    | mem_196    | 256x8         | LUT            | 
|toplevel    | mem_195    | 256x8         | LUT            | 
|toplevel    | mem_194    | 256x8         | LUT            | 
|toplevel    | mem_193    | 256x8         | LUT            | 
|toplevel    | mem_192    | 256x8         | LUT            | 
|toplevel    | mem_191    | 256x8         | LUT            | 
|toplevel    | mem_190    | 256x8         | LUT            | 
|toplevel    | mem_207    | 256x8         | LUT            | 
|toplevel    | mem_206    | 256x8         | LUT            | 
|toplevel    | mem_209    | 256x8         | LUT            | 
|toplevel    | mem_208    | 256x8         | LUT            | 
|toplevel    | mem_211    | 256x8         | LUT            | 
|toplevel    | mem_210    | 256x8         | LUT            | 
|toplevel    | mem_213    | 256x8         | LUT            | 
|toplevel    | mem_212    | 256x8         | LUT            | 
|toplevel    | mem_215    | 256x8         | LUT            | 
|toplevel    | mem_214    | 256x8         | LUT            | 
|toplevel    | mem_217    | 256x8         | LUT            | 
|toplevel    | mem_216    | 256x8         | LUT            | 
|toplevel    | mem_219    | 256x8         | LUT            | 
|toplevel    | mem_218    | 256x8         | LUT            | 
|toplevel    | mem_221    | 256x8         | LUT            | 
|toplevel    | mem_220    | 256x8         | LUT            | 
|toplevel    | mem_223    | 256x8         | LUT            | 
|toplevel    | mem_222    | 256x8         | LUT            | 
|toplevel    | mem_225    | 256x8         | LUT            | 
|toplevel    | mem_224    | 256x8         | LUT            | 
|toplevel    | mem_227    | 256x8         | LUT            | 
|toplevel    | mem_226    | 256x8         | LUT            | 
|toplevel    | mem_229    | 256x8         | LUT            | 
|toplevel    | mem_228    | 256x8         | LUT            | 
|toplevel    | mem_231    | 256x8         | LUT            | 
|toplevel    | mem_230    | 256x8         | LUT            | 
|toplevel    | mem_233    | 256x8         | LUT            | 
|toplevel    | mem_232    | 256x8         | LUT            | 
|toplevel    | mem_235    | 256x8         | LUT            | 
|toplevel    | mem_234    | 256x8         | LUT            | 
|toplevel    | mem_237    | 256x8         | LUT            | 
|toplevel    | mem_236    | 256x8         | LUT            | 
|toplevel    | mem_253    | 256x8         | LUT            | 
|toplevel    | mem_252    | 256x8         | LUT            | 
|toplevel    | mem_251    | 256x8         | LUT            | 
|toplevel    | mem_250    | 256x8         | LUT            | 
|toplevel    | mem_249    | 256x8         | LUT            | 
|toplevel    | mem_248    | 256x8         | LUT            | 
|toplevel    | mem_247    | 256x8         | LUT            | 
|toplevel    | mem_246    | 256x8         | LUT            | 
|toplevel    | mem_245    | 256x8         | LUT            | 
|toplevel    | mem_244    | 256x8         | LUT            | 
|toplevel    | mem_243    | 256x8         | LUT            | 
|toplevel    | mem_242    | 256x8         | LUT            | 
|toplevel    | mem_241    | 256x8         | LUT            | 
|toplevel    | mem_240    | 256x8         | LUT            | 
|toplevel    | mem_239    | 256x8         | LUT            | 
|toplevel    | mem_238    | 256x8         | LUT            | 
|toplevel    | mem_255    | 256x8         | LUT            | 
|toplevel    | mem_254    | 256x8         | LUT            | 
|toplevel    | mem_257    | 256x8         | LUT            | 
|toplevel    | mem_256    | 256x8         | LUT            | 
|toplevel    | mem_259    | 256x8         | LUT            | 
|toplevel    | mem_258    | 256x8         | LUT            | 
|toplevel    | mem_261    | 256x8         | LUT            | 
|toplevel    | mem_260    | 256x8         | LUT            | 
|toplevel    | mem_263    | 256x8         | LUT            | 
|toplevel    | mem_262    | 256x8         | LUT            | 
|toplevel    | mem_265    | 256x8         | LUT            | 
|toplevel    | mem_264    | 256x8         | LUT            | 
|toplevel    | mem_267    | 256x8         | LUT            | 
|toplevel    | mem_266    | 256x8         | LUT            | 
|toplevel    | mem_269    | 256x8         | LUT            | 
|toplevel    | mem_268    | 256x8         | LUT            | 
|toplevel    | mem_271    | 256x8         | LUT            | 
|toplevel    | mem_270    | 256x8         | LUT            | 
|toplevel    | mem_273    | 256x8         | LUT            | 
|toplevel    | mem_272    | 256x8         | LUT            | 
|toplevel    | mem_275    | 256x8         | LUT            | 
|toplevel    | mem_274    | 256x8         | LUT            | 
|toplevel    | mem_277    | 256x8         | LUT            | 
|toplevel    | mem_276    | 256x8         | LUT            | 
|toplevel    | mem_279    | 256x8         | LUT            | 
|toplevel    | mem_278    | 256x8         | LUT            | 
|toplevel    | mem_281    | 256x8         | LUT            | 
|toplevel    | mem_280    | 256x8         | LUT            | 
|toplevel    | mem_283    | 256x8         | LUT            | 
|toplevel    | mem_282    | 256x8         | LUT            | 
|toplevel    | mem_285    | 256x8         | LUT            | 
|toplevel    | mem_284    | 256x8         | LUT            | 
|toplevel    | mem_301    | 256x8         | LUT            | 
|toplevel    | mem_300    | 256x8         | LUT            | 
|toplevel    | mem_299    | 256x8         | LUT            | 
|toplevel    | mem_298    | 256x8         | LUT            | 
|toplevel    | mem_297    | 256x8         | LUT            | 
|toplevel    | mem_296    | 256x8         | LUT            | 
|toplevel    | mem_295    | 256x8         | LUT            | 
|toplevel    | mem_294    | 256x8         | LUT            | 
|toplevel    | mem_293    | 256x8         | LUT            | 
|toplevel    | mem_292    | 256x8         | LUT            | 
|toplevel    | mem_291    | 256x8         | LUT            | 
|toplevel    | mem_290    | 256x8         | LUT            | 
|toplevel    | mem_289    | 256x8         | LUT            | 
|toplevel    | mem_288    | 256x8         | LUT            | 
|toplevel    | mem_287    | 256x8         | LUT            | 
|toplevel    | mem_286    | 256x8         | LUT            | 
|toplevel    | mem_303    | 256x8         | LUT            | 
|toplevel    | mem_302    | 256x8         | LUT            | 
|toplevel    | mem_305    | 256x8         | LUT            | 
|toplevel    | mem_304    | 256x8         | LUT            | 
|toplevel    | mem_307    | 256x8         | LUT            | 
|toplevel    | mem_306    | 256x8         | LUT            | 
|toplevel    | mem_309    | 256x8         | LUT            | 
|toplevel    | mem_308    | 256x8         | LUT            | 
|toplevel    | mem_311    | 256x8         | LUT            | 
|toplevel    | mem_310    | 256x8         | LUT            | 
|toplevel    | mem_313    | 256x8         | LUT            | 
|toplevel    | mem_312    | 256x8         | LUT            | 
|toplevel    | mem_315    | 256x8         | LUT            | 
|toplevel    | mem_314    | 256x8         | LUT            | 
|toplevel    | mem_317    | 256x8         | LUT            | 
|toplevel    | mem_316    | 256x8         | LUT            | 
|toplevel    | mem_319    | 256x8         | LUT            | 
|toplevel    | mem_318    | 256x8         | LUT            | 
|toplevel    | mem_321    | 256x8         | LUT            | 
|toplevel    | mem_320    | 256x8         | LUT            | 
|toplevel    | mem_323    | 256x8         | LUT            | 
|toplevel    | mem_322    | 256x8         | LUT            | 
|toplevel    | mem_325    | 256x8         | LUT            | 
|toplevel    | mem_324    | 256x8         | LUT            | 
|toplevel    | mem_327    | 256x8         | LUT            | 
|toplevel    | mem_326    | 256x8         | LUT            | 
|toplevel    | mem_329    | 256x8         | LUT            | 
|toplevel    | mem_328    | 256x8         | LUT            | 
|toplevel    | mem_331    | 256x8         | LUT            | 
|toplevel    | mem_330    | 256x8         | LUT            | 
|toplevel    | mem_333    | 256x8         | LUT            | 
|toplevel    | mem_332    | 256x8         | LUT            | 
|toplevel    | mem_349    | 256x8         | LUT            | 
|toplevel    | mem_348    | 256x8         | LUT            | 
|toplevel    | mem_347    | 256x8         | LUT            | 
|toplevel    | mem_346    | 256x8         | LUT            | 
|toplevel    | mem_345    | 256x8         | LUT            | 
|toplevel    | mem_344    | 256x8         | LUT            | 
|toplevel    | mem_343    | 256x8         | LUT            | 
|toplevel    | mem_342    | 256x8         | LUT            | 
|toplevel    | mem_341    | 256x8         | LUT            | 
|toplevel    | mem_340    | 256x8         | LUT            | 
|toplevel    | mem_339    | 256x8         | LUT            | 
|toplevel    | mem_338    | 256x8         | LUT            | 
|toplevel    | mem_337    | 256x8         | LUT            | 
|toplevel    | mem_336    | 256x8         | LUT            | 
|toplevel    | mem_335    | 256x8         | LUT            | 
|toplevel    | mem_334    | 256x8         | LUT            | 
|toplevel    | mem_351    | 256x8         | LUT            | 
|toplevel    | mem_350    | 256x8         | LUT            | 
|toplevel    | mem_353    | 256x8         | LUT            | 
|toplevel    | mem_352    | 256x8         | LUT            | 
|toplevel    | mem_355    | 256x8         | LUT            | 
|toplevel    | mem_354    | 256x8         | LUT            | 
|toplevel    | mem_357    | 256x8         | LUT            | 
|toplevel    | mem_356    | 256x8         | LUT            | 
|toplevel    | mem_359    | 256x8         | LUT            | 
|toplevel    | mem_358    | 256x8         | LUT            | 
|toplevel    | mem_361    | 256x8         | LUT            | 
|toplevel    | mem_360    | 256x8         | LUT            | 
|toplevel    | mem_363    | 256x8         | LUT            | 
|toplevel    | mem_362    | 256x8         | LUT            | 
|toplevel    | mem_365    | 256x8         | LUT            | 
|toplevel    | mem_364    | 256x8         | LUT            | 
|toplevel    | mem_367    | 256x8         | LUT            | 
|toplevel    | mem_366    | 256x8         | LUT            | 
|toplevel    | mem_369    | 256x8         | LUT            | 
|toplevel    | mem_368    | 256x8         | LUT            | 
|toplevel    | mem_371    | 256x8         | LUT            | 
|toplevel    | mem_370    | 256x8         | LUT            | 
|toplevel    | mem_373    | 256x8         | LUT            | 
|toplevel    | mem_372    | 256x8         | LUT            | 
|toplevel    | mem_375    | 256x8         | LUT            | 
|toplevel    | mem_374    | 256x8         | LUT            | 
|toplevel    | mem_377    | 256x8         | LUT            | 
|toplevel    | mem_376    | 256x8         | LUT            | 
|toplevel    | mem_379    | 256x8         | LUT            | 
|toplevel    | mem_378    | 256x8         | LUT            | 
|toplevel    | mem_381    | 256x8         | LUT            | 
|toplevel    | mem_380    | 256x8         | LUT            | 
|toplevel    | mem_397    | 256x8         | LUT            | 
|toplevel    | mem_396    | 256x8         | LUT            | 
|toplevel    | mem_395    | 256x8         | LUT            | 
|toplevel    | mem_394    | 256x8         | LUT            | 
|toplevel    | mem_393    | 256x8         | LUT            | 
|toplevel    | mem_392    | 256x8         | LUT            | 
|toplevel    | mem_391    | 256x8         | LUT            | 
|toplevel    | mem_390    | 256x8         | LUT            | 
|toplevel    | mem_389    | 256x8         | LUT            | 
|toplevel    | mem_388    | 256x8         | LUT            | 
|toplevel    | mem_387    | 256x8         | LUT            | 
|toplevel    | mem_386    | 256x8         | LUT            | 
|toplevel    | mem_385    | 256x8         | LUT            | 
|toplevel    | mem_384    | 256x8         | LUT            | 
|toplevel    | mem_383    | 256x8         | LUT            | 
|toplevel    | mem_382    | 256x8         | LUT            | 
|toplevel    | mem_399    | 256x8         | LUT            | 
|toplevel    | mem_398    | 256x8         | LUT            | 
|toplevel    | mem_401    | 256x8         | LUT            | 
|toplevel    | mem_400    | 256x8         | LUT            | 
|toplevel    | mem_403    | 256x8         | LUT            | 
|toplevel    | mem_402    | 256x8         | LUT            | 
|toplevel    | mem_405    | 256x8         | LUT            | 
|toplevel    | mem_404    | 256x8         | LUT            | 
|toplevel    | mem_407    | 256x8         | LUT            | 
|toplevel    | mem_406    | 256x8         | LUT            | 
|toplevel    | mem_409    | 256x8         | LUT            | 
|toplevel    | mem_408    | 256x8         | LUT            | 
|toplevel    | mem_411    | 256x8         | LUT            | 
|toplevel    | mem_410    | 256x8         | LUT            | 
|toplevel    | mem_413    | 256x8         | LUT            | 
|toplevel    | mem_412    | 256x8         | LUT            | 
|toplevel    | mem_415    | 256x8         | LUT            | 
|toplevel    | mem_414    | 256x8         | LUT            | 
|toplevel    | mem_417    | 256x8         | LUT            | 
|toplevel    | mem_416    | 256x8         | LUT            | 
|toplevel    | mem_419    | 256x8         | LUT            | 
|toplevel    | mem_418    | 256x8         | LUT            | 
|toplevel    | mem_421    | 256x8         | LUT            | 
|toplevel    | mem_420    | 256x8         | LUT            | 
|toplevel    | mem_423    | 256x8         | LUT            | 
|toplevel    | mem_422    | 256x8         | LUT            | 
|toplevel    | mem_425    | 256x8         | LUT            | 
|toplevel    | mem_424    | 256x8         | LUT            | 
|toplevel    | mem_427    | 256x8         | LUT            | 
|toplevel    | mem_426    | 256x8         | LUT            | 
|toplevel    | mem_429    | 256x8         | LUT            | 
|toplevel    | mem_428    | 256x8         | LUT            | 
|toplevel    | mem_445    | 256x8         | LUT            | 
|toplevel    | mem_444    | 256x8         | LUT            | 
|toplevel    | mem_443    | 256x8         | LUT            | 
|toplevel    | mem_442    | 256x8         | LUT            | 
|toplevel    | mem_441    | 256x8         | LUT            | 
|toplevel    | mem_440    | 256x8         | LUT            | 
|toplevel    | mem_439    | 256x8         | LUT            | 
|toplevel    | mem_438    | 256x8         | LUT            | 
|toplevel    | mem_437    | 256x8         | LUT            | 
|toplevel    | mem_436    | 256x8         | LUT            | 
|toplevel    | mem_435    | 256x8         | LUT            | 
|toplevel    | mem_434    | 256x8         | LUT            | 
|toplevel    | mem_433    | 256x8         | LUT            | 
|toplevel    | mem_432    | 256x8         | LUT            | 
|toplevel    | mem_431    | 256x8         | LUT            | 
|toplevel    | mem_430    | 256x8         | LUT            | 
|toplevel    | mem_447    | 256x8         | LUT            | 
|toplevel    | mem_446    | 256x8         | LUT            | 
|toplevel    | mem_449    | 256x8         | LUT            | 
|toplevel    | mem_448    | 256x8         | LUT            | 
|toplevel    | mem_451    | 256x8         | LUT            | 
|toplevel    | mem_450    | 256x8         | LUT            | 
|toplevel    | mem_453    | 256x8         | LUT            | 
|toplevel    | mem_452    | 256x8         | LUT            | 
|toplevel    | mem_455    | 256x8         | LUT            | 
|toplevel    | mem_454    | 256x8         | LUT            | 
|toplevel    | mem_457    | 256x8         | LUT            | 
|toplevel    | mem_456    | 256x8         | LUT            | 
|toplevel    | mem_459    | 256x8         | LUT            | 
|toplevel    | mem_458    | 256x8         | LUT            | 
|toplevel    | mem_461    | 256x8         | LUT            | 
|toplevel    | mem_460    | 256x8         | LUT            | 
|toplevel    | mem_463    | 256x8         | LUT            | 
|toplevel    | mem_462    | 256x8         | LUT            | 
|toplevel    | mem_465    | 256x8         | LUT            | 
|toplevel    | mem_464    | 256x8         | LUT            | 
|toplevel    | mem_467    | 256x8         | LUT            | 
|toplevel    | mem_466    | 256x8         | LUT            | 
|toplevel    | mem_469    | 256x8         | LUT            | 
|toplevel    | mem_468    | 256x8         | LUT            | 
|toplevel    | mem_471    | 256x8         | LUT            | 
|toplevel    | mem_470    | 256x8         | LUT            | 
|toplevel    | mem_473    | 256x8         | LUT            | 
|toplevel    | mem_472    | 256x8         | LUT            | 
|toplevel    | mem_475    | 256x8         | LUT            | 
|toplevel    | mem_474    | 256x8         | LUT            | 
|toplevel    | mem_477    | 256x8         | LUT            | 
|toplevel    | mem_476    | 256x8         | LUT            | 
|toplevel    | mem_493    | 256x8         | LUT            | 
|toplevel    | mem_492    | 256x8         | LUT            | 
|toplevel    | mem_491    | 256x8         | LUT            | 
|toplevel    | mem_490    | 256x8         | LUT            | 
|toplevel    | mem_489    | 256x8         | LUT            | 
|toplevel    | mem_488    | 256x8         | LUT            | 
|toplevel    | mem_487    | 256x8         | LUT            | 
|toplevel    | mem_486    | 256x8         | LUT            | 
|toplevel    | mem_485    | 256x8         | LUT            | 
|toplevel    | mem_484    | 256x8         | LUT            | 
|toplevel    | mem_483    | 256x8         | LUT            | 
|toplevel    | mem_482    | 256x8         | LUT            | 
|toplevel    | mem_481    | 256x8         | LUT            | 
|toplevel    | mem_480    | 256x8         | LUT            | 
|toplevel    | mem_479    | 256x8         | LUT            | 
|toplevel    | mem_478    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
|toplevel    | p_0_out    | 256x8         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:02 . Memory (MB): peak = 3736.559 ; gain = 912.836 ; free physical = 117745 ; free virtual = 133019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:03 . Memory (MB): peak = 3743.559 ; gain = 919.836 ; free physical = 117738 ; free virtual = 133012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:05 . Memory (MB): peak = 3843.598 ; gain = 1019.875 ; free physical = 117759 ; free virtual = 133032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 3855.473 ; gain = 1031.750 ; free physical = 117759 ; free virtual = 133032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 3855.473 ; gain = 1031.750 ; free physical = 117759 ; free virtual = 133032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 3855.473 ; gain = 1031.750 ; free physical = 117759 ; free virtual = 133032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 3855.473 ; gain = 1031.750 ; free physical = 117759 ; free virtual = 133032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 3855.473 ; gain = 1031.750 ; free physical = 117759 ; free virtual = 133032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 3855.473 ; gain = 1031.750 ; free physical = 117759 ; free virtual = 133032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |   531|
|2     |LUT3  |   140|
|3     |LUT4  |   654|
|4     |LUT5  |   834|
|5     |LUT6  |  9278|
|6     |MUXF7 |  1844|
|7     |MUXF8 |   712|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 3855.473 ; gain = 1031.750 ; free physical = 117759 ; free virtual = 133032
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:58 ; elapsed = 00:02:04 . Memory (MB): peak = 3855.473 ; gain = 865.031 ; free physical = 117795 ; free virtual = 133069
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 3855.480 ; gain = 1031.750 ; free physical = 117795 ; free virtual = 133069
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3866.441 ; gain = 0.000 ; free physical = 117884 ; free virtual = 133158
INFO: [Netlist 29-17] Analyzing 2556 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'toplevel' is not ideal for floorplanning, since the cellview 'toplevel' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vega/github/primitives/lastmile/base/constraint.xdc]
Finished Parsing XDC File [/home/vega/github/primitives/lastmile/base/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3901.426 ; gain = 0.000 ; free physical = 117829 ; free virtual = 133103
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 22a20c03
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:15 . Memory (MB): peak = 3901.426 ; gain = 1153.703 ; free physical = 118046 ; free virtual = 133320
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3965.457 ; gain = 64.031 ; free physical = 118044 ; free virtual = 133318

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 5d526642

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3975.363 ; gain = 9.906 ; free physical = 118021 ; free virtual = 133295

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5d526642

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 117849 ; free virtual = 133123
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 5d526642

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 117849 ; free virtual = 133123
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5d526642

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 117848 ; free virtual = 133122
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 5d526642

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 117848 ; free virtual = 133122
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 5d526642

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 117848 ; free virtual = 133122
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 5d526642

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 117848 ; free virtual = 133122
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 117848 ; free virtual = 133122
Ending Logic Optimization Task | Checksum: 5d526642

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 117848 ; free virtual = 133122

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 5d526642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 118026 ; free virtual = 133300

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5d526642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 118026 ; free virtual = 133300

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 118026 ; free virtual = 133300
Ending Netlist Obfuscation Task | Checksum: 5d526642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3975.363 ; gain = 0.000 ; free physical = 118026 ; free virtual = 133300
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design -directive Default
Command: place_design -directive Default
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4622.555 ; gain = 0.000 ; free physical = 117542 ; free virtual = 132816
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3ab05a3f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4622.555 ; gain = 0.000 ; free physical = 117542 ; free virtual = 132816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4622.555 ; gain = 0.000 ; free physical = 117542 ; free virtual = 132816

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3ab05a3f

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4622.555 ; gain = 0.000 ; free physical = 117576 ; free virtual = 132850

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fe863a10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4622.555 ; gain = 0.000 ; free physical = 117568 ; free virtual = 132842

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fe863a10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4622.555 ; gain = 0.000 ; free physical = 117568 ; free virtual = 132842
Phase 1 Placer Initialization | Checksum: fe863a10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4622.555 ; gain = 0.000 ; free physical = 117568 ; free virtual = 132842

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: bc4a7cf0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4622.555 ; gain = 0.000 ; free physical = 117555 ; free virtual = 132829

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: bc4a7cf0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4622.555 ; gain = 0.000 ; free physical = 117555 ; free virtual = 132829

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: bc4a7cf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4634.902 ; gain = 12.348 ; free physical = 117527 ; free virtual = 132801

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: bc4a7cf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4634.902 ; gain = 12.348 ; free physical = 117527 ; free virtual = 132801
Phase 2.1.1 Partition Driven Placement | Checksum: bc4a7cf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4634.902 ; gain = 12.348 ; free physical = 117527 ; free virtual = 132801
Phase 2.1 Floorplanning | Checksum: bc4a7cf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4634.902 ; gain = 12.348 ; free physical = 117527 ; free virtual = 132801

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: bc4a7cf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4634.902 ; gain = 12.348 ; free physical = 117527 ; free virtual = 132801

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: bc4a7cf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4634.902 ; gain = 12.348 ; free physical = 117527 ; free virtual = 132801

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: e0ee6ec3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117518 ; free virtual = 132792
Phase 2 Global Placement | Checksum: e0ee6ec3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117525 ; free virtual = 132799

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e0ee6ec3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117525 ; free virtual = 132799

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e0ee6ec3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117524 ; free virtual = 132798

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 6b9cd1ed

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117514 ; free virtual = 132788

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: adea9b40

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117512 ; free virtual = 132786

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: cd91c3e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117500 ; free virtual = 132773
Phase 3.3 Small Shape DP | Checksum: 19cf133a1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117505 ; free virtual = 132779

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: b5f56605

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117505 ; free virtual = 132779

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: b5f56605

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117505 ; free virtual = 132779
Phase 3 Detail Placement | Checksum: b5f56605

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117505 ; free virtual = 132779

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: b5f56605

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117501 ; free virtual = 132775

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b5f56605

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117510 ; free virtual = 132784

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: b5f56605

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117510 ; free virtual = 132784
Phase 4.3 Placer Reporting | Checksum: b5f56605

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117510 ; free virtual = 132784

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117510 ; free virtual = 132784

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117510 ; free virtual = 132784
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b5f56605

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117510 ; free virtual = 132784
Ending Placer Task | Checksum: 4fe41df2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4706.938 ; gain = 84.383 ; free physical = 117510 ; free virtual = 132784
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 4706.938 ; gain = 731.574 ; free physical = 117588 ; free virtual = 132862
# route_design -directive Default
Command: route_design -directive Default
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1533c3b3 ConstDB: 0 ShapeSum: 3ab05a3f RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117422 ; free virtual = 132696
WARNING: [Route 35-198] Port "aes_key[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_plaintext[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_plaintext[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_plaintext[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_plaintext[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_plaintext[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_plaintext[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_plaintext[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_plaintext[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_key[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_key[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 412a5bd1 NumContArr: 61bf4fef Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: a2e9abc0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117416 ; free virtual = 132690

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a2e9abc0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117367 ; free virtual = 132641

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a2e9abc0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117367 ; free virtual = 132641

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: a2e9abc0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117365 ; free virtual = 132639

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a2e9abc0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117360 ; free virtual = 132634

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9250
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2089
  Number of Partially Routed Nets     = 7161
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: a2e9abc0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117361 ; free virtual = 132635

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: a2e9abc0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117361 ; free virtual = 132635
Phase 3 Initial Routing | Checksum: 837c1bdc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117342 ; free virtual = 132616

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2275
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: ee97dcd4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117331 ; free virtual = 132605

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: ee97dcd4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117330 ; free virtual = 132604
Phase 4 Rip-up And Reroute | Checksum: ee97dcd4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117330 ; free virtual = 132604

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ee97dcd4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117330 ; free virtual = 132604

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ee97dcd4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117330 ; free virtual = 132604
Phase 5 Delay and Skew Optimization | Checksum: ee97dcd4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117330 ; free virtual = 132604

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ee97dcd4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117329 ; free virtual = 132603
Phase 6.1 Hold Fix Iter | Checksum: ee97dcd4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117329 ; free virtual = 132603
Phase 6 Post Hold Fix | Checksum: ee97dcd4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117329 ; free virtual = 132603

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.998087 %
  Global Horizontal Routing Utilization  = 1.47684 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ee97dcd4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117328 ; free virtual = 132602

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ee97dcd4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4706.938 ; gain = 0.000 ; free physical = 117326 ; free virtual = 132600

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ee97dcd4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4747.961 ; gain = 41.023 ; free physical = 117325 ; free virtual = 132599

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: ee97dcd4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4747.961 ; gain = 41.023 ; free physical = 117327 ; free virtual = 132601

Phase 11 Post Router Timing
Phase 11 Post Router Timing | Checksum: ee97dcd4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4747.961 ; gain = 41.023 ; free physical = 117327 ; free virtual = 132601
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4747.961 ; gain = 41.023 ; free physical = 117398 ; free virtual = 132672

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4747.961 ; gain = 41.023 ; free physical = 117399 ; free virtual = 132673
# report_timing -file timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_timing_summary -file timingsum.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4747.961 ; gain = 0.000 ; free physical = 117383 ; free virtual = 132657
# report_utilization -file util.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Feb 14 00:36:09 2022...
