
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100347                       # Number of seconds simulated
sim_ticks                                100347477978                       # Number of ticks simulated
final_tick                               627341375256                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 201592                       # Simulator instruction rate (inst/s)
host_op_rate                                   261255                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6347864                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907380                       # Number of bytes of host memory used
host_seconds                                 15808.07                       # Real time elapsed on the host
sim_insts                                  3186777732                       # Number of instructions simulated
sim_ops                                    4129933614                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2122240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1470976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1878784                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5476736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1225344                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1225344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16580                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11492                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14678                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42787                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9573                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9573                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21148912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14658824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18722782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54577714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              47196                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12211009                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12211009                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12211009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21148912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14658824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18722782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               66788724                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240641435                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21950648                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17783963                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012984                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8979005                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8284192                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2466566                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91116                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185624785                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121970468                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21950648                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750758                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26722769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6172633                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4014420                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11619692                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013815                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220476141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.052524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193753372     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2485802      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959754      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590241      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          996994      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554632      0.71%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1186622      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742392      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13206332      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220476141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091217                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.506856                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183555148                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6143328                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26617955                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86689                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4073015                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3783425                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149615899                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        73390                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4073015                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184060174                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1597913                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3137007                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26169008                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1439018                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149475926                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        20343                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        275279                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       540639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       181827                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210269220                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697468437                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697468437                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39573702                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37692                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21151                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4738373                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14546413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7217075                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134488                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1602310                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148406887                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139380376                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       143945                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24827549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51664470                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4607                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220476141                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.632179                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303256                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160401974     72.75%     72.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25736660     11.67%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12490738      5.67%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8335699      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7727754      3.51%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2594212      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2680104      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379557      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129443      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220476141                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400530     58.96%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139687     20.56%     79.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139062     20.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117063737     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113115      1.52%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13026112      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160878      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139380376                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579204                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             679279                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004874                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500060115                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173272586                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135804857                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140059655                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       350982                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3312476                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1022                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          475                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       191349                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4073015                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1043501                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96296                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148444562                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9952                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14546413                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7217075                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21141                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81663                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          475                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097075                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238001                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136840395                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12575686                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2539979                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19735214                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19399698                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7159528                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.568649                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135805673                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135804857                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80434025                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222028533                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.564345                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362269                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25636527                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2016992                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216403126                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567503                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164822939     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24277602     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10605735      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6015637      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4360373      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1709652      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325546      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954764      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2330878      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216403126                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2330878                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362518158                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300964931                       # The number of ROB writes
system.switch_cpus0.timesIdled                3012575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20165294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.406414                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.406414                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.415556                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.415556                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616364688                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189141063                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138145991                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240641435                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18135018                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16096289                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1568787                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9527014                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9270857                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1157659                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45484                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195272316                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             102621167                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18135018                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10428516                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             20771229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4787520                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1909373                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11947504                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1563561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    221163446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200392217     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          946271      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1760394      0.80%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1531786      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3060543      1.38%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3699808      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          893318      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          486790      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8392319      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    221163446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075361                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.426448                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193829222                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3367479                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         20738780                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21647                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3206313                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1782999                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4216                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     115642094                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3206313                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194064115                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1571603                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1090262                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         20516414                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       714734                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     115544344                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75288                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       440369                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    152684120                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    522566352                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    522566352                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    126289447                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26394648                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15998                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8006                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2227728                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20024466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3577425                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        64771                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       802919                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         115107049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15998                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        109333421                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        69684                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17316029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36374068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    221163446                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494356                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177376                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174362517     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19632917      8.88%     87.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10064394      4.55%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5786998      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6444532      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3216252      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1296893      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       301568      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        57375      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    221163446                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         204081     48.22%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        154231     36.44%     84.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        64900     15.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     85898246     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       871361      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7992      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     18996739     17.38%     96.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3559083      3.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     109333421                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454342                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             423212                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003871                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    440323179                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    132439333                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    106808217                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     109756633                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       195205                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3324140                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          257                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        90214                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3206313                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1065124                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56000                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    115123047                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5089                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20024466                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3577425                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8006                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          478                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          257                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       710690                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       941160                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1651850                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    108362345                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     18759560                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       971071                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22318601                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16735683                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3559041                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.450306                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             106836221                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            106808217                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         61108134                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        141348877                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.443848                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432321                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     85919626                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     96884147                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18241157                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1572580                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    217957132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    181608521     83.32%     83.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13807796      6.34%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10742325      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2131397      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2698072      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       913673      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3871532      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       862863      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1320953      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    217957132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     85919626                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      96884147                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20187534                       # Number of memory references committed
system.switch_cpus1.commit.loads             16700323                       # Number of loads committed
system.switch_cpus1.commit.membars               7992                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15272213                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         84303091                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1230859                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1320953                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           331761483                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          233457009                       # The number of ROB writes
system.switch_cpus1.timesIdled                5148526                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19477989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           85919626                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             96884147                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     85919626                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.800774                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.800774                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.357044                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.357044                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       501655271                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      139438269                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      122166840                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15984                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               240641428                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20785907                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16932235                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1854982                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8139998                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7874599                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2168291                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        83860                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    187492031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116897157                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20785907                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10042890                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24702072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5523017                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7805694                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11467975                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1852365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    223640503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.632258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.002496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       198938431     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2647186      1.18%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2073813      0.93%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2227813      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1898594      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1058261      0.47%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          725479      0.32%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1885776      0.84%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12185150      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    223640503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.086377                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.485773                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       185303300                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     10032648                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24557147                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       113039                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3634361                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3541651                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6347                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141123278                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50228                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3634361                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       185554017                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        6893471                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2052633                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24425611                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1080403                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     140916062                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          503                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        418502                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       536480                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4311                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    197201132                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    656701030                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    656701030                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163661433                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33539699                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31678                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16051                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3479263                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13546913                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7608331                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       282178                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1681455                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         140411613                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31674                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133264599                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        77151                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19508011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40328487                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          422                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    223640503                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.595888                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.301357                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    167440866     74.87%     74.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23679525     10.59%     85.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11955727      5.35%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7759763      3.47%     94.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6393286      2.86%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2508268      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3093677      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       757343      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        52048      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    223640503                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         935289     75.30%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        142600     11.48%     86.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       164235     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    110522557     82.93%     82.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1949811      1.46%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15627      0.01%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13206591      9.91%     94.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7570013      5.68%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133264599                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.553789                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1242124                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009321                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    491488976                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159951981                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    129564123                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     134506723                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       142640                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1755195                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       127982                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          539                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3634361                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        6185448                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       293923                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    140443287                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13546913                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7608331                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16048                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        231210                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        11977                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1104883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1035390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2140273                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    130752850                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13082222                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2511749                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20651918                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18666048                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7569696                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.543351                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             129567231                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            129564123                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76949450                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        207436495                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.538412                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370954                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97137840                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118966071                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21486545                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1875428                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    220006142                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540740                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.394273                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171650447     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22664495     10.30%     88.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10508906      4.78%     93.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4682919      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3552652      1.61%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1500137      0.68%     97.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1490868      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1067238      0.49%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2888480      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    220006142                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97137840                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118966071                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19272067                       # Number of memory references committed
system.switch_cpus2.commit.loads             11791718                       # Number of loads committed
system.switch_cpus2.commit.membars              15626                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17071455                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107058832                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2352560                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2888480                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           357570278                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          284539650                       # The number of ROB writes
system.switch_cpus2.timesIdled                2760393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17000925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97137840                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118966071                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97137840                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.477319                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.477319                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.403662                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.403662                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       591055044                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178556067                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133976673                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31252                       # number of misc regfile writes
system.l2.replacements                          42789                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1261096                       # Total number of references to valid blocks.
system.l2.sampled_refs                          75557                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.690657                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           591.438900                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.453921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5261.123439                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.568871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4657.427162                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.732160                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6161.957872                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4697.489618                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5132.443903                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6241.364153                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018049                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000258                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.160557                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000262                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.142133                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000236                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.188048                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.143356                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.156630                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.190471                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56703                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32438                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        77848                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  166989                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45129                       # number of Writeback hits
system.l2.Writeback_hits::total                 45129                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56703                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32438                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        77848                       # number of demand (read+write) hits
system.l2.demand_hits::total                   166989                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56703                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32438                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        77848                       # number of overall hits
system.l2.overall_hits::total                  166989                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16580                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11492                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14678                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 42787                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16580                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11492                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14678                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42787                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16580                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11492                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14678                       # number of overall misses
system.l2.overall_misses::total                 42787                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1880901                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2712021551                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2093302                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1886063366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1478037                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2430802947                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7034340104                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1880901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2712021551                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2093302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1886063366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1478037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2430802947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7034340104                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1880901                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2712021551                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2093302                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1886063366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1478037                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2430802947                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7034340104                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        43930                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        92526                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              209776                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45129                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45129                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        43930                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        92526                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               209776                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        43930                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        92526                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              209776                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.226246                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.261598                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.158636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.203965                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.226246                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.261598                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.158636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.203965                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.226246                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.261598                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.158636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.203965                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 144684.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163571.866767                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149521.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164119.680299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147803.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165608.594291                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164403.676444                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 144684.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163571.866767                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149521.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164119.680299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147803.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165608.594291                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164403.676444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 144684.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163571.866767                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149521.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164119.680299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147803.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165608.594291                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164403.676444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9573                       # number of writebacks
system.l2.writebacks::total                      9573                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16580                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11492                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14678                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            42787                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42787                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42787                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1122343                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1745973914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1277277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1216418566                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       895062                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1576359038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4542046200                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1122343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1745973914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1277277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1216418566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       895062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1576359038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4542046200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1122343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1745973914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1277277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1216418566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       895062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1576359038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4542046200                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.226246                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.261598                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.203965                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.226246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.261598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.158636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.203965                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.226246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.261598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.158636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203965                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86334.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105306.026176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91234.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105849.161678                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89506.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107396.037471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106154.818052                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 86334.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105306.026176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91234.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105849.161678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89506.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 107396.037471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106154.818052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 86334.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105306.026176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91234.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105849.161678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89506.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 107396.037471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106154.818052                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996640                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011627301                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060340.735234                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996640                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11619677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11619677                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11619677                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11619677                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11619677                       # number of overall hits
system.cpu0.icache.overall_hits::total       11619677                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2380265                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2380265                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2380265                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2380265                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2380265                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2380265                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11619692                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11619692                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11619692                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11619692                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11619692                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11619692                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158684.333333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158684.333333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158684.333333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158684.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158684.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158684.333333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1988801                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1988801                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1988801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1988801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1988801                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1988801                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 152984.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 152984.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 152984.692308                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 152984.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 152984.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 152984.692308                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73283                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179483023                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73539                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2440.650852                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.006092                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.993908                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902368                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097632                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9417485                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9417485                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20945                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20945                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410143                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410143                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410143                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410143                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180311                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180311                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180311                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180311                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180311                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180311                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18695416150                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18695416150                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18695416150                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18695416150                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18695416150                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18695416150                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16590454                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16590454                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16590454                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16590454                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018787                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018787                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010868                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010868                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010868                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010868                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103684.279661                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103684.279661                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103684.279661                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103684.279661                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103684.279661                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103684.279661                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20130                       # number of writebacks
system.cpu0.dcache.writebacks::total            20130                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107028                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107028                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107028                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107028                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107028                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107028                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73283                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73283                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73283                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73283                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6591196040                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6591196040                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6591196040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6591196040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6591196040                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6591196040                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004417                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004417                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004417                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004417                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89941.678698                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89941.678698                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89941.678698                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89941.678698                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89941.678698                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89941.678698                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.984089                       # Cycle average of tags in use
system.cpu1.icache.total_refs               920876916                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1702175.445471                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.984089                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866962                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11947488                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11947488                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11947488                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11947488                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11947488                       # number of overall hits
system.cpu1.icache.overall_hits::total       11947488                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2606639                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2606639                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2606639                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2606639                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2606639                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2606639                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11947504                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11947504                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11947504                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11947504                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11947504                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11947504                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162914.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162914.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162914.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162914.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162914.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162914.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2219239                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2219239                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2219239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2219239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2219239                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2219239                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158517.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158517.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158517.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158517.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158517.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158517.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 43930                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               225853553                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 44186                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5111.427896                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.493884                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.506116                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.818335                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.181665                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17109737                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17109737                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3471182                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3471182                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8006                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8006                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7992                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7992                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20580919                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20580919                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20580919                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20580919                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       159871                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       159871                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       159871                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        159871                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       159871                       # number of overall misses
system.cpu1.dcache.overall_misses::total       159871                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16614923278                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16614923278                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16614923278                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16614923278                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16614923278                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16614923278                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17269608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17269608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3471182                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3471182                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20740790                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20740790                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20740790                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20740790                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009257                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009257                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007708                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007708                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007708                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007708                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103927.061681                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103927.061681                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103927.061681                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103927.061681                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103927.061681                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103927.061681                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8750                       # number of writebacks
system.cpu1.dcache.writebacks::total             8750                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       115941                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       115941                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       115941                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       115941                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       115941                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       115941                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        43930                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        43930                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        43930                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        43930                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        43930                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        43930                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4110690520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4110690520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4110690520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4110690520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4110690520                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4110690520                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002118                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002118                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93573.651719                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93573.651719                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93573.651719                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93573.651719                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93573.651719                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93573.651719                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               546.995825                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006298560                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1839668.299817                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.995825                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016019                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.876596                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11467963                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11467963                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11467963                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11467963                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11467963                       # number of overall hits
system.cpu2.icache.overall_hits::total       11467963                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1891541                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1891541                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1891541                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1891541                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1891541                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1891541                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11467975                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11467975                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11467975                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11467975                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11467975                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11467975                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 157628.416667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 157628.416667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 157628.416667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 157628.416667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 157628.416667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 157628.416667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1578237                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1578237                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1578237                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1578237                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1578237                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1578237                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157823.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157823.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157823.700000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157823.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157823.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157823.700000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 92526                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               189609284                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 92782                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2043.599879                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.611370                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.388630                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916451                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083549                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10075412                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10075412                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7448956                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7448956                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15911                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15911                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15626                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15626                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17524368                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17524368                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17524368                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17524368                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       384332                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       384332                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           55                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       384387                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        384387                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       384387                       # number of overall misses
system.cpu2.dcache.overall_misses::total       384387                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  35559766859                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  35559766859                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5273006                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5273006                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  35565039865                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  35565039865                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  35565039865                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  35565039865                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10459744                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10459744                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7449011                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7449011                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15626                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15626                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17908755                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17908755                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17908755                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17908755                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036744                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036744                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021464                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021464                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021464                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021464                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 92523.565196                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92523.565196                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 95872.836364                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 95872.836364                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 92524.044427                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92524.044427                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 92524.044427                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92524.044427                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        16249                       # number of writebacks
system.cpu2.dcache.writebacks::total            16249                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       291806                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       291806                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       291861                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       291861                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       291861                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       291861                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        92526                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        92526                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        92526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        92526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        92526                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        92526                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7806197709                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7806197709                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7806197709                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7806197709                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7806197709                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7806197709                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008846                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008846                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005167                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005167                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005167                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005167                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84367.612444                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84367.612444                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84367.612444                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84367.612444                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84367.612444                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84367.612444                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
