{
  "module_name": "dcn314_resource.c",
  "hash_id": "590a2b428332d3b8736297355521983e4a06735c862d751596e958f3e09fe1ab",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn314/dcn314_resource.c",
  "human_readable_source": "\n \n\n\n#include \"dm_services.h\"\n#include \"dc.h\"\n\n#include \"dcn31/dcn31_init.h\"\n#include \"dcn314/dcn314_init.h\"\n\n#include \"resource.h\"\n#include \"include/irq_service_interface.h\"\n#include \"dcn314_resource.h\"\n\n#include \"dcn20/dcn20_resource.h\"\n#include \"dcn30/dcn30_resource.h\"\n#include \"dcn31/dcn31_resource.h\"\n\n#include \"dcn10/dcn10_ipp.h\"\n#include \"dcn30/dcn30_hubbub.h\"\n#include \"dcn31/dcn31_hubbub.h\"\n#include \"dcn30/dcn30_mpc.h\"\n#include \"dcn31/dcn31_hubp.h\"\n#include \"irq/dcn31/irq_service_dcn31.h\"\n#include \"irq/dcn314/irq_service_dcn314.h\"\n#include \"dcn30/dcn30_dpp.h\"\n#include \"dcn314/dcn314_optc.h\"\n#include \"dcn20/dcn20_hwseq.h\"\n#include \"dcn30/dcn30_hwseq.h\"\n#include \"dce110/dce110_hw_sequencer.h\"\n#include \"dcn30/dcn30_opp.h\"\n#include \"dcn20/dcn20_dsc.h\"\n#include \"dcn30/dcn30_vpg.h\"\n#include \"dcn30/dcn30_afmt.h\"\n#include \"dcn31/dcn31_dio_link_encoder.h\"\n#include \"dcn314/dcn314_dio_stream_encoder.h\"\n#include \"dcn31/dcn31_hpo_dp_stream_encoder.h\"\n#include \"dcn31/dcn31_hpo_dp_link_encoder.h\"\n#include \"dcn31/dcn31_apg.h\"\n#include \"dcn31/dcn31_vpg.h\"\n#include \"dcn31/dcn31_afmt.h\"\n#include \"dce/dce_clock_source.h\"\n#include \"dce/dce_audio.h\"\n#include \"dce/dce_hwseq.h\"\n#include \"clk_mgr.h\"\n#include \"virtual/virtual_stream_encoder.h\"\n#include \"dce110/dce110_resource.h\"\n#include \"dml/display_mode_vba.h\"\n#include \"dml/dcn31/dcn31_fpu.h\"\n#include \"dml/dcn314/dcn314_fpu.h\"\n#include \"dcn314/dcn314_dccg.h\"\n#include \"dcn10/dcn10_resource.h\"\n#include \"dcn31/dcn31_panel_cntl.h\"\n#include \"dcn314/dcn314_hwseq.h\"\n\n#include \"dcn30/dcn30_dwb.h\"\n#include \"dcn30/dcn30_mmhubbub.h\"\n\n#include \"dcn/dcn_3_1_4_offset.h\"\n#include \"dcn/dcn_3_1_4_sh_mask.h\"\n#include \"dpcs/dpcs_3_1_4_offset.h\"\n#include \"dpcs/dpcs_3_1_4_sh_mask.h\"\n\n#define DCHUBBUB_DEBUG_CTRL_0__DET_DEPTH__SHIFT\t\t0x10\n#define DCHUBBUB_DEBUG_CTRL_0__DET_DEPTH_MASK\t\t0x01FF0000L\n\n#define DSCC0_DSCC_CONFIG0__ICH_RESET_AT_END_OF_LINE__SHIFT                   0x0\n#define DSCC0_DSCC_CONFIG0__ICH_RESET_AT_END_OF_LINE_MASK                     0x0000000FL\n\n#include \"reg_helper.h\"\n#include \"dce/dmub_abm.h\"\n#include \"dce/dmub_psr.h\"\n#include \"dce/dmub_replay.h\"\n#include \"dce/dce_aux.h\"\n#include \"dce/dce_i2c.h\"\n#include \"dml/dcn314/display_mode_vba_314.h\"\n#include \"vm_helper.h\"\n#include \"dcn20/dcn20_vmid.h\"\n\n#include \"link_enc_cfg.h\"\n\n#define DCN_BASE__INST0_SEG1\t\t\t\t0x000000C0\n#define DCN_BASE__INST0_SEG2\t\t\t\t0x000034C0\n#define DCN_BASE__INST0_SEG3\t\t\t\t0x00009000\n\n#define NBIO_BASE__INST0_SEG1\t\t\t\t0x00000014\n\n#define MAX_INSTANCE\t\t\t\t\t7\n#define MAX_SEGMENT\t\t\t\t\t8\n\n#define regBIF_BX2_BIOS_SCRATCH_2\t\t\t0x003a\n#define regBIF_BX2_BIOS_SCRATCH_2_BASE_IDX\t\t1\n#define regBIF_BX2_BIOS_SCRATCH_3\t\t\t0x003b\n#define regBIF_BX2_BIOS_SCRATCH_3_BASE_IDX\t\t1\n#define regBIF_BX2_BIOS_SCRATCH_6\t\t\t0x003e\n#define regBIF_BX2_BIOS_SCRATCH_6_BASE_IDX\t\t1\n\n#define DC_LOGGER_INIT(logger)\n\nenum dcn31_clk_src_array_id {\n\tDCN31_CLK_SRC_PLL0,\n\tDCN31_CLK_SRC_PLL1,\n\tDCN31_CLK_SRC_PLL2,\n\tDCN31_CLK_SRC_PLL3,\n\tDCN31_CLK_SRC_PLL4,\n\tDCN30_CLK_SRC_TOTAL\n};\n\n \n\n \n \n#undef BASE_INNER\n#define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg\n\n#define BASE(seg) BASE_INNER(seg)\n\n#define SR(reg_name)\\\n\t\t.reg_name = BASE(reg ## reg_name ## _BASE_IDX) +  \\\n\t\t\t\t\treg ## reg_name\n\n#define SRI(reg_name, block, id)\\\n\t.reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\treg ## block ## id ## _ ## reg_name\n\n#define SRI2(reg_name, block, id)\\\n\t.reg_name = BASE(reg ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\treg ## reg_name\n\n#define SRIR(var_name, reg_name, block, id)\\\n\t.var_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\treg ## block ## id ## _ ## reg_name\n\n#define SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\treg ## block ## id ## _ ## reg_name\n\n#define SRII_MPC_RMU(reg_name, block, id)\\\n\t.RMU##_##reg_name[id] = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\treg ## block ## id ## _ ## reg_name\n\n#define SRII_DWB(reg_name, temp_name, block, id)\\\n\t.reg_name[id] = BASE(reg ## block ## id ## _ ## temp_name ## _BASE_IDX) + \\\n\t\t\t\t\treg ## block ## id ## _ ## temp_name\n\n#define SF_DWB2(reg_name, block, id, field_name, post_fix)\t\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define DCCG_SRII(reg_name, block, id)\\\n\t.block ## _ ## reg_name[id] = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\treg ## block ## id ## _ ## reg_name\n\n#define VUPDATE_SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(reg ## reg_name ## _ ## block ## id ## _BASE_IDX) + \\\n\t\t\t\t\treg ## reg_name ## _ ## block ## id\n\n \n#define NBIO_BASE_INNER(seg) \\\n\tNBIO_BASE__INST0_SEG ## seg\n\n#define NBIO_BASE(seg) \\\n\tNBIO_BASE_INNER(seg)\n\n#define NBIO_SR(reg_name)\\\n\t\t.reg_name = NBIO_BASE(regBIF_BX2_ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tregBIF_BX2_ ## reg_name\n\n \n#define MMHUB_BASE_INNER(seg) \\\n\tMMHUB_BASE__INST0_SEG ## seg\n\n#define MMHUB_BASE(seg) \\\n\tMMHUB_BASE_INNER(seg)\n\n#define MMHUB_SR(reg_name)\\\n\t\t.reg_name = MMHUB_BASE(reg ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\treg ## reg_name\n\n \n#define CLK_BASE_INNER(seg) \\\n\tCLK_BASE__INST0_SEG ## seg\n\n#define CLK_BASE(seg) \\\n\tCLK_BASE_INNER(seg)\n\n#define CLK_SRI(reg_name, block, inst)\\\n\t.reg_name = CLK_BASE(reg ## block ## _ ## inst ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\treg ## block ## _ ## inst ## _ ## reg_name\n\n\nstatic const struct bios_registers bios_regs = {\n\t\tNBIO_SR(BIOS_SCRATCH_3),\n\t\tNBIO_SR(BIOS_SCRATCH_6)\n};\n\n#define clk_src_regs(index, pllid)\\\n[index] = {\\\n\tCS_COMMON_REG_LIST_DCN3_0(index, pllid),\\\n}\n\nstatic const struct dce110_clk_src_regs clk_src_regs[] = {\n\tclk_src_regs(0, A),\n\tclk_src_regs(1, B),\n\tclk_src_regs(2, C),\n\tclk_src_regs(3, D),\n\tclk_src_regs(4, E)\n};\n\nstatic const struct dce110_clk_src_shift cs_shift = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN3_1_4(__SHIFT)\n};\n\nstatic const struct dce110_clk_src_mask cs_mask = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN3_1_4(_MASK)\n};\n\n#define abm_regs(id)\\\n[id] = {\\\n\t\tABM_DCN302_REG_LIST(id)\\\n}\n\nstatic const struct dce_abm_registers abm_regs[] = {\n\t\tabm_regs(0),\n\t\tabm_regs(1),\n\t\tabm_regs(2),\n\t\tabm_regs(3),\n};\n\nstatic const struct dce_abm_shift abm_shift = {\n\t\tABM_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dce_abm_mask abm_mask = {\n\t\tABM_MASK_SH_LIST_DCN30(_MASK)\n};\n\n#define audio_regs(id)\\\n[id] = {\\\n\t\tAUD_COMMON_REG_LIST(id)\\\n}\n\nstatic const struct dce_audio_registers audio_regs[] = {\n\taudio_regs(0),\n\taudio_regs(1),\n\taudio_regs(2),\n\taudio_regs(3),\n\taudio_regs(4),\n\taudio_regs(5),\n\taudio_regs(6)\n};\n\n#define DCE120_AUD_COMMON_MASK_SH_LIST(mask_sh)\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX, AZALIA_ENDPOINT_REG_INDEX, mask_sh),\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA, AZALIA_ENDPOINT_REG_DATA, mask_sh),\\\n\t\tAUD_COMMON_MASK_SH_LIST_BASE(mask_sh)\n\nstatic const struct dce_audio_shift audio_shift = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_audio_mask audio_mask = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(_MASK)\n};\n\n#define vpg_regs(id)\\\n[id] = {\\\n\tVPG_DCN31_REG_LIST(id)\\\n}\n\nstatic const struct dcn31_vpg_registers vpg_regs[] = {\n\tvpg_regs(0),\n\tvpg_regs(1),\n\tvpg_regs(2),\n\tvpg_regs(3),\n\tvpg_regs(4),\n\tvpg_regs(5),\n\tvpg_regs(6),\n\tvpg_regs(7),\n\tvpg_regs(8),\n\tvpg_regs(9),\n};\n\nstatic const struct dcn31_vpg_shift vpg_shift = {\n\tDCN31_VPG_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn31_vpg_mask vpg_mask = {\n\tDCN31_VPG_MASK_SH_LIST(_MASK)\n};\n\n#define afmt_regs(id)\\\n[id] = {\\\n\tAFMT_DCN31_REG_LIST(id)\\\n}\n\nstatic const struct dcn31_afmt_registers afmt_regs[] = {\n\tafmt_regs(0),\n\tafmt_regs(1),\n\tafmt_regs(2),\n\tafmt_regs(3),\n\tafmt_regs(4),\n\tafmt_regs(5)\n};\n\nstatic const struct dcn31_afmt_shift afmt_shift = {\n\tDCN31_AFMT_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn31_afmt_mask afmt_mask = {\n\tDCN31_AFMT_MASK_SH_LIST(_MASK)\n};\n\n#define apg_regs(id)\\\n[id] = {\\\n\tAPG_DCN31_REG_LIST(id)\\\n}\n\nstatic const struct dcn31_apg_registers apg_regs[] = {\n\tapg_regs(0),\n\tapg_regs(1),\n\tapg_regs(2),\n\tapg_regs(3)\n};\n\nstatic const struct dcn31_apg_shift apg_shift = {\n\tDCN31_APG_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn31_apg_mask apg_mask = {\n\t\tDCN31_APG_MASK_SH_LIST(_MASK)\n};\n\n#define stream_enc_regs(id)\\\n[id] = {\\\n\t\tSE_DCN314_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_stream_enc_registers stream_enc_regs[] = {\n\tstream_enc_regs(0),\n\tstream_enc_regs(1),\n\tstream_enc_regs(2),\n\tstream_enc_regs(3),\n\tstream_enc_regs(4)\n};\n\nstatic const struct dcn10_stream_encoder_shift se_shift = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN314(__SHIFT)\n};\n\nstatic const struct dcn10_stream_encoder_mask se_mask = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN314(_MASK)\n};\n\n\n#define aux_regs(id)\\\n[id] = {\\\n\tDCN2_AUX_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_aux_registers link_enc_aux_regs[] = {\n\t\taux_regs(0),\n\t\taux_regs(1),\n\t\taux_regs(2),\n\t\taux_regs(3),\n\t\taux_regs(4)\n};\n\n#define hpd_regs(id)\\\n[id] = {\\\n\tHPD_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_hpd_registers link_enc_hpd_regs[] = {\n\t\thpd_regs(0),\n\t\thpd_regs(1),\n\t\thpd_regs(2),\n\t\thpd_regs(3),\n\t\thpd_regs(4)\n};\n\n#define link_regs(id, phyid)\\\n[id] = {\\\n\tLE_DCN31_REG_LIST(id), \\\n\tUNIPHY_DCN2_REG_LIST(phyid), \\\n}\n\nstatic const struct dce110_aux_registers_shift aux_shift = {\n\tDCN_AUX_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce110_aux_registers_mask aux_mask = {\n\tDCN_AUX_MASK_SH_LIST(_MASK)\n};\n\nstatic const struct dcn10_link_enc_registers link_enc_regs[] = {\n\tlink_regs(0, A),\n\tlink_regs(1, B),\n\tlink_regs(2, C),\n\tlink_regs(3, D),\n\tlink_regs(4, E)\n};\n\nstatic const struct dcn10_link_enc_shift le_shift = {\n\tLINK_ENCODER_MASK_SH_LIST_DCN31(__SHIFT),\n\tDPCS_DCN31_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn10_link_enc_mask le_mask = {\n\tLINK_ENCODER_MASK_SH_LIST_DCN31(_MASK),\n\tDPCS_DCN31_MASK_SH_LIST(_MASK)\n};\n\n#define hpo_dp_stream_encoder_reg_list(id)\\\n[id] = {\\\n\tDCN3_1_HPO_DP_STREAM_ENC_REG_LIST(id)\\\n}\n\nstatic const struct dcn31_hpo_dp_stream_encoder_registers hpo_dp_stream_enc_regs[] = {\n\thpo_dp_stream_encoder_reg_list(0),\n\thpo_dp_stream_encoder_reg_list(1),\n\thpo_dp_stream_encoder_reg_list(2),\n\thpo_dp_stream_encoder_reg_list(3)\n};\n\nstatic const struct dcn31_hpo_dp_stream_encoder_shift hpo_dp_se_shift = {\n\tDCN3_1_HPO_DP_STREAM_ENC_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn31_hpo_dp_stream_encoder_mask hpo_dp_se_mask = {\n\tDCN3_1_HPO_DP_STREAM_ENC_MASK_SH_LIST(_MASK)\n};\n\n\n#define hpo_dp_link_encoder_reg_list(id)\\\n[id] = {\\\n\tDCN3_1_HPO_DP_LINK_ENC_REG_LIST(id),\\\n\tDCN3_1_RDPCSTX_REG_LIST(0),\\\n\tDCN3_1_RDPCSTX_REG_LIST(1),\\\n\tDCN3_1_RDPCSTX_REG_LIST(2),\\\n}\n\nstatic const struct dcn31_hpo_dp_link_encoder_registers hpo_dp_link_enc_regs[] = {\n\thpo_dp_link_encoder_reg_list(0),\n\thpo_dp_link_encoder_reg_list(1),\n};\n\nstatic const struct dcn31_hpo_dp_link_encoder_shift hpo_dp_le_shift = {\n\tDCN3_1_HPO_DP_LINK_ENC_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn31_hpo_dp_link_encoder_mask hpo_dp_le_mask = {\n\tDCN3_1_HPO_DP_LINK_ENC_MASK_SH_LIST(_MASK)\n};\n\n#define dpp_regs(id)\\\n[id] = {\\\n\tDPP_REG_LIST_DCN30(id),\\\n}\n\nstatic const struct dcn3_dpp_registers dpp_regs[] = {\n\tdpp_regs(0),\n\tdpp_regs(1),\n\tdpp_regs(2),\n\tdpp_regs(3)\n};\n\nstatic const struct dcn3_dpp_shift tf_shift = {\n\t\tDPP_REG_LIST_SH_MASK_DCN30(__SHIFT)\n};\n\nstatic const struct dcn3_dpp_mask tf_mask = {\n\t\tDPP_REG_LIST_SH_MASK_DCN30(_MASK)\n};\n\n#define opp_regs(id)\\\n[id] = {\\\n\tOPP_REG_LIST_DCN30(id),\\\n}\n\nstatic const struct dcn20_opp_registers opp_regs[] = {\n\topp_regs(0),\n\topp_regs(1),\n\topp_regs(2),\n\topp_regs(3)\n};\n\nstatic const struct dcn20_opp_shift opp_shift = {\n\tOPP_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_opp_mask opp_mask = {\n\tOPP_MASK_SH_LIST_DCN20(_MASK)\n};\n\n#define aux_engine_regs(id)\\\n[id] = {\\\n\tAUX_COMMON_REG_LIST0(id), \\\n\t.AUXN_IMPCAL = 0, \\\n\t.AUXP_IMPCAL = 0, \\\n\t.AUX_RESET_MASK = DP_AUX0_AUX_CONTROL__AUX_RESET_MASK, \\\n}\n\nstatic const struct dce110_aux_registers aux_engine_regs[] = {\n\t\taux_engine_regs(0),\n\t\taux_engine_regs(1),\n\t\taux_engine_regs(2),\n\t\taux_engine_regs(3),\n\t\taux_engine_regs(4)\n};\n\n#define dwbc_regs_dcn3(id)\\\n[id] = {\\\n\tDWBC_COMMON_REG_LIST_DCN30(id),\\\n}\n\nstatic const struct dcn30_dwbc_registers dwbc30_regs[] = {\n\tdwbc_regs_dcn3(0),\n};\n\nstatic const struct dcn30_dwbc_shift dwbc30_shift = {\n\tDWBC_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn30_dwbc_mask dwbc30_mask = {\n\tDWBC_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\n#define mcif_wb_regs_dcn3(id)\\\n[id] = {\\\n\tMCIF_WB_COMMON_REG_LIST_DCN30(id),\\\n}\n\nstatic const struct dcn30_mmhubbub_registers mcif_wb30_regs[] = {\n\tmcif_wb_regs_dcn3(0)\n};\n\nstatic const struct dcn30_mmhubbub_shift mcif_wb30_shift = {\n\tMCIF_WB_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn30_mmhubbub_mask mcif_wb30_mask = {\n\tMCIF_WB_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\n#define dsc_regsDCN314(id)\\\n[id] = {\\\n\tDSC_REG_LIST_DCN20(id)\\\n}\n\nstatic const struct dcn20_dsc_registers dsc_regs[] = {\n\tdsc_regsDCN314(0),\n\tdsc_regsDCN314(1),\n\tdsc_regsDCN314(2),\n\tdsc_regsDCN314(3)\n};\n\nstatic const struct dcn20_dsc_shift dsc_shift = {\n\tDSC_REG_LIST_SH_MASK_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_dsc_mask dsc_mask = {\n\tDSC_REG_LIST_SH_MASK_DCN20(_MASK)\n};\n\nstatic const struct dcn30_mpc_registers mpc_regs = {\n\t\tMPC_REG_LIST_DCN3_0(0),\n\t\tMPC_REG_LIST_DCN3_0(1),\n\t\tMPC_REG_LIST_DCN3_0(2),\n\t\tMPC_REG_LIST_DCN3_0(3),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(0),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(1),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(2),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(3),\n\t\tMPC_RMU_GLOBAL_REG_LIST_DCN3AG,\n\t\tMPC_RMU_REG_LIST_DCN3AG(0),\n\t\tMPC_RMU_REG_LIST_DCN3AG(1),\n\t\t\n\t\tMPC_DWB_MUX_REG_LIST_DCN3_0(0),\n};\n\nstatic const struct dcn30_mpc_shift mpc_shift = {\n\tMPC_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn30_mpc_mask mpc_mask = {\n\tMPC_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\n#define optc_regs(id)\\\n[id] = {OPTC_COMMON_REG_LIST_DCN3_14(id)}\n\nstatic const struct dcn_optc_registers optc_regs[] = {\n\toptc_regs(0),\n\toptc_regs(1),\n\toptc_regs(2),\n\toptc_regs(3)\n};\n\nstatic const struct dcn_optc_shift optc_shift = {\n\tOPTC_COMMON_MASK_SH_LIST_DCN3_14(__SHIFT)\n};\n\nstatic const struct dcn_optc_mask optc_mask = {\n\tOPTC_COMMON_MASK_SH_LIST_DCN3_14(_MASK)\n};\n\n#define hubp_regs(id)\\\n[id] = {\\\n\tHUBP_REG_LIST_DCN30(id)\\\n}\n\nstatic const struct dcn_hubp2_registers hubp_regs[] = {\n\t\thubp_regs(0),\n\t\thubp_regs(1),\n\t\thubp_regs(2),\n\t\thubp_regs(3)\n};\n\n\nstatic const struct dcn_hubp2_shift hubp_shift = {\n\t\tHUBP_MASK_SH_LIST_DCN31(__SHIFT)\n};\n\nstatic const struct dcn_hubp2_mask hubp_mask = {\n\t\tHUBP_MASK_SH_LIST_DCN31(_MASK)\n};\nstatic const struct dcn_hubbub_registers hubbub_reg = {\n\t\tHUBBUB_REG_LIST_DCN31(0)\n};\n\nstatic const struct dcn_hubbub_shift hubbub_shift = {\n\t\tHUBBUB_MASK_SH_LIST_DCN31(__SHIFT)\n};\n\nstatic const struct dcn_hubbub_mask hubbub_mask = {\n\t\tHUBBUB_MASK_SH_LIST_DCN31(_MASK)\n};\n\nstatic const struct dccg_registers dccg_regs = {\n\t\tDCCG_REG_LIST_DCN314()\n};\n\nstatic const struct dccg_shift dccg_shift = {\n\t\tDCCG_MASK_SH_LIST_DCN314(__SHIFT)\n};\n\nstatic const struct dccg_mask dccg_mask = {\n\t\tDCCG_MASK_SH_LIST_DCN314(_MASK)\n};\n\n\n#define SRII2(reg_name_pre, reg_name_post, id)\\\n\t.reg_name_pre ## _ ##  reg_name_post[id] = BASE(reg ## reg_name_pre \\\n\t\t\t## id ## _ ## reg_name_post ## _BASE_IDX) + \\\n\t\t\treg ## reg_name_pre ## id ## _ ## reg_name_post\n\n\n#define HWSEQ_DCN31_REG_LIST()\\\n\tSR(DCHUBBUB_GLOBAL_TIMER_CNTL), \\\n\tSR(DCHUBBUB_ARB_HOSTVM_CNTL), \\\n\tSR(DIO_MEM_PWR_CTRL), \\\n\tSR(ODM_MEM_PWR_CTRL3), \\\n\tSR(DMU_MEM_PWR_CNTL), \\\n\tSR(MMHUBBUB_MEM_PWR_CNTL), \\\n\tSR(DCCG_GATE_DISABLE_CNTL), \\\n\tSR(DCCG_GATE_DISABLE_CNTL2), \\\n\tSR(DCFCLK_CNTL),\\\n\tSR(DC_MEM_GLOBAL_PWR_REQ_CNTL), \\\n\tSRII(PIXEL_RATE_CNTL, OTG, 0), \\\n\tSRII(PIXEL_RATE_CNTL, OTG, 1),\\\n\tSRII(PIXEL_RATE_CNTL, OTG, 2),\\\n\tSRII(PIXEL_RATE_CNTL, OTG, 3),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 0),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 1),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 2),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 3),\\\n\tSR(MICROSECOND_TIME_BASE_DIV), \\\n\tSR(MILLISECOND_TIME_BASE_DIV), \\\n\tSR(DISPCLK_FREQ_CHANGE_CNTL), \\\n\tSR(RBBMIF_TIMEOUT_DIS), \\\n\tSR(RBBMIF_TIMEOUT_DIS_2), \\\n\tSR(DCHUBBUB_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_B_A), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_R_G), \\\n\tSR(MPC_CRC_CTRL), \\\n\tSR(MPC_CRC_RESULT_GB), \\\n\tSR(MPC_CRC_RESULT_C), \\\n\tSR(MPC_CRC_RESULT_AR), \\\n\tSR(DOMAIN0_PG_CONFIG), \\\n\tSR(DOMAIN1_PG_CONFIG), \\\n\tSR(DOMAIN2_PG_CONFIG), \\\n\tSR(DOMAIN3_PG_CONFIG), \\\n\tSR(DOMAIN16_PG_CONFIG), \\\n\tSR(DOMAIN17_PG_CONFIG), \\\n\tSR(DOMAIN18_PG_CONFIG), \\\n\tSR(DOMAIN19_PG_CONFIG), \\\n\tSR(DOMAIN0_PG_STATUS), \\\n\tSR(DOMAIN1_PG_STATUS), \\\n\tSR(DOMAIN2_PG_STATUS), \\\n\tSR(DOMAIN3_PG_STATUS), \\\n\tSR(DOMAIN16_PG_STATUS), \\\n\tSR(DOMAIN17_PG_STATUS), \\\n\tSR(DOMAIN18_PG_STATUS), \\\n\tSR(DOMAIN19_PG_STATUS), \\\n\tSR(D1VGA_CONTROL), \\\n\tSR(D2VGA_CONTROL), \\\n\tSR(D3VGA_CONTROL), \\\n\tSR(D4VGA_CONTROL), \\\n\tSR(D5VGA_CONTROL), \\\n\tSR(D6VGA_CONTROL), \\\n\tSR(DC_IP_REQUEST_CNTL), \\\n\tSR(AZALIA_AUDIO_DTO), \\\n\tSR(AZALIA_CONTROLLER_CLOCK_GATING), \\\n\tSR(HPO_TOP_HW_CONTROL)\n\nstatic const struct dce_hwseq_registers hwseq_reg = {\n\t\tHWSEQ_DCN31_REG_LIST()\n};\n\n#define HWSEQ_DCN31_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCN_MASK_SH_LIST(mask_sh), \\\n\tHWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \\\n\tHWS_SF(, DCHUBBUB_ARB_HOSTVM_CNTL, DISABLE_HOSTVM_FORCE_ALLOW_PSTATE, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \\\n\tHWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh), \\\n\tHWS_SF(, HPO_TOP_CLOCK_CONTROL, HPO_HDMISTREAMCLK_G_GATE_DIS, mask_sh), \\\n\tHWS_SF(, DMU_MEM_PWR_CNTL, DMCU_ERAM_MEM_PWR_FORCE, mask_sh), \\\n\tHWS_SF(, ODM_MEM_PWR_CTRL3, ODM_MEM_UNASSIGNED_PWR_MODE, mask_sh), \\\n\tHWS_SF(, ODM_MEM_PWR_CTRL3, ODM_MEM_VBLANK_PWR_MODE, mask_sh), \\\n\tHWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh), \\\n\tHWS_SF(, DIO_MEM_PWR_CTRL, I2C_LIGHT_SLEEP_FORCE, mask_sh), \\\n\tHWS_SF(, HPO_TOP_HW_CONTROL, HPO_IO_EN, mask_sh)\n\nstatic const struct dce_hwseq_shift hwseq_shift = {\n\t\tHWSEQ_DCN31_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_hwseq_mask hwseq_mask = {\n\t\tHWSEQ_DCN31_MASK_SH_LIST(_MASK)\n};\n#define vmid_regs(id)\\\n[id] = {\\\n\t\tDCN20_VMID_REG_LIST(id)\\\n}\n\nstatic const struct dcn_vmid_registers vmid_regs[] = {\n\tvmid_regs(0),\n\tvmid_regs(1),\n\tvmid_regs(2),\n\tvmid_regs(3),\n\tvmid_regs(4),\n\tvmid_regs(5),\n\tvmid_regs(6),\n\tvmid_regs(7),\n\tvmid_regs(8),\n\tvmid_regs(9),\n\tvmid_regs(10),\n\tvmid_regs(11),\n\tvmid_regs(12),\n\tvmid_regs(13),\n\tvmid_regs(14),\n\tvmid_regs(15)\n};\n\nstatic const struct dcn20_vmid_shift vmid_shifts = {\n\t\tDCN20_VMID_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn20_vmid_mask vmid_masks = {\n\t\tDCN20_VMID_MASK_SH_LIST(_MASK)\n};\n\nstatic const struct resource_caps res_cap_dcn314 = {\n\t.num_timing_generator = 4,\n\t.num_opp = 4,\n\t.num_video_plane = 4,\n\t.num_audio = 5,\n\t.num_stream_encoder = 5,\n\t.num_dig_link_enc = 5,\n\t.num_hpo_dp_stream_encoder = 4,\n\t.num_hpo_dp_link_encoder = 2,\n\t.num_pll = 5,\n\t.num_dwb = 1,\n\t.num_ddc = 5,\n\t.num_vmid = 16,\n\t.num_mpc_3dlut = 2,\n\t.num_dsc = 4,\n};\n\nstatic const struct dc_plane_cap plane_cap = {\n\t.type = DC_PLANE_TYPE_DCN_UNIVERSAL,\n\t.per_pixel_alpha = true,\n\n\t.pixel_format_support = {\n\t\t\t.argb8888 = true,\n\t\t\t.nv12 = true,\n\t\t\t.fp16 = true,\n\t\t\t.p010 = true,\n\t\t\t.ayuv = false,\n\t},\n\n\t.max_upscale_factor = {\n\t\t\t.argb8888 = 16000,\n\t\t\t.nv12 = 16000,\n\t\t\t.fp16 = 16000\n\t},\n\n\t\n\t\n\t.max_downscale_factor = {\n\t\t\t.argb8888 = 250,\n\t\t\t.nv12 = 167,\n\t\t\t.fp16 = 167\n\t},\n\t64,\n\t64\n};\n\nstatic const struct dc_debug_options debug_defaults_drv = {\n\t.disable_z10 = false,\n\t.enable_z9_disable_interface = true,\n\t.minimum_z8_residency_time = 2100,\n\t.psr_skip_crtc_disable = true,\n\t.replay_skip_crtc_disabled = true,\n\t.disable_dmcu = true,\n\t.force_abm_enable = false,\n\t.timing_trace = false,\n\t.clock_trace = true,\n\t.disable_dpp_power_gate = false,\n\t.disable_hubp_power_gate = false,\n\t.disable_pplib_clock_request = false,\n\t.pipe_split_policy = MPC_SPLIT_DYNAMIC,\n\t.force_single_disp_pipe_split = false,\n\t.disable_dcc = DCC_ENABLE,\n\t.vsr_support = true,\n\t.performance_trace = false,\n\t.max_downscale_src_width = 4096, \n\t.disable_pplib_wm_range = false,\n\t.scl_reset_length10 = true,\n\t.sanity_checks = true,\n\t.underflow_assert_delay_us = 0xFFFFFFFF,\n\t.dwb_fi_phase = -1, \n\t.dmub_command_table = true,\n\t.pstate_enabled = true,\n\t.use_max_lb = true,\n\t.enable_mem_low_power = {\n\t\t.bits = {\n\t\t\t.vga = true,\n\t\t\t.i2c = true,\n\t\t\t.dmcu = false, \n\t\t\t.dscl = true,\n\t\t\t.cm = true,\n\t\t\t.mpc = true,\n\t\t\t.optc = true,\n\t\t\t.vpg = true,\n\t\t\t.afmt = true,\n\t\t}\n\t},\n\n\t.root_clock_optimization = {\n\t\t\t.bits = {\n\t\t\t\t\t.dpp = true,\n\t\t\t\t\t.dsc = true,\n\t\t\t\t\t.hdmistream = true,\n\t\t\t\t\t.hdmichar = true,\n\t\t\t\t\t.dpstream = true,\n\t\t\t\t\t.symclk32_se = true,\n\t\t\t\t\t.symclk32_le = true,\n\t\t\t\t\t.symclk_fe = true,\n\t\t\t\t\t.physymclk = true,\n\t\t\t\t\t.dpiasymclk = true,\n\t\t\t}\n\t},\n\n\t.seamless_boot_odm_combine = true\n};\n\nstatic const struct dc_debug_options debug_defaults_diags = {\n\t.disable_dmcu = true,\n\t.force_abm_enable = false,\n\t.timing_trace = true,\n\t.clock_trace = true,\n\t.disable_dpp_power_gate = true,\n\t.disable_hubp_power_gate = true,\n\t.disable_clock_gate = true,\n\t.disable_pplib_clock_request = true,\n\t.disable_pplib_wm_range = true,\n\t.disable_stutter = false,\n\t.scl_reset_length10 = true,\n\t.dwb_fi_phase = -1, \n\t.dmub_command_table = true,\n\t.enable_tri_buf = true,\n\t.use_max_lb = true\n};\n\nstatic const struct dc_panel_config panel_config_defaults = {\n\t.psr = {\n\t\t.disable_psr = false,\n\t\t.disallow_psrsu = false,\n\t\t.disallow_replay = false,\n\t},\n\t.ilr = {\n\t\t.optimize_edp_link_rate = true,\n\t},\n};\n\nstatic void dcn31_dpp_destroy(struct dpp **dpp)\n{\n\tkfree(TO_DCN20_DPP(*dpp));\n\t*dpp = NULL;\n}\n\nstatic struct dpp *dcn31_dpp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn3_dpp *dpp =\n\t\tkzalloc(sizeof(struct dcn3_dpp), GFP_KERNEL);\n\n\tif (!dpp)\n\t\treturn NULL;\n\n\tif (dpp3_construct(dpp, ctx, inst,\n\t\t\t&dpp_regs[inst], &tf_shift, &tf_mask))\n\t\treturn &dpp->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(dpp);\n\treturn NULL;\n}\n\nstatic struct output_pixel_processor *dcn31_opp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn20_opp *opp =\n\t\tkzalloc(sizeof(struct dcn20_opp), GFP_KERNEL);\n\n\tif (!opp) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdcn20_opp_construct(opp, ctx, inst,\n\t\t\t&opp_regs[inst], &opp_shift, &opp_mask);\n\treturn &opp->base;\n}\n\nstatic struct dce_aux *dcn31_aux_engine_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct aux_engine_dce110 *aux_engine =\n\t\tkzalloc(sizeof(struct aux_engine_dce110), GFP_KERNEL);\n\n\tif (!aux_engine)\n\t\treturn NULL;\n\n\tdce110_aux_engine_construct(aux_engine, ctx, inst,\n\t\t\t\t    SW_AUX_TIMEOUT_PERIOD_MULTIPLIER * AUX_TIMEOUT_PERIOD,\n\t\t\t\t    &aux_engine_regs[inst],\n\t\t\t\t\t&aux_mask,\n\t\t\t\t\t&aux_shift,\n\t\t\t\t\tctx->dc->caps.extended_aux_timeout_support);\n\n\treturn &aux_engine->base;\n}\n#define i2c_inst_regs(id) { I2C_HW_ENGINE_COMMON_REG_LIST_DCN30(id) }\n\nstatic const struct dce_i2c_registers i2c_hw_regs[] = {\n\t\ti2c_inst_regs(1),\n\t\ti2c_inst_regs(2),\n\t\ti2c_inst_regs(3),\n\t\ti2c_inst_regs(4),\n\t\ti2c_inst_regs(5),\n};\n\nstatic const struct dce_i2c_shift i2c_shifts = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dce_i2c_mask i2c_masks = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\n \n\n \n \nstatic const enum engine_id dpia_to_preferred_enc_id_table[] = {\n\t\tENGINE_ID_DIGC,\n\t\tENGINE_ID_DIGC,\n\t\tENGINE_ID_DIGD,\n\t\tENGINE_ID_DIGD\n};\n\nstatic enum engine_id dcn314_get_preferred_eng_id_dpia(unsigned int dpia_index)\n{\n\treturn dpia_to_preferred_enc_id_table[dpia_index];\n}\n\nstatic struct dce_i2c_hw *dcn31_i2c_hw_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce_i2c_hw *dce_i2c_hw =\n\t\tkzalloc(sizeof(struct dce_i2c_hw), GFP_KERNEL);\n\n\tif (!dce_i2c_hw)\n\t\treturn NULL;\n\n\tdcn2_i2c_hw_construct(dce_i2c_hw, ctx, inst,\n\t\t\t\t    &i2c_hw_regs[inst], &i2c_shifts, &i2c_masks);\n\n\treturn dce_i2c_hw;\n}\nstatic struct mpc *dcn31_mpc_create(\n\t\tstruct dc_context *ctx,\n\t\tint num_mpcc,\n\t\tint num_rmu)\n{\n\tstruct dcn30_mpc *mpc30 = kzalloc(sizeof(struct dcn30_mpc),\n\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!mpc30)\n\t\treturn NULL;\n\n\tdcn30_mpc_construct(mpc30, ctx,\n\t\t\t&mpc_regs,\n\t\t\t&mpc_shift,\n\t\t\t&mpc_mask,\n\t\t\tnum_mpcc,\n\t\t\tnum_rmu);\n\n\treturn &mpc30->base;\n}\n\nstatic struct hubbub *dcn31_hubbub_create(struct dc_context *ctx)\n{\n\tint i;\n\n\tstruct dcn20_hubbub *hubbub3 = kzalloc(sizeof(struct dcn20_hubbub),\n\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!hubbub3)\n\t\treturn NULL;\n\n\thubbub31_construct(hubbub3, ctx,\n\t\t\t&hubbub_reg,\n\t\t\t&hubbub_shift,\n\t\t\t&hubbub_mask,\n\t\t\tdcn3_14_ip.det_buffer_size_kbytes,\n\t\t\tdcn3_14_ip.pixel_chunk_size_kbytes,\n\t\t\tdcn3_14_ip.config_return_buffer_size_in_kbytes);\n\n\n\tfor (i = 0; i < res_cap_dcn314.num_vmid; i++) {\n\t\tstruct dcn20_vmid *vmid = &hubbub3->vmid[i];\n\n\t\tvmid->ctx = ctx;\n\n\t\tvmid->regs = &vmid_regs[i];\n\t\tvmid->shifts = &vmid_shifts;\n\t\tvmid->masks = &vmid_masks;\n\t}\n\n\treturn &hubbub3->base;\n}\n\nstatic struct timing_generator *dcn31_timing_generator_create(\n\t\tstruct dc_context *ctx,\n\t\tuint32_t instance)\n{\n\tstruct optc *tgn10 =\n\t\tkzalloc(sizeof(struct optc), GFP_KERNEL);\n\n\tif (!tgn10)\n\t\treturn NULL;\n\n\ttgn10->base.inst = instance;\n\ttgn10->base.ctx = ctx;\n\n\ttgn10->tg_regs = &optc_regs[instance];\n\ttgn10->tg_shift = &optc_shift;\n\ttgn10->tg_mask = &optc_mask;\n\n\tdcn314_timing_generator_init(tgn10);\n\n\treturn &tgn10->base;\n}\n\nstatic const struct encoder_feature_support link_enc_feature = {\n\t\t.max_hdmi_deep_color = COLOR_DEPTH_121212,\n\t\t.max_hdmi_pixel_clock = 600000,\n\t\t.hdmi_ycbcr420_supported = true,\n\t\t.dp_ycbcr420_supported = true,\n\t\t.fec_supported = true,\n\t\t.flags.bits.IS_HBR2_CAPABLE = true,\n\t\t.flags.bits.IS_HBR3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS4_CAPABLE = true\n};\n\nstatic struct link_encoder *dcn31_link_encoder_create(\n\tstruct dc_context *ctx,\n\tconst struct encoder_init_data *enc_init_data)\n{\n\tstruct dcn20_link_encoder *enc20 =\n\t\tkzalloc(sizeof(struct dcn20_link_encoder), GFP_KERNEL);\n\n\tif (!enc20)\n\t\treturn NULL;\n\n\tdcn31_link_encoder_construct(enc20,\n\t\t\tenc_init_data,\n\t\t\t&link_enc_feature,\n\t\t\t&link_enc_regs[enc_init_data->transmitter],\n\t\t\t&link_enc_aux_regs[enc_init_data->channel - 1],\n\t\t\t&link_enc_hpd_regs[enc_init_data->hpd_source],\n\t\t\t&le_shift,\n\t\t\t&le_mask);\n\n\treturn &enc20->enc10.base;\n}\n\n \nstatic struct link_encoder *dcn31_link_enc_create_minimal(\n\t\tstruct dc_context *ctx, enum engine_id eng_id)\n{\n\tstruct dcn20_link_encoder *enc20;\n\n\tif ((eng_id - ENGINE_ID_DIGA) > ctx->dc->res_pool->res_cap->num_dig_link_enc)\n\t\treturn NULL;\n\n\tenc20 = kzalloc(sizeof(struct dcn20_link_encoder), GFP_KERNEL);\n\tif (!enc20)\n\t\treturn NULL;\n\n\tdcn31_link_encoder_construct_minimal(\n\t\t\tenc20,\n\t\t\tctx,\n\t\t\t&link_enc_feature,\n\t\t\t&link_enc_regs[eng_id - ENGINE_ID_DIGA],\n\t\t\teng_id);\n\n\treturn &enc20->enc10.base;\n}\n\nstatic struct panel_cntl *dcn31_panel_cntl_create(const struct panel_cntl_init_data *init_data)\n{\n\tstruct dcn31_panel_cntl *panel_cntl =\n\t\tkzalloc(sizeof(struct dcn31_panel_cntl), GFP_KERNEL);\n\n\tif (!panel_cntl)\n\t\treturn NULL;\n\n\tdcn31_panel_cntl_construct(panel_cntl, init_data);\n\n\treturn &panel_cntl->base;\n}\n\nstatic void read_dce_straps(\n\tstruct dc_context *ctx,\n\tstruct resource_straps *straps)\n{\n\tgeneric_reg_get(ctx, regDC_PINSTRAPS + BASE(regDC_PINSTRAPS_BASE_IDX),\n\t\tFN(DC_PINSTRAPS, DC_PINSTRAPS_AUDIO), &straps->dc_pinstraps_audio);\n\n}\n\nstatic struct audio *dcn31_create_audio(\n\t\tstruct dc_context *ctx, unsigned int inst)\n{\n\treturn dce_audio_create(ctx, inst,\n\t\t\t&audio_regs[inst], &audio_shift, &audio_mask);\n}\n\nstatic struct vpg *dcn31_vpg_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn31_vpg *vpg31 = kzalloc(sizeof(struct dcn31_vpg), GFP_KERNEL);\n\n\tif (!vpg31)\n\t\treturn NULL;\n\n\tvpg31_construct(vpg31, ctx, inst,\n\t\t\t&vpg_regs[inst],\n\t\t\t&vpg_shift,\n\t\t\t&vpg_mask);\n\n\treturn &vpg31->base;\n}\n\nstatic struct afmt *dcn31_afmt_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn31_afmt *afmt31 = kzalloc(sizeof(struct dcn31_afmt), GFP_KERNEL);\n\n\tif (!afmt31)\n\t\treturn NULL;\n\n\tafmt31_construct(afmt31, ctx, inst,\n\t\t\t&afmt_regs[inst],\n\t\t\t&afmt_shift,\n\t\t\t&afmt_mask);\n\n\t\n\n\treturn &afmt31->base;\n}\n\nstatic struct apg *dcn31_apg_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn31_apg *apg31 = kzalloc(sizeof(struct dcn31_apg), GFP_KERNEL);\n\n\tif (!apg31)\n\t\treturn NULL;\n\n\tapg31_construct(apg31, ctx, inst,\n\t\t\t&apg_regs[inst],\n\t\t\t&apg_shift,\n\t\t\t&apg_mask);\n\n\treturn &apg31->base;\n}\n\nstatic struct stream_encoder *dcn314_stream_encoder_create(\n\tenum engine_id eng_id,\n\tstruct dc_context *ctx)\n{\n\tstruct dcn10_stream_encoder *enc1;\n\tstruct vpg *vpg;\n\tstruct afmt *afmt;\n\tint vpg_inst;\n\tint afmt_inst;\n\n\t \n\tif (eng_id < ENGINE_ID_DIGF) {\n\t\tvpg_inst = eng_id;\n\t\tafmt_inst = eng_id;\n\t} else\n\t\treturn NULL;\n\n\tenc1 = kzalloc(sizeof(struct dcn10_stream_encoder), GFP_KERNEL);\n\tvpg = dcn31_vpg_create(ctx, vpg_inst);\n\tafmt = dcn31_afmt_create(ctx, afmt_inst);\n\n\tif (!enc1 || !vpg || !afmt) {\n\t\tkfree(enc1);\n\t\tkfree(vpg);\n\t\tkfree(afmt);\n\t\treturn NULL;\n\t}\n\n\tdcn314_dio_stream_encoder_construct(enc1, ctx, ctx->dc_bios,\n\t\t\t\t\teng_id, vpg, afmt,\n\t\t\t\t\t&stream_enc_regs[eng_id],\n\t\t\t\t\t&se_shift, &se_mask);\n\n\treturn &enc1->base;\n}\n\nstatic struct hpo_dp_stream_encoder *dcn31_hpo_dp_stream_encoder_create(\n\tenum engine_id eng_id,\n\tstruct dc_context *ctx)\n{\n\tstruct dcn31_hpo_dp_stream_encoder *hpo_dp_enc31;\n\tstruct vpg *vpg;\n\tstruct apg *apg;\n\tuint32_t hpo_dp_inst;\n\tuint32_t vpg_inst;\n\tuint32_t apg_inst;\n\n\tASSERT((eng_id >= ENGINE_ID_HPO_DP_0) && (eng_id <= ENGINE_ID_HPO_DP_3));\n\thpo_dp_inst = eng_id - ENGINE_ID_HPO_DP_0;\n\n\t \n\t\n\tvpg_inst = hpo_dp_inst + 5;\n\n\t \n\tapg_inst = hpo_dp_inst;\n\n\t \n\thpo_dp_enc31 = kzalloc(sizeof(struct dcn31_hpo_dp_stream_encoder), GFP_KERNEL);\n\tvpg = dcn31_vpg_create(ctx, vpg_inst);\n\tapg = dcn31_apg_create(ctx, apg_inst);\n\n\tif (!hpo_dp_enc31 || !vpg || !apg) {\n\t\tkfree(hpo_dp_enc31);\n\t\tkfree(vpg);\n\t\tkfree(apg);\n\t\treturn NULL;\n\t}\n\n\tdcn31_hpo_dp_stream_encoder_construct(hpo_dp_enc31, ctx, ctx->dc_bios,\n\t\t\t\t\thpo_dp_inst, eng_id, vpg, apg,\n\t\t\t\t\t&hpo_dp_stream_enc_regs[hpo_dp_inst],\n\t\t\t\t\t&hpo_dp_se_shift, &hpo_dp_se_mask);\n\n\treturn &hpo_dp_enc31->base;\n}\n\nstatic struct hpo_dp_link_encoder *dcn31_hpo_dp_link_encoder_create(\n\tuint8_t inst,\n\tstruct dc_context *ctx)\n{\n\tstruct dcn31_hpo_dp_link_encoder *hpo_dp_enc31;\n\n\t \n\thpo_dp_enc31 = kzalloc(sizeof(struct dcn31_hpo_dp_link_encoder), GFP_KERNEL);\n\n\thpo_dp_link_encoder31_construct(hpo_dp_enc31, ctx, inst,\n\t\t\t\t\t&hpo_dp_link_enc_regs[inst],\n\t\t\t\t\t&hpo_dp_le_shift, &hpo_dp_le_mask);\n\n\treturn &hpo_dp_enc31->base;\n}\n\nstatic struct dce_hwseq *dcn314_hwseq_create(\n\tstruct dc_context *ctx)\n{\n\tstruct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_KERNEL);\n\n\tif (hws) {\n\t\thws->ctx = ctx;\n\t\thws->regs = &hwseq_reg;\n\t\thws->shifts = &hwseq_shift;\n\t\thws->masks = &hwseq_mask;\n\t}\n\treturn hws;\n}\nstatic const struct resource_create_funcs res_create_funcs = {\n\t.read_dce_straps = read_dce_straps,\n\t.create_audio = dcn31_create_audio,\n\t.create_stream_encoder = dcn314_stream_encoder_create,\n\t.create_hpo_dp_stream_encoder = dcn31_hpo_dp_stream_encoder_create,\n\t.create_hpo_dp_link_encoder = dcn31_hpo_dp_link_encoder_create,\n\t.create_hwseq = dcn314_hwseq_create,\n};\n\nstatic void dcn314_resource_destruct(struct dcn314_resource_pool *pool)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < pool->base.stream_enc_count; i++) {\n\t\tif (pool->base.stream_enc[i] != NULL) {\n\t\t\tif (pool->base.stream_enc[i]->vpg != NULL) {\n\t\t\t\tkfree(DCN30_VPG_FROM_VPG(pool->base.stream_enc[i]->vpg));\n\t\t\t\tpool->base.stream_enc[i]->vpg = NULL;\n\t\t\t}\n\t\t\tif (pool->base.stream_enc[i]->afmt != NULL) {\n\t\t\t\tkfree(DCN30_AFMT_FROM_AFMT(pool->base.stream_enc[i]->afmt));\n\t\t\t\tpool->base.stream_enc[i]->afmt = NULL;\n\t\t\t}\n\t\t\tkfree(DCN10STRENC_FROM_STRENC(pool->base.stream_enc[i]));\n\t\t\tpool->base.stream_enc[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.hpo_dp_stream_enc_count; i++) {\n\t\tif (pool->base.hpo_dp_stream_enc[i] != NULL) {\n\t\t\tif (pool->base.hpo_dp_stream_enc[i]->vpg != NULL) {\n\t\t\t\tkfree(DCN30_VPG_FROM_VPG(pool->base.hpo_dp_stream_enc[i]->vpg));\n\t\t\t\tpool->base.hpo_dp_stream_enc[i]->vpg = NULL;\n\t\t\t}\n\t\t\tif (pool->base.hpo_dp_stream_enc[i]->apg != NULL) {\n\t\t\t\tkfree(DCN31_APG_FROM_APG(pool->base.hpo_dp_stream_enc[i]->apg));\n\t\t\t\tpool->base.hpo_dp_stream_enc[i]->apg = NULL;\n\t\t\t}\n\t\t\tkfree(DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(pool->base.hpo_dp_stream_enc[i]));\n\t\t\tpool->base.hpo_dp_stream_enc[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.hpo_dp_link_enc_count; i++) {\n\t\tif (pool->base.hpo_dp_link_enc[i] != NULL) {\n\t\t\tkfree(DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(pool->base.hpo_dp_link_enc[i]));\n\t\t\tpool->base.hpo_dp_link_enc[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dsc; i++) {\n\t\tif (pool->base.dscs[i] != NULL)\n\t\t\tdcn20_dsc_destroy(&pool->base.dscs[i]);\n\t}\n\n\tif (pool->base.mpc != NULL) {\n\t\tkfree(TO_DCN20_MPC(pool->base.mpc));\n\t\tpool->base.mpc = NULL;\n\t}\n\tif (pool->base.hubbub != NULL) {\n\t\tkfree(pool->base.hubbub);\n\t\tpool->base.hubbub = NULL;\n\t}\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tif (pool->base.dpps[i] != NULL)\n\t\t\tdcn31_dpp_destroy(&pool->base.dpps[i]);\n\n\t\tif (pool->base.ipps[i] != NULL)\n\t\t\tpool->base.ipps[i]->funcs->ipp_destroy(&pool->base.ipps[i]);\n\n\t\tif (pool->base.hubps[i] != NULL) {\n\t\t\tkfree(TO_DCN20_HUBP(pool->base.hubps[i]));\n\t\t\tpool->base.hubps[i] = NULL;\n\t\t}\n\n\t\tif (pool->base.irqs != NULL)\n\t\t\tdal_irq_service_destroy(&pool->base.irqs);\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tif (pool->base.engines[i] != NULL)\n\t\t\tdce110_engine_destroy(&pool->base.engines[i]);\n\t\tif (pool->base.hw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.hw_i2cs[i]);\n\t\t\tpool->base.hw_i2cs[i] = NULL;\n\t\t}\n\t\tif (pool->base.sw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.sw_i2cs[i]);\n\t\t\tpool->base.sw_i2cs[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_opp; i++) {\n\t\tif (pool->base.opps[i] != NULL)\n\t\t\tpool->base.opps[i]->funcs->opp_destroy(&pool->base.opps[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tif (pool->base.timing_generators[i] != NULL)\t{\n\t\t\tkfree(DCN10TG_FROM_TG(pool->base.timing_generators[i]));\n\t\t\tpool->base.timing_generators[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dwb; i++) {\n\t\tif (pool->base.dwbc[i] != NULL) {\n\t\t\tkfree(TO_DCN30_DWBC(pool->base.dwbc[i]));\n\t\t\tpool->base.dwbc[i] = NULL;\n\t\t}\n\t\tif (pool->base.mcif_wb[i] != NULL) {\n\t\t\tkfree(TO_DCN30_MMHUBBUB(pool->base.mcif_wb[i]));\n\t\t\tpool->base.mcif_wb[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.audio_count; i++) {\n\t\tif (pool->base.audios[i])\n\t\t\tdce_aud_destroy(&pool->base.audios[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] != NULL) {\n\t\t\tdcn20_clock_source_destroy(&pool->base.clock_sources[i]);\n\t\t\tpool->base.clock_sources[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_mpc_3dlut; i++) {\n\t\tif (pool->base.mpc_lut[i] != NULL) {\n\t\t\tdc_3dlut_func_release(pool->base.mpc_lut[i]);\n\t\t\tpool->base.mpc_lut[i] = NULL;\n\t\t}\n\t\tif (pool->base.mpc_shaper[i] != NULL) {\n\t\t\tdc_transfer_func_release(pool->base.mpc_shaper[i]);\n\t\t\tpool->base.mpc_shaper[i] = NULL;\n\t\t}\n\t}\n\n\tif (pool->base.dp_clock_source != NULL) {\n\t\tdcn20_clock_source_destroy(&pool->base.dp_clock_source);\n\t\tpool->base.dp_clock_source = NULL;\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tif (pool->base.multiple_abms[i] != NULL)\n\t\t\tdce_abm_destroy(&pool->base.multiple_abms[i]);\n\t}\n\n\tif (pool->base.psr != NULL)\n\t\tdmub_psr_destroy(&pool->base.psr);\n\n\tif (pool->base.replay != NULL)\n\t\tdmub_replay_destroy(&pool->base.replay);\n\n\tif (pool->base.dccg != NULL)\n\t\tdcn_dccg_destroy(&pool->base.dccg);\n}\n\nstatic struct hubp *dcn31_hubp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn20_hubp *hubp2 =\n\t\tkzalloc(sizeof(struct dcn20_hubp), GFP_KERNEL);\n\n\tif (!hubp2)\n\t\treturn NULL;\n\n\tif (hubp31_construct(hubp2, ctx, inst,\n\t\t\t&hubp_regs[inst], &hubp_shift, &hubp_mask))\n\t\treturn &hubp2->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(hubp2);\n\treturn NULL;\n}\n\nstatic bool dcn31_dwbc_create(struct dc_context *ctx, struct resource_pool *pool)\n{\n\tint i;\n\tuint32_t pipe_count = pool->res_cap->num_dwb;\n\n\tfor (i = 0; i < pipe_count; i++) {\n\t\tstruct dcn30_dwbc *dwbc30 = kzalloc(sizeof(struct dcn30_dwbc),\n\t\t\t\t\t\t    GFP_KERNEL);\n\n\t\tif (!dwbc30) {\n\t\t\tdm_error(\"DC: failed to create dwbc30!\\n\");\n\t\t\treturn false;\n\t\t}\n\n\t\tdcn30_dwbc_construct(dwbc30, ctx,\n\t\t\t\t&dwbc30_regs[i],\n\t\t\t\t&dwbc30_shift,\n\t\t\t\t&dwbc30_mask,\n\t\t\t\ti);\n\n\t\tpool->dwbc[i] = &dwbc30->base;\n\t}\n\treturn true;\n}\n\nstatic bool dcn31_mmhubbub_create(struct dc_context *ctx, struct resource_pool *pool)\n{\n\tint i;\n\tuint32_t pipe_count = pool->res_cap->num_dwb;\n\n\tfor (i = 0; i < pipe_count; i++) {\n\t\tstruct dcn30_mmhubbub *mcif_wb30 = kzalloc(sizeof(struct dcn30_mmhubbub),\n\t\t\t\t\t\t    GFP_KERNEL);\n\n\t\tif (!mcif_wb30) {\n\t\t\tdm_error(\"DC: failed to create mcif_wb30!\\n\");\n\t\t\treturn false;\n\t\t}\n\n\t\tdcn30_mmhubbub_construct(mcif_wb30, ctx,\n\t\t\t\t&mcif_wb30_regs[i],\n\t\t\t\t&mcif_wb30_shift,\n\t\t\t\t&mcif_wb30_mask,\n\t\t\t\ti);\n\n\t\tpool->mcif_wb[i] = &mcif_wb30->base;\n\t}\n\treturn true;\n}\n\nstatic struct display_stream_compressor *dcn314_dsc_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn20_dsc *dsc =\n\t\tkzalloc(sizeof(struct dcn20_dsc), GFP_KERNEL);\n\n\tif (!dsc) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask);\n\treturn &dsc->base;\n}\n\nstatic void dcn314_destroy_resource_pool(struct resource_pool **pool)\n{\n\tstruct dcn314_resource_pool *dcn314_pool = TO_DCN314_RES_POOL(*pool);\n\n\tdcn314_resource_destruct(dcn314_pool);\n\tkfree(dcn314_pool);\n\t*pool = NULL;\n}\n\nstatic struct clock_source *dcn31_clock_source_create(\n\t\tstruct dc_context *ctx,\n\t\tstruct dc_bios *bios,\n\t\tenum clock_source_id id,\n\t\tconst struct dce110_clk_src_regs *regs,\n\t\tbool dp_clk_src)\n{\n\tstruct dce110_clk_src *clk_src =\n\t\tkzalloc(sizeof(struct dce110_clk_src), GFP_KERNEL);\n\n\tif (!clk_src)\n\t\treturn NULL;\n\n\tif (dcn31_clk_src_construct(clk_src, ctx, bios, id,\n\t\t\tregs, &cs_shift, &cs_mask)) {\n\t\tclk_src->base.dp_clk_src = dp_clk_src;\n\t\treturn &clk_src->base;\n\t}\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(clk_src);\n\treturn NULL;\n}\n\nstatic int dcn314_populate_dml_pipes_from_context(\n\tstruct dc *dc, struct dc_state *context,\n\tdisplay_e2e_pipe_params_st *pipes,\n\tbool fast_validate)\n{\n\tint pipe_cnt;\n\n\tDC_FP_START();\n\tpipe_cnt = dcn314_populate_dml_pipes_from_context_fpu(dc, context, pipes, fast_validate);\n\tDC_FP_END();\n\n\treturn pipe_cnt;\n}\n\nstatic struct dc_cap_funcs cap_funcs = {\n\t.get_dcc_compression_cap = dcn20_get_dcc_compression_cap\n};\n\nstatic void dcn314_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params)\n{\n\tDC_FP_START();\n\tdcn314_update_bw_bounding_box_fpu(dc, bw_params);\n\tDC_FP_END();\n}\n\nstatic void dcn314_get_panel_config_defaults(struct dc_panel_config *panel_config)\n{\n\t*panel_config = panel_config_defaults;\n}\n\nstatic bool filter_modes_for_single_channel_workaround(struct dc *dc,\n\t\tstruct dc_state *context)\n{\n\t\n\tif (dc->clk_mgr->bw_params->vram_type == 34 &&\n\t    dc->clk_mgr->bw_params->num_channels < 2 &&\n\t    context->stream_count > 1) {\n\t\tint total_phy_pix_clk = 0;\n\n\t\tfor (int i = 0; i < context->stream_count; i++)\n\t\t\tif (context->res_ctx.pipe_ctx[i].stream)\n\t\t\t\ttotal_phy_pix_clk += context->res_ctx.pipe_ctx[i].stream->phy_pix_clk;\n\n\t\tif (total_phy_pix_clk >= (1148928+826260)) \n\t\t\treturn true;\n\t}\n\treturn false;\n}\n\nbool dcn314_validate_bandwidth(struct dc *dc,\n\t\tstruct dc_state *context,\n\t\tbool fast_validate)\n{\n\tbool out = false;\n\n\tBW_VAL_TRACE_SETUP();\n\n\tint vlevel = 0;\n\tint pipe_cnt = 0;\n\tdisplay_e2e_pipe_params_st *pipes = kzalloc(dc->res_pool->pipe_count * sizeof(display_e2e_pipe_params_st), GFP_KERNEL);\n\tDC_LOGGER_INIT(dc->ctx->logger);\n\n\tBW_VAL_TRACE_COUNT();\n\n\tif (filter_modes_for_single_channel_workaround(dc, context))\n\t\tgoto validate_fail;\n\n\tDC_FP_START();\n\t\n\tout = dcn30_internal_validate_bw(dc, context, pipes, &pipe_cnt, &vlevel, fast_validate, false);\n\tDC_FP_END();\n\n\t\n\tif (pipe_cnt == 0)\n\t\tfast_validate = false;\n\n\tif (!out)\n\t\tgoto validate_fail;\n\n\tBW_VAL_TRACE_END_VOLTAGE_LEVEL();\n\n\tif (fast_validate) {\n\t\tBW_VAL_TRACE_SKIP(fast);\n\t\tgoto validate_out;\n\t}\n\tif (dc->res_pool->funcs->calculate_wm_and_dlg)\n\t\tdc->res_pool->funcs->calculate_wm_and_dlg(dc, context, pipes, pipe_cnt, vlevel);\n\n\tBW_VAL_TRACE_END_WATERMARKS();\n\n\tgoto validate_out;\n\nvalidate_fail:\n\tDC_LOG_WARNING(\"Mode Validation Warning: %s failed validation.\\n\",\n\t\tdml_get_status_message(context->bw_ctx.dml.vba.ValidationStatus[context->bw_ctx.dml.vba.soc.num_states]));\n\n\tBW_VAL_TRACE_SKIP(fail);\n\tout = false;\n\nvalidate_out:\n\tkfree(pipes);\n\n\tBW_VAL_TRACE_FINISH();\n\n\treturn out;\n}\n\nstatic struct resource_funcs dcn314_res_pool_funcs = {\n\t.destroy = dcn314_destroy_resource_pool,\n\t.link_enc_create = dcn31_link_encoder_create,\n\t.link_enc_create_minimal = dcn31_link_enc_create_minimal,\n\t.link_encs_assign = link_enc_cfg_link_encs_assign,\n\t.link_enc_unassign = link_enc_cfg_link_enc_unassign,\n\t.panel_cntl_create = dcn31_panel_cntl_create,\n\t.validate_bandwidth = dcn314_validate_bandwidth,\n\t.calculate_wm_and_dlg = dcn31_calculate_wm_and_dlg,\n\t.update_soc_for_wm_a = dcn31_update_soc_for_wm_a,\n\t.populate_dml_pipes = dcn314_populate_dml_pipes_from_context,\n\t.acquire_free_pipe_as_secondary_dpp_pipe = dcn20_acquire_free_pipe_for_layer,\n\t.add_stream_to_ctx = dcn30_add_stream_to_ctx,\n\t.add_dsc_to_stream_resource = dcn20_add_dsc_to_stream_resource,\n\t.remove_stream_from_ctx = dcn20_remove_stream_from_ctx,\n\t.populate_dml_writeback_from_context = dcn30_populate_dml_writeback_from_context,\n\t.set_mcif_arb_params = dcn30_set_mcif_arb_params,\n\t.find_first_free_match_stream_enc_for_link = dcn10_find_first_free_match_stream_enc_for_link,\n\t.acquire_post_bldn_3dlut = dcn30_acquire_post_bldn_3dlut,\n\t.release_post_bldn_3dlut = dcn30_release_post_bldn_3dlut,\n\t.update_bw_bounding_box = dcn314_update_bw_bounding_box,\n\t.patch_unknown_plane_state = dcn20_patch_unknown_plane_state,\n\t.get_panel_config_defaults = dcn314_get_panel_config_defaults,\n\t.get_preferred_eng_id_dpia = dcn314_get_preferred_eng_id_dpia,\n};\n\nstatic struct clock_source *dcn30_clock_source_create(\n\t\tstruct dc_context *ctx,\n\t\tstruct dc_bios *bios,\n\t\tenum clock_source_id id,\n\t\tconst struct dce110_clk_src_regs *regs,\n\t\tbool dp_clk_src)\n{\n\tstruct dce110_clk_src *clk_src =\n\t\tkzalloc(sizeof(struct dce110_clk_src), GFP_KERNEL);\n\n\tif (!clk_src)\n\t\treturn NULL;\n\n\tif (dcn31_clk_src_construct(clk_src, ctx, bios, id,\n\t\t\tregs, &cs_shift, &cs_mask)) {\n\t\tclk_src->base.dp_clk_src = dp_clk_src;\n\t\treturn &clk_src->base;\n\t}\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(clk_src);\n\treturn NULL;\n}\n\nstatic bool dcn314_resource_construct(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct dcn314_resource_pool *pool)\n{\n\tint i;\n\tstruct dc_context *ctx = dc->ctx;\n\tstruct irq_service_init_data init_data;\n\n\tctx->dc_bios->regs = &bios_regs;\n\n\tpool->base.res_cap = &res_cap_dcn314;\n\tpool->base.funcs = &dcn314_res_pool_funcs;\n\n\t \n\tpool->base.underlay_pipe_index = NO_UNDERLAY_PIPE;\n\tpool->base.pipe_count = pool->base.res_cap->num_timing_generator;\n\tpool->base.mpcc_count = pool->base.res_cap->num_timing_generator;\n\tdc->caps.max_downscale_ratio = 400;\n\tdc->caps.i2c_speed_in_khz = 100;\n\tdc->caps.i2c_speed_in_khz_hdcp = 100;\n\tdc->caps.max_cursor_size = 256;\n\tdc->caps.min_horizontal_blanking_period = 80;\n\tdc->caps.dmdata_alloc_size = 2048;\n\tdc->caps.max_slave_planes = 2;\n\tdc->caps.max_slave_yuv_planes = 2;\n\tdc->caps.max_slave_rgb_planes = 2;\n\tdc->caps.post_blend_color_processing = true;\n\tdc->caps.force_dp_tps4_for_cp2520 = true;\n\tif (dc->config.forceHBR2CP2520)\n\t\tdc->caps.force_dp_tps4_for_cp2520 = false;\n\tdc->caps.dp_hpo = true;\n\tdc->caps.dp_hdmi21_pcon_support = true;\n\tdc->caps.edp_dsc_support = true;\n\tdc->caps.extended_aux_timeout_support = true;\n\tdc->caps.dmcub_support = true;\n\tdc->caps.is_apu = true;\n\tdc->caps.seamless_odm = true;\n\n\tdc->caps.zstate_support = true;\n\n\t \n\tdc->caps.color.dpp.dcn_arch = 1;\n\tdc->caps.color.dpp.input_lut_shared = 0;\n\tdc->caps.color.dpp.icsc = 1;\n\tdc->caps.color.dpp.dgam_ram = 0; \n\tdc->caps.color.dpp.dgam_rom_caps.srgb = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.bt2020 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.gamma2_2 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.pq = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.hlg = 1;\n\tdc->caps.color.dpp.post_csc = 1;\n\tdc->caps.color.dpp.gamma_corr = 1;\n\tdc->caps.color.dpp.dgam_rom_for_yuv = 0;\n\n\tdc->caps.color.dpp.hw_3d_lut = 1;\n\tdc->caps.color.dpp.ogam_ram = 1;\n\t\n\tdc->caps.color.dpp.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.ocsc = 0;\n\n\tdc->caps.color.mpc.gamut_remap = 1;\n\tdc->caps.color.mpc.num_3dluts = pool->base.res_cap->num_mpc_3dlut; \n\tdc->caps.color.mpc.ogam_ram = 1;\n\tdc->caps.color.mpc.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.pq = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.mpc.ocsc = 1;\n\n\t \n\tdc->config.use_pipe_ctx_sync_logic = true;\n\n\t \n\t{\n\t\tif (ctx->dc_bios->funcs->get_lttpr_caps) {\n\t\t\tenum bp_result bp_query_result;\n\t\t\tuint8_t is_vbios_lttpr_enable = 0;\n\n\t\t\tbp_query_result = ctx->dc_bios->funcs->get_lttpr_caps(ctx->dc_bios, &is_vbios_lttpr_enable);\n\t\t\tdc->caps.vbios_lttpr_enable = (bp_query_result == BP_RESULT_OK) && !!is_vbios_lttpr_enable;\n\t\t}\n\n\t\t \n\t\t{\n\t\t\tdc->caps.vbios_lttpr_aware = true;\n\t\t}\n\t}\n\n\tif (dc->ctx->dce_environment == DCE_ENV_PRODUCTION_DRV)\n\t\tdc->debug = debug_defaults_drv;\n\telse\n\t\tdc->debug = debug_defaults_diags;\n\n\t \n\tdc->debug.disable_dpp_power_gate = true;\n\tdc->debug.disable_hubp_power_gate = true;\n\n\t \n\tdc->debug.root_clock_optimization.u32All = 0;\n\n\t\n\tif (dc->vm_helper)\n\t\tvm_helper_init(dc->vm_helper, 16);\n\n\t \n\n\t \n\tpool->base.clock_sources[DCN31_CLK_SRC_PLL0] =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL0,\n\t\t\t\t&clk_src_regs[0], false);\n\tpool->base.clock_sources[DCN31_CLK_SRC_PLL1] =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL1,\n\t\t\t\t&clk_src_regs[1], false);\n\tpool->base.clock_sources[DCN31_CLK_SRC_PLL2] =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL2,\n\t\t\t\t&clk_src_regs[2], false);\n\tpool->base.clock_sources[DCN31_CLK_SRC_PLL3] =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL3,\n\t\t\t\t&clk_src_regs[3], false);\n\tpool->base.clock_sources[DCN31_CLK_SRC_PLL4] =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL4,\n\t\t\t\t&clk_src_regs[4], false);\n\n\tpool->base.clk_src_count = DCN30_CLK_SRC_TOTAL;\n\n\t \n\tpool->base.dp_clock_source =\n\t\t\tdcn31_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_ID_DP_DTO,\n\t\t\t\t&clk_src_regs[0], true);\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tpool->base.dccg = dccg314_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask);\n\tif (pool->base.dccg == NULL) {\n\t\tdm_error(\"DC: failed to create dccg!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\tinit_data.ctx = dc->ctx;\n\tpool->base.irqs = dal_irq_service_dcn314_create(&init_data);\n\tif (!pool->base.irqs)\n\t\tgoto create_fail;\n\n\t \n\tpool->base.hubbub = dcn31_hubbub_create(ctx);\n\tif (pool->base.hubbub == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create hubbub!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tpool->base.hubps[i] = dcn31_hubp_create(ctx, i);\n\t\tif (pool->base.hubps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create hubps!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.dpps[i] = dcn31_dpp_create(ctx, i);\n\t\tif (pool->base.dpps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create dpps!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_opp; i++) {\n\t\tpool->base.opps[i] = dcn31_opp_create(ctx, i);\n\t\tif (pool->base.opps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tpool->base.timing_generators[i] = dcn31_timing_generator_create(\n\t\t\t\tctx, i);\n\t\tif (pool->base.timing_generators[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\tpool->base.timing_generator_count = i;\n\n\t \n\tpool->base.psr = dmub_psr_create(ctx);\n\tif (pool->base.psr == NULL) {\n\t\tdm_error(\"DC: failed to create psr obj!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\t \n\tpool->base.replay = dmub_replay_create(ctx);\n\tif (pool->base.replay == NULL) {\n\t\tdm_error(\"DC: failed to create replay obj!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tpool->base.multiple_abms[i] = dmub_abm_create(ctx,\n\t\t\t\t&abm_regs[i],\n\t\t\t\t&abm_shift,\n\t\t\t\t&abm_mask);\n\t\tif (pool->base.multiple_abms[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create abm for pipe %d!\\n\", i);\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\t \n\tpool->base.mpc = dcn31_mpc_create(ctx, pool->base.mpcc_count, pool->base.res_cap->num_mpc_3dlut);\n\tif (pool->base.mpc == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mpc!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dsc; i++) {\n\t\tpool->base.dscs[i] = dcn314_dsc_create(ctx, i);\n\t\tif (pool->base.dscs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create display stream compressor %d!\\n\", i);\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\t \n\tif (!dcn31_dwbc_create(ctx, &pool->base)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create dwbc!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tif (!dcn31_mmhubbub_create(ctx, &pool->base)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mcif_wb!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tpool->base.engines[i] = dcn31_aux_engine_create(ctx, i);\n\t\tif (pool->base.engines[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.hw_i2cs[i] = dcn31_i2c_hw_create(ctx, i);\n\t\tif (pool->base.hw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create hw i2c!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.sw_i2cs[i] = NULL;\n\t}\n\n\t \n\tpool->base.usb4_dpia_count = 4;\n\n\t \n\tif (!resource_construct(num_virtual_links, dc, &pool->base,\n\t\t\t&res_create_funcs))\n\t\tgoto create_fail;\n\n\t \n\tdcn314_hw_sequencer_construct(dc);\n\n\tdc->caps.max_planes =  pool->base.pipe_count;\n\n\tfor (i = 0; i < dc->caps.max_planes; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->cap_funcs = cap_funcs;\n\n\tdc->dcn_ip->max_num_dpp = dcn3_14_ip.max_num_dpp;\n\n\treturn true;\n\ncreate_fail:\n\n\tdcn314_resource_destruct(pool);\n\n\treturn false;\n}\n\nstruct resource_pool *dcn314_create_resource_pool(\n\t\tconst struct dc_init_data *init_data,\n\t\tstruct dc *dc)\n{\n\tstruct dcn314_resource_pool *pool =\n\t\tkzalloc(sizeof(struct dcn314_resource_pool), GFP_KERNEL);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dcn314_resource_construct(init_data->num_virtual_links, dc, pool))\n\t\treturn &pool->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(pool);\n\treturn NULL;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}