#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Aug  2 16:34:50 2018
# Process ID: 1564
# Current directory: /home/yang/vcu118/vcu118.runs/impl_1
# Command line: vivado -log U500VCU118DevKitFPGAChip.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source U500VCU118DevKitFPGAChip.tcl -notrace
# Log file: /home/yang/vcu118/vcu118.runs/impl_1/U500VCU118DevKitFPGAChip.vdi
# Journal file: /home/yang/vcu118/vcu118.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source U500VCU118DevKitFPGAChip.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'vcu118_sys_clock_mmcm0'
INFO: [Project 1-454] Reading design checkpoint '/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'vcu118_sys_clock_mmcm1'
INFO: [Project 1-454] Reading design checkpoint '/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.dcp' for cell 'dut_/xilinxvcu118mig_1/island/blackbox'
INFO: [Netlist 29-17] Analyzing 983 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e-es1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vcu118_sys_clock_mmcm0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vcu118_sys_clock_mmcm1/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vcu118_sys_clock_mmcm0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-1564-yang-linux/dcp_2/clk_wiz_0.edf:452]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vcu118_sys_clock_mmcm1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-1564-yang-linux/dcp_3/clk_wiz_1.edf:337]
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'vcu118_sys_clock_mmcm0/inst'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'vcu118_sys_clock_mmcm0/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'vcu118_sys_clock_mmcm0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3294.023 ; gain = 653.719 ; free physical = 8813 ; free virtual = 57518
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'vcu118_sys_clock_mmcm0/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'vcu118_sys_clock_mmcm1/inst'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'vcu118_sys_clock_mmcm1/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'vcu118_sys_clock_mmcm1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'vcu118_sys_clock_mmcm1/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_0/bd_28a7_microblaze_I_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_0/bd_28a7_microblaze_I_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/bd_28a7_rst_0_0_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/bd_28a7_rst_0_0_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/bd_28a7_rst_0_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/bd_28a7_rst_0_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_2/bd_28a7_ilmb_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_2/bd_28a7_ilmb_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_3/bd_28a7_dlmb_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_3/bd_28a7_dlmb_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/bd_28a7_iomodule_0_0_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/bd_28a7_iomodule_0_0_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_0/vcu118mig_microblaze_mcs_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_0/vcu118mig_microblaze_mcs_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/par/vcu118mig.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/par/vcu118mig.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst'
Parsing XDC File [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc]
CRITICAL WARNING: [Vivado 12-4807] Cannot set property 'CFGBVS', because the property isn't valid for a Virtex UltraScale+ design [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:7]
INFO: [Timing 38-2] Deriving generated clocks [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'U500VCU118System/uarts_0/txm/out_reg'. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'uart_rxd_sync/sync_1'. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: jtag_TCK_IBUF). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:161]
WARNING: [Vivado 12-646] clock 'clk_out1_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out2_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out3_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out4_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out5_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out6_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out7_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out1_vcu118_sys_clock_mmcm1' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out2_vcu118_sys_clock_mmcm1' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group {clk_out1_vcu118_sys_clock_mmcm0 clk_out2_vcu118_sys_clock_mmcm0 clk_out3_vcu118_sys_clock_mmcm0 clk_out4_vcu118_sys_clock_mmcm0 clk_out5_vcu118_sys_clock_mmcm0 clk_out6_vcu118_sys_clock_mmcm0 clk_out7_vcu118_sys_clock_mmcm0}'. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group {clk_out1_vcu118_sys_clock_mmcm1 clk_out2_vcu118_sys_clock_mmcm1}'. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.dcp'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yang/Application/Vivado/2016.4/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance dut_/uart_0/txm/out_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site.  for bel OUT_FF Instance dut_/uart_0/txm/out_reg cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance dut_/spi_0/mac/phy/sck_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site.  for bel OUT_FF Instance dut_/spi_0/mac/phy/sck_reg cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance dut_/spi_0/mac/phy/txd_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site.  for bel OUT_FF Instance dut_/spi_0/mac/phy/txd_reg[0] cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Generating merged BMM file for the design top 'U500VCU118DevKitFPGAChip'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 981 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 60 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 127 instances
  RAM256X1D => RAM256X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 204 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 426 instances

link_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:03 . Memory (MB): peak = 3323.023 ; gain = 2305.148 ; free physical = 8972 ; free virtual = 57410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p-es1'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3395.059 ; gain = 64.031 ; free physical = 8973 ; free virtual = 57410
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8907 ; free virtual = 57377
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group {clk_out1_vcu118_sys_clock_mmcm0 clk_out2_vcu118_sys_clock_mmcm0 clk_out3_vcu118_sys_clock_mmcm0 clk_out4_vcu118_sys_clock_mmcm0 clk_out5_vcu118_sys_clock_mmcm0 clk_out6_vcu118_sys_clock_mmcm0 clk_out7_vcu118_sys_clock_mmcm0}'. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group {clk_out1_vcu118_sys_clock_mmcm1 clk_out2_vcu118_sys_clock_mmcm1}'. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
read_xdc: Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8906 ; free virtual = 57376
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8934 ; free virtual = 57375
Phase 1 Generate And Synthesize MIG Cores | Checksum: 1a6a39e89

Time (s): cpu = 00:02:00 ; elapsed = 00:01:27 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8934 ; free virtual = 57375

Phase 2 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8918 ; free virtual = 57365
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8918 ; free virtual = 57365
Phase 2 Generate And Synthesize Debug Cores | Checksum: 18043f380

Time (s): cpu = 00:03:24 ; elapsed = 00:02:35 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8918 ; free virtual = 57365
Implement Debug Cores | Checksum: 195012bc0

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 76 inverter(s) to 1908 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 16b7258ad

Time (s): cpu = 00:03:35 ; elapsed = 00:02:45 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8918 ; free virtual = 57365

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 413 cells.
Phase 4 Constant propagation | Checksum: 1b4ad8cb9

Time (s): cpu = 00:03:53 ; elapsed = 00:03:03 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8915 ; free virtual = 57362

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 21826 unconnected nets.
INFO: [Opt 31-11] Eliminated 1298 unconnected cells.
Phase 5 Sweep | Checksum: 1dcdd135b

Time (s): cpu = 00:04:04 ; elapsed = 00:03:14 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8915 ; free virtual = 57362

Phase 6 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
INFO: [Opt 31-12] Eliminated 1 unconnected nets.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 6 BUFG optimization | Checksum: 1276d47c6

Time (s): cpu = 00:04:20 ; elapsed = 00:03:30 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8915 ; free virtual = 57362

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8915 ; free virtual = 57362
Ending Logic Optimization Task | Checksum: 1276d47c6

Time (s): cpu = 00:04:22 ; elapsed = 00:03:32 . Memory (MB): peak = 3395.059 ; gain = 0.000 ; free physical = 8915 ; free virtual = 57362

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 220 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 128 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 128 Total Ports: 440
Ending PowerOpt Patch Enables Task | Checksum: 1a38a376f

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4456.633 ; gain = 0.000 ; free physical = 7955 ; free virtual = 56409
Ending Power Optimization Task | Checksum: 1a38a376f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:30 . Memory (MB): peak = 4456.633 ; gain = 1061.574 ; free physical = 7955 ; free virtual = 56409
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 33 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:35 ; elapsed = 00:04:12 . Memory (MB): peak = 4456.633 ; gain = 1133.609 ; free physical = 7955 ; free virtual = 56409
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4456.633 ; gain = 0.000 ; free physical = 7946 ; free virtual = 56409
INFO: [Common 17-1381] The checkpoint '/home/yang/vcu118/vcu118.runs/impl_1/U500VCU118DevKitFPGAChip_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 4456.633 ; gain = 0.000 ; free physical = 7923 ; free virtual = 56408
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yang/vcu118/vcu118.runs/impl_1/U500VCU118DevKitFPGAChip_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 4456.633 ; gain = 0.000 ; free physical = 7920 ; free virtual = 56408
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p-es1'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4456.633 ; gain = 0.000 ; free physical = 7917 ; free virtual = 56406
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4456.633 ; gain = 0.000 ; free physical = 7908 ; free virtual = 56397

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Shape Builder 18-132] Instance dut_/spi_0/mac/phy/sck_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site.  for bel OUT_FF Instance dut_/spi_0/mac/phy/sck_reg cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance dut_/spi_0/mac/phy/txd_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site.  for bel OUT_FF Instance dut_/spi_0/mac/phy/txd_reg[0] cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance dut_/uart_0/txm/out_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site.  for bel OUT_FF Instance dut_/uart_0/txm/out_reg cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
CRITICAL WARNING: [Place 30-722] Terminal 'sdio_clk' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'sdio_cmd' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'sdio_dat[3]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'uart_rtsn' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'uart_tx' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-675] Sub-optimal placement for a global clock-capable IO pin and BUFG pair.This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	jtag_TCK_IBUF_inst/IBUFCTRL_INST (IBUFCTRL.O) is locked to IOB_X0Y420 (in SLR 1)
	jtag_TCK_IBUF_BUFG_inst (BUFGCE.I) is provisionally placed by clockplacer on BUFGCE_X0Y218 (in SLR 1)
Resolution: A dedicated routing path between the two can be used if: (a) The global clock-capable IO (GCIO) is placed on a GCIO capable site (b) The BUFG is placed in the same bank of the device as the GCIO pin. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1214f4dcd

Time (s): cpu = 00:02:19 ; elapsed = 00:01:30 . Memory (MB): peak = 4648.523 ; gain = 191.891 ; free physical = 7384 ; free virtual = 56317

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1cdafab68

Time (s): cpu = 00:04:24 ; elapsed = 00:02:16 . Memory (MB): peak = 5055.945 ; gain = 599.312 ; free physical = 6736 ; free virtual = 55671

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1cdafab68

Time (s): cpu = 00:04:24 ; elapsed = 00:02:16 . Memory (MB): peak = 5055.945 ; gain = 599.312 ; free physical = 6735 ; free virtual = 55671
Phase 1 Placer Initialization | Checksum: 1cdafab68

Time (s): cpu = 00:04:30 ; elapsed = 00:02:18 . Memory (MB): peak = 5055.945 ; gain = 599.312 ; free physical = 6735 ; free virtual = 55670

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 271201678

Time (s): cpu = 00:11:03 ; elapsed = 00:05:29 . Memory (MB): peak = 5600.566 ; gain = 1143.934 ; free physical = 6328 ; free virtual = 55265

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2bbe8d301

Time (s): cpu = 00:11:08 ; elapsed = 00:05:30 . Memory (MB): peak = 5663.703 ; gain = 1207.070 ; free physical = 6223 ; free virtual = 55162

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 281088243

Time (s): cpu = 00:12:37 ; elapsed = 00:05:57 . Memory (MB): peak = 6015.102 ; gain = 1558.469 ; free physical = 5953 ; free virtual = 54892

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ed949d94

Time (s): cpu = 00:12:45 ; elapsed = 00:06:00 . Memory (MB): peak = 6015.102 ; gain = 1558.469 ; free physical = 5952 ; free virtual = 54892

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24343a617

Time (s): cpu = 00:12:50 ; elapsed = 00:06:02 . Memory (MB): peak = 6015.102 ; gain = 1558.469 ; free physical = 5952 ; free virtual = 54892

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 22e0f55b1

Time (s): cpu = 00:13:17 ; elapsed = 00:06:10 . Memory (MB): peak = 6105.719 ; gain = 1649.086 ; free physical = 5862 ; free virtual = 54802

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 22e0f55b1

Time (s): cpu = 00:13:17 ; elapsed = 00:06:11 . Memory (MB): peak = 6105.719 ; gain = 1649.086 ; free physical = 5862 ; free virtual = 54802

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 29fc09791

Time (s): cpu = 00:13:24 ; elapsed = 00:06:13 . Memory (MB): peak = 6105.719 ; gain = 1649.086 ; free physical = 5862 ; free virtual = 54802

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 2352fcf68

Time (s): cpu = 00:17:48 ; elapsed = 00:07:23 . Memory (MB): peak = 6811.773 ; gain = 2355.141 ; free physical = 5157 ; free virtual = 54120

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1e9a45213

Time (s): cpu = 00:18:08 ; elapsed = 00:07:32 . Memory (MB): peak = 6811.773 ; gain = 2355.141 ; free physical = 5157 ; free virtual = 54120

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 2dc4d3427

Time (s): cpu = 00:18:16 ; elapsed = 00:07:36 . Memory (MB): peak = 6811.773 ; gain = 2355.141 ; free physical = 5157 ; free virtual = 54120

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 12fa599f2

Time (s): cpu = 00:20:04 ; elapsed = 00:08:03 . Memory (MB): peak = 6819.777 ; gain = 2363.145 ; free physical = 5154 ; free virtual = 54117
Phase 3 Detail Placement | Checksum: 12fa599f2

Time (s): cpu = 00:20:09 ; elapsed = 00:08:04 . Memory (MB): peak = 6819.777 ; gain = 2363.145 ; free physical = 5154 ; free virtual = 54117

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.416. For the most accurate timing information please run report_timing.

Phase 4.1.1.1 Replication
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-19] Post Replication Timing Summary WNS=1.416. For the most accurate timing information please run report_timing.
Phase 4.1.1.1 Replication | Checksum: 1144e6847

Time (s): cpu = 00:25:42 ; elapsed = 00:11:47 . Memory (MB): peak = 6870.375 ; gain = 2413.742 ; free physical = 5067 ; free virtual = 54031
Phase 4.1.1 Post Placement Optimization | Checksum: 1144e6847

Time (s): cpu = 00:25:43 ; elapsed = 00:11:48 . Memory (MB): peak = 6870.375 ; gain = 2413.742 ; free physical = 5067 ; free virtual = 54032
Phase 4.1 Post Commit Optimization | Checksum: 1144e6847

Time (s): cpu = 00:25:47 ; elapsed = 00:11:50 . Memory (MB): peak = 6870.375 ; gain = 2413.742 ; free physical = 5067 ; free virtual = 54031

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1144e6847

Time (s): cpu = 00:25:50 ; elapsed = 00:11:52 . Memory (MB): peak = 6870.375 ; gain = 2413.742 ; free physical = 5067 ; free virtual = 54032

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b628fa9b

Time (s): cpu = 00:25:57 ; elapsed = 00:11:59 . Memory (MB): peak = 6870.375 ; gain = 2413.742 ; free physical = 5067 ; free virtual = 54032

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 201014a7b

Time (s): cpu = 00:25:58 ; elapsed = 00:12:00 . Memory (MB): peak = 6870.375 ; gain = 2413.742 ; free physical = 5067 ; free virtual = 54031
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 201014a7b

Time (s): cpu = 00:25:59 ; elapsed = 00:12:01 . Memory (MB): peak = 6870.375 ; gain = 2413.742 ; free physical = 5067 ; free virtual = 54032
Ending Placer Task | Checksum: 14383a49d

Time (s): cpu = 00:25:59 ; elapsed = 00:12:01 . Memory (MB): peak = 6870.375 ; gain = 2413.742 ; free physical = 5068 ; free virtual = 54032
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 37 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:26:25 ; elapsed = 00:12:18 . Memory (MB): peak = 6870.375 ; gain = 2413.742 ; free physical = 5068 ; free virtual = 54032
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 6894.387 ; gain = 0.000 ; free physical = 4852 ; free virtual = 54034
INFO: [Common 17-1381] The checkpoint '/home/yang/vcu118/vcu118.runs/impl_1/U500VCU118DevKitFPGAChip_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 6894.387 ; gain = 24.012 ; free physical = 5015 ; free virtual = 54033
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.56 . Memory (MB): peak = 6894.387 ; gain = 0.000 ; free physical = 5014 ; free virtual = 54033
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6894.387 ; gain = 0.000 ; free physical = 5013 ; free virtual = 54032
report_control_sets: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.63 . Memory (MB): peak = 6894.387 ; gain = 0.000 ; free physical = 5011 ; free virtual = 54032
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p-es1'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLCK-58) Clock Placer Checks - Sub-optimal placement for a global clock-capable IO pin and BUFG pair.
Resolution: A dedicated routing path between the two can be used if: (a) The global clock-capable IO (GCIO) is placed on a GCIO capable site (b) The BUFG is placed in the same bank of the device as the GCIO pin. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	jtag_TCK_IBUF_inst/IBUFCTRL_INST (in jtag_TCK_IBUF_inst macro) (IBUFCTRL.O) is locked to P29 (in SLR 1)
	jtag_TCK_IBUF_BUFG_inst (BUFGCE.I) is provisionally placed by clockplacer on BUFGCE_X0Y224 (in SLR 1)

WARNING: [DRC 23-20] Rule violation (PLIO-8) Placement Constraints Check for IO constraints - Terminal sdio_clk has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC 23-20] Rule violation (PLIO-8) Placement Constraints Check for IO constraints - Terminal sdio_cmd has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC 23-20] Rule violation (PLIO-8) Placement Constraints Check for IO constraints - Terminal sdio_dat[3] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC 23-20] Rule violation (PLIO-8) Placement Constraints Check for IO constraints - Terminal uart_rtsn has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC 23-20] Rule violation (PLIO-8) Placement Constraints Check for IO constraints - Terminal uart_tx has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 195a1b21 ConstDB: 0 ShapeSum: 884ef728 RouteDB: a1da9254

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c721b108

Time (s): cpu = 00:04:25 ; elapsed = 00:00:41 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5013 ; free virtual = 54034

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15843ee65

Time (s): cpu = 00:04:29 ; elapsed = 00:00:45 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5012 ; free virtual = 54035

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15843ee65

Time (s): cpu = 00:04:29 ; elapsed = 00:00:45 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5012 ; free virtual = 54035

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 17b859ad6

Time (s): cpu = 00:04:51 ; elapsed = 00:01:06 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5012 ; free virtual = 54036

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22eff0ca5

Time (s): cpu = 00:06:17 ; elapsed = 00:01:52 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5019 ; free virtual = 54043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.638  | TNS=0.000  | WHS=-0.990 | THS=-192.296|

Phase 2 Router Initialization | Checksum: 22c283a2c

Time (s): cpu = 00:07:45 ; elapsed = 00:02:11 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5019 ; free virtual = 54042

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22c283a2c

Time (s): cpu = 00:07:45 ; elapsed = 00:02:11 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5019 ; free virtual = 54042
Phase 3 Initial Routing | Checksum: 1e7b1b3d3

Time (s): cpu = 00:11:21 ; elapsed = 00:02:59 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5010 ; free virtual = 54034

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 64974
 Number of Nodes with overlaps = 6130
 Number of Nodes with overlaps = 1251
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 17070355c

Time (s): cpu = 00:28:33 ; elapsed = 00:09:27 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5339 ; free virtual = 54363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.743  | TNS=0.000  | WHS=-0.058 | THS=-1.491 |

Phase 4.1 Global Iteration 0 | Checksum: 1fefa81d8

Time (s): cpu = 00:29:33 ; elapsed = 00:09:58 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5339 ; free virtual = 54363
Phase 4 Rip-up And Reroute | Checksum: 1fefa81d8

Time (s): cpu = 00:29:34 ; elapsed = 00:09:59 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5339 ; free virtual = 54363

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 266ccfe69

Time (s): cpu = 00:30:30 ; elapsed = 00:10:28 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5335 ; free virtual = 54359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.743  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 266ccfe69

Time (s): cpu = 00:30:31 ; elapsed = 00:10:29 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5335 ; free virtual = 54359

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 266ccfe69

Time (s): cpu = 00:30:32 ; elapsed = 00:10:30 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5335 ; free virtual = 54359
Phase 5 Delay and Skew Optimization | Checksum: 266ccfe69

Time (s): cpu = 00:30:32 ; elapsed = 00:10:30 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5335 ; free virtual = 54359

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bfd56e4c

Time (s): cpu = 00:31:28 ; elapsed = 00:10:59 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5335 ; free virtual = 54359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.743  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2811d0ba5

Time (s): cpu = 00:31:29 ; elapsed = 00:11:00 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5335 ; free virtual = 54359
Phase 6 Post Hold Fix | Checksum: 2811d0ba5

Time (s): cpu = 00:31:30 ; elapsed = 00:11:01 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5336 ; free virtual = 54360

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.13675 %
  Global Horizontal Routing Utilization  = 3.48763 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c2b3fd93

Time (s): cpu = 00:31:37 ; elapsed = 00:11:03 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5335 ; free virtual = 54359

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c2b3fd93

Time (s): cpu = 00:31:38 ; elapsed = 00:11:04 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5335 ; free virtual = 54359

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c2b3fd93

Time (s): cpu = 00:31:52 ; elapsed = 00:11:18 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5332 ; free virtual = 54356

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.743  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c2b3fd93

Time (s): cpu = 00:31:53 ; elapsed = 00:11:20 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5332 ; free virtual = 54356
WARNING: [Route 35-459] Router was unable to fix hold violation on 8 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	dut_/tile_1/dcache/tlb/reg_entries_12_reg[35]/D
	dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[42]_i_2__2/I0
	dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[48]_i_3__2/I5
	dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[11]_i_2__0/I1
	dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[36]_i_3__2/I3
	dut_/tile_2/frontend/fq/_T_82_0_pc[17]_i_1__1/I0
	dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[20]_i_3__2/I5
	dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg[5]_i_1__34/I3

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:32:23 ; elapsed = 00:11:32 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5331 ; free virtual = 54355

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 44 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:32:49 ; elapsed = 00:11:48 . Memory (MB): peak = 6934.406 ; gain = 40.020 ; free physical = 5331 ; free virtual = 54355
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5025 ; free virtual = 54356
INFO: [Common 17-1381] The checkpoint '/home/yang/vcu118/vcu118.runs/impl_1/U500VCU118DevKitFPGAChip_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5251 ; free virtual = 54354
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yang/vcu118/vcu118.runs/impl_1/U500VCU118DevKitFPGAChip_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5151 ; free virtual = 54254
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yang/vcu118/vcu118.runs/impl_1/U500VCU118DevKitFPGAChip_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:03:23 ; elapsed = 00:00:55 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5092 ; free virtual = 54196
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 6934.406 ; gain = 0.000 ; free physical = 5086 ; free virtual = 54194
Command: report_power -file U500VCU118DevKitFPGAChip_power_routed.rpt -pb U500VCU118DevKitFPGAChip_power_summary_routed.pb -rpx U500VCU118DevKitFPGAChip_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
101 Infos, 45 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:02 ; elapsed = 00:01:05 . Memory (MB): peak = 6958.418 ; gain = 24.012 ; free physical = 5063 ; free virtual = 54181
report_clock_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 6958.418 ; gain = 0.000 ; free physical = 5118 ; free virtual = 54236
INFO: [Common 17-206] Exiting Vivado at Thu Aug  2 17:08:48 2018...
