$date
	Sat Aug  6 01:38:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bitwise_tb $end
$var wire 1 ! t_z $end
$var reg 2 " t_x [1:0] $end
$var reg 2 # t_y [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 #
b11 "
0!
$end
#10
b1 #
#20
b10 "
#30
1!
b11 #
b11 "
#40
b1 #
b1 "
#50
