# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace -CFLAGS  -DVCD -DVCD_FILE_STR=_adder16.vcd_ -Irtl -Itb --clk clk --cc verilog_modules/adder16/adder16_ghdl.v tb/adder16/test_adder16.sv --exe tb/adder16/test_base.cpp -top-module top --Mdir sim/sim_adder16"
S  14080576  6688629  1749339484   976820581  1746498321           0 "/opt/oss-cad-suite/libexec/verilator_bin"
S      6525  6709045  1749339488   905751559  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787  6709014  1749339488   903751594  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
T      5076 12322577  1752086746   177289557  1752086746   177289557 "sim/sim_adder16/Vtop.cpp"
T      3605 12322576  1752086746   144289143  1752086746   144289143 "sim/sim_adder16/Vtop.h"
T      2030 12322589  1752086746   576294565  1752086746   576294565 "sim/sim_adder16/Vtop.mk"
T       799 12322574  1752086746    78288314  1752086746    78288314 "sim/sim_adder16/Vtop__Syms.cpp"
T      1092 12322575  1752086746   111288728  1752086746   111288728 "sim/sim_adder16/Vtop__Syms.h"
T       290 12322586  1752086746   477293322  1752086746   477293322 "sim/sim_adder16/Vtop__TraceDecls__0__Slow.cpp"
T      2176 12322587  1752086746   510293736  1752086746   510293736 "sim/sim_adder16/Vtop__Trace__0.cpp"
T      6556 12322585  1752086746   461293121  1752086746   461293121 "sim/sim_adder16/Vtop__Trace__0__Slow.cpp"
T      1055 12322579  1752086746   243290385  1752086746   243290385 "sim/sim_adder16/Vtop___024root.h"
T      1369 12322583  1752086746   377292067  1752086746   377292067 "sim/sim_adder16/Vtop___024root__DepSet_h84412442__0.cpp"
T       845 12322581  1752086746   310291226  1752086746   310291226 "sim/sim_adder16/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      6763 12322584  1752086746   411292494  1752086746   411292494 "sim/sim_adder16/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5833 12322582  1752086746   345291665  1752086746   345291665 "sim/sim_adder16/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620 12322580  1752086746   276290799  1752086746   276290799 "sim/sim_adder16/Vtop___024root__Slow.cpp"
T       746 12322578  1752086746   210289971  1752086746   210289971 "sim/sim_adder16/Vtop__pch.h"
T       932 12322590  1752086746   609294979  1752086746   609294979 "sim/sim_adder16/Vtop__ver.d"
T         0        0  1752086746   626295192  1752086746   626295192 "sim/sim_adder16/Vtop__verFiles.dat"
T      1813 12322588  1752086746   543294150  1752086746   543294150 "sim/sim_adder16/Vtop_classes.mk"
S       209 12322570  1752086707   353802314  1752086707   353802314 "tb/adder16/test_adder16.sv"
S       547 12322027  1752075265   954187202  1752075265   954187202 "verilog_modules/adder16/adder16_ghdl.v"
