Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Cristian Padilla/Desktop/circuitos digitales/Circuitos digitales 2/Ejemplo2VGAr/test_isim_beh.exe -prj C:/Users/Cristian Padilla/Desktop/circuitos digitales/Circuitos digitales 2/Ejemplo2VGAr/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Cristian Padilla/Desktop/circuitos digitales/Circuitos digitales 2/Ejemplo2VGAr/VGA.vhd" into library work
Parsing VHDL file "C:/Users/Cristian Padilla/Desktop/circuitos digitales/Circuitos digitales 2/Ejemplo2VGAr/Move.vhd" into library work
Parsing VHDL file "C:/Users/Cristian Padilla/Desktop/circuitos digitales/Circuitos digitales 2/Ejemplo2VGAr/DivFreq.vhd" into library work
Parsing VHDL file "C:/Users/Cristian Padilla/Desktop/circuitos digitales/Circuitos digitales 2/Ejemplo2VGAr/main.vhd" into library work
Parsing VHDL file "C:/Users/Cristian Padilla/Desktop/circuitos digitales/Circuitos digitales 2/Ejemplo2VGAr/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity DivFreq [divfreq_default]
Compiling architecture behavioral of entity VGA [vga_default]
Compiling architecture behavioral of entity Move [move_default]
Compiling architecture behavioral of entity main [main_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable C:/Users/Cristian Padilla/Desktop/circuitos digitales/Circuitos digitales 2/Ejemplo2VGAr/test_isim_beh.exe
Fuse Memory Usage: 34452 KB
Fuse CPU Usage: 421 ms
