// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _doHistStrech_HH_
#define _doHistStrech_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "doHistStrech_fmulbkb.h"
#include "doHistStrech_fdivcud.h"
#include "doHistStrech_sitodEe.h"
#include "doHistStrech_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct doHistStrech : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<8> > inStream_TDATA;
    sc_in< sc_logic > inStream_TVALID;
    sc_out< sc_logic > inStream_TREADY;
    sc_in< sc_lv<1> > inStream_TKEEP;
    sc_in< sc_lv<1> > inStream_TSTRB;
    sc_in< sc_lv<2> > inStream_TUSER;
    sc_in< sc_lv<1> > inStream_TLAST;
    sc_in< sc_lv<5> > inStream_TID;
    sc_in< sc_lv<6> > inStream_TDEST;
    sc_out< sc_lv<8> > outStream_TDATA;
    sc_out< sc_logic > outStream_TVALID;
    sc_in< sc_logic > outStream_TREADY;
    sc_out< sc_lv<1> > outStream_TKEEP;
    sc_out< sc_lv<1> > outStream_TSTRB;
    sc_out< sc_lv<2> > outStream_TUSER;
    sc_out< sc_lv<1> > outStream_TLAST;
    sc_out< sc_lv<5> > outStream_TID;
    sc_out< sc_lv<6> > outStream_TDEST;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    doHistStrech(sc_module_name name);
    SC_HAS_PROCESS(doHistStrech);

    ~doHistStrech();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    doHistStrech_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* doHistStrech_CRTL_BUS_s_axi_U;
    doHistStrech_fmulbkb<1,4,32,32,32>* doHistStrech_fmulbkb_U1;
    doHistStrech_fdivcud<1,16,32,32,32>* doHistStrech_fdivcud_U2;
    doHistStrech_sitodEe<1,6,32,32>* doHistStrech_sitodEe_U3;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<8> > inStream_V_data_V_0_data_out;
    sc_signal< sc_logic > inStream_V_data_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_data_V_0_vld_out;
    sc_signal< sc_logic > inStream_V_data_V_0_ack_in;
    sc_signal< sc_logic > inStream_V_data_V_0_ack_out;
    sc_signal< sc_lv<8> > inStream_V_data_V_0_payload_A;
    sc_signal< sc_lv<8> > inStream_V_data_V_0_payload_B;
    sc_signal< sc_logic > inStream_V_data_V_0_sel_rd;
    sc_signal< sc_logic > inStream_V_data_V_0_sel_wr;
    sc_signal< sc_logic > inStream_V_data_V_0_sel;
    sc_signal< sc_logic > inStream_V_data_V_0_load_A;
    sc_signal< sc_logic > inStream_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > inStream_V_data_V_0_state;
    sc_signal< sc_logic > inStream_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > inStream_V_keep_V_0_data_out;
    sc_signal< sc_logic > inStream_V_keep_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_keep_V_0_vld_out;
    sc_signal< sc_logic > inStream_V_keep_V_0_ack_in;
    sc_signal< sc_logic > inStream_V_keep_V_0_ack_out;
    sc_signal< sc_lv<1> > inStream_V_keep_V_0_payload_A;
    sc_signal< sc_lv<1> > inStream_V_keep_V_0_payload_B;
    sc_signal< sc_logic > inStream_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > inStream_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > inStream_V_keep_V_0_sel;
    sc_signal< sc_logic > inStream_V_keep_V_0_load_A;
    sc_signal< sc_logic > inStream_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > inStream_V_keep_V_0_state;
    sc_signal< sc_logic > inStream_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > inStream_V_strb_V_0_data_out;
    sc_signal< sc_logic > inStream_V_strb_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_strb_V_0_vld_out;
    sc_signal< sc_logic > inStream_V_strb_V_0_ack_in;
    sc_signal< sc_logic > inStream_V_strb_V_0_ack_out;
    sc_signal< sc_lv<1> > inStream_V_strb_V_0_payload_A;
    sc_signal< sc_lv<1> > inStream_V_strb_V_0_payload_B;
    sc_signal< sc_logic > inStream_V_strb_V_0_sel_rd;
    sc_signal< sc_logic > inStream_V_strb_V_0_sel_wr;
    sc_signal< sc_logic > inStream_V_strb_V_0_sel;
    sc_signal< sc_logic > inStream_V_strb_V_0_load_A;
    sc_signal< sc_logic > inStream_V_strb_V_0_load_B;
    sc_signal< sc_lv<2> > inStream_V_strb_V_0_state;
    sc_signal< sc_logic > inStream_V_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > inStream_V_user_V_0_data_out;
    sc_signal< sc_logic > inStream_V_user_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_user_V_0_vld_out;
    sc_signal< sc_logic > inStream_V_user_V_0_ack_in;
    sc_signal< sc_logic > inStream_V_user_V_0_ack_out;
    sc_signal< sc_lv<2> > inStream_V_user_V_0_payload_A;
    sc_signal< sc_lv<2> > inStream_V_user_V_0_payload_B;
    sc_signal< sc_logic > inStream_V_user_V_0_sel_rd;
    sc_signal< sc_logic > inStream_V_user_V_0_sel_wr;
    sc_signal< sc_logic > inStream_V_user_V_0_sel;
    sc_signal< sc_logic > inStream_V_user_V_0_load_A;
    sc_signal< sc_logic > inStream_V_user_V_0_load_B;
    sc_signal< sc_lv<2> > inStream_V_user_V_0_state;
    sc_signal< sc_logic > inStream_V_user_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > inStream_V_last_V_0_data_out;
    sc_signal< sc_logic > inStream_V_last_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_last_V_0_vld_out;
    sc_signal< sc_logic > inStream_V_last_V_0_ack_in;
    sc_signal< sc_logic > inStream_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > inStream_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > inStream_V_last_V_0_payload_B;
    sc_signal< sc_logic > inStream_V_last_V_0_sel_rd;
    sc_signal< sc_logic > inStream_V_last_V_0_sel_wr;
    sc_signal< sc_logic > inStream_V_last_V_0_sel;
    sc_signal< sc_logic > inStream_V_last_V_0_load_A;
    sc_signal< sc_logic > inStream_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > inStream_V_last_V_0_state;
    sc_signal< sc_logic > inStream_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<5> > inStream_V_id_V_0_data_out;
    sc_signal< sc_logic > inStream_V_id_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_id_V_0_vld_out;
    sc_signal< sc_logic > inStream_V_id_V_0_ack_in;
    sc_signal< sc_logic > inStream_V_id_V_0_ack_out;
    sc_signal< sc_lv<5> > inStream_V_id_V_0_payload_A;
    sc_signal< sc_lv<5> > inStream_V_id_V_0_payload_B;
    sc_signal< sc_logic > inStream_V_id_V_0_sel_rd;
    sc_signal< sc_logic > inStream_V_id_V_0_sel_wr;
    sc_signal< sc_logic > inStream_V_id_V_0_sel;
    sc_signal< sc_logic > inStream_V_id_V_0_load_A;
    sc_signal< sc_logic > inStream_V_id_V_0_load_B;
    sc_signal< sc_lv<2> > inStream_V_id_V_0_state;
    sc_signal< sc_logic > inStream_V_id_V_0_state_cmp_full;
    sc_signal< sc_lv<6> > inStream_V_dest_V_0_data_out;
    sc_signal< sc_logic > inStream_V_dest_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_dest_V_0_vld_out;
    sc_signal< sc_logic > inStream_V_dest_V_0_ack_in;
    sc_signal< sc_logic > inStream_V_dest_V_0_ack_out;
    sc_signal< sc_lv<6> > inStream_V_dest_V_0_payload_A;
    sc_signal< sc_lv<6> > inStream_V_dest_V_0_payload_B;
    sc_signal< sc_logic > inStream_V_dest_V_0_sel_rd;
    sc_signal< sc_logic > inStream_V_dest_V_0_sel_wr;
    sc_signal< sc_logic > inStream_V_dest_V_0_sel;
    sc_signal< sc_logic > inStream_V_dest_V_0_load_A;
    sc_signal< sc_logic > inStream_V_dest_V_0_load_B;
    sc_signal< sc_lv<2> > inStream_V_dest_V_0_state;
    sc_signal< sc_logic > inStream_V_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<8> > outStream_V_data_V_1_data_out;
    sc_signal< sc_logic > outStream_V_data_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_data_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_data_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_data_V_1_ack_out;
    sc_signal< sc_lv<8> > outStream_V_data_V_1_payload_A;
    sc_signal< sc_lv<8> > outStream_V_data_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_data_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_data_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_data_V_1_sel;
    sc_signal< sc_logic > outStream_V_data_V_1_load_A;
    sc_signal< sc_logic > outStream_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_data_V_1_state;
    sc_signal< sc_logic > outStream_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > outStream_V_keep_V_1_data_out;
    sc_signal< sc_logic > outStream_V_keep_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_keep_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_keep_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_keep_V_1_ack_out;
    sc_signal< sc_lv<1> > outStream_V_keep_V_1_payload_A;
    sc_signal< sc_lv<1> > outStream_V_keep_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_keep_V_1_sel;
    sc_signal< sc_logic > outStream_V_keep_V_1_load_A;
    sc_signal< sc_logic > outStream_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_keep_V_1_state;
    sc_signal< sc_logic > outStream_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > outStream_V_strb_V_1_data_out;
    sc_signal< sc_logic > outStream_V_strb_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_strb_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_strb_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_strb_V_1_ack_out;
    sc_signal< sc_lv<1> > outStream_V_strb_V_1_payload_A;
    sc_signal< sc_lv<1> > outStream_V_strb_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_strb_V_1_sel;
    sc_signal< sc_logic > outStream_V_strb_V_1_load_A;
    sc_signal< sc_logic > outStream_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_strb_V_1_state;
    sc_signal< sc_logic > outStream_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > outStream_V_user_V_1_data_out;
    sc_signal< sc_logic > outStream_V_user_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_user_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_user_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_user_V_1_ack_out;
    sc_signal< sc_lv<2> > outStream_V_user_V_1_payload_A;
    sc_signal< sc_lv<2> > outStream_V_user_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_user_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_user_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_user_V_1_sel;
    sc_signal< sc_logic > outStream_V_user_V_1_load_A;
    sc_signal< sc_logic > outStream_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_user_V_1_state;
    sc_signal< sc_logic > outStream_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > outStream_V_last_V_1_data_out;
    sc_signal< sc_logic > outStream_V_last_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_last_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_last_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > outStream_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > outStream_V_last_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_last_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_last_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_last_V_1_sel;
    sc_signal< sc_logic > outStream_V_last_V_1_load_A;
    sc_signal< sc_logic > outStream_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_last_V_1_state;
    sc_signal< sc_logic > outStream_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<5> > outStream_V_id_V_1_data_out;
    sc_signal< sc_logic > outStream_V_id_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_id_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_id_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_id_V_1_ack_out;
    sc_signal< sc_lv<5> > outStream_V_id_V_1_payload_A;
    sc_signal< sc_lv<5> > outStream_V_id_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_id_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_id_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_id_V_1_sel;
    sc_signal< sc_logic > outStream_V_id_V_1_load_A;
    sc_signal< sc_logic > outStream_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_id_V_1_state;
    sc_signal< sc_logic > outStream_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<6> > outStream_V_dest_V_1_data_out;
    sc_signal< sc_logic > outStream_V_dest_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_dest_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_dest_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_dest_V_1_ack_out;
    sc_signal< sc_lv<6> > outStream_V_dest_V_1_payload_A;
    sc_signal< sc_lv<6> > outStream_V_dest_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_dest_V_1_sel;
    sc_signal< sc_logic > outStream_V_dest_V_1_load_A;
    sc_signal< sc_logic > outStream_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_dest_V_1_state;
    sc_signal< sc_logic > outStream_V_dest_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > xMin;
    sc_signal< sc_lv<8> > xMax;
    sc_signal< sc_logic > inStream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_fu_205_p2;
    sc_signal< sc_logic > outStream_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<1> > exitcond_reg_404;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter25_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter26_reg;
    sc_signal< sc_lv<17> > idxPixel_reg_165;
    sc_signal< sc_lv<8> > xMax_read_reg_379;
    sc_signal< sc_lv<8> > xMin_read_reg_384;
    sc_signal< sc_lv<9> > tmp_cast_fu_188_p1;
    sc_signal< sc_lv<9> > tmp_cast_reg_389;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > xMax_minus_xMin6_fu_200_p1;
    sc_signal< sc_lv<32> > grp_fu_185_p1;
    sc_signal< sc_lv<32> > xMax_minus_xMin_reg_399;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state34_io;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state35_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter18_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_reg_404_pp0_iter24_reg;
    sc_signal< sc_lv<17> > idxPixel_1_fu_211_p2;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter20_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter22_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter23_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter24_reg;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_413_pp0_iter25_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter20_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter22_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter23_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter24_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_418_pp0_iter25_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter1_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter2_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter3_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter4_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter5_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter6_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter7_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter8_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter9_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter10_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter11_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter12_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter13_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter14_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter15_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter16_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter17_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter18_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter19_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter20_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter21_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter22_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter23_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter24_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_423_pp0_iter25_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter20_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter22_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter23_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter24_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_428_pp0_iter25_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter1_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter2_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter3_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter4_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter5_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter6_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter7_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter8_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter9_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter10_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter11_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter12_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter13_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter14_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter15_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter16_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter17_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter18_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter19_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter20_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter21_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter22_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter23_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter24_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_433_pp0_iter25_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter1_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter2_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter3_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter4_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter5_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter6_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter7_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter8_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter9_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter10_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter11_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter12_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter13_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter14_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter15_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter16_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter17_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter18_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter19_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter20_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter21_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter22_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter23_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter24_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_438_pp0_iter25_reg;
    sc_signal< sc_lv<32> > tmp_s_fu_254_p1;
    sc_signal< sc_lv<32> > tmp_5_reg_448;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > grp_fu_181_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_453;
    sc_signal< sc_lv<8> > tmp_V_reg_458;
    sc_signal< sc_lv<23> > tmp_V_1_fu_273_p1;
    sc_signal< sc_lv<23> > tmp_V_1_reg_464;
    sc_signal< sc_lv<8> > val_V_fu_370_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_185_p0;
    sc_signal< sc_lv<9> > tmp_cast_6_fu_191_p1;
    sc_signal< sc_lv<9> > tmp_1_fu_194_p2;
    sc_signal< sc_lv<9> > tmp_3_cast_fu_245_p1;
    sc_signal< sc_lv<9> > tmp_4_fu_249_p2;
    sc_signal< sc_lv<32> > grp_fu_176_p2;
    sc_signal< sc_lv<32> > p_Val2_s_fu_259_p1;
    sc_signal< sc_lv<25> > mantissa_V_fu_277_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_i_cast1_fu_290_p1;
    sc_signal< sc_lv<9> > sh_assign_fu_293_p2;
    sc_signal< sc_lv<8> > tmp_i_i_i_fu_307_p2;
    sc_signal< sc_lv<1> > isNeg_fu_299_p3;
    sc_signal< sc_lv<9> > tmp_i_i_i_cast_fu_312_p1;
    sc_signal< sc_lv<9> > ush_fu_316_p3;
    sc_signal< sc_lv<32> > sh_assign_2_cast_fu_324_p1;
    sc_signal< sc_lv<25> > sh_assign_2_cast_cas_fu_328_p1;
    sc_signal< sc_lv<55> > mantissa_V_1_cast2_fu_286_p1;
    sc_signal< sc_lv<55> > tmp_1_i_i_i_fu_332_p1;
    sc_signal< sc_lv<25> > r_V_fu_336_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_348_p3;
    sc_signal< sc_lv<55> > r_V_1_fu_342_p2;
    sc_signal< sc_lv<8> > tmp_fu_356_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_360_p4;
    sc_signal< sc_logic > grp_fu_176_ce;
    sc_signal< sc_logic > grp_fu_181_ce;
    sc_signal< sc_logic > grp_fu_185_ce;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< bool > ap_block_state36;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state36;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_437F0000;
    static const sc_lv<17> ap_const_lv17_12C00;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage0_iter3();
    void thread_ap_block_state12_pp0_stage0_iter4();
    void thread_ap_block_state13_pp0_stage0_iter5();
    void thread_ap_block_state14_pp0_stage0_iter6();
    void thread_ap_block_state15_pp0_stage0_iter7();
    void thread_ap_block_state16_pp0_stage0_iter8();
    void thread_ap_block_state17_pp0_stage0_iter9();
    void thread_ap_block_state18_pp0_stage0_iter10();
    void thread_ap_block_state19_pp0_stage0_iter11();
    void thread_ap_block_state20_pp0_stage0_iter12();
    void thread_ap_block_state21_pp0_stage0_iter13();
    void thread_ap_block_state22_pp0_stage0_iter14();
    void thread_ap_block_state23_pp0_stage0_iter15();
    void thread_ap_block_state24_pp0_stage0_iter16();
    void thread_ap_block_state25_pp0_stage0_iter17();
    void thread_ap_block_state26_pp0_stage0_iter18();
    void thread_ap_block_state27_pp0_stage0_iter19();
    void thread_ap_block_state28_pp0_stage0_iter20();
    void thread_ap_block_state29_pp0_stage0_iter21();
    void thread_ap_block_state30_pp0_stage0_iter22();
    void thread_ap_block_state31_pp0_stage0_iter23();
    void thread_ap_block_state32_pp0_stage0_iter24();
    void thread_ap_block_state33_pp0_stage0_iter25();
    void thread_ap_block_state34_io();
    void thread_ap_block_state34_pp0_stage0_iter26();
    void thread_ap_block_state35_io();
    void thread_ap_block_state35_pp0_stage0_iter27();
    void thread_ap_block_state36();
    void thread_ap_block_state8_pp0_stage0_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_exitcond_fu_205_p2();
    void thread_grp_fu_176_ce();
    void thread_grp_fu_181_ce();
    void thread_grp_fu_185_ce();
    void thread_grp_fu_185_p0();
    void thread_idxPixel_1_fu_211_p2();
    void thread_inStream_TDATA_blk_n();
    void thread_inStream_TREADY();
    void thread_inStream_V_data_V_0_ack_in();
    void thread_inStream_V_data_V_0_ack_out();
    void thread_inStream_V_data_V_0_data_out();
    void thread_inStream_V_data_V_0_load_A();
    void thread_inStream_V_data_V_0_load_B();
    void thread_inStream_V_data_V_0_sel();
    void thread_inStream_V_data_V_0_state_cmp_full();
    void thread_inStream_V_data_V_0_vld_in();
    void thread_inStream_V_data_V_0_vld_out();
    void thread_inStream_V_dest_V_0_ack_in();
    void thread_inStream_V_dest_V_0_ack_out();
    void thread_inStream_V_dest_V_0_data_out();
    void thread_inStream_V_dest_V_0_load_A();
    void thread_inStream_V_dest_V_0_load_B();
    void thread_inStream_V_dest_V_0_sel();
    void thread_inStream_V_dest_V_0_state_cmp_full();
    void thread_inStream_V_dest_V_0_vld_in();
    void thread_inStream_V_dest_V_0_vld_out();
    void thread_inStream_V_id_V_0_ack_in();
    void thread_inStream_V_id_V_0_ack_out();
    void thread_inStream_V_id_V_0_data_out();
    void thread_inStream_V_id_V_0_load_A();
    void thread_inStream_V_id_V_0_load_B();
    void thread_inStream_V_id_V_0_sel();
    void thread_inStream_V_id_V_0_state_cmp_full();
    void thread_inStream_V_id_V_0_vld_in();
    void thread_inStream_V_id_V_0_vld_out();
    void thread_inStream_V_keep_V_0_ack_in();
    void thread_inStream_V_keep_V_0_ack_out();
    void thread_inStream_V_keep_V_0_data_out();
    void thread_inStream_V_keep_V_0_load_A();
    void thread_inStream_V_keep_V_0_load_B();
    void thread_inStream_V_keep_V_0_sel();
    void thread_inStream_V_keep_V_0_state_cmp_full();
    void thread_inStream_V_keep_V_0_vld_in();
    void thread_inStream_V_keep_V_0_vld_out();
    void thread_inStream_V_last_V_0_ack_in();
    void thread_inStream_V_last_V_0_ack_out();
    void thread_inStream_V_last_V_0_data_out();
    void thread_inStream_V_last_V_0_load_A();
    void thread_inStream_V_last_V_0_load_B();
    void thread_inStream_V_last_V_0_sel();
    void thread_inStream_V_last_V_0_state_cmp_full();
    void thread_inStream_V_last_V_0_vld_in();
    void thread_inStream_V_last_V_0_vld_out();
    void thread_inStream_V_strb_V_0_ack_in();
    void thread_inStream_V_strb_V_0_ack_out();
    void thread_inStream_V_strb_V_0_data_out();
    void thread_inStream_V_strb_V_0_load_A();
    void thread_inStream_V_strb_V_0_load_B();
    void thread_inStream_V_strb_V_0_sel();
    void thread_inStream_V_strb_V_0_state_cmp_full();
    void thread_inStream_V_strb_V_0_vld_in();
    void thread_inStream_V_strb_V_0_vld_out();
    void thread_inStream_V_user_V_0_ack_in();
    void thread_inStream_V_user_V_0_ack_out();
    void thread_inStream_V_user_V_0_data_out();
    void thread_inStream_V_user_V_0_load_A();
    void thread_inStream_V_user_V_0_load_B();
    void thread_inStream_V_user_V_0_sel();
    void thread_inStream_V_user_V_0_state_cmp_full();
    void thread_inStream_V_user_V_0_vld_in();
    void thread_inStream_V_user_V_0_vld_out();
    void thread_isNeg_fu_299_p3();
    void thread_mantissa_V_1_cast2_fu_286_p1();
    void thread_mantissa_V_fu_277_p4();
    void thread_outStream_TDATA();
    void thread_outStream_TDATA_blk_n();
    void thread_outStream_TDEST();
    void thread_outStream_TID();
    void thread_outStream_TKEEP();
    void thread_outStream_TLAST();
    void thread_outStream_TSTRB();
    void thread_outStream_TUSER();
    void thread_outStream_TVALID();
    void thread_outStream_V_data_V_1_ack_in();
    void thread_outStream_V_data_V_1_ack_out();
    void thread_outStream_V_data_V_1_data_out();
    void thread_outStream_V_data_V_1_load_A();
    void thread_outStream_V_data_V_1_load_B();
    void thread_outStream_V_data_V_1_sel();
    void thread_outStream_V_data_V_1_state_cmp_full();
    void thread_outStream_V_data_V_1_vld_in();
    void thread_outStream_V_data_V_1_vld_out();
    void thread_outStream_V_dest_V_1_ack_in();
    void thread_outStream_V_dest_V_1_ack_out();
    void thread_outStream_V_dest_V_1_data_out();
    void thread_outStream_V_dest_V_1_load_A();
    void thread_outStream_V_dest_V_1_load_B();
    void thread_outStream_V_dest_V_1_sel();
    void thread_outStream_V_dest_V_1_state_cmp_full();
    void thread_outStream_V_dest_V_1_vld_in();
    void thread_outStream_V_dest_V_1_vld_out();
    void thread_outStream_V_id_V_1_ack_in();
    void thread_outStream_V_id_V_1_ack_out();
    void thread_outStream_V_id_V_1_data_out();
    void thread_outStream_V_id_V_1_load_A();
    void thread_outStream_V_id_V_1_load_B();
    void thread_outStream_V_id_V_1_sel();
    void thread_outStream_V_id_V_1_state_cmp_full();
    void thread_outStream_V_id_V_1_vld_in();
    void thread_outStream_V_id_V_1_vld_out();
    void thread_outStream_V_keep_V_1_ack_in();
    void thread_outStream_V_keep_V_1_ack_out();
    void thread_outStream_V_keep_V_1_data_out();
    void thread_outStream_V_keep_V_1_load_A();
    void thread_outStream_V_keep_V_1_load_B();
    void thread_outStream_V_keep_V_1_sel();
    void thread_outStream_V_keep_V_1_state_cmp_full();
    void thread_outStream_V_keep_V_1_vld_in();
    void thread_outStream_V_keep_V_1_vld_out();
    void thread_outStream_V_last_V_1_ack_in();
    void thread_outStream_V_last_V_1_ack_out();
    void thread_outStream_V_last_V_1_data_out();
    void thread_outStream_V_last_V_1_load_A();
    void thread_outStream_V_last_V_1_load_B();
    void thread_outStream_V_last_V_1_sel();
    void thread_outStream_V_last_V_1_state_cmp_full();
    void thread_outStream_V_last_V_1_vld_in();
    void thread_outStream_V_last_V_1_vld_out();
    void thread_outStream_V_strb_V_1_ack_in();
    void thread_outStream_V_strb_V_1_ack_out();
    void thread_outStream_V_strb_V_1_data_out();
    void thread_outStream_V_strb_V_1_load_A();
    void thread_outStream_V_strb_V_1_load_B();
    void thread_outStream_V_strb_V_1_sel();
    void thread_outStream_V_strb_V_1_state_cmp_full();
    void thread_outStream_V_strb_V_1_vld_in();
    void thread_outStream_V_strb_V_1_vld_out();
    void thread_outStream_V_user_V_1_ack_in();
    void thread_outStream_V_user_V_1_ack_out();
    void thread_outStream_V_user_V_1_data_out();
    void thread_outStream_V_user_V_1_load_A();
    void thread_outStream_V_user_V_1_load_B();
    void thread_outStream_V_user_V_1_sel();
    void thread_outStream_V_user_V_1_state_cmp_full();
    void thread_outStream_V_user_V_1_vld_in();
    void thread_outStream_V_user_V_1_vld_out();
    void thread_p_Val2_s_fu_259_p1();
    void thread_r_V_1_fu_342_p2();
    void thread_r_V_fu_336_p2();
    void thread_sh_assign_2_cast_cas_fu_328_p1();
    void thread_sh_assign_2_cast_fu_324_p1();
    void thread_sh_assign_fu_293_p2();
    void thread_tmp_1_fu_194_p2();
    void thread_tmp_1_i_i_i_fu_332_p1();
    void thread_tmp_3_cast_fu_245_p1();
    void thread_tmp_3_fu_360_p4();
    void thread_tmp_4_fu_249_p2();
    void thread_tmp_9_fu_348_p3();
    void thread_tmp_V_1_fu_273_p1();
    void thread_tmp_cast_6_fu_191_p1();
    void thread_tmp_cast_fu_188_p1();
    void thread_tmp_fu_356_p1();
    void thread_tmp_i_i_i_cast_fu_312_p1();
    void thread_tmp_i_i_i_fu_307_p2();
    void thread_tmp_i_i_i_i_cast1_fu_290_p1();
    void thread_tmp_s_fu_254_p1();
    void thread_ush_fu_316_p3();
    void thread_val_V_fu_370_p3();
    void thread_xMax_minus_xMin6_fu_200_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
