

================================================================
== Vitis HLS Report for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2'
================================================================
* Date:           Mon Feb 23 22:37:15 2026

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        convSNN_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.509 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_196_1_VITIS_LOOP_197_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      910|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|        9|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      164|    -|
|Register             |        -|     -|      310|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      310|     1083|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_2_1_3_1_1_U1  |mux_2_1_3_1_1  |        0|   0|  0|   9|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|   9|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln196_fu_301_p2                 |         +|   0|  0|  46|          39|           1|
    |add_ln197_fu_521_p2                 |         +|   0|  0|  14|           7|           1|
    |counter_internal_block_2_fu_455_p2  |         +|   0|  0|  39|          32|           1|
    |grp_fu_195_p2                       |         +|   0|  0|  39|          32|           1|
    |grp_fu_207_p2                       |         +|   0|  0|  39|          32|           1|
    |grp_fu_212_p2                       |         +|   0|  0|  39|          32|           1|
    |inp_2_fu_480_p2                     |         +|   0|  0|  39|          32|           1|
    |ofm_x_fu_350_p2                     |         +|   0|  0|  39|          32|           1|
    |ofm_y_1_fu_370_p2                   |         +|   0|  0|  39|          32|           1|
    |and_ln245_fu_419_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_condition_471                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_474                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_477                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_480                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op121_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op125_read_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op129_store_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op131_store_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op137_store_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op139_store_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_load_state2       |       and|   0|  0|   2|           1|           1|
    |grp_fu_201_p2                       |      icmp|   0|  0|  39|          32|           4|
    |grp_fu_217_p2                       |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln196_fu_296_p2                |      icmp|   0|  0|  46|          39|          39|
    |icmp_ln197_fu_310_p2                |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln199_fu_329_p2                |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln215_fu_335_p2                |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln233_fu_356_p2                |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln236_fu_376_p2                |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln245_fu_413_p2                |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln264_fu_461_p2                |      icmp|   0|  0|  39|          32|           4|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |counter_internal_block_3_fu_467_p3  |    select|   0|  0|  32|           1|           1|
    |grp_fu_223_p3                       |    select|   0|  0|  32|           1|           1|
    |i_4_fu_527_p3                       |    select|   0|  0|   7|           1|           1|
    |inp_3_fu_382_p3                     |    select|   0|  0|  32|           1|           1|
    |ofm_y_2_fu_390_p3                   |    select|   0|  0|  32|           1|           1|
    |select_ln190_fu_316_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |p_0_fu_550_p3                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 910|         597|         111|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |convInp_i_blk_n               |   9|          2|    1|          2|
    |counter_internal_block_fu_98  |   9|          2|   32|         64|
    |current_block_write_fu_82     |   9|          2|   32|         64|
    |current_line_fu_94            |   9|          2|   32|         64|
    |current_line_in_block_fu_86   |   9|          2|   32|         64|
    |i_fu_70                       |   9|          2|    7|         14|
    |in_r_blk_n                    |   9|          2|    1|          2|
    |indvar_flatten_fu_74          |   9|          2|   39|         78|
    |inp_fu_90                     |  14|          3|   32|         96|
    |inputBuf_1_address1           |  14|          3|    4|         12|
    |inputBuf_address1             |  14|          3|    4|         12|
    |ofm_y_fu_78                   |   9|          2|   32|         64|
    |read_block_fu_66              |  14|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 164|         36|  283|        638|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |and_ln245_reg_682             |   1|   0|    1|          0|
    |ap_CS_fsm                     |   1|   0|    1|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |counter_internal_block_fu_98  |  32|   0|   32|          0|
    |current_block_write_fu_82     |  32|   0|   32|          0|
    |current_line_fu_94            |  32|   0|   32|          0|
    |current_line_in_block_fu_86   |  32|   0|   32|          0|
    |i_fu_70                       |   7|   0|    7|          0|
    |icmp_ln199_reg_661            |   1|   0|    1|          0|
    |icmp_ln215_reg_665            |   1|   0|    1|          0|
    |indvar_flatten_fu_74          |  39|   0|   39|          0|
    |inp_fu_90                     |  32|   0|   32|          0|
    |ofm_y_fu_78                   |  32|   0|   32|          0|
    |read_block_fu_66              |  32|   0|   32|          0|
    |reg_231                       |  32|   0|   32|          0|
    |trunc_ln190_reg_656           |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 310|   0|  310|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2|  return value|
|convInp_i_din             |  out|    3|     ap_fifo|                                                             convInp_i|       pointer|
|convInp_i_num_data_valid  |   in|    2|     ap_fifo|                                                             convInp_i|       pointer|
|convInp_i_fifo_cap        |   in|    2|     ap_fifo|                                                             convInp_i|       pointer|
|convInp_i_full_n          |   in|    1|     ap_fifo|                                                             convInp_i|       pointer|
|convInp_i_write           |  out|    1|     ap_fifo|                                                             convInp_i|       pointer|
|in_r_dout                 |   in|    3|     ap_fifo|                                                                  in_r|       pointer|
|in_r_empty_n              |   in|    1|     ap_fifo|                                                                  in_r|       pointer|
|in_r_read                 |  out|    1|     ap_fifo|                                                                  in_r|       pointer|
|bound                     |   in|   39|     ap_none|                                                                 bound|        scalar|
|inputBuf_address0         |  out|    4|   ap_memory|                                                              inputBuf|         array|
|inputBuf_ce0              |  out|    1|   ap_memory|                                                              inputBuf|         array|
|inputBuf_q0               |   in|    3|   ap_memory|                                                              inputBuf|         array|
|inputBuf_address1         |  out|    4|   ap_memory|                                                              inputBuf|         array|
|inputBuf_ce1              |  out|    1|   ap_memory|                                                              inputBuf|         array|
|inputBuf_we1              |  out|    1|   ap_memory|                                                              inputBuf|         array|
|inputBuf_d1               |  out|    3|   ap_memory|                                                              inputBuf|         array|
|inputBuf_1_address0       |  out|    4|   ap_memory|                                                            inputBuf_1|         array|
|inputBuf_1_ce0            |  out|    1|   ap_memory|                                                            inputBuf_1|         array|
|inputBuf_1_q0             |   in|    3|   ap_memory|                                                            inputBuf_1|         array|
|inputBuf_1_address1       |  out|    4|   ap_memory|                                                            inputBuf_1|         array|
|inputBuf_1_ce1            |  out|    1|   ap_memory|                                                            inputBuf_1|         array|
|inputBuf_1_we1            |  out|    1|   ap_memory|                                                            inputBuf_1|         array|
|inputBuf_1_d1             |  out|    3|   ap_memory|                                                            inputBuf_1|         array|
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

