set ::env(PROJECT_NAME) cf_fft_256_8
set ::env(DESIGN_TOP) cf_fft_256_8
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/cf_fft_256_8/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/cf_fft_256_8/rtl/cf_fft_256_8.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
