var pipelineJSON={"14":{"nodes":[{"name":"Loop Orch", "id":540, "subtype":"default", "start":"0.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Exit", "id":541, "subtype":"exit", "start":"11.00", "end":"15.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"584", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":542, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":543, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Loop Orch", "id":544, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Loop Orch", "id":545, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Loop Orch", "id":546, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Feedback", "id":548, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"5", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":549, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":550, "subtype":"load/store", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"7", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":551, "subtype":"default", "start":"9.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"9", "Latency":"2"}], "type":"inst"}, {"name":"\'i\'", "id":552, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"6", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":553, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":554, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"3 (0x3)", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":555, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":556, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":557, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":558, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":559, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":560, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":561, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"5 (0x5)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":562, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":563, "subtype":"default", "start":"4.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"4", "Latency":"6"}], "type":"inst"}, {"name":"And", "id":564, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":565, "subtype":"select", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":566, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":567, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":568, "subtype":"load/store", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"And", "id":569, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":570, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"6 (0x6)", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":571, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":572, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":573, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":574, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":575, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"7 (0x7)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":576, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":577, "subtype":"default", "start":"5.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"5", "Latency":"5"}], "type":"inst"}, {"name":"And", "id":578, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":579, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":580, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":581, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":582, "subtype":"load/store", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"And", "id":583, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":584, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"8 (0x8)", "Max Fanout":"11", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":585, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":586, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":587, "subtype":"select", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":588, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":589, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"9 (0x9)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":590, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":591, "subtype":"default", "start":"5.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"5", "Latency":"5"}], "type":"inst"}, {"name":"And", "id":592, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":593, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":594, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":595, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":596, "subtype":"load/store", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"And", "id":597, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":598, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"10 (0xA)", "Max Fanout":"11", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":599, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":600, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":601, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":602, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":603, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"11 (0xB)", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":604, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":605, "subtype":"default", "start":"6.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"6", "Latency":"4"}], "type":"inst"}, {"name":"And", "id":606, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":607, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":608, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":609, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":610, "subtype":"load/store", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"And", "id":611, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":612, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"12 (0xC)", "Max Fanout":"11", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":613, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":614, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":615, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":616, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":617, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"13 (0xD)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":618, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":619, "subtype":"default", "start":"7.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"7", "Latency":"3"}], "type":"inst"}, {"name":"And", "id":620, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":621, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":622, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":623, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":624, "subtype":"load/store", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"And", "id":625, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":626, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"14 (0xE)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":627, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":628, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":629, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":630, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":631, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"15 (0xF)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":632, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":633, "subtype":"default", "start":"8.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"8", "Latency":"2"}], "type":"inst"}, {"name":"And", "id":634, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":635, "subtype":"select", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":636, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":637, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":638, "subtype":"load/store", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"And", "id":639, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":640, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"16 (0x10)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":641, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":642, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":643, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":644, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":645, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":646, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":647, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":648, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":649, "subtype":"select", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":650, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":651, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":652, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":653, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":654, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":655, "subtype":"select", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":656, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":657, "subtype":"select", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":658, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":659, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":660, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":661, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":662, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":663, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":664, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":665, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":666, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":669, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}], "links":[{"from":540, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":540, "to":637, "details":[{"type":"table", "Width":"1"}]}, {"from":540, "to":623, "details":[{"type":"table", "Width":"1"}]}, {"from":540, "to":609, "details":[{"type":"table", "Width":"1"}]}, {"from":540, "to":595, "details":[{"type":"table", "Width":"1"}]}, {"from":540, "to":581, "details":[{"type":"table", "Width":"1"}]}, {"from":540, "to":567, "details":[{"type":"table", "Width":"1"}]}, {"from":540, "to":550, "details":[{"type":"table", "Width":"1"}]}, {"from":543, "to":546, "details":[{"type":"table", "Width":"1"}]}, {"from":544, "to":545, "details":[{"type":"table", "Width":"1"}]}, {"from":544, "to":552, "details":[{"type":"table", "Width":"1"}]}, {"from":544, "to":548, "details":[{"type":"table", "Width":"1"}]}, {"from":544, "to":546, "details":[{"type":"table", "Width":"1"}]}, {"from":545, "to":546, "details":[{"type":"table", "Width":"1"}]}, {"from":545, "to":540, "details":[{"type":"table", "Width":"1"}]}, {"from":546, "to":545, "details":[{"type":"table", "Width":"1"}]}, {"from":548, "to":551, "details":[{"type":"table", "Width":"64"}]}, {"from":548, "to":549, "details":[{"type":"table", "Width":"64"}]}, {"from":549, "to":550, "details":[{"type":"table", "Width":"64"}]}, {"from":550, "to":638, "details":[{"type":"table", "Width":"1"}]}, {"from":550, "to":624, "details":[{"type":"table", "Width":"1"}]}, {"from":550, "to":610, "details":[{"type":"table", "Width":"1"}]}, {"from":550, "to":596, "details":[{"type":"table", "Width":"1"}]}, {"from":550, "to":582, "details":[{"type":"table", "Width":"1"}]}, {"from":550, "to":568, "details":[{"type":"table", "Width":"1"}]}, {"from":550, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":551, "to":541, "details":[{"type":"table", "Width":"64"}]}, {"from":552, "to":640, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":631, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":626, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":617, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":612, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":603, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":598, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":589, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":584, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":575, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":570, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":557, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":554, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":553, "details":[{"type":"table", "Width":"32"}]}, {"from":552, "to":541, "details":[{"type":"table", "Width":"32"}]}, {"from":553, "to":541, "details":[{"type":"table", "Width":"32"}]}, {"from":554, "to":555, "details":[{"type":"table", "Width":"32"}]}, {"from":554, "to":541, "details":[{"type":"table", "Width":"32"}]}, {"from":555, "to":654, "details":[{"type":"table", "Width":"1"}]}, {"from":555, "to":565, "details":[{"type":"table", "Width":"1"}]}, {"from":555, "to":559, "details":[{"type":"table", "Width":"1"}]}, {"from":555, "to":556, "details":[{"type":"table", "Width":"1"}]}, {"from":556, "to":653, "details":[{"type":"table", "Width":"1"}]}, {"from":556, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":557, "to":558, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":541, "details":[{"type":"table", "Width":"32"}]}, {"from":558, "to":653, "details":[{"type":"table", "Width":"1"}]}, {"from":558, "to":564, "details":[{"type":"table", "Width":"1"}]}, {"from":558, "to":559, "details":[{"type":"table", "Width":"1"}]}, {"from":559, "to":573, "details":[{"type":"table", "Width":"1"}]}, {"from":559, "to":560, "details":[{"type":"table", "Width":"1"}]}, {"from":559, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":560, "to":569, "details":[{"type":"table", "Width":"1"}]}, {"from":560, "to":652, "details":[{"type":"table", "Width":"1"}]}, {"from":560, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":561, "to":562, "details":[{"type":"table", "Width":"32"}]}, {"from":561, "to":563, "details":[{"type":"table", "Width":"32"}]}, {"from":562, "to":652, "details":[{"type":"table", "Width":"1"}]}, {"from":562, "to":572, "details":[{"type":"table", "Width":"1"}]}, {"from":562, "to":564, "details":[{"type":"table", "Width":"1"}]}, {"from":563, "to":568, "details":[{"type":"table", "Width":"64"}]}, {"from":564, "to":565, "details":[{"type":"table", "Width":"1"}]}, {"from":565, "to":579, "details":[{"type":"table", "Width":"1"}]}, {"from":565, "to":566, "details":[{"type":"table", "Width":"1"}]}, {"from":565, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":566, "to":567, "details":[{"type":"table", "Width":"1"}]}, {"from":566, "to":569, "details":[{"type":"table", "Width":"1"}]}, {"from":566, "to":651, "details":[{"type":"table", "Width":"1"}]}, {"from":567, "to":568, "details":[{"type":"table", "Width":"1"}]}, {"from":569, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":570, "to":571, "details":[{"type":"table", "Width":"32"}]}, {"from":570, "to":541, "details":[{"type":"table", "Width":"32"}]}, {"from":571, "to":651, "details":[{"type":"table", "Width":"1"}]}, {"from":571, "to":578, "details":[{"type":"table", "Width":"1"}]}, {"from":571, "to":572, "details":[{"type":"table", "Width":"1"}]}, {"from":572, "to":573, "details":[{"type":"table", "Width":"1"}]}, {"from":573, "to":587, "details":[{"type":"table", "Width":"1"}]}, {"from":573, "to":574, "details":[{"type":"table", "Width":"1"}]}, {"from":573, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":574, "to":583, "details":[{"type":"table", "Width":"1"}]}, {"from":574, "to":650, "details":[{"type":"table", "Width":"1"}]}, {"from":574, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":575, "to":576, "details":[{"type":"table", "Width":"32"}]}, {"from":575, "to":577, "details":[{"type":"table", "Width":"32"}]}, {"from":576, "to":650, "details":[{"type":"table", "Width":"1"}]}, {"from":576, "to":586, "details":[{"type":"table", "Width":"1"}]}, {"from":576, "to":578, "details":[{"type":"table", "Width":"1"}]}, {"from":577, "to":582, "details":[{"type":"table", "Width":"64"}]}, {"from":578, "to":579, "details":[{"type":"table", "Width":"1"}]}, {"from":579, "to":593, "details":[{"type":"table", "Width":"1"}]}, {"from":579, "to":580, "details":[{"type":"table", "Width":"1"}]}, {"from":579, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":580, "to":581, "details":[{"type":"table", "Width":"1"}]}, {"from":580, "to":583, "details":[{"type":"table", "Width":"1"}]}, {"from":580, "to":649, "details":[{"type":"table", "Width":"1"}]}, {"from":581, "to":582, "details":[{"type":"table", "Width":"1"}]}, {"from":583, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":584, "to":585, "details":[{"type":"table", "Width":"32"}]}, {"from":584, "to":541, "details":[{"type":"table", "Width":"32"}]}, {"from":585, "to":649, "details":[{"type":"table", "Width":"1"}]}, {"from":585, "to":592, "details":[{"type":"table", "Width":"1"}]}, {"from":585, "to":586, "details":[{"type":"table", "Width":"1"}]}, {"from":586, "to":587, "details":[{"type":"table", "Width":"1"}]}, {"from":587, "to":601, "details":[{"type":"table", "Width":"1"}]}, {"from":587, "to":588, "details":[{"type":"table", "Width":"1"}]}, {"from":587, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":588, "to":597, "details":[{"type":"table", "Width":"1"}]}, {"from":588, "to":648, "details":[{"type":"table", "Width":"1"}]}, {"from":588, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":589, "to":590, "details":[{"type":"table", "Width":"32"}]}, {"from":589, "to":591, "details":[{"type":"table", "Width":"32"}]}, {"from":590, "to":648, "details":[{"type":"table", "Width":"1"}]}, {"from":590, "to":600, "details":[{"type":"table", "Width":"1"}]}, {"from":590, "to":592, "details":[{"type":"table", "Width":"1"}]}, {"from":591, "to":596, "details":[{"type":"table", "Width":"64"}]}, {"from":592, "to":593, "details":[{"type":"table", "Width":"1"}]}, {"from":593, "to":607, "details":[{"type":"table", "Width":"1"}]}, {"from":593, "to":594, "details":[{"type":"table", "Width":"1"}]}, {"from":593, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":594, "to":595, "details":[{"type":"table", "Width":"1"}]}, {"from":594, "to":597, "details":[{"type":"table", "Width":"1"}]}, {"from":594, "to":647, "details":[{"type":"table", "Width":"1"}]}, {"from":595, "to":596, "details":[{"type":"table", "Width":"1"}]}, {"from":597, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":598, "to":599, "details":[{"type":"table", "Width":"32"}]}, {"from":598, "to":541, "details":[{"type":"table", "Width":"32"}]}, {"from":599, "to":647, "details":[{"type":"table", "Width":"1"}]}, {"from":599, "to":606, "details":[{"type":"table", "Width":"1"}]}, {"from":599, "to":600, "details":[{"type":"table", "Width":"1"}]}, {"from":600, "to":601, "details":[{"type":"table", "Width":"1"}]}, {"from":601, "to":615, "details":[{"type":"table", "Width":"1"}]}, {"from":601, "to":602, "details":[{"type":"table", "Width":"1"}]}, {"from":601, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":602, "to":611, "details":[{"type":"table", "Width":"1"}]}, {"from":602, "to":646, "details":[{"type":"table", "Width":"1"}]}, {"from":602, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":603, "to":604, "details":[{"type":"table", "Width":"32"}]}, {"from":603, "to":605, "details":[{"type":"table", "Width":"32"}]}, {"from":604, "to":646, "details":[{"type":"table", "Width":"1"}]}, {"from":604, "to":614, "details":[{"type":"table", "Width":"1"}]}, {"from":604, "to":606, "details":[{"type":"table", "Width":"1"}]}, {"from":605, "to":610, "details":[{"type":"table", "Width":"64"}]}, {"from":606, "to":607, "details":[{"type":"table", "Width":"1"}]}, {"from":607, "to":621, "details":[{"type":"table", "Width":"1"}]}, {"from":607, "to":608, "details":[{"type":"table", "Width":"1"}]}, {"from":607, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":608, "to":609, "details":[{"type":"table", "Width":"1"}]}, {"from":608, "to":611, "details":[{"type":"table", "Width":"1"}]}, {"from":608, "to":645, "details":[{"type":"table", "Width":"1"}]}, {"from":609, "to":610, "details":[{"type":"table", "Width":"1"}]}, {"from":611, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":612, "to":613, "details":[{"type":"table", "Width":"32"}]}, {"from":612, "to":541, "details":[{"type":"table", "Width":"32"}]}, {"from":613, "to":645, "details":[{"type":"table", "Width":"1"}]}, {"from":613, "to":620, "details":[{"type":"table", "Width":"1"}]}, {"from":613, "to":614, "details":[{"type":"table", "Width":"1"}]}, {"from":614, "to":615, "details":[{"type":"table", "Width":"1"}]}, {"from":615, "to":629, "details":[{"type":"table", "Width":"1"}]}, {"from":615, "to":616, "details":[{"type":"table", "Width":"1"}]}, {"from":615, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":616, "to":625, "details":[{"type":"table", "Width":"1"}]}, {"from":616, "to":644, "details":[{"type":"table", "Width":"1"}]}, {"from":616, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":617, "to":618, "details":[{"type":"table", "Width":"32"}]}, {"from":617, "to":619, "details":[{"type":"table", "Width":"32"}]}, {"from":618, "to":644, "details":[{"type":"table", "Width":"1"}]}, {"from":618, "to":628, "details":[{"type":"table", "Width":"1"}]}, {"from":618, "to":620, "details":[{"type":"table", "Width":"1"}]}, {"from":619, "to":624, "details":[{"type":"table", "Width":"64"}]}, {"from":620, "to":621, "details":[{"type":"table", "Width":"1"}]}, {"from":621, "to":635, "details":[{"type":"table", "Width":"1"}]}, {"from":621, "to":622, "details":[{"type":"table", "Width":"1"}]}, {"from":621, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":622, "to":623, "details":[{"type":"table", "Width":"1"}]}, {"from":622, "to":625, "details":[{"type":"table", "Width":"1"}]}, {"from":622, "to":643, "details":[{"type":"table", "Width":"1"}]}, {"from":623, "to":624, "details":[{"type":"table", "Width":"1"}]}, {"from":625, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":626, "to":627, "details":[{"type":"table", "Width":"32"}]}, {"from":626, "to":541, "details":[{"type":"table", "Width":"32"}]}, {"from":627, "to":643, "details":[{"type":"table", "Width":"1"}]}, {"from":627, "to":634, "details":[{"type":"table", "Width":"1"}]}, {"from":627, "to":628, "details":[{"type":"table", "Width":"1"}]}, {"from":628, "to":629, "details":[{"type":"table", "Width":"1"}]}, {"from":629, "to":630, "details":[{"type":"table", "Width":"1"}]}, {"from":629, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":630, "to":639, "details":[{"type":"table", "Width":"1"}]}, {"from":630, "to":642, "details":[{"type":"table", "Width":"1"}]}, {"from":630, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":631, "to":632, "details":[{"type":"table", "Width":"32"}]}, {"from":631, "to":633, "details":[{"type":"table", "Width":"32"}]}, {"from":632, "to":642, "details":[{"type":"table", "Width":"1"}]}, {"from":632, "to":634, "details":[{"type":"table", "Width":"1"}]}, {"from":633, "to":638, "details":[{"type":"table", "Width":"64"}]}, {"from":634, "to":635, "details":[{"type":"table", "Width":"1"}]}, {"from":635, "to":636, "details":[{"type":"table", "Width":"1"}]}, {"from":635, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":636, "to":637, "details":[{"type":"table", "Width":"1"}]}, {"from":636, "to":639, "details":[{"type":"table", "Width":"1"}]}, {"from":637, "to":638, "details":[{"type":"table", "Width":"1"}]}, {"from":639, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":640, "to":552, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Max Fanout":"6", "Start Cycle":"1", "Latency":"3"}]}, {"from":640, "to":641, "details":[{"type":"table", "Width":"32"}]}, {"from":640, "to":548, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"6", "Start Cycle":"4", "Latency":"5"}]}, {"from":641, "to":666, "details":[{"type":"table", "Width":"1"}]}, {"from":642, "to":665, "details":[{"type":"table", "Width":"1"}]}, {"from":643, "to":664, "details":[{"type":"table", "Width":"1"}]}, {"from":644, "to":663, "details":[{"type":"table", "Width":"1"}]}, {"from":645, "to":662, "details":[{"type":"table", "Width":"1"}]}, {"from":646, "to":661, "details":[{"type":"table", "Width":"1"}]}, {"from":647, "to":660, "details":[{"type":"table", "Width":"1"}]}, {"from":648, "to":659, "details":[{"type":"table", "Width":"1"}]}, {"from":649, "to":658, "details":[{"type":"table", "Width":"1"}]}, {"from":650, "to":657, "details":[{"type":"table", "Width":"1"}]}, {"from":651, "to":656, "details":[{"type":"table", "Width":"1"}]}, {"from":652, "to":655, "details":[{"type":"table", "Width":"1"}]}, {"from":653, "to":654, "details":[{"type":"table", "Width":"1"}]}, {"from":654, "to":655, "details":[{"type":"table", "Width":"1"}]}, {"from":655, "to":656, "details":[{"type":"table", "Width":"1"}]}, {"from":656, "to":657, "details":[{"type":"table", "Width":"1"}]}, {"from":657, "to":658, "details":[{"type":"table", "Width":"1"}]}, {"from":658, "to":659, "details":[{"type":"table", "Width":"1"}]}, {"from":659, "to":660, "details":[{"type":"table", "Width":"1"}]}, {"from":660, "to":661, "details":[{"type":"table", "Width":"1"}]}, {"from":661, "to":662, "details":[{"type":"table", "Width":"1"}]}, {"from":662, "to":663, "details":[{"type":"table", "Width":"1"}]}, {"from":663, "to":664, "details":[{"type":"table", "Width":"1"}]}, {"from":664, "to":665, "details":[{"type":"table", "Width":"1"}]}, {"from":665, "to":666, "details":[{"type":"table", "Width":"1"}]}, {"from":666, "to":552, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Max Fanout":"6", "Start Cycle":"1", "Latency":"3"}]}, {"from":666, "to":548, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"6", "Start Cycle":"4", "Latency":"5"}]}, {"from":666, "to":669, "details":[{"type":"table", "Width":"1"}]}, {"from":666, "to":546, "details":[{"type":"table", "Width":"1"}]}, {"from":666, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":669, "to":541, "details":[{"type":"table", "Width":"1"}]}]}, "16":{"nodes":[{"name":"Exit", "id":670, "subtype":"exit", "start":"24.00", "end":"28.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"24", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":671, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"22", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":672, "subtype":"default", "start":"22.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"22", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":673, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":674, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":675, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":676, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":677, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":678, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":679, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":680, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":681, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":682, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":683, "subtype":"default", "start":"22.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":684, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":685, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":686, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"bit.shuffle", "id":687, "subtype":"default", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":688, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":689, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":690, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":691, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"bit.shuffle", "id":692, "subtype":"default", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":693, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":694, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":695, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":696, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"bit.shuffle", "id":697, "subtype":"default", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":698, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":699, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":700, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":701, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"bit.shuffle", "id":702, "subtype":"default", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":703, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":704, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":705, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":706, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"bit.shuffle", "id":707, "subtype":"default", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":708, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":709, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":710, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":711, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"bit.shuffle", "id":712, "subtype":"default", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":713, "subtype":"load/store", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}], "links":[{"from":671, "to":672, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":698, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":700, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":703, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":705, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":708, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":710, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":713, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":695, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":690, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":685, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":682, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":678, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":674, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":676, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":680, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":688, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":693, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":679, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":677, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":683, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":681, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":686, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":684, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":687, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":691, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":689, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":692, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":696, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":694, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":697, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":701, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":699, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":702, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":706, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":704, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":707, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":711, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":709, "details":[{"type":"table", "Width":"512"}]}, {"from":671, "to":712, "details":[{"type":"table", "Width":"512"}]}, {"from":672, "to":675, "details":[{"type":"table", "Width":"32"}]}, {"from":672, "to":673, "details":[{"type":"table", "Width":"32"}]}, {"from":673, "to":674, "details":[{"type":"table", "Width":"64"}]}, {"from":675, "to":676, "details":[{"type":"table", "Width":"64"}]}, {"from":677, "to":678, "details":[{"type":"table", "Width":"64"}]}, {"from":679, "to":680, "details":[{"type":"table", "Width":"64"}]}, {"from":681, "to":682, "details":[{"type":"table", "Width":"64"}]}, {"from":683, "to":670, "details":[{"type":"table", "Width":"64"}]}, {"from":684, "to":685, "details":[{"type":"table", "Width":"64"}]}, {"from":686, "to":688, "details":[{"type":"table", "Width":"64"}]}, {"from":687, "to":688, "details":[{"type":"table", "Width":"8"}]}, {"from":689, "to":690, "details":[{"type":"table", "Width":"64"}]}, {"from":691, "to":693, "details":[{"type":"table", "Width":"64"}]}, {"from":692, "to":693, "details":[{"type":"table", "Width":"8"}]}, {"from":694, "to":695, "details":[{"type":"table", "Width":"64"}]}, {"from":696, "to":698, "details":[{"type":"table", "Width":"64"}]}, {"from":697, "to":698, "details":[{"type":"table", "Width":"8"}]}, {"from":699, "to":700, "details":[{"type":"table", "Width":"64"}]}, {"from":701, "to":703, "details":[{"type":"table", "Width":"64"}]}, {"from":702, "to":703, "details":[{"type":"table", "Width":"8"}]}, {"from":704, "to":705, "details":[{"type":"table", "Width":"64"}]}, {"from":706, "to":708, "details":[{"type":"table", "Width":"64"}]}, {"from":707, "to":708, "details":[{"type":"table", "Width":"8"}]}, {"from":709, "to":710, "details":[{"type":"table", "Width":"64"}]}, {"from":711, "to":713, "details":[{"type":"table", "Width":"64"}]}, {"from":712, "to":713, "details":[{"type":"table", "Width":"8"}]}]}, "18":{"nodes":[{"name":"Loop Orch", "id":714, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Exit", "id":715, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":716, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":717, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Loop Orch", "id":718, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Loop Orch", "id":719, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Loop Orch", "id":720, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Feedback", "id":722, "subtype":"pop", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":723, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":724, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Select", "id":725, "subtype":"select", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Global variable", "id":726, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"<<", "id":727, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":522}]], "type":"inst"}, {"name":"arg_arr_d", "id":728, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_arr_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":729, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":730, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Loop Orch", "id":732, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":733, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Global variable", "id":734, "subtype":"pop", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":735, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}], "links":[{"from":714, "to":715, "details":[{"type":"table", "Width":"1"}]}, {"from":717, "to":720, "details":[{"type":"table", "Width":"1"}]}, {"from":718, "to":719, "details":[{"type":"table", "Width":"1"}]}, {"from":718, "to":722, "details":[{"type":"table", "Width":"1"}]}, {"from":718, "to":734, "details":[{"type":"table", "Width":"1"}]}, {"from":718, "to":726, "details":[{"type":"table", "Width":"1"}]}, {"from":718, "to":725, "details":[{"type":"table", "Width":"1"}]}, {"from":718, "to":715, "details":[{"type":"table", "Width":"1"}]}, {"from":718, "to":720, "details":[{"type":"table", "Width":"1"}]}, {"from":719, "to":720, "details":[{"type":"table", "Width":"1"}]}, {"from":719, "to":714, "details":[{"type":"table", "Width":"1"}]}, {"from":720, "to":719, "details":[{"type":"table", "Width":"1"}]}, {"from":722, "to":723, "details":[{"type":"table", "Width":"16"}]}, {"from":722, "to":715, "details":[{"type":"table", "Width":"16"}]}, {"from":723, "to":722, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"10", "Start Cycle":"1", "Latency":"3"}]}, {"from":724, "to":725, "details":[{"type":"table", "Width":"65"}]}, {"from":725, "to":733, "details":[{"type":"table", "Width":"65"}]}, {"from":725, "to":722, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"10", "Start Cycle":"1", "Latency":"3"}]}, {"from":725, "to":734, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"10", "Start Cycle":"1", "Latency":"3"}]}, {"from":725, "to":726, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"10", "Start Cycle":"1", "Latency":"3"}]}, {"from":725, "to":732, "details":[{"type":"table", "Width":"65"}]}, {"from":725, "to":720, "details":[{"type":"table", "Width":"65"}]}, {"from":725, "to":725, "details":[{"type":"table", "Width":"65"}]}, {"from":725, "to":715, "details":[{"type":"table", "Width":"65"}]}, {"from":726, "to":727, "details":[{"type":"table", "Width":"64"}]}, {"from":727, "to":729, "details":[{"type":"table", "Width":"64"}]}, {"from":728, "to":729, "details":[{"type":"table", "Width":"64"}]}, {"from":730, "to":715, "details":[{"type":"table", "Width":"1"}]}, {"from":732, "to":715, "details":[{"type":"table", "Width":"1"}]}, {"from":733, "to":725, "details":[{"type":"table", "Width":"65"}]}, {"from":734, "to":735, "details":[{"type":"table", "Width":"32"}]}, {"from":735, "to":734, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"10", "Start Cycle":"1", "Latency":"3"}]}, {"from":735, "to":726, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"10", "Start Cycle":"1", "Latency":"3"}]}]}, "21":{"nodes":[{"name":"Exit", "id":739, "subtype":"exit", "start":"847.00", "end":"851.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"847", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"520", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":740, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"847", "Latency":"0"}], "type":"inst"}], "links":[{"from":740, "to":739, "details":[{"type":"table", "Width":"520"}]}]}, "24":{"nodes":[{"name":"Exit", "id":741, "subtype":"exit", "start":"2.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":742, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"wg.limiter.exit", "id":743, "subtype":"default", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"wg.limiter.exit", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[{"from":742, "to":743, "details":[{"type":"table", "Width":"40"}]}]}, "32":{"nodes":[{"name":"Loop Orch", "id":744, "subtype":"default", "start":"0.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}, {"name":"Exit", "id":745, "subtype":"exit", "start":"17.00", "end":"21.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"17", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1280", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":746, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":747, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}, {"name":"Loop Orch", "id":748, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}, {"name":"Loop Orch", "id":749, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}, {"name":"Loop Orch", "id":750, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}, {"name":"\'p\'", "id":752, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'p\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}, {"name":"And", "id":753, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"7 (0x7)", "Max Fanout":"8", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":754, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":522}]], "type":"inst"}, {"name":"Feedback", "id":755, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"224", "Max Fanout":"31", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"case", "id":756, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":757, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"256", "Max Fanout":"31", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"case", "id":758, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":">>", "id":759, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"case", "id":760, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"*", "id":761, "subtype":"default", "start":"6.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"1300000077 (0x4D7C6D4D)", "Max Fanout":"18", "Start Cycle":"6", "Latency":"7", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 10-bit to 42-bit Integer Multiply", "id":762, "subtype":"default", "start":"14.00", "end":"17.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 10-bit to 42-bit Integer Multiply", "Max Fanout":"18", "Start Cycle":"14", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":">>", "id":763, "subtype":"default", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"FFwd Dest", "id":764, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Loop Orch", "id":765, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Loop Orch", "id":766, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":770, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}, {"name":"Loop Orch", "id":772, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Feedback", "id":774, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Loop Orch", "id":776, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Feedback", "id":778, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "type":"inst"}], "links":[{"from":744, "to":745, "details":[{"type":"table", "Width":"1"}]}, {"from":746, "to":754, "details":[{"type":"table", "Width":"608"}]}, {"from":746, "to":755, "details":[{"type":"table", "Width":"608"}]}, {"from":746, "to":757, "details":[{"type":"table", "Width":"608"}]}, {"from":746, "to":772, "details":[{"type":"table", "Width":"608"}]}, {"from":746, "to":774, "details":[{"type":"table", "Width":"608"}]}, {"from":746, "to":776, "details":[{"type":"table", "Width":"608"}]}, {"from":746, "to":778, "details":[{"type":"table", "Width":"608"}]}, {"from":746, "to":745, "details":[{"type":"table", "Width":"608"}]}, {"from":747, "to":750, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":749, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":778, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":776, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":757, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":755, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":754, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":774, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":772, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":752, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":750, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":765, "details":[{"type":"table", "Width":"1"}]}, {"from":748, "to":745, "details":[{"type":"table", "Width":"1"}]}, {"from":749, "to":750, "details":[{"type":"table", "Width":"1"}]}, {"from":749, "to":744, "details":[{"type":"table", "Width":"1"}]}, {"from":750, "to":749, "details":[{"type":"table", "Width":"1"}]}, {"from":752, "to":770, "details":[{"type":"table", "Width":"32"}]}, {"from":752, "to":759, "details":[{"type":"table", "Width":"32"}]}, {"from":752, "to":753, "details":[{"type":"table", "Width":"32"}]}, {"from":753, "to":758, "details":[{"type":"table", "Width":"32"}]}, {"from":753, "to":756, "details":[{"type":"table", "Width":"32"}]}, {"from":754, "to":754, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"20", "Start Cycle":"2", "Latency":"3"}]}, {"from":754, "to":760, "details":[{"type":"table", "Width":"32"}]}, {"from":754, "to":758, "details":[{"type":"table", "Width":"32"}]}, {"from":754, "to":756, "details":[{"type":"table", "Width":"32"}]}, {"from":754, "to":745, "details":[{"type":"table", "Width":"32"}]}, {"from":755, "to":755, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"20", "Start Cycle":"2", "Latency":"3"}]}, {"from":755, "to":756, "details":[{"type":"table", "Width":"224"}]}, {"from":755, "to":745, "details":[{"type":"table", "Width":"224"}]}, {"from":756, "to":760, "details":[{"type":"table", "Width":"32"}]}, {"from":757, "to":757, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"20", "Start Cycle":"2", "Latency":"3"}]}, {"from":757, "to":758, "details":[{"type":"table", "Width":"256"}]}, {"from":757, "to":745, "details":[{"type":"table", "Width":"256"}]}, {"from":758, "to":760, "details":[{"type":"table", "Width":"32"}]}, {"from":759, "to":760, "details":[{"type":"table", "Width":"32"}]}, {"from":760, "to":761, "details":[{"type":"table", "Width":"32"}]}, {"from":760, "to":745, "details":[{"type":"table", "Width":"32"}]}, {"from":761, "to":762, "details":[{"type":"table", "Width":"32"}]}, {"from":762, "to":763, "details":[{"type":"table", "Width":"42"}]}, {"from":763, "to":745, "details":[{"type":"table", "Width":"64"}]}, {"from":764, "to":765, "details":[{"type":"table", "Width":"1"}]}, {"from":765, "to":766, "details":[{"type":"table", "Width":"1"}]}, {"from":765, "to":745, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":752, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":772, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":774, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":754, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":755, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":757, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":776, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":778, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":750, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":765, "details":[{"type":"table", "Width":"1"}]}, {"from":766, "to":745, "details":[{"type":"table", "Width":"1"}]}, {"from":770, "to":752, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'p\'", "Max Fanout":"20", "Start Cycle":"1", "Latency":"3"}]}, {"from":772, "to":772, "details":[{"type":"table", "Width":"1"}]}, {"from":772, "to":745, "details":[{"type":"table", "Width":"1"}]}, {"from":774, "to":774, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"20", "Start Cycle":"14", "Latency":"3"}]}, {"from":774, "to":745, "details":[{"type":"table", "Width":"32"}]}, {"from":776, "to":776, "details":[{"type":"table", "Width":"1"}]}, {"from":776, "to":745, "details":[{"type":"table", "Width":"1"}]}, {"from":778, "to":778, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Max Fanout":"20", "Start Cycle":"14", "Latency":"3"}]}, {"from":778, "to":745, "details":[{"type":"table", "Width":"32"}]}]}, "87":{"nodes":[{"name":"Exit", "id":780, "subtype":"exit", "start":"14.00", "end":"18.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"14", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":781, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":782, "subtype":"default", "start":"3.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"11"}], "type":"inst"}], "links":[{"from":781, "to":782, "details":[{"type":"table", "Width":"72"}]}, {"from":782, "to":780, "details":[{"type":"table", "Width":"64"}]}]}, "93":{"nodes":[{"name":"Exit", "id":783, "subtype":"exit", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":784, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":785, "subtype":"default", "start":"3.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"22"}], "type":"inst"}], "links":[{"from":784, "to":785, "details":[{"type":"table", "Width":"72"}]}, {"from":785, "to":783, "details":[{"type":"table", "Width":"64"}]}]}, "95":{"nodes":[{"name":"Exit", "id":786, "subtype":"exit", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":787, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":788, "subtype":"default", "start":"3.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"22"}], "type":"inst"}], "links":[{"from":787, "to":788, "details":[{"type":"table", "Width":"72"}]}, {"from":788, "to":786, "details":[{"type":"table", "Width":"64"}]}]}, "97":{"nodes":[{"name":"Exit", "id":789, "subtype":"exit", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":790, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":791, "subtype":"default", "start":"3.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"22"}], "type":"inst"}], "links":[{"from":790, "to":791, "details":[{"type":"table", "Width":"72"}]}, {"from":791, "to":789, "details":[{"type":"table", "Width":"64"}]}]}, "99":{"nodes":[{"name":"Exit", "id":792, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":793, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":794, "subtype":"default", "start":"3.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}], "links":[{"from":793, "to":794, "details":[{"type":"table", "Width":"72"}]}, {"from":794, "to":792, "details":[{"type":"table", "Width":"64"}]}]}, "101":{"nodes":[{"name":"Exit", "id":795, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":796, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":797, "subtype":"default", "start":"3.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}], "links":[{"from":796, "to":797, "details":[{"type":"table", "Width":"72"}]}, {"from":797, "to":795, "details":[{"type":"table", "Width":"64"}]}]}, "103":{"nodes":[{"name":"Exit", "id":798, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":799, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":800, "subtype":"default", "start":"3.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}], "links":[{"from":799, "to":800, "details":[{"type":"table", "Width":"72"}]}, {"from":800, "to":798, "details":[{"type":"table", "Width":"64"}]}]}, "105":{"nodes":[{"name":"Exit", "id":801, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":802, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":803, "subtype":"default", "start":"3.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}], "links":[{"from":802, "to":803, "details":[{"type":"table", "Width":"72"}]}, {"from":803, "to":801, "details":[{"type":"table", "Width":"64"}]}]}, "107":{"nodes":[{"name":"Exit", "id":804, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":805, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":806, "subtype":"default", "start":"3.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}], "links":[{"from":805, "to":806, "details":[{"type":"table", "Width":"72"}]}, {"from":806, "to":804, "details":[{"type":"table", "Width":"64"}]}]}, "109":{"nodes":[{"name":"Exit", "id":807, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":808, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":809, "subtype":"default", "start":"3.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}], "links":[{"from":808, "to":809, "details":[{"type":"table", "Width":"72"}]}, {"from":809, "to":807, "details":[{"type":"table", "Width":"64"}]}]}, "111":{"nodes":[{"name":"Exit", "id":810, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":811, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":812, "subtype":"default", "start":"3.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}], "links":[{"from":811, "to":812, "details":[{"type":"table", "Width":"72"}]}, {"from":812, "to":810, "details":[{"type":"table", "Width":"64"}]}]}, "113":{"nodes":[{"name":"Exit", "id":813, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":814, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":815, "subtype":"default", "start":"3.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}], "links":[{"from":814, "to":815, "details":[{"type":"table", "Width":"72"}]}, {"from":815, "to":813, "details":[{"type":"table", "Width":"64"}]}]}, "115":{"nodes":[{"name":"Exit", "id":816, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":817, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":818, "subtype":"default", "start":"3.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}], "links":[{"from":817, "to":818, "details":[{"type":"table", "Width":"72"}]}, {"from":818, "to":816, "details":[{"type":"table", "Width":"64"}]}]}, "117":{"nodes":[{"name":"Exit", "id":819, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":820, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":821, "subtype":"default", "start":"3.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}], "links":[{"from":820, "to":821, "details":[{"type":"table", "Width":"72"}]}, {"from":821, "to":819, "details":[{"type":"table", "Width":"64"}]}]}, "119":{"nodes":[{"name":"Exit", "id":822, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":823, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":824, "subtype":"default", "start":"3.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}], "links":[{"from":823, "to":824, "details":[{"type":"table", "Width":"72"}]}, {"from":824, "to":822, "details":[{"type":"table", "Width":"64"}]}]}, "121":{"nodes":[{"name":"Exit", "id":825, "subtype":"exit", "start":"25.00", "end":"29.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":826, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":827, "subtype":"default", "start":"3.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"22"}], "type":"inst"}], "links":[{"from":826, "to":827, "details":[{"type":"table", "Width":"72"}]}, {"from":827, "to":825, "details":[{"type":"table", "Width":"64"}]}]}, "257":{"nodes":[{"name":"Exit", "id":828, "subtype":"exit", "start":"14.00", "end":"18.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"14", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":829, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":830, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":831, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"FFwd Dest", "id":832, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":833, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Select", "id":834, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":835, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":836, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":837, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":838, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":839, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":840, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":841, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":842, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":843, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":844, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":845, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":846, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":847, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":848, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":849, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":850, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":851, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":852, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":853, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":854, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":855, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":856, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":857, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":858, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":859, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":860, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":861, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":862, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":863, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":864, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":865, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":866, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":867, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":868, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":869, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":870, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":871, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":872, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":873, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":874, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":875, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":876, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":877, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":878, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":879, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":880, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":881, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":882, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":883, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":884, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":885, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":886, "subtype":"select", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":887, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":888, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":889, "subtype":"default", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}], "links":[{"from":829, "to":830, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":834, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":838, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":842, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":846, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":850, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":854, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":858, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":862, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":866, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":870, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":874, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":878, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":882, "details":[{"type":"table", "Width":"136"}]}, {"from":829, "to":886, "details":[{"type":"table", "Width":"136"}]}, {"from":830, "to":831, "details":[{"type":"table", "Width":"1"}]}, {"from":831, "to":833, "details":[{"type":"table", "Width":"1"}]}, {"from":832, "to":833, "details":[{"type":"table", "Width":"1"}]}, {"from":833, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":834, "to":835, "details":[{"type":"table", "Width":"1"}]}, {"from":835, "to":837, "details":[{"type":"table", "Width":"1"}]}, {"from":836, "to":837, "details":[{"type":"table", "Width":"1"}]}, {"from":837, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":838, "to":839, "details":[{"type":"table", "Width":"1"}]}, {"from":839, "to":841, "details":[{"type":"table", "Width":"1"}]}, {"from":840, "to":841, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":842, "to":843, "details":[{"type":"table", "Width":"1"}]}, {"from":843, "to":845, "details":[{"type":"table", "Width":"1"}]}, {"from":844, "to":845, "details":[{"type":"table", "Width":"1"}]}, {"from":845, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":846, "to":847, "details":[{"type":"table", "Width":"1"}]}, {"from":847, "to":849, "details":[{"type":"table", "Width":"1"}]}, {"from":848, "to":849, "details":[{"type":"table", "Width":"1"}]}, {"from":849, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":850, "to":851, "details":[{"type":"table", "Width":"1"}]}, {"from":851, "to":853, "details":[{"type":"table", "Width":"1"}]}, {"from":852, "to":853, "details":[{"type":"table", "Width":"1"}]}, {"from":853, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":854, "to":855, "details":[{"type":"table", "Width":"1"}]}, {"from":855, "to":857, "details":[{"type":"table", "Width":"1"}]}, {"from":856, "to":857, "details":[{"type":"table", "Width":"1"}]}, {"from":857, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":858, "to":859, "details":[{"type":"table", "Width":"1"}]}, {"from":859, "to":861, "details":[{"type":"table", "Width":"1"}]}, {"from":860, "to":861, "details":[{"type":"table", "Width":"1"}]}, {"from":861, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":862, "to":863, "details":[{"type":"table", "Width":"1"}]}, {"from":863, "to":865, "details":[{"type":"table", "Width":"1"}]}, {"from":864, "to":865, "details":[{"type":"table", "Width":"1"}]}, {"from":865, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":866, "to":867, "details":[{"type":"table", "Width":"1"}]}, {"from":867, "to":869, "details":[{"type":"table", "Width":"1"}]}, {"from":868, "to":869, "details":[{"type":"table", "Width":"1"}]}, {"from":869, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":870, "to":871, "details":[{"type":"table", "Width":"1"}]}, {"from":871, "to":873, "details":[{"type":"table", "Width":"1"}]}, {"from":872, "to":873, "details":[{"type":"table", "Width":"1"}]}, {"from":873, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":874, "to":875, "details":[{"type":"table", "Width":"1"}]}, {"from":875, "to":877, "details":[{"type":"table", "Width":"1"}]}, {"from":876, "to":877, "details":[{"type":"table", "Width":"1"}]}, {"from":877, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":878, "to":879, "details":[{"type":"table", "Width":"1"}]}, {"from":879, "to":881, "details":[{"type":"table", "Width":"1"}]}, {"from":880, "to":881, "details":[{"type":"table", "Width":"1"}]}, {"from":881, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":882, "to":883, "details":[{"type":"table", "Width":"1"}]}, {"from":883, "to":885, "details":[{"type":"table", "Width":"1"}]}, {"from":884, "to":885, "details":[{"type":"table", "Width":"1"}]}, {"from":885, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":886, "to":887, "details":[{"type":"table", "Width":"1"}]}, {"from":887, "to":889, "details":[{"type":"table", "Width":"1"}]}, {"from":888, "to":889, "details":[{"type":"table", "Width":"1"}]}, {"from":889, "to":828, "details":[{"type":"table", "Width":"1"}]}]}, "258":{"nodes":[{"name":"Exit", "id":890, "subtype":"exit", "start":"37.00", "end":"41.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":891, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"37", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":892, "subtype":"default", "start":"37.00", "end":"37.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}], "links":[{"from":891, "to":892, "details":[{"type":"table", "Width":"24"}]}, {"from":892, "to":890, "details":[{"type":"table", "Width":"1"}]}]}, "264":{"nodes":[{"name":"Exit", "id":893, "subtype":"exit", "start":"15.00", "end":"19.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":894, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"15", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":895, "subtype":"default", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}], "links":[{"from":894, "to":895, "details":[{"type":"table", "Width":"24"}]}, {"from":895, "to":893, "details":[{"type":"table", "Width":"1"}]}]}, "293":{"nodes":[{"name":"Exit", "id":896, "subtype":"exit", "start":"37.00", "end":"41.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":897, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"37", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":898, "subtype":"default", "start":"37.00", "end":"37.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}], "links":[{"from":897, "to":898, "details":[{"type":"table", "Width":"48"}]}, {"from":898, "to":896, "details":[{"type":"table", "Width":"32"}]}]}, "294":{"nodes":[{"name":"Exit", "id":899, "subtype":"exit", "start":"37.00", "end":"41.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":900, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"37", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":901, "subtype":"default", "start":"37.00", "end":"37.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}], "links":[{"from":900, "to":901, "details":[{"type":"table", "Width":"48"}]}, {"from":901, "to":899, "details":[{"type":"table", "Width":"32"}]}]}, "295":{"nodes":[{"name":"Exit", "id":902, "subtype":"exit", "start":"37.00", "end":"41.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":903, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"37", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":904, "subtype":"default", "start":"37.00", "end":"37.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}], "links":[{"from":903, "to":904, "details":[{"type":"table", "Width":"72"}]}, {"from":904, "to":902, "details":[{"type":"table", "Width":"32"}]}]}, "324":{"nodes":[{"name":"Exit", "id":905, "subtype":"exit", "start":"45.00", "end":"49.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"45", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":906, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"44", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":907, "subtype":"default", "start":"45.00", "end":"45.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"45", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"FFwd Dest", "id":908, "subtype":"ffwdDest", "start":"45.00", "end":"45.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"45", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":909, "subtype":"default", "start":"45.00", "end":"45.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"45", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}], "links":[{"from":906, "to":907, "details":[{"type":"table", "Width":"16"}]}, {"from":907, "to":909, "details":[{"type":"table", "Width":"1"}]}, {"from":908, "to":909, "details":[{"type":"table", "Width":"1"}]}, {"from":909, "to":905, "details":[{"type":"table", "Width":"1"}]}]}, "334":{"nodes":[{"name":"Exit", "id":910, "subtype":"exit", "start":"19.00", "end":"23.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"19", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":911, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"15", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":912, "subtype":"default", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":183}]], "type":"inst"}, {"name":"Loop Orch", "id":913, "subtype":"default", "start":"16.00", "end":"19.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Feedback", "id":914, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Feedback", "id":916, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":522}]], "type":"inst"}, {"name":"Feedback", "id":918, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":920, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":922, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}], "links":[{"from":911, "to":912, "details":[{"type":"table", "Width":"616"}]}, {"from":911, "to":913, "details":[{"type":"table", "Width":"616"}]}, {"from":911, "to":914, "details":[{"type":"table", "Width":"616"}]}, {"from":911, "to":922, "details":[{"type":"table", "Width":"616"}]}, {"from":911, "to":916, "details":[{"type":"table", "Width":"616"}]}, {"from":911, "to":918, "details":[{"type":"table", "Width":"616"}]}, {"from":911, "to":920, "details":[{"type":"table", "Width":"616"}]}, {"from":912, "to":922, "details":[{"type":"table", "Width":"1"}]}, {"from":912, "to":914, "details":[{"type":"table", "Width":"1"}]}, {"from":912, "to":916, "details":[{"type":"table", "Width":"1"}]}, {"from":912, "to":918, "details":[{"type":"table", "Width":"1"}]}, {"from":912, "to":920, "details":[{"type":"table", "Width":"1"}]}, {"from":912, "to":910, "details":[{"type":"table", "Width":"1"}]}, {"from":913, "to":910, "details":[{"type":"table", "Width":"1"}]}, {"from":914, "to":914, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}]}, {"from":914, "to":910, "details":[{"type":"table", "Width":"32"}]}, {"from":916, "to":916, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}]}, {"from":918, "to":918, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"224", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}]}, {"from":920, "to":920, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"256", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}]}, {"from":922, "to":922, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":922, "to":910, "details":[{"type":"table", "Width":"1"}]}]}, "359":{"nodes":[{"name":"Exit", "id":925, "subtype":"exit", "start":"29.00", "end":"33.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":926, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"29", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":927, "subtype":"default", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":928, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "type":"inst"}], "links":[{"from":926, "to":927, "details":[{"type":"table", "Width":"144"}]}, {"from":926, "to":928, "details":[{"type":"table", "Width":"144"}]}, {"from":927, "to":928, "details":[{"type":"table", "Width":"64"}]}, {"from":927, "to":925, "details":[{"type":"table", "Width":"64"}]}, {"from":928, "to":925, "details":[{"type":"table", "Width":"64"}]}]}, "401":{"nodes":[{"name":"Exit", "id":930, "subtype":"exit", "start":"8.00", "end":"12.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":931, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":932, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}], "links":[{"from":931, "to":932, "details":[{"type":"table", "Width":"24"}]}, {"from":932, "to":930, "details":[{"type":"table", "Width":"1"}]}]}, "402":{"nodes":[{"name":"Exit", "id":933, "subtype":"exit", "start":"8.00", "end":"12.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":934, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":935, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}], "links":[{"from":934, "to":935, "details":[{"type":"table", "Width":"24"}]}, {"from":935, "to":933, "details":[{"type":"table", "Width":"1"}]}]}, "453":{"nodes":[{"name":"Exit", "id":936, "subtype":"exit", "start":"8.00", "end":"12.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"296", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":937, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":938, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":939, "subtype":"load/store", "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"arg_hashVec_d", "id":940, "subtype":"default", "start":"0.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_hashVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"8"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":941, "subtype":"default", "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"3", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":942, "subtype":"default", "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"3", "Latency":"5"}], "type":"inst"}, {"name":"arg_countVec_d", "id":943, "subtype":"default", "start":"0.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_countVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"8"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":944, "subtype":"default", "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"3", "Latency":"5"}], "type":"inst"}], "links":[{"from":937, "to":939, "details":[{"type":"table", "Width":"112"}]}, {"from":937, "to":944, "details":[{"type":"table", "Width":"112"}]}, {"from":937, "to":942, "details":[{"type":"table", "Width":"112"}]}, {"from":937, "to":941, "details":[{"type":"table", "Width":"112"}]}, {"from":937, "to":938, "details":[{"type":"table", "Width":"112"}]}, {"from":938, "to":939, "details":[{"type":"table", "Width":"64"}]}, {"from":939, "to":936, "details":[{"type":"table", "Width":"32"}]}, {"from":940, "to":941, "details":[{"type":"table", "Width":"64"}]}, {"from":941, "to":936, "details":[{"type":"table", "Width":"64"}]}, {"from":942, "to":936, "details":[{"type":"table", "Width":"64"}]}, {"from":943, "to":944, "details":[{"type":"table", "Width":"64"}]}, {"from":944, "to":936, "details":[{"type":"table", "Width":"64"}]}]}, "523":{"nodes":[{"name":"Exit", "id":945, "subtype":"exit", "start":"46.00", "end":"50.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"46", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1488", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":946, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":947, "subtype":"default", "start":"41.00", "end":"41.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":948, "subtype":"default", "start":"41.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":949, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"arg_hashVec_d", "id":950, "subtype":"default", "start":"0.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_hashVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"46"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":951, "subtype":"default", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":952, "subtype":"default", "start":"41.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":953, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"arg_countVec_d", "id":954, "subtype":"default", "start":"0.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_countVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"46"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":955, "subtype":"default", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"5"}], "type":"inst"}, {"name":"Or", "id":956, "subtype":"default", "start":"41.00", "end":"41.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957, "subtype":"default", "start":"41.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":958, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":959, "subtype":"default", "start":"41.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":960, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":962, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":963, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":964, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":965, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":966, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":967, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":968, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":969, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":970, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":971, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":972, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":973, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":974, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":975, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":976, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":977, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":978, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":979, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":980, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":981, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":982, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":983, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":984, "subtype":"load/store", "start":"41.00", "end":"46.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"bit.shuffle", "id":985, "subtype":"default", "start":"46.00", "end":"46.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"13", "Start Cycle":"46", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":986, "subtype":"default", "start":"40.00", "end":"41.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}], "links":[{"from":946, "to":947, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":956, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":962, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":964, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":966, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":968, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":970, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":972, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":974, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":976, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":978, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":980, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":982, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":984, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":986, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":945, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":963, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":961, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":967, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":965, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":971, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":969, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":975, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":973, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":979, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":977, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":983, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":981, "details":[{"type":"table", "Width":"832"}]}, {"from":946, "to":985, "details":[{"type":"table", "Width":"832"}]}, {"from":947, "to":955, "details":[{"type":"table", "Width":"32"}]}, {"from":947, "to":952, "details":[{"type":"table", "Width":"32"}]}, {"from":947, "to":951, "details":[{"type":"table", "Width":"32"}]}, {"from":947, "to":948, "details":[{"type":"table", "Width":"32"}]}, {"from":948, "to":949, "details":[{"type":"table", "Width":"64"}]}, {"from":949, "to":945, "details":[{"type":"table", "Width":"32"}]}, {"from":950, "to":951, "details":[{"type":"table", "Width":"64"}]}, {"from":952, "to":953, "details":[{"type":"table", "Width":"64"}]}, {"from":953, "to":945, "details":[{"type":"table", "Width":"32"}]}, {"from":954, "to":955, "details":[{"type":"table", "Width":"64"}]}, {"from":956, "to":959, "details":[{"type":"table", "Width":"32"}]}, {"from":956, "to":957, "details":[{"type":"table", "Width":"32"}]}, {"from":957, "to":958, "details":[{"type":"table", "Width":"64"}]}, {"from":958, "to":945, "details":[{"type":"table", "Width":"32"}]}, {"from":959, "to":960, "details":[{"type":"table", "Width":"64"}]}, {"from":960, "to":945, "details":[{"type":"table", "Width":"32"}]}, {"from":961, "to":962, "details":[{"type":"table", "Width":"64"}]}, {"from":962, "to":945, "details":[{"type":"table", "Width":"32"}]}, {"from":963, "to":964, "details":[{"type":"table", "Width":"64"}]}, {"from":964, "to":945, "details":[{"type":"table", "Width":"64"}]}, {"from":965, "to":966, "details":[{"type":"table", "Width":"64"}]}, {"from":966, "to":945, "details":[{"type":"table", "Width":"32"}]}, {"from":967, "to":968, "details":[{"type":"table", "Width":"64"}]}, {"from":968, "to":945, "details":[{"type":"table", "Width":"64"}]}, {"from":969, "to":970, "details":[{"type":"table", "Width":"64"}]}, {"from":970, "to":945, "details":[{"type":"table", "Width":"32"}]}, {"from":971, "to":972, "details":[{"type":"table", "Width":"64"}]}, {"from":972, "to":945, "details":[{"type":"table", "Width":"64"}]}, {"from":973, "to":974, "details":[{"type":"table", "Width":"64"}]}, {"from":974, "to":945, "details":[{"type":"table", "Width":"32"}]}, {"from":975, "to":976, "details":[{"type":"table", "Width":"64"}]}, {"from":976, "to":945, "details":[{"type":"table", "Width":"64"}]}, {"from":977, "to":978, "details":[{"type":"table", "Width":"64"}]}, {"from":978, "to":945, "details":[{"type":"table", "Width":"32"}]}, {"from":979, "to":980, "details":[{"type":"table", "Width":"64"}]}, {"from":980, "to":945, "details":[{"type":"table", "Width":"64"}]}, {"from":981, "to":982, "details":[{"type":"table", "Width":"64"}]}, {"from":982, "to":945, "details":[{"type":"table", "Width":"32"}]}, {"from":983, "to":984, "details":[{"type":"table", "Width":"64"}]}, {"from":984, "to":945, "details":[{"type":"table", "Width":"64"}]}, {"from":985, "to":945, "details":[{"type":"table", "Width":"64"}]}, {"from":986, "to":945, "details":[{"type":"table", "Width":"1"}]}]}, "539":{"nodes":[{"name":"Exit", "id":989, "subtype":"exit", "start":"4.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":990, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"arg_iterations", "id":991, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":992, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"arg_iterations", "id":993, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":994, "subtype":"default", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"arg_iterations", "id":995, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Select", "id":996, "subtype":"select", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":997, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":998, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Src", "id":999, "subtype":"ffwdSource", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Src", "id":1000, "subtype":"ffwdSource", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}], "links":[{"from":991, "to":992, "details":[{"type":"table", "Width":"64"}]}, {"from":992, "to":999, "details":[{"type":"table", "Width":"1"}]}, {"from":993, "to":994, "details":[{"type":"table", "Width":"64"}]}, {"from":994, "to":996, "details":[{"type":"table", "Width":"1"}]}, {"from":995, "to":996, "details":[{"type":"table", "Width":"64"}]}, {"from":996, "to":997, "details":[{"type":"table", "Width":"64"}]}, {"from":997, "to":998, "details":[{"type":"table", "Width":"64"}]}, {"from":998, "to":1000, "details":[{"type":"table", "Width":"65"}]}]}};
var treeJSON={"nodes":[{"name":"kernelV1", "id":1, "type":"kernel", "children":[{"name":"kernelV1.B0", "id":2, "type":"bb"}, {"name":"16X Partially unrolled kernelV1.B1", "id":3, "type":"bb", "children":[{"name":"Cluster 0", "id":14, "type":"cluster"}, {"name":"Cluster 1", "id":16, "type":"cluster"}]}, {"name":"kernelV1.B2", "id":4, "type":"bb"}, {"name":"kernelV1.B3", "id":5, "type":"bb", "children":[{"name":"Cluster 2", "id":18, "type":"cluster"}, {"name":"Cluster 3", "id":21, "type":"cluster"}]}, {"name":"kernelV1.B4", "id":6, "type":"bb", "children":[{"name":"Cluster 4", "id":24, "type":"cluster"}]}, {"name":"kernelV1.B5", "id":7, "type":"bb", "children":[{"name":"Cluster 5", "id":32, "type":"cluster"}]}, {"name":"kernelV1.B6", "id":8, "type":"bb", "children":[{"name":"Cluster 6", "id":87, "type":"cluster"}, {"name":"Cluster 7", "id":93, "type":"cluster"}, {"name":"Cluster 8", "id":95, "type":"cluster"}, {"name":"Cluster 9", "id":97, "type":"cluster"}, {"name":"Cluster 10", "id":99, "type":"cluster"}, {"name":"Cluster 11", "id":101, "type":"cluster"}, {"name":"Cluster 12", "id":103, "type":"cluster"}, {"name":"Cluster 13", "id":105, "type":"cluster"}, {"name":"Cluster 14", "id":107, "type":"cluster"}, {"name":"Cluster 15", "id":109, "type":"cluster"}, {"name":"Cluster 16", "id":111, "type":"cluster"}, {"name":"Cluster 17", "id":113, "type":"cluster"}, {"name":"Cluster 18", "id":115, "type":"cluster"}, {"name":"Cluster 19", "id":117, "type":"cluster"}, {"name":"Cluster 20", "id":119, "type":"cluster"}, {"name":"Cluster 21", "id":121, "type":"cluster"}, {"name":"Cluster 22", "id":257, "type":"cluster"}, {"name":"Cluster 23", "id":258, "type":"cluster"}, {"name":"Cluster 24", "id":264, "type":"cluster"}, {"name":"Cluster 25", "id":293, "type":"cluster"}, {"name":"Cluster 26", "id":294, "type":"cluster"}, {"name":"Cluster 27", "id":295, "type":"cluster"}, {"name":"Cluster 28", "id":324, "type":"cluster"}, {"name":"Cluster 29", "id":334, "type":"cluster"}, {"name":"Cluster 30", "id":359, "type":"cluster"}]}, {"name":"kernelV1.B7", "id":9, "type":"bb"}, {"name":"16X Partially unrolled kernelV1.B8", "id":10, "type":"bb", "children":[{"name":"Cluster 31", "id":401, "type":"cluster"}, {"name":"Cluster 32", "id":402, "type":"cluster"}, {"name":"Cluster 33", "id":453, "type":"cluster"}, {"name":"Cluster 34", "id":523, "type":"cluster"}]}, {"name":"kernelV1.B9", "id":11, "type":"bb"}, {"name":"kernelV1.B10", "id":12, "type":"bb", "children":[{"name":"Cluster 35", "id":539, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"kernelV1", "id":1104, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1105, "type":"memtype", "children":[{"name":"hashVec", "id":1106, "brief":"Implemented size:4096 bytes = (32 banks) x (32 words per bank) x (4 bytes per word) | Memory Usage:64 RAMs | Number of banks:32 | Bank width (word size):4 bytes | Bank depth:32 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"142"}]}], "Requested size":"3276 bytes", "Implemented size":"4096 bytes = (32 banks) x (32 words per bank) x (4 bytes per word)", "Memory Usage":"64 RAMs", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 32 RAMs to 64 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Number of banks":"32", "Bank width (word size)":"4 bytes", "Bank depth":"32 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"True dual-port", "Pump configuration":"Single-pumped", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory(BLOCK_RAM)", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"memsys", "children":[{"name":"Bank 0", "id":1156, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1157, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"R", "id":1158, "type":"port"}, {"name":"RW", "id":1160, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":1162, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1163, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1164, "type":"port"}, {"name":"RW", "id":1166, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":1168, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1169, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1170, "type":"port"}, {"name":"RW", "id":1172, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":1174, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1175, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1176, "type":"port"}, {"name":"RW", "id":1178, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":1180, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1181, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1182, "type":"port"}, {"name":"RW", "id":1184, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":1186, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1187, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1188, "type":"port"}, {"name":"RW", "id":1190, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":1192, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1193, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1194, "type":"port"}, {"name":"RW", "id":1196, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":1198, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1199, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1200, "type":"port"}, {"name":"RW", "id":1202, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 8", "id":1204, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1205, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1206, "type":"port"}, {"name":"RW", "id":1208, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 9", "id":1210, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1211, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1212, "type":"port"}, {"name":"RW", "id":1214, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 10", "id":1216, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1217, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1218, "type":"port"}, {"name":"RW", "id":1220, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 11", "id":1222, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1223, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1224, "type":"port"}, {"name":"RW", "id":1226, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 12", "id":1228, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1229, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1230, "type":"port"}, {"name":"RW", "id":1232, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 13", "id":1234, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1235, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1236, "type":"port"}, {"name":"RW", "id":1238, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 14", "id":1240, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1241, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1242, "type":"port"}, {"name":"RW", "id":1244, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 15", "id":1246, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1247, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1248, "type":"port"}, {"name":"RW", "id":1250, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 16", "id":1252, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1253, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of shared (RW) ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"R", "id":1254, "type":"port"}, {"name":"RW", "id":1256, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 17", "id":1258, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1259, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1260, "type":"port"}, {"name":"RW", "id":1262, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 18", "id":1264, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1265, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1266, "type":"port"}, {"name":"RW", "id":1268, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 19", "id":1270, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1271, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1272, "type":"port"}, {"name":"RW", "id":1274, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 20", "id":1276, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1277, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1278, "type":"port"}, {"name":"RW", "id":1280, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 21", "id":1282, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1283, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1284, "type":"port"}, {"name":"RW", "id":1286, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 22", "id":1288, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1289, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1290, "type":"port"}, {"name":"RW", "id":1292, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 23", "id":1294, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1295, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1296, "type":"port"}, {"name":"RW", "id":1298, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 24", "id":1300, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1301, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1302, "type":"port"}, {"name":"RW", "id":1304, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 25", "id":1306, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1307, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1308, "type":"port"}, {"name":"RW", "id":1310, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 26", "id":1312, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1313, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1314, "type":"port"}, {"name":"RW", "id":1316, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 27", "id":1318, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1319, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1320, "type":"port"}, {"name":"RW", "id":1322, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 28", "id":1324, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1325, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1326, "type":"port"}, {"name":"RW", "id":1328, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 29", "id":1330, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1331, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1332, "type":"port"}, {"name":"RW", "id":1334, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 30", "id":1336, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1337, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1338, "type":"port"}, {"name":"RW", "id":1340, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 31", "id":1342, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1343, "padding":"6", "depth":"32", "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":142}]], "type":"replicate", "children":[{"name":"RW", "id":1344, "type":"port"}, {"name":"RW", "id":1346, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hashVec\' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"countVec", "id":1348, "brief":"Implemented size:4096 bytes = (32 banks) x (16 words per bank) x (8 bytes per word) | Memory Usage:128 RAMs | Number of banks:32 | Bank width (word size):8 bytes | Bank depth:16 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"143"}]}], "Requested size":"3276 bytes", "Implemented size":"4096 bytes = (32 banks) x (16 words per bank) x (8 bytes per word)", "Memory Usage":"128 RAMs", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Number of banks":"32", "Bank width (word size)":"8 bytes", "Bank depth":"16 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"True dual-port", "Pump configuration":"Single-pumped", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory(BLOCK_RAM)", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"memsys", "children":[{"name":"Bank 0", "id":1402, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1403, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1404, "type":"port"}, {"name":"RW", "id":1406, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":1408, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1409, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1410, "type":"port"}, {"name":"RW", "id":1412, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":1414, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1415, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1416, "type":"port"}, {"name":"RW", "id":1418, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":1420, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1421, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1422, "type":"port"}, {"name":"RW", "id":1424, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":1426, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1427, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1428, "type":"port"}, {"name":"RW", "id":1430, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":1432, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1433, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1434, "type":"port"}, {"name":"RW", "id":1436, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":1438, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1439, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1440, "type":"port"}, {"name":"RW", "id":1442, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":1444, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1445, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1446, "type":"port"}, {"name":"RW", "id":1448, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 8", "id":1450, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1451, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1452, "type":"port"}, {"name":"RW", "id":1454, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 9", "id":1456, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1457, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1458, "type":"port"}, {"name":"RW", "id":1460, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 10", "id":1462, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1463, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1464, "type":"port"}, {"name":"RW", "id":1466, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 11", "id":1468, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1469, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1470, "type":"port"}, {"name":"RW", "id":1472, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 12", "id":1474, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1475, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1476, "type":"port"}, {"name":"RW", "id":1478, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 13", "id":1480, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1481, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1482, "type":"port"}, {"name":"RW", "id":1484, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 14", "id":1486, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1487, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1488, "type":"port"}, {"name":"RW", "id":1490, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 15", "id":1492, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1493, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1494, "type":"port"}, {"name":"RW", "id":1496, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 16", "id":1498, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1499, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1500, "type":"port"}, {"name":"RW", "id":1502, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 17", "id":1504, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1505, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1506, "type":"port"}, {"name":"RW", "id":1508, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 18", "id":1510, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1511, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1512, "type":"port"}, {"name":"RW", "id":1514, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 19", "id":1516, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1517, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1518, "type":"port"}, {"name":"RW", "id":1520, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 20", "id":1522, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1523, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1524, "type":"port"}, {"name":"RW", "id":1526, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 21", "id":1528, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1529, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1530, "type":"port"}, {"name":"RW", "id":1532, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 22", "id":1534, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1535, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1536, "type":"port"}, {"name":"RW", "id":1538, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 23", "id":1540, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1541, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1542, "type":"port"}, {"name":"RW", "id":1544, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 24", "id":1546, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1547, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1548, "type":"port"}, {"name":"RW", "id":1550, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 25", "id":1552, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1553, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1554, "type":"port"}, {"name":"RW", "id":1556, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 26", "id":1558, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1559, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1560, "type":"port"}, {"name":"RW", "id":1562, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 27", "id":1564, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1565, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1566, "type":"port"}, {"name":"RW", "id":1568, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 28", "id":1570, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1571, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1572, "type":"port"}, {"name":"RW", "id":1574, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 29", "id":1576, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1577, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1578, "type":"port"}, {"name":"RW", "id":1580, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 30", "id":1582, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1583, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1584, "type":"port"}, {"name":"RW", "id":1586, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 31", "id":1588, "brief":"Memory Usage:4 RAMs | Bank width:8 bytes | Bank depth:16 words | Implemented bank size:128 bytes = (16 words) x (8 bytes per word)", "details":[{"type":"table", "Memory Usage":"4 RAMs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"2", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"bank", "children":[{"name":"Replicate 0", "id":1589, "padding":"3", "depth":"16", "brief":"Implemented size:128 bytes = (16 words) x (8 bytes per word) | Memory Usage:4 RAMs", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of shared (RW) ports":"2", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 2 RAMs to 4 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":143}]], "type":"replicate", "children":[{"name":"RW", "id":1590, "type":"port"}, {"name":"RW", "id":1592, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'countVec\' occupies memory words [0-409] and has 1 array element split across 409 memory words.</br>  Memory words [410-511] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"oneMask.elements._M_elems[9] (inline#0)", "id":1594, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[5] (inline#1)", "id":1595, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[6] (inline#2)", "id":1596, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[10] (inline#3)", "id":1597, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[3] (inline#4)", "id":1598, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[4] (inline#5)", "id":1599, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[14] (inline#6)", "id":1600, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[0] (inline#7)", "id":1601, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[15] (inline#8)", "id":1602, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[1] (inline#9)", "id":1603, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[2] (inline#10)", "id":1604, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[7] (inline#11)", "id":1605, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[11] (inline#12)", "id":1606, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[13] (inline#13)", "id":1607, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[8] (inline#14)", "id":1608, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"oneMask.elements._M_elems[12] (inline#15)", "id":1609, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[5] (inline#0)", "id":1610, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[14] (inline#1)", "id":1611, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[4] (inline#2)", "id":1612, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[6] (inline#3)", "id":1613, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[15] (inline#4)", "id":1614, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[3] (inline#5)", "id":1615, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[7] (inline#6)", "id":1616, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[2] (inline#7)", "id":1617, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[8] (inline#8)", "id":1618, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[1] (inline#9)", "id":1619, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[9] (inline#10)", "id":1620, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[0] (inline#11)", "id":1621, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[10] (inline#12)", "id":1622, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[11] (inline#13)", "id":1623, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[12] (inline#14)", "id":1624, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"zeroMask.elements._M_elems[13] (inline#15)", "id":1625, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":161}]], "type":"reg"}, {"name":"dataVec.elements._M_elems", "id":1626, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"166"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":166}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[3] (inline#0)", "id":1627, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[9] (inline#1)", "id":1628, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[5] (inline#2)", "id":1629, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[4] (inline#3)", "id":1630, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[10] (inline#4)", "id":1631, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[6] (inline#5)", "id":1632, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[11] (inline#6)", "id":1633, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[7] (inline#7)", "id":1634, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[8] (inline#8)", "id":1635, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[13] (inline#9)", "id":1636, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[12] (inline#10)", "id":1637, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[0] (inline#11)", "id":1638, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[15] (inline#12)", "id":1639, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[1] (inline#13)", "id":1640, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[14] (inline#14)", "id":1641, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"broadcastCurrentValue.elements._M_elems[2] (inline#15)", "id":1642, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":186}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[9] (inline#0)", "id":1643, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[13] (inline#1)", "id":1644, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[10] (inline#2)", "id":1645, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[14] (inline#3)", "id":1646, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[15] (inline#4)", "id":1647, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[11] (inline#5)", "id":1648, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[12] (inline#6)", "id":1649, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[4] (inline#7)", "id":1650, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[5] (inline#8)", "id":1651, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[3] (inline#9)", "id":1652, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[2] (inline#10)", "id":1653, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[0] (inline#11)", "id":1654, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[7] (inline#12)", "id":1655, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[8] (inline#13)", "id":1656, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[1] (inline#14)", "id":1657, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"overflow_correction_mask.elements._M_elems[6] (inline#15)", "id":1658, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"195"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":195}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[11] (inline#0)", "id":1659, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[10] (inline#1)", "id":1660, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[8] (inline#2)", "id":1661, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[7] (inline#3)", "id":1662, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[13] (inline#4)", "id":1663, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[9] (inline#5)", "id":1664, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[6] (inline#6)", "id":1665, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[14] (inline#7)", "id":1666, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[4] (inline#8)", "id":1667, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[15] (inline#9)", "id":1668, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[2] (inline#10)", "id":1669, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[5] (inline#11)", "id":1670, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[12] (inline#12)", "id":1671, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[0] (inline#13)", "id":1672, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[3] (inline#14)", "id":1673, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"nextElements.elements._M_elems[1] (inline#15)", "id":1674, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":198}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[7] (inline#0)", "id":1675, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[5] (inline#1)", "id":1676, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[8] (inline#2)", "id":1677, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[14] (inline#3)", "id":1678, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[9] (inline#4)", "id":1679, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[3] (inline#5)", "id":1680, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[0] (inline#6)", "id":1681, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[4] (inline#7)", "id":1682, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[15] (inline#8)", "id":1683, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[2] (inline#9)", "id":1684, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[11] (inline#10)", "id":1685, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[13] (inline#11)", "id":1686, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[12] (inline#12)", "id":1687, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[1] (inline#13)", "id":1688, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[10] (inline#14)", "id":1689, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"compareRes.elements._M_elems[6] (inline#15)", "id":1690, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"201"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":201}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[5] (inline#0)", "id":1691, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[0] (inline#1)", "id":1692, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[14] (inline#2)", "id":1693, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[7] (inline#3)", "id":1694, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[9] (inline#4)", "id":1695, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[10] (inline#5)", "id":1696, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[15] (inline#6)", "id":1697, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[1] (inline#7)", "id":1698, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[2] (inline#8)", "id":1699, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[12] (inline#9)", "id":1700, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[13] (inline#10)", "id":1701, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[11] (inline#11)", "id":1702, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[8] (inline#12)", "id":1703, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[3] (inline#13)", "id":1704, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[4] (inline#14)", "id":1705, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"nextCounts.elements._M_elems[6] (inline#15)", "id":1706, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":212}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[8] (inline#0)", "id":1707, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[15] (inline#1)", "id":1708, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[13] (inline#2)", "id":1709, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[12] (inline#3)", "id":1710, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[11] (inline#4)", "id":1711, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[1] (inline#5)", "id":1712, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[4] (inline#6)", "id":1713, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[7] (inline#7)", "id":1714, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[9] (inline#8)", "id":1715, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[14] (inline#9)", "id":1716, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[6] (inline#10)", "id":1717, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[0] (inline#11)", "id":1718, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[5] (inline#12)", "id":1719, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[2] (inline#13)", "id":1720, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[10] (inline#14)", "id":1721, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}, {"name":"checkForFreeSpace.elements._M_elems[3] (inline#15)", "id":1722, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"234"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":234}]], "type":"reg"}]}, {"name":"Load", "id":1107, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1108, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1109, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1110, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1111, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1112, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1113, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1114, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1115, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1116, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1117, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1118, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1119, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1120, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1121, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1122, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:3 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"hashVec", "Start cycle":"3", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"198"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1123, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:4 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"4", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1124, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:3 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"3", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1125, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:32 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"32", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1126, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:32 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"32", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1127, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:32 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"32", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1128, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:32 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"32", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1129, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:32 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"32", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1130, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:32 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"32", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1131, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1132, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1133, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1134, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1135, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1136, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1137, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Load", "id":1138, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hashVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Store", "id":1139, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:9 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"9", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1140, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"10", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1141, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"10", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1142, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"10", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1143, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"10", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1144, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"10", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1145, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"10", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1146, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1147, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1148, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1149, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1150, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1151, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1152, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1153, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1154, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hashVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"147"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Store", "id":1155, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:29 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"hashVec", "Start cycle":"29", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"240"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"ARB", "id":1159, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1161, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1165, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1167, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1171, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1173, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1177, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1179, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1183, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1185, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1189, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1191, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1195, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1197, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1201, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1203, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1207, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1209, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1213, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1215, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1219, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1221, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1225, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1227, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1231, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1233, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1237, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1239, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1243, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1245, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1249, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1251, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1255, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1257, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1261, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1263, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1267, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1269, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1273, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1275, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1279, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1281, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1285, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1287, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1291, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1293, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1297, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1299, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1303, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1305, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1309, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1311, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1315, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1317, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1321, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1323, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1327, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1329, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1333, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1335, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1339, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1341, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1345, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1347, "details":[{"type":"table"}], "type":"arb"}, {"name":"Load", "id":1349, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:18 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"18", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1350, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:29 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"29", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1351, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:29 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"29", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1352, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:29 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"29", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1353, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1354, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1355, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1356, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1357, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1358, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1359, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1360, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1361, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1362, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1363, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1364, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:29 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"29", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"212"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Load", "id":1365, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:33 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"33", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"241"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"Load", "id":1366, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:4 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"4", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Load", "id":1367, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:12 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"countVec", "Start cycle":"12", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Load", "id":1368, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"countVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Load", "id":1369, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"countVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Load", "id":1370, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"countVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Load", "id":1371, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"countVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Load", "id":1372, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"countVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Load", "id":1373, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"countVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Load", "id":1374, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"countVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Load", "id":1375, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:41 | Latency:4", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"countVec", "Start cycle":"41", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Store", "id":1376, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:15 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"15", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"148"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Store", "id":1377, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"countVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"148"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Store", "id":1378, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"countVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"148"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Store", "id":1379, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"countVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"148"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Store", "id":1380, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"countVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"148"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Store", "id":1381, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"countVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"148"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Store", "id":1382, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"countVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"148"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Store", "id":1383, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"countVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"148"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Store", "id":1384, "brief":"Width:64 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:23 | Latency:1", "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"countVec", "Start cycle":"23", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"148"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Store", "id":1385, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:28 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"28", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"148"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Store", "id":1386, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:26 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"26", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1387, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1388, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1389, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1390, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1391, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1392, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1393, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1394, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1395, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1396, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1397, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1398, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1399, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1400, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:41 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"41", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Store", "id":1401, "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:49 | Latency:7", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"countVec", "Start cycle":"49", "Latency":"7", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}, {"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"218"}, {"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1100"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ARB", "id":1405, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1407, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1411, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1413, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1417, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1419, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1423, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1425, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1429, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1431, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1435, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1437, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1441, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1443, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1447, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1449, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1453, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1455, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1459, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1461, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1465, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1467, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1471, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1473, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1477, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1479, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1483, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1485, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1489, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1491, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1495, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1497, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1501, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1503, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1507, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1509, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1513, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1515, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1519, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1521, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1525, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1527, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1531, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1533, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1537, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1539, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1543, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1545, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1549, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1551, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1555, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1557, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1561, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1563, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1567, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1569, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1573, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1575, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1579, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1581, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1585, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1587, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1591, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":1593, "details":[{"type":"table"}], "type":"arb"}]}], "links":[{"from":1158, "to":1159}, {"from":1159, "to":1107}, {"from":1159, "to":1109}, {"from":1159, "to":1111}, {"from":1159, "to":1113}, {"from":1159, "to":1115}, {"from":1159, "to":1117}, {"from":1159, "to":1119}, {"from":1159, "to":1121}, {"from":1159, "to":1123}, {"from":1160, "to":1161}, {"from":1161, "to":1160}, {"from":1161, "to":1108}, {"from":1161, "to":1110}, {"from":1161, "to":1112}, {"from":1161, "to":1114}, {"from":1161, "to":1116}, {"from":1161, "to":1118}, {"from":1161, "to":1120}, {"from":1161, "to":1122}, {"from":1139, "to":1161}, {"from":1155, "to":1161}, {"from":1164, "to":1165}, {"from":1165, "to":1164}, {"from":1165, "to":1107}, {"from":1165, "to":1109}, {"from":1165, "to":1111}, {"from":1165, "to":1113}, {"from":1165, "to":1115}, {"from":1165, "to":1117}, {"from":1165, "to":1119}, {"from":1165, "to":1121}, {"from":1165, "to":1131}, {"from":1146, "to":1165}, {"from":1166, "to":1167}, {"from":1167, "to":1166}, {"from":1167, "to":1108}, {"from":1167, "to":1110}, {"from":1167, "to":1112}, {"from":1167, "to":1114}, {"from":1167, "to":1116}, {"from":1167, "to":1118}, {"from":1167, "to":1120}, {"from":1167, "to":1122}, {"from":1167, "to":1123}, {"from":1139, "to":1167}, {"from":1155, "to":1167}, {"from":1170, "to":1171}, {"from":1171, "to":1170}, {"from":1171, "to":1107}, {"from":1171, "to":1109}, {"from":1171, "to":1111}, {"from":1171, "to":1113}, {"from":1171, "to":1115}, {"from":1171, "to":1117}, {"from":1171, "to":1119}, {"from":1171, "to":1121}, {"from":1171, "to":1132}, {"from":1147, "to":1171}, {"from":1172, "to":1173}, {"from":1173, "to":1172}, {"from":1173, "to":1108}, {"from":1173, "to":1110}, {"from":1173, "to":1112}, {"from":1173, "to":1114}, {"from":1173, "to":1116}, {"from":1173, "to":1118}, {"from":1173, "to":1120}, {"from":1173, "to":1122}, {"from":1173, "to":1123}, {"from":1139, "to":1173}, {"from":1155, "to":1173}, {"from":1176, "to":1177}, {"from":1177, "to":1176}, {"from":1177, "to":1107}, {"from":1177, "to":1109}, {"from":1177, "to":1111}, {"from":1177, "to":1113}, {"from":1177, "to":1115}, {"from":1177, "to":1117}, {"from":1177, "to":1119}, {"from":1177, "to":1121}, {"from":1177, "to":1124}, {"from":1148, "to":1177}, {"from":1178, "to":1179}, {"from":1179, "to":1178}, {"from":1179, "to":1108}, {"from":1179, "to":1110}, {"from":1179, "to":1112}, {"from":1179, "to":1114}, {"from":1179, "to":1116}, {"from":1179, "to":1118}, {"from":1179, "to":1120}, {"from":1179, "to":1122}, {"from":1179, "to":1123}, {"from":1139, "to":1179}, {"from":1155, "to":1179}, {"from":1182, "to":1183}, {"from":1183, "to":1182}, {"from":1183, "to":1107}, {"from":1183, "to":1109}, {"from":1183, "to":1111}, {"from":1183, "to":1113}, {"from":1183, "to":1115}, {"from":1183, "to":1117}, {"from":1183, "to":1119}, {"from":1183, "to":1121}, {"from":1183, "to":1133}, {"from":1149, "to":1183}, {"from":1184, "to":1185}, {"from":1185, "to":1184}, {"from":1185, "to":1108}, {"from":1185, "to":1110}, {"from":1185, "to":1112}, {"from":1185, "to":1114}, {"from":1185, "to":1116}, {"from":1185, "to":1118}, {"from":1185, "to":1120}, {"from":1185, "to":1122}, {"from":1185, "to":1123}, {"from":1139, "to":1185}, {"from":1155, "to":1185}, {"from":1188, "to":1189}, {"from":1189, "to":1188}, {"from":1189, "to":1107}, {"from":1189, "to":1109}, {"from":1189, "to":1111}, {"from":1189, "to":1113}, {"from":1189, "to":1115}, {"from":1189, "to":1117}, {"from":1189, "to":1119}, {"from":1189, "to":1121}, {"from":1189, "to":1125}, {"from":1140, "to":1189}, {"from":1190, "to":1191}, {"from":1191, "to":1190}, {"from":1191, "to":1108}, {"from":1191, "to":1110}, {"from":1191, "to":1112}, {"from":1191, "to":1114}, {"from":1191, "to":1116}, {"from":1191, "to":1118}, {"from":1191, "to":1120}, {"from":1191, "to":1122}, {"from":1191, "to":1123}, {"from":1139, "to":1191}, {"from":1155, "to":1191}, {"from":1194, "to":1195}, {"from":1195, "to":1194}, {"from":1195, "to":1107}, {"from":1195, "to":1109}, {"from":1195, "to":1111}, {"from":1195, "to":1113}, {"from":1195, "to":1115}, {"from":1195, "to":1117}, {"from":1195, "to":1119}, {"from":1195, "to":1121}, {"from":1195, "to":1134}, {"from":1150, "to":1195}, {"from":1196, "to":1197}, {"from":1197, "to":1196}, {"from":1197, "to":1108}, {"from":1197, "to":1110}, {"from":1197, "to":1112}, {"from":1197, "to":1114}, {"from":1197, "to":1116}, {"from":1197, "to":1118}, {"from":1197, "to":1120}, {"from":1197, "to":1122}, {"from":1197, "to":1123}, {"from":1139, "to":1197}, {"from":1155, "to":1197}, {"from":1200, "to":1201}, {"from":1201, "to":1200}, {"from":1201, "to":1107}, {"from":1201, "to":1109}, {"from":1201, "to":1111}, {"from":1201, "to":1113}, {"from":1201, "to":1115}, {"from":1201, "to":1117}, {"from":1201, "to":1119}, {"from":1201, "to":1121}, {"from":1201, "to":1126}, {"from":1141, "to":1201}, {"from":1202, "to":1203}, {"from":1203, "to":1202}, {"from":1203, "to":1108}, {"from":1203, "to":1110}, {"from":1203, "to":1112}, {"from":1203, "to":1114}, {"from":1203, "to":1116}, {"from":1203, "to":1118}, {"from":1203, "to":1120}, {"from":1203, "to":1122}, {"from":1203, "to":1123}, {"from":1139, "to":1203}, {"from":1155, "to":1203}, {"from":1206, "to":1207}, {"from":1207, "to":1206}, {"from":1207, "to":1107}, {"from":1207, "to":1109}, {"from":1207, "to":1111}, {"from":1207, "to":1113}, {"from":1207, "to":1115}, {"from":1207, "to":1117}, {"from":1207, "to":1119}, {"from":1207, "to":1121}, {"from":1207, "to":1135}, {"from":1151, "to":1207}, {"from":1208, "to":1209}, {"from":1209, "to":1208}, {"from":1209, "to":1108}, {"from":1209, "to":1110}, {"from":1209, "to":1112}, {"from":1209, "to":1114}, {"from":1209, "to":1116}, {"from":1209, "to":1118}, {"from":1209, "to":1120}, {"from":1209, "to":1122}, {"from":1209, "to":1123}, {"from":1139, "to":1209}, {"from":1155, "to":1209}, {"from":1212, "to":1213}, {"from":1213, "to":1212}, {"from":1213, "to":1107}, {"from":1213, "to":1109}, {"from":1213, "to":1111}, {"from":1213, "to":1113}, {"from":1213, "to":1115}, {"from":1213, "to":1117}, {"from":1213, "to":1119}, {"from":1213, "to":1121}, {"from":1213, "to":1127}, {"from":1142, "to":1213}, {"from":1214, "to":1215}, {"from":1215, "to":1214}, {"from":1215, "to":1108}, {"from":1215, "to":1110}, {"from":1215, "to":1112}, {"from":1215, "to":1114}, {"from":1215, "to":1116}, {"from":1215, "to":1118}, {"from":1215, "to":1120}, {"from":1215, "to":1122}, {"from":1215, "to":1123}, {"from":1139, "to":1215}, {"from":1155, "to":1215}, {"from":1218, "to":1219}, {"from":1219, "to":1218}, {"from":1219, "to":1107}, {"from":1219, "to":1109}, {"from":1219, "to":1111}, {"from":1219, "to":1113}, {"from":1219, "to":1115}, {"from":1219, "to":1117}, {"from":1219, "to":1119}, {"from":1219, "to":1121}, {"from":1219, "to":1136}, {"from":1152, "to":1219}, {"from":1220, "to":1221}, {"from":1221, "to":1220}, {"from":1221, "to":1108}, {"from":1221, "to":1110}, {"from":1221, "to":1112}, {"from":1221, "to":1114}, {"from":1221, "to":1116}, {"from":1221, "to":1118}, {"from":1221, "to":1120}, {"from":1221, "to":1122}, {"from":1221, "to":1123}, {"from":1139, "to":1221}, {"from":1155, "to":1221}, {"from":1224, "to":1225}, {"from":1225, "to":1224}, {"from":1225, "to":1107}, {"from":1225, "to":1109}, {"from":1225, "to":1111}, {"from":1225, "to":1113}, {"from":1225, "to":1115}, {"from":1225, "to":1117}, {"from":1225, "to":1119}, {"from":1225, "to":1121}, {"from":1225, "to":1128}, {"from":1143, "to":1225}, {"from":1226, "to":1227}, {"from":1227, "to":1226}, {"from":1227, "to":1108}, {"from":1227, "to":1110}, {"from":1227, "to":1112}, {"from":1227, "to":1114}, {"from":1227, "to":1116}, {"from":1227, "to":1118}, {"from":1227, "to":1120}, {"from":1227, "to":1122}, {"from":1227, "to":1123}, {"from":1139, "to":1227}, {"from":1155, "to":1227}, {"from":1230, "to":1231}, {"from":1231, "to":1230}, {"from":1231, "to":1107}, {"from":1231, "to":1109}, {"from":1231, "to":1111}, {"from":1231, "to":1113}, {"from":1231, "to":1115}, {"from":1231, "to":1117}, {"from":1231, "to":1119}, {"from":1231, "to":1121}, {"from":1231, "to":1137}, {"from":1153, "to":1231}, {"from":1232, "to":1233}, {"from":1233, "to":1232}, {"from":1233, "to":1108}, {"from":1233, "to":1110}, {"from":1233, "to":1112}, {"from":1233, "to":1114}, {"from":1233, "to":1116}, {"from":1233, "to":1118}, {"from":1233, "to":1120}, {"from":1233, "to":1122}, {"from":1233, "to":1123}, {"from":1139, "to":1233}, {"from":1155, "to":1233}, {"from":1236, "to":1237}, {"from":1237, "to":1236}, {"from":1237, "to":1107}, {"from":1237, "to":1109}, {"from":1237, "to":1111}, {"from":1237, "to":1113}, {"from":1237, "to":1115}, {"from":1237, "to":1117}, {"from":1237, "to":1119}, {"from":1237, "to":1121}, {"from":1237, "to":1129}, {"from":1144, "to":1237}, {"from":1238, "to":1239}, {"from":1239, "to":1238}, {"from":1239, "to":1108}, {"from":1239, "to":1110}, {"from":1239, "to":1112}, {"from":1239, "to":1114}, {"from":1239, "to":1116}, {"from":1239, "to":1118}, {"from":1239, "to":1120}, {"from":1239, "to":1122}, {"from":1239, "to":1123}, {"from":1139, "to":1239}, {"from":1155, "to":1239}, {"from":1242, "to":1243}, {"from":1243, "to":1242}, {"from":1243, "to":1107}, {"from":1243, "to":1109}, {"from":1243, "to":1111}, {"from":1243, "to":1113}, {"from":1243, "to":1115}, {"from":1243, "to":1117}, {"from":1243, "to":1119}, {"from":1243, "to":1121}, {"from":1243, "to":1138}, {"from":1154, "to":1243}, {"from":1244, "to":1245}, {"from":1245, "to":1244}, {"from":1245, "to":1108}, {"from":1245, "to":1110}, {"from":1245, "to":1112}, {"from":1245, "to":1114}, {"from":1245, "to":1116}, {"from":1245, "to":1118}, {"from":1245, "to":1120}, {"from":1245, "to":1122}, {"from":1245, "to":1123}, {"from":1139, "to":1245}, {"from":1155, "to":1245}, {"from":1248, "to":1249}, {"from":1249, "to":1248}, {"from":1249, "to":1107}, {"from":1249, "to":1109}, {"from":1249, "to":1111}, {"from":1249, "to":1113}, {"from":1249, "to":1115}, {"from":1249, "to":1117}, {"from":1249, "to":1119}, {"from":1249, "to":1121}, {"from":1249, "to":1130}, {"from":1145, "to":1249}, {"from":1250, "to":1251}, {"from":1251, "to":1250}, {"from":1251, "to":1108}, {"from":1251, "to":1110}, {"from":1251, "to":1112}, {"from":1251, "to":1114}, {"from":1251, "to":1116}, {"from":1251, "to":1118}, {"from":1251, "to":1120}, {"from":1251, "to":1122}, {"from":1251, "to":1123}, {"from":1139, "to":1251}, {"from":1155, "to":1251}, {"from":1254, "to":1255}, {"from":1255, "to":1107}, {"from":1255, "to":1109}, {"from":1255, "to":1111}, {"from":1255, "to":1113}, {"from":1255, "to":1115}, {"from":1255, "to":1117}, {"from":1255, "to":1119}, {"from":1255, "to":1121}, {"from":1255, "to":1123}, {"from":1256, "to":1257}, {"from":1257, "to":1256}, {"from":1257, "to":1108}, {"from":1257, "to":1110}, {"from":1257, "to":1112}, {"from":1257, "to":1114}, {"from":1257, "to":1116}, {"from":1257, "to":1118}, {"from":1257, "to":1120}, {"from":1257, "to":1122}, {"from":1139, "to":1257}, {"from":1155, "to":1257}, {"from":1260, "to":1261}, {"from":1261, "to":1260}, {"from":1261, "to":1107}, {"from":1261, "to":1109}, {"from":1261, "to":1111}, {"from":1261, "to":1113}, {"from":1261, "to":1115}, {"from":1261, "to":1117}, {"from":1261, "to":1119}, {"from":1261, "to":1121}, {"from":1261, "to":1131}, {"from":1146, "to":1261}, {"from":1262, "to":1263}, {"from":1263, "to":1262}, {"from":1263, "to":1108}, {"from":1263, "to":1110}, {"from":1263, "to":1112}, {"from":1263, "to":1114}, {"from":1263, "to":1116}, {"from":1263, "to":1118}, {"from":1263, "to":1120}, {"from":1263, "to":1122}, {"from":1263, "to":1123}, {"from":1139, "to":1263}, {"from":1155, "to":1263}, {"from":1266, "to":1267}, {"from":1267, "to":1266}, {"from":1267, "to":1107}, {"from":1267, "to":1109}, {"from":1267, "to":1111}, {"from":1267, "to":1113}, {"from":1267, "to":1115}, {"from":1267, "to":1117}, {"from":1267, "to":1119}, {"from":1267, "to":1121}, {"from":1267, "to":1132}, {"from":1147, "to":1267}, {"from":1268, "to":1269}, {"from":1269, "to":1268}, {"from":1269, "to":1108}, {"from":1269, "to":1110}, {"from":1269, "to":1112}, {"from":1269, "to":1114}, {"from":1269, "to":1116}, {"from":1269, "to":1118}, {"from":1269, "to":1120}, {"from":1269, "to":1122}, {"from":1269, "to":1123}, {"from":1139, "to":1269}, {"from":1155, "to":1269}, {"from":1272, "to":1273}, {"from":1273, "to":1272}, {"from":1273, "to":1107}, {"from":1273, "to":1109}, {"from":1273, "to":1111}, {"from":1273, "to":1113}, {"from":1273, "to":1115}, {"from":1273, "to":1117}, {"from":1273, "to":1119}, {"from":1273, "to":1121}, {"from":1273, "to":1124}, {"from":1148, "to":1273}, {"from":1274, "to":1275}, {"from":1275, "to":1274}, {"from":1275, "to":1108}, {"from":1275, "to":1110}, {"from":1275, "to":1112}, {"from":1275, "to":1114}, {"from":1275, "to":1116}, {"from":1275, "to":1118}, {"from":1275, "to":1120}, {"from":1275, "to":1122}, {"from":1275, "to":1123}, {"from":1139, "to":1275}, {"from":1155, "to":1275}, {"from":1278, "to":1279}, {"from":1279, "to":1278}, {"from":1279, "to":1107}, {"from":1279, "to":1109}, {"from":1279, "to":1111}, {"from":1279, "to":1113}, {"from":1279, "to":1115}, {"from":1279, "to":1117}, {"from":1279, "to":1119}, {"from":1279, "to":1121}, {"from":1279, "to":1133}, {"from":1149, "to":1279}, {"from":1280, "to":1281}, {"from":1281, "to":1280}, {"from":1281, "to":1108}, {"from":1281, "to":1110}, {"from":1281, "to":1112}, {"from":1281, "to":1114}, {"from":1281, "to":1116}, {"from":1281, "to":1118}, {"from":1281, "to":1120}, {"from":1281, "to":1122}, {"from":1281, "to":1123}, {"from":1139, "to":1281}, {"from":1155, "to":1281}, {"from":1284, "to":1285}, {"from":1285, "to":1284}, {"from":1285, "to":1107}, {"from":1285, "to":1109}, {"from":1285, "to":1111}, {"from":1285, "to":1113}, {"from":1285, "to":1115}, {"from":1285, "to":1117}, {"from":1285, "to":1119}, {"from":1285, "to":1121}, {"from":1285, "to":1125}, {"from":1140, "to":1285}, {"from":1286, "to":1287}, {"from":1287, "to":1286}, {"from":1287, "to":1108}, {"from":1287, "to":1110}, {"from":1287, "to":1112}, {"from":1287, "to":1114}, {"from":1287, "to":1116}, {"from":1287, "to":1118}, {"from":1287, "to":1120}, {"from":1287, "to":1122}, {"from":1287, "to":1123}, {"from":1139, "to":1287}, {"from":1155, "to":1287}, {"from":1290, "to":1291}, {"from":1291, "to":1290}, {"from":1291, "to":1107}, {"from":1291, "to":1109}, {"from":1291, "to":1111}, {"from":1291, "to":1113}, {"from":1291, "to":1115}, {"from":1291, "to":1117}, {"from":1291, "to":1119}, {"from":1291, "to":1121}, {"from":1291, "to":1134}, {"from":1150, "to":1291}, {"from":1292, "to":1293}, {"from":1293, "to":1292}, {"from":1293, "to":1108}, {"from":1293, "to":1110}, {"from":1293, "to":1112}, {"from":1293, "to":1114}, {"from":1293, "to":1116}, {"from":1293, "to":1118}, {"from":1293, "to":1120}, {"from":1293, "to":1122}, {"from":1293, "to":1123}, {"from":1139, "to":1293}, {"from":1155, "to":1293}, {"from":1296, "to":1297}, {"from":1297, "to":1296}, {"from":1297, "to":1107}, {"from":1297, "to":1109}, {"from":1297, "to":1111}, {"from":1297, "to":1113}, {"from":1297, "to":1115}, {"from":1297, "to":1117}, {"from":1297, "to":1119}, {"from":1297, "to":1121}, {"from":1297, "to":1126}, {"from":1141, "to":1297}, {"from":1298, "to":1299}, {"from":1299, "to":1298}, {"from":1299, "to":1108}, {"from":1299, "to":1110}, {"from":1299, "to":1112}, {"from":1299, "to":1114}, {"from":1299, "to":1116}, {"from":1299, "to":1118}, {"from":1299, "to":1120}, {"from":1299, "to":1122}, {"from":1299, "to":1123}, {"from":1139, "to":1299}, {"from":1155, "to":1299}, {"from":1302, "to":1303}, {"from":1303, "to":1302}, {"from":1303, "to":1107}, {"from":1303, "to":1109}, {"from":1303, "to":1111}, {"from":1303, "to":1113}, {"from":1303, "to":1115}, {"from":1303, "to":1117}, {"from":1303, "to":1119}, {"from":1303, "to":1121}, {"from":1303, "to":1135}, {"from":1151, "to":1303}, {"from":1304, "to":1305}, {"from":1305, "to":1304}, {"from":1305, "to":1108}, {"from":1305, "to":1110}, {"from":1305, "to":1112}, {"from":1305, "to":1114}, {"from":1305, "to":1116}, {"from":1305, "to":1118}, {"from":1305, "to":1120}, {"from":1305, "to":1122}, {"from":1305, "to":1123}, {"from":1139, "to":1305}, {"from":1155, "to":1305}, {"from":1308, "to":1309}, {"from":1309, "to":1308}, {"from":1309, "to":1107}, {"from":1309, "to":1109}, {"from":1309, "to":1111}, {"from":1309, "to":1113}, {"from":1309, "to":1115}, {"from":1309, "to":1117}, {"from":1309, "to":1119}, {"from":1309, "to":1121}, {"from":1309, "to":1127}, {"from":1142, "to":1309}, {"from":1310, "to":1311}, {"from":1311, "to":1310}, {"from":1311, "to":1108}, {"from":1311, "to":1110}, {"from":1311, "to":1112}, {"from":1311, "to":1114}, {"from":1311, "to":1116}, {"from":1311, "to":1118}, {"from":1311, "to":1120}, {"from":1311, "to":1122}, {"from":1311, "to":1123}, {"from":1139, "to":1311}, {"from":1155, "to":1311}, {"from":1314, "to":1315}, {"from":1315, "to":1314}, {"from":1315, "to":1107}, {"from":1315, "to":1109}, {"from":1315, "to":1111}, {"from":1315, "to":1113}, {"from":1315, "to":1115}, {"from":1315, "to":1117}, {"from":1315, "to":1119}, {"from":1315, "to":1121}, {"from":1315, "to":1136}, {"from":1152, "to":1315}, {"from":1316, "to":1317}, {"from":1317, "to":1316}, {"from":1317, "to":1108}, {"from":1317, "to":1110}, {"from":1317, "to":1112}, {"from":1317, "to":1114}, {"from":1317, "to":1116}, {"from":1317, "to":1118}, {"from":1317, "to":1120}, {"from":1317, "to":1122}, {"from":1317, "to":1123}, {"from":1139, "to":1317}, {"from":1155, "to":1317}, {"from":1320, "to":1321}, {"from":1321, "to":1320}, {"from":1321, "to":1107}, {"from":1321, "to":1109}, {"from":1321, "to":1111}, {"from":1321, "to":1113}, {"from":1321, "to":1115}, {"from":1321, "to":1117}, {"from":1321, "to":1119}, {"from":1321, "to":1121}, {"from":1321, "to":1128}, {"from":1143, "to":1321}, {"from":1322, "to":1323}, {"from":1323, "to":1322}, {"from":1323, "to":1108}, {"from":1323, "to":1110}, {"from":1323, "to":1112}, {"from":1323, "to":1114}, {"from":1323, "to":1116}, {"from":1323, "to":1118}, {"from":1323, "to":1120}, {"from":1323, "to":1122}, {"from":1323, "to":1123}, {"from":1139, "to":1323}, {"from":1155, "to":1323}, {"from":1326, "to":1327}, {"from":1327, "to":1326}, {"from":1327, "to":1107}, {"from":1327, "to":1109}, {"from":1327, "to":1111}, {"from":1327, "to":1113}, {"from":1327, "to":1115}, {"from":1327, "to":1117}, {"from":1327, "to":1119}, {"from":1327, "to":1121}, {"from":1327, "to":1137}, {"from":1153, "to":1327}, {"from":1328, "to":1329}, {"from":1329, "to":1328}, {"from":1329, "to":1108}, {"from":1329, "to":1110}, {"from":1329, "to":1112}, {"from":1329, "to":1114}, {"from":1329, "to":1116}, {"from":1329, "to":1118}, {"from":1329, "to":1120}, {"from":1329, "to":1122}, {"from":1329, "to":1123}, {"from":1139, "to":1329}, {"from":1155, "to":1329}, {"from":1332, "to":1333}, {"from":1333, "to":1332}, {"from":1333, "to":1107}, {"from":1333, "to":1109}, {"from":1333, "to":1111}, {"from":1333, "to":1113}, {"from":1333, "to":1115}, {"from":1333, "to":1117}, {"from":1333, "to":1119}, {"from":1333, "to":1121}, {"from":1333, "to":1129}, {"from":1144, "to":1333}, {"from":1334, "to":1335}, {"from":1335, "to":1334}, {"from":1335, "to":1108}, {"from":1335, "to":1110}, {"from":1335, "to":1112}, {"from":1335, "to":1114}, {"from":1335, "to":1116}, {"from":1335, "to":1118}, {"from":1335, "to":1120}, {"from":1335, "to":1122}, {"from":1335, "to":1123}, {"from":1139, "to":1335}, {"from":1155, "to":1335}, {"from":1338, "to":1339}, {"from":1339, "to":1338}, {"from":1339, "to":1107}, {"from":1339, "to":1109}, {"from":1339, "to":1111}, {"from":1339, "to":1113}, {"from":1339, "to":1115}, {"from":1339, "to":1117}, {"from":1339, "to":1119}, {"from":1339, "to":1121}, {"from":1339, "to":1138}, {"from":1154, "to":1339}, {"from":1340, "to":1341}, {"from":1341, "to":1340}, {"from":1341, "to":1108}, {"from":1341, "to":1110}, {"from":1341, "to":1112}, {"from":1341, "to":1114}, {"from":1341, "to":1116}, {"from":1341, "to":1118}, {"from":1341, "to":1120}, {"from":1341, "to":1122}, {"from":1341, "to":1123}, {"from":1139, "to":1341}, {"from":1155, "to":1341}, {"from":1344, "to":1345}, {"from":1345, "to":1344}, {"from":1345, "to":1107}, {"from":1345, "to":1109}, {"from":1345, "to":1111}, {"from":1345, "to":1113}, {"from":1345, "to":1115}, {"from":1345, "to":1117}, {"from":1345, "to":1119}, {"from":1345, "to":1121}, {"from":1345, "to":1130}, {"from":1145, "to":1345}, {"from":1346, "to":1347}, {"from":1347, "to":1346}, {"from":1347, "to":1108}, {"from":1347, "to":1110}, {"from":1347, "to":1112}, {"from":1347, "to":1114}, {"from":1347, "to":1116}, {"from":1347, "to":1118}, {"from":1347, "to":1120}, {"from":1347, "to":1122}, {"from":1347, "to":1123}, {"from":1139, "to":1347}, {"from":1155, "to":1347}, {"from":1404, "to":1405}, {"from":1405, "to":1404}, {"from":1405, "to":1349}, {"from":1405, "to":1351}, {"from":1405, "to":1353}, {"from":1405, "to":1355}, {"from":1405, "to":1357}, {"from":1405, "to":1359}, {"from":1405, "to":1361}, {"from":1405, "to":1363}, {"from":1405, "to":1368}, {"from":1377, "to":1405}, {"from":1387, "to":1405}, {"from":1389, "to":1405}, {"from":1391, "to":1405}, {"from":1393, "to":1405}, {"from":1395, "to":1405}, {"from":1397, "to":1405}, {"from":1399, "to":1405}, {"from":1401, "to":1405}, {"from":1406, "to":1407}, {"from":1407, "to":1406}, {"from":1407, "to":1350}, {"from":1407, "to":1352}, {"from":1407, "to":1354}, {"from":1407, "to":1356}, {"from":1407, "to":1358}, {"from":1407, "to":1360}, {"from":1407, "to":1362}, {"from":1407, "to":1364}, {"from":1407, "to":1365}, {"from":1407, "to":1366}, {"from":1376, "to":1407}, {"from":1386, "to":1407}, {"from":1388, "to":1407}, {"from":1390, "to":1407}, {"from":1392, "to":1407}, {"from":1394, "to":1407}, {"from":1396, "to":1407}, {"from":1398, "to":1407}, {"from":1400, "to":1407}, {"from":1410, "to":1411}, {"from":1411, "to":1410}, {"from":1411, "to":1349}, {"from":1411, "to":1351}, {"from":1411, "to":1353}, {"from":1411, "to":1355}, {"from":1411, "to":1357}, {"from":1411, "to":1359}, {"from":1411, "to":1361}, {"from":1411, "to":1363}, {"from":1411, "to":1366}, {"from":1411, "to":1367}, {"from":1376, "to":1411}, {"from":1385, "to":1411}, {"from":1386, "to":1411}, {"from":1389, "to":1411}, {"from":1391, "to":1411}, {"from":1393, "to":1411}, {"from":1395, "to":1411}, {"from":1397, "to":1411}, {"from":1399, "to":1411}, {"from":1401, "to":1411}, {"from":1412, "to":1413}, {"from":1413, "to":1412}, {"from":1413, "to":1350}, {"from":1413, "to":1352}, {"from":1413, "to":1354}, {"from":1413, "to":1356}, {"from":1413, "to":1358}, {"from":1413, "to":1360}, {"from":1413, "to":1362}, {"from":1413, "to":1364}, {"from":1413, "to":1365}, {"from":1413, "to":1369}, {"from":1378, "to":1413}, {"from":1387, "to":1413}, {"from":1388, "to":1413}, {"from":1390, "to":1413}, {"from":1392, "to":1413}, {"from":1394, "to":1413}, {"from":1396, "to":1413}, {"from":1398, "to":1413}, {"from":1400, "to":1413}, {"from":1416, "to":1417}, {"from":1417, "to":1416}, {"from":1417, "to":1349}, {"from":1417, "to":1351}, {"from":1417, "to":1353}, {"from":1417, "to":1355}, {"from":1417, "to":1357}, {"from":1417, "to":1359}, {"from":1417, "to":1361}, {"from":1417, "to":1363}, {"from":1417, "to":1370}, {"from":1379, "to":1417}, {"from":1387, "to":1417}, {"from":1389, "to":1417}, {"from":1391, "to":1417}, {"from":1393, "to":1417}, {"from":1395, "to":1417}, {"from":1397, "to":1417}, {"from":1399, "to":1417}, {"from":1401, "to":1417}, {"from":1418, "to":1419}, {"from":1419, "to":1418}, {"from":1419, "to":1350}, {"from":1419, "to":1352}, {"from":1419, "to":1354}, {"from":1419, "to":1356}, {"from":1419, "to":1358}, {"from":1419, "to":1360}, {"from":1419, "to":1362}, {"from":1419, "to":1364}, {"from":1419, "to":1365}, {"from":1419, "to":1366}, {"from":1376, "to":1419}, {"from":1386, "to":1419}, {"from":1388, "to":1419}, {"from":1390, "to":1419}, {"from":1392, "to":1419}, {"from":1394, "to":1419}, {"from":1396, "to":1419}, {"from":1398, "to":1419}, {"from":1400, "to":1419}, {"from":1422, "to":1423}, {"from":1423, "to":1422}, {"from":1423, "to":1349}, {"from":1423, "to":1351}, {"from":1423, "to":1353}, {"from":1423, "to":1355}, {"from":1423, "to":1357}, {"from":1423, "to":1359}, {"from":1423, "to":1361}, {"from":1423, "to":1363}, {"from":1423, "to":1371}, {"from":1380, "to":1423}, {"from":1387, "to":1423}, {"from":1389, "to":1423}, {"from":1391, "to":1423}, {"from":1393, "to":1423}, {"from":1395, "to":1423}, {"from":1397, "to":1423}, {"from":1399, "to":1423}, {"from":1401, "to":1423}, {"from":1424, "to":1425}, {"from":1425, "to":1424}, {"from":1425, "to":1350}, {"from":1425, "to":1352}, {"from":1425, "to":1354}, {"from":1425, "to":1356}, {"from":1425, "to":1358}, {"from":1425, "to":1360}, {"from":1425, "to":1362}, {"from":1425, "to":1364}, {"from":1425, "to":1365}, {"from":1425, "to":1366}, {"from":1376, "to":1425}, {"from":1386, "to":1425}, {"from":1388, "to":1425}, {"from":1390, "to":1425}, {"from":1392, "to":1425}, {"from":1394, "to":1425}, {"from":1396, "to":1425}, {"from":1398, "to":1425}, {"from":1400, "to":1425}, {"from":1428, "to":1429}, {"from":1429, "to":1428}, {"from":1429, "to":1349}, {"from":1429, "to":1351}, {"from":1429, "to":1353}, {"from":1429, "to":1355}, {"from":1429, "to":1357}, {"from":1429, "to":1359}, {"from":1429, "to":1361}, {"from":1429, "to":1363}, {"from":1429, "to":1372}, {"from":1381, "to":1429}, {"from":1387, "to":1429}, {"from":1389, "to":1429}, {"from":1391, "to":1429}, {"from":1393, "to":1429}, {"from":1395, "to":1429}, {"from":1397, "to":1429}, {"from":1399, "to":1429}, {"from":1401, "to":1429}, {"from":1430, "to":1431}, {"from":1431, "to":1430}, {"from":1431, "to":1350}, {"from":1431, "to":1352}, {"from":1431, "to":1354}, {"from":1431, "to":1356}, {"from":1431, "to":1358}, {"from":1431, "to":1360}, {"from":1431, "to":1362}, {"from":1431, "to":1364}, {"from":1431, "to":1365}, {"from":1431, "to":1366}, {"from":1376, "to":1431}, {"from":1386, "to":1431}, {"from":1388, "to":1431}, {"from":1390, "to":1431}, {"from":1392, "to":1431}, {"from":1394, "to":1431}, {"from":1396, "to":1431}, {"from":1398, "to":1431}, {"from":1400, "to":1431}, {"from":1434, "to":1435}, {"from":1435, "to":1434}, {"from":1435, "to":1349}, {"from":1435, "to":1351}, {"from":1435, "to":1353}, {"from":1435, "to":1355}, {"from":1435, "to":1357}, {"from":1435, "to":1359}, {"from":1435, "to":1361}, {"from":1435, "to":1363}, {"from":1435, "to":1373}, {"from":1382, "to":1435}, {"from":1387, "to":1435}, {"from":1389, "to":1435}, {"from":1391, "to":1435}, {"from":1393, "to":1435}, {"from":1395, "to":1435}, {"from":1397, "to":1435}, {"from":1399, "to":1435}, {"from":1401, "to":1435}, {"from":1436, "to":1437}, {"from":1437, "to":1436}, {"from":1437, "to":1350}, {"from":1437, "to":1352}, {"from":1437, "to":1354}, {"from":1437, "to":1356}, {"from":1437, "to":1358}, {"from":1437, "to":1360}, {"from":1437, "to":1362}, {"from":1437, "to":1364}, {"from":1437, "to":1365}, {"from":1437, "to":1366}, {"from":1376, "to":1437}, {"from":1386, "to":1437}, {"from":1388, "to":1437}, {"from":1390, "to":1437}, {"from":1392, "to":1437}, {"from":1394, "to":1437}, {"from":1396, "to":1437}, {"from":1398, "to":1437}, {"from":1400, "to":1437}, {"from":1440, "to":1441}, {"from":1441, "to":1440}, {"from":1441, "to":1349}, {"from":1441, "to":1351}, {"from":1441, "to":1353}, {"from":1441, "to":1355}, {"from":1441, "to":1357}, {"from":1441, "to":1359}, {"from":1441, "to":1361}, {"from":1441, "to":1363}, {"from":1441, "to":1374}, {"from":1383, "to":1441}, {"from":1387, "to":1441}, {"from":1389, "to":1441}, {"from":1391, "to":1441}, {"from":1393, "to":1441}, {"from":1395, "to":1441}, {"from":1397, "to":1441}, {"from":1399, "to":1441}, {"from":1401, "to":1441}, {"from":1442, "to":1443}, {"from":1443, "to":1442}, {"from":1443, "to":1350}, {"from":1443, "to":1352}, {"from":1443, "to":1354}, {"from":1443, "to":1356}, {"from":1443, "to":1358}, {"from":1443, "to":1360}, {"from":1443, "to":1362}, {"from":1443, "to":1364}, {"from":1443, "to":1365}, {"from":1443, "to":1366}, {"from":1376, "to":1443}, {"from":1386, "to":1443}, {"from":1388, "to":1443}, {"from":1390, "to":1443}, {"from":1392, "to":1443}, {"from":1394, "to":1443}, {"from":1396, "to":1443}, {"from":1398, "to":1443}, {"from":1400, "to":1443}, {"from":1446, "to":1447}, {"from":1447, "to":1446}, {"from":1447, "to":1349}, {"from":1447, "to":1351}, {"from":1447, "to":1353}, {"from":1447, "to":1355}, {"from":1447, "to":1357}, {"from":1447, "to":1359}, {"from":1447, "to":1361}, {"from":1447, "to":1363}, {"from":1447, "to":1375}, {"from":1384, "to":1447}, {"from":1387, "to":1447}, {"from":1389, "to":1447}, {"from":1391, "to":1447}, {"from":1393, "to":1447}, {"from":1395, "to":1447}, {"from":1397, "to":1447}, {"from":1399, "to":1447}, {"from":1401, "to":1447}, {"from":1448, "to":1449}, {"from":1449, "to":1448}, {"from":1449, "to":1350}, {"from":1449, "to":1352}, {"from":1449, "to":1354}, {"from":1449, "to":1356}, {"from":1449, "to":1358}, {"from":1449, "to":1360}, {"from":1449, "to":1362}, {"from":1449, "to":1364}, {"from":1449, "to":1365}, {"from":1449, "to":1366}, {"from":1376, "to":1449}, {"from":1386, "to":1449}, {"from":1388, "to":1449}, {"from":1390, "to":1449}, {"from":1392, "to":1449}, {"from":1394, "to":1449}, {"from":1396, "to":1449}, {"from":1398, "to":1449}, {"from":1400, "to":1449}, {"from":1452, "to":1453}, {"from":1453, "to":1452}, {"from":1453, "to":1349}, {"from":1453, "to":1351}, {"from":1453, "to":1353}, {"from":1453, "to":1355}, {"from":1453, "to":1357}, {"from":1453, "to":1359}, {"from":1453, "to":1361}, {"from":1453, "to":1363}, {"from":1453, "to":1368}, {"from":1377, "to":1453}, {"from":1387, "to":1453}, {"from":1389, "to":1453}, {"from":1391, "to":1453}, {"from":1393, "to":1453}, {"from":1395, "to":1453}, {"from":1397, "to":1453}, {"from":1399, "to":1453}, {"from":1401, "to":1453}, {"from":1454, "to":1455}, {"from":1455, "to":1454}, {"from":1455, "to":1350}, {"from":1455, "to":1352}, {"from":1455, "to":1354}, {"from":1455, "to":1356}, {"from":1455, "to":1358}, {"from":1455, "to":1360}, {"from":1455, "to":1362}, {"from":1455, "to":1364}, {"from":1455, "to":1365}, {"from":1455, "to":1366}, {"from":1376, "to":1455}, {"from":1386, "to":1455}, {"from":1388, "to":1455}, {"from":1390, "to":1455}, {"from":1392, "to":1455}, {"from":1394, "to":1455}, {"from":1396, "to":1455}, {"from":1398, "to":1455}, {"from":1400, "to":1455}, {"from":1458, "to":1459}, {"from":1459, "to":1458}, {"from":1459, "to":1349}, {"from":1459, "to":1351}, {"from":1459, "to":1353}, {"from":1459, "to":1355}, {"from":1459, "to":1357}, {"from":1459, "to":1359}, {"from":1459, "to":1361}, {"from":1459, "to":1363}, {"from":1459, "to":1366}, {"from":1459, "to":1367}, {"from":1376, "to":1459}, {"from":1385, "to":1459}, {"from":1386, "to":1459}, {"from":1389, "to":1459}, {"from":1391, "to":1459}, {"from":1393, "to":1459}, {"from":1395, "to":1459}, {"from":1397, "to":1459}, {"from":1399, "to":1459}, {"from":1401, "to":1459}, {"from":1460, "to":1461}, {"from":1461, "to":1460}, {"from":1461, "to":1350}, {"from":1461, "to":1352}, {"from":1461, "to":1354}, {"from":1461, "to":1356}, {"from":1461, "to":1358}, {"from":1461, "to":1360}, {"from":1461, "to":1362}, {"from":1461, "to":1364}, {"from":1461, "to":1365}, {"from":1461, "to":1369}, {"from":1378, "to":1461}, {"from":1387, "to":1461}, {"from":1388, "to":1461}, {"from":1390, "to":1461}, {"from":1392, "to":1461}, {"from":1394, "to":1461}, {"from":1396, "to":1461}, {"from":1398, "to":1461}, {"from":1400, "to":1461}, {"from":1464, "to":1465}, {"from":1465, "to":1464}, {"from":1465, "to":1349}, {"from":1465, "to":1351}, {"from":1465, "to":1353}, {"from":1465, "to":1355}, {"from":1465, "to":1357}, {"from":1465, "to":1359}, {"from":1465, "to":1361}, {"from":1465, "to":1363}, {"from":1465, "to":1370}, {"from":1379, "to":1465}, {"from":1387, "to":1465}, {"from":1389, "to":1465}, {"from":1391, "to":1465}, {"from":1393, "to":1465}, {"from":1395, "to":1465}, {"from":1397, "to":1465}, {"from":1399, "to":1465}, {"from":1401, "to":1465}, {"from":1466, "to":1467}, {"from":1467, "to":1466}, {"from":1467, "to":1350}, {"from":1467, "to":1352}, {"from":1467, "to":1354}, {"from":1467, "to":1356}, {"from":1467, "to":1358}, {"from":1467, "to":1360}, {"from":1467, "to":1362}, {"from":1467, "to":1364}, {"from":1467, "to":1365}, {"from":1467, "to":1366}, {"from":1376, "to":1467}, {"from":1386, "to":1467}, {"from":1388, "to":1467}, {"from":1390, "to":1467}, {"from":1392, "to":1467}, {"from":1394, "to":1467}, {"from":1396, "to":1467}, {"from":1398, "to":1467}, {"from":1400, "to":1467}, {"from":1470, "to":1471}, {"from":1471, "to":1470}, {"from":1471, "to":1349}, {"from":1471, "to":1351}, {"from":1471, "to":1353}, {"from":1471, "to":1355}, {"from":1471, "to":1357}, {"from":1471, "to":1359}, {"from":1471, "to":1361}, {"from":1471, "to":1363}, {"from":1471, "to":1371}, {"from":1380, "to":1471}, {"from":1387, "to":1471}, {"from":1389, "to":1471}, {"from":1391, "to":1471}, {"from":1393, "to":1471}, {"from":1395, "to":1471}, {"from":1397, "to":1471}, {"from":1399, "to":1471}, {"from":1401, "to":1471}, {"from":1472, "to":1473}, {"from":1473, "to":1472}, {"from":1473, "to":1350}, {"from":1473, "to":1352}, {"from":1473, "to":1354}, {"from":1473, "to":1356}, {"from":1473, "to":1358}, {"from":1473, "to":1360}, {"from":1473, "to":1362}, {"from":1473, "to":1364}, {"from":1473, "to":1365}, {"from":1473, "to":1366}, {"from":1376, "to":1473}, {"from":1386, "to":1473}, {"from":1388, "to":1473}, {"from":1390, "to":1473}, {"from":1392, "to":1473}, {"from":1394, "to":1473}, {"from":1396, "to":1473}, {"from":1398, "to":1473}, {"from":1400, "to":1473}, {"from":1476, "to":1477}, {"from":1477, "to":1476}, {"from":1477, "to":1349}, {"from":1477, "to":1351}, {"from":1477, "to":1353}, {"from":1477, "to":1355}, {"from":1477, "to":1357}, {"from":1477, "to":1359}, {"from":1477, "to":1361}, {"from":1477, "to":1363}, {"from":1477, "to":1372}, {"from":1381, "to":1477}, {"from":1387, "to":1477}, {"from":1389, "to":1477}, {"from":1391, "to":1477}, {"from":1393, "to":1477}, {"from":1395, "to":1477}, {"from":1397, "to":1477}, {"from":1399, "to":1477}, {"from":1401, "to":1477}, {"from":1478, "to":1479}, {"from":1479, "to":1478}, {"from":1479, "to":1350}, {"from":1479, "to":1352}, {"from":1479, "to":1354}, {"from":1479, "to":1356}, {"from":1479, "to":1358}, {"from":1479, "to":1360}, {"from":1479, "to":1362}, {"from":1479, "to":1364}, {"from":1479, "to":1365}, {"from":1479, "to":1366}, {"from":1376, "to":1479}, {"from":1386, "to":1479}, {"from":1388, "to":1479}, {"from":1390, "to":1479}, {"from":1392, "to":1479}, {"from":1394, "to":1479}, {"from":1396, "to":1479}, {"from":1398, "to":1479}, {"from":1400, "to":1479}, {"from":1482, "to":1483}, {"from":1483, "to":1482}, {"from":1483, "to":1349}, {"from":1483, "to":1351}, {"from":1483, "to":1353}, {"from":1483, "to":1355}, {"from":1483, "to":1357}, {"from":1483, "to":1359}, {"from":1483, "to":1361}, {"from":1483, "to":1363}, {"from":1483, "to":1373}, {"from":1382, "to":1483}, {"from":1387, "to":1483}, {"from":1389, "to":1483}, {"from":1391, "to":1483}, {"from":1393, "to":1483}, {"from":1395, "to":1483}, {"from":1397, "to":1483}, {"from":1399, "to":1483}, {"from":1401, "to":1483}, {"from":1484, "to":1485}, {"from":1485, "to":1484}, {"from":1485, "to":1350}, {"from":1485, "to":1352}, {"from":1485, "to":1354}, {"from":1485, "to":1356}, {"from":1485, "to":1358}, {"from":1485, "to":1360}, {"from":1485, "to":1362}, {"from":1485, "to":1364}, {"from":1485, "to":1365}, {"from":1485, "to":1366}, {"from":1376, "to":1485}, {"from":1386, "to":1485}, {"from":1388, "to":1485}, {"from":1390, "to":1485}, {"from":1392, "to":1485}, {"from":1394, "to":1485}, {"from":1396, "to":1485}, {"from":1398, "to":1485}, {"from":1400, "to":1485}, {"from":1488, "to":1489}, {"from":1489, "to":1488}, {"from":1489, "to":1349}, {"from":1489, "to":1351}, {"from":1489, "to":1353}, {"from":1489, "to":1355}, {"from":1489, "to":1357}, {"from":1489, "to":1359}, {"from":1489, "to":1361}, {"from":1489, "to":1363}, {"from":1489, "to":1374}, {"from":1383, "to":1489}, {"from":1387, "to":1489}, {"from":1389, "to":1489}, {"from":1391, "to":1489}, {"from":1393, "to":1489}, {"from":1395, "to":1489}, {"from":1397, "to":1489}, {"from":1399, "to":1489}, {"from":1401, "to":1489}, {"from":1490, "to":1491}, {"from":1491, "to":1490}, {"from":1491, "to":1350}, {"from":1491, "to":1352}, {"from":1491, "to":1354}, {"from":1491, "to":1356}, {"from":1491, "to":1358}, {"from":1491, "to":1360}, {"from":1491, "to":1362}, {"from":1491, "to":1364}, {"from":1491, "to":1365}, {"from":1491, "to":1366}, {"from":1376, "to":1491}, {"from":1386, "to":1491}, {"from":1388, "to":1491}, {"from":1390, "to":1491}, {"from":1392, "to":1491}, {"from":1394, "to":1491}, {"from":1396, "to":1491}, {"from":1398, "to":1491}, {"from":1400, "to":1491}, {"from":1494, "to":1495}, {"from":1495, "to":1494}, {"from":1495, "to":1349}, {"from":1495, "to":1351}, {"from":1495, "to":1353}, {"from":1495, "to":1355}, {"from":1495, "to":1357}, {"from":1495, "to":1359}, {"from":1495, "to":1361}, {"from":1495, "to":1363}, {"from":1495, "to":1375}, {"from":1384, "to":1495}, {"from":1387, "to":1495}, {"from":1389, "to":1495}, {"from":1391, "to":1495}, {"from":1393, "to":1495}, {"from":1395, "to":1495}, {"from":1397, "to":1495}, {"from":1399, "to":1495}, {"from":1401, "to":1495}, {"from":1496, "to":1497}, {"from":1497, "to":1496}, {"from":1497, "to":1350}, {"from":1497, "to":1352}, {"from":1497, "to":1354}, {"from":1497, "to":1356}, {"from":1497, "to":1358}, {"from":1497, "to":1360}, {"from":1497, "to":1362}, {"from":1497, "to":1364}, {"from":1497, "to":1365}, {"from":1497, "to":1366}, {"from":1376, "to":1497}, {"from":1386, "to":1497}, {"from":1388, "to":1497}, {"from":1390, "to":1497}, {"from":1392, "to":1497}, {"from":1394, "to":1497}, {"from":1396, "to":1497}, {"from":1398, "to":1497}, {"from":1400, "to":1497}, {"from":1500, "to":1501}, {"from":1501, "to":1500}, {"from":1501, "to":1349}, {"from":1501, "to":1351}, {"from":1501, "to":1353}, {"from":1501, "to":1355}, {"from":1501, "to":1357}, {"from":1501, "to":1359}, {"from":1501, "to":1361}, {"from":1501, "to":1363}, {"from":1501, "to":1368}, {"from":1377, "to":1501}, {"from":1387, "to":1501}, {"from":1389, "to":1501}, {"from":1391, "to":1501}, {"from":1393, "to":1501}, {"from":1395, "to":1501}, {"from":1397, "to":1501}, {"from":1399, "to":1501}, {"from":1401, "to":1501}, {"from":1502, "to":1503}, {"from":1503, "to":1502}, {"from":1503, "to":1350}, {"from":1503, "to":1352}, {"from":1503, "to":1354}, {"from":1503, "to":1356}, {"from":1503, "to":1358}, {"from":1503, "to":1360}, {"from":1503, "to":1362}, {"from":1503, "to":1364}, {"from":1503, "to":1365}, {"from":1503, "to":1366}, {"from":1376, "to":1503}, {"from":1386, "to":1503}, {"from":1388, "to":1503}, {"from":1390, "to":1503}, {"from":1392, "to":1503}, {"from":1394, "to":1503}, {"from":1396, "to":1503}, {"from":1398, "to":1503}, {"from":1400, "to":1503}, {"from":1506, "to":1507}, {"from":1507, "to":1506}, {"from":1507, "to":1349}, {"from":1507, "to":1351}, {"from":1507, "to":1353}, {"from":1507, "to":1355}, {"from":1507, "to":1357}, {"from":1507, "to":1359}, {"from":1507, "to":1361}, {"from":1507, "to":1363}, {"from":1507, "to":1366}, {"from":1507, "to":1367}, {"from":1376, "to":1507}, {"from":1385, "to":1507}, {"from":1386, "to":1507}, {"from":1389, "to":1507}, {"from":1391, "to":1507}, {"from":1393, "to":1507}, {"from":1395, "to":1507}, {"from":1397, "to":1507}, {"from":1399, "to":1507}, {"from":1401, "to":1507}, {"from":1508, "to":1509}, {"from":1509, "to":1508}, {"from":1509, "to":1350}, {"from":1509, "to":1352}, {"from":1509, "to":1354}, {"from":1509, "to":1356}, {"from":1509, "to":1358}, {"from":1509, "to":1360}, {"from":1509, "to":1362}, {"from":1509, "to":1364}, {"from":1509, "to":1365}, {"from":1509, "to":1369}, {"from":1378, "to":1509}, {"from":1387, "to":1509}, {"from":1388, "to":1509}, {"from":1390, "to":1509}, {"from":1392, "to":1509}, {"from":1394, "to":1509}, {"from":1396, "to":1509}, {"from":1398, "to":1509}, {"from":1400, "to":1509}, {"from":1512, "to":1513}, {"from":1513, "to":1512}, {"from":1513, "to":1349}, {"from":1513, "to":1351}, {"from":1513, "to":1353}, {"from":1513, "to":1355}, {"from":1513, "to":1357}, {"from":1513, "to":1359}, {"from":1513, "to":1361}, {"from":1513, "to":1363}, {"from":1513, "to":1370}, {"from":1379, "to":1513}, {"from":1387, "to":1513}, {"from":1389, "to":1513}, {"from":1391, "to":1513}, {"from":1393, "to":1513}, {"from":1395, "to":1513}, {"from":1397, "to":1513}, {"from":1399, "to":1513}, {"from":1401, "to":1513}, {"from":1514, "to":1515}, {"from":1515, "to":1514}, {"from":1515, "to":1350}, {"from":1515, "to":1352}, {"from":1515, "to":1354}, {"from":1515, "to":1356}, {"from":1515, "to":1358}, {"from":1515, "to":1360}, {"from":1515, "to":1362}, {"from":1515, "to":1364}, {"from":1515, "to":1365}, {"from":1515, "to":1366}, {"from":1376, "to":1515}, {"from":1386, "to":1515}, {"from":1388, "to":1515}, {"from":1390, "to":1515}, {"from":1392, "to":1515}, {"from":1394, "to":1515}, {"from":1396, "to":1515}, {"from":1398, "to":1515}, {"from":1400, "to":1515}, {"from":1518, "to":1519}, {"from":1519, "to":1518}, {"from":1519, "to":1349}, {"from":1519, "to":1351}, {"from":1519, "to":1353}, {"from":1519, "to":1355}, {"from":1519, "to":1357}, {"from":1519, "to":1359}, {"from":1519, "to":1361}, {"from":1519, "to":1363}, {"from":1519, "to":1371}, {"from":1380, "to":1519}, {"from":1387, "to":1519}, {"from":1389, "to":1519}, {"from":1391, "to":1519}, {"from":1393, "to":1519}, {"from":1395, "to":1519}, {"from":1397, "to":1519}, {"from":1399, "to":1519}, {"from":1401, "to":1519}, {"from":1520, "to":1521}, {"from":1521, "to":1520}, {"from":1521, "to":1350}, {"from":1521, "to":1352}, {"from":1521, "to":1354}, {"from":1521, "to":1356}, {"from":1521, "to":1358}, {"from":1521, "to":1360}, {"from":1521, "to":1362}, {"from":1521, "to":1364}, {"from":1521, "to":1365}, {"from":1521, "to":1366}, {"from":1376, "to":1521}, {"from":1386, "to":1521}, {"from":1388, "to":1521}, {"from":1390, "to":1521}, {"from":1392, "to":1521}, {"from":1394, "to":1521}, {"from":1396, "to":1521}, {"from":1398, "to":1521}, {"from":1400, "to":1521}, {"from":1524, "to":1525}, {"from":1525, "to":1524}, {"from":1525, "to":1349}, {"from":1525, "to":1351}, {"from":1525, "to":1353}, {"from":1525, "to":1355}, {"from":1525, "to":1357}, {"from":1525, "to":1359}, {"from":1525, "to":1361}, {"from":1525, "to":1363}, {"from":1525, "to":1372}, {"from":1381, "to":1525}, {"from":1387, "to":1525}, {"from":1389, "to":1525}, {"from":1391, "to":1525}, {"from":1393, "to":1525}, {"from":1395, "to":1525}, {"from":1397, "to":1525}, {"from":1399, "to":1525}, {"from":1401, "to":1525}, {"from":1526, "to":1527}, {"from":1527, "to":1526}, {"from":1527, "to":1350}, {"from":1527, "to":1352}, {"from":1527, "to":1354}, {"from":1527, "to":1356}, {"from":1527, "to":1358}, {"from":1527, "to":1360}, {"from":1527, "to":1362}, {"from":1527, "to":1364}, {"from":1527, "to":1365}, {"from":1527, "to":1366}, {"from":1376, "to":1527}, {"from":1386, "to":1527}, {"from":1388, "to":1527}, {"from":1390, "to":1527}, {"from":1392, "to":1527}, {"from":1394, "to":1527}, {"from":1396, "to":1527}, {"from":1398, "to":1527}, {"from":1400, "to":1527}, {"from":1530, "to":1531}, {"from":1531, "to":1530}, {"from":1531, "to":1349}, {"from":1531, "to":1351}, {"from":1531, "to":1353}, {"from":1531, "to":1355}, {"from":1531, "to":1357}, {"from":1531, "to":1359}, {"from":1531, "to":1361}, {"from":1531, "to":1363}, {"from":1531, "to":1373}, {"from":1382, "to":1531}, {"from":1387, "to":1531}, {"from":1389, "to":1531}, {"from":1391, "to":1531}, {"from":1393, "to":1531}, {"from":1395, "to":1531}, {"from":1397, "to":1531}, {"from":1399, "to":1531}, {"from":1401, "to":1531}, {"from":1532, "to":1533}, {"from":1533, "to":1532}, {"from":1533, "to":1350}, {"from":1533, "to":1352}, {"from":1533, "to":1354}, {"from":1533, "to":1356}, {"from":1533, "to":1358}, {"from":1533, "to":1360}, {"from":1533, "to":1362}, {"from":1533, "to":1364}, {"from":1533, "to":1365}, {"from":1533, "to":1366}, {"from":1376, "to":1533}, {"from":1386, "to":1533}, {"from":1388, "to":1533}, {"from":1390, "to":1533}, {"from":1392, "to":1533}, {"from":1394, "to":1533}, {"from":1396, "to":1533}, {"from":1398, "to":1533}, {"from":1400, "to":1533}, {"from":1536, "to":1537}, {"from":1537, "to":1536}, {"from":1537, "to":1349}, {"from":1537, "to":1351}, {"from":1537, "to":1353}, {"from":1537, "to":1355}, {"from":1537, "to":1357}, {"from":1537, "to":1359}, {"from":1537, "to":1361}, {"from":1537, "to":1363}, {"from":1537, "to":1374}, {"from":1383, "to":1537}, {"from":1387, "to":1537}, {"from":1389, "to":1537}, {"from":1391, "to":1537}, {"from":1393, "to":1537}, {"from":1395, "to":1537}, {"from":1397, "to":1537}, {"from":1399, "to":1537}, {"from":1401, "to":1537}, {"from":1538, "to":1539}, {"from":1539, "to":1538}, {"from":1539, "to":1350}, {"from":1539, "to":1352}, {"from":1539, "to":1354}, {"from":1539, "to":1356}, {"from":1539, "to":1358}, {"from":1539, "to":1360}, {"from":1539, "to":1362}, {"from":1539, "to":1364}, {"from":1539, "to":1365}, {"from":1539, "to":1366}, {"from":1376, "to":1539}, {"from":1386, "to":1539}, {"from":1388, "to":1539}, {"from":1390, "to":1539}, {"from":1392, "to":1539}, {"from":1394, "to":1539}, {"from":1396, "to":1539}, {"from":1398, "to":1539}, {"from":1400, "to":1539}, {"from":1542, "to":1543}, {"from":1543, "to":1542}, {"from":1543, "to":1349}, {"from":1543, "to":1351}, {"from":1543, "to":1353}, {"from":1543, "to":1355}, {"from":1543, "to":1357}, {"from":1543, "to":1359}, {"from":1543, "to":1361}, {"from":1543, "to":1363}, {"from":1543, "to":1375}, {"from":1384, "to":1543}, {"from":1387, "to":1543}, {"from":1389, "to":1543}, {"from":1391, "to":1543}, {"from":1393, "to":1543}, {"from":1395, "to":1543}, {"from":1397, "to":1543}, {"from":1399, "to":1543}, {"from":1401, "to":1543}, {"from":1544, "to":1545}, {"from":1545, "to":1544}, {"from":1545, "to":1350}, {"from":1545, "to":1352}, {"from":1545, "to":1354}, {"from":1545, "to":1356}, {"from":1545, "to":1358}, {"from":1545, "to":1360}, {"from":1545, "to":1362}, {"from":1545, "to":1364}, {"from":1545, "to":1365}, {"from":1545, "to":1366}, {"from":1376, "to":1545}, {"from":1386, "to":1545}, {"from":1388, "to":1545}, {"from":1390, "to":1545}, {"from":1392, "to":1545}, {"from":1394, "to":1545}, {"from":1396, "to":1545}, {"from":1398, "to":1545}, {"from":1400, "to":1545}, {"from":1548, "to":1549}, {"from":1549, "to":1548}, {"from":1549, "to":1349}, {"from":1549, "to":1351}, {"from":1549, "to":1353}, {"from":1549, "to":1355}, {"from":1549, "to":1357}, {"from":1549, "to":1359}, {"from":1549, "to":1361}, {"from":1549, "to":1363}, {"from":1549, "to":1368}, {"from":1377, "to":1549}, {"from":1387, "to":1549}, {"from":1389, "to":1549}, {"from":1391, "to":1549}, {"from":1393, "to":1549}, {"from":1395, "to":1549}, {"from":1397, "to":1549}, {"from":1399, "to":1549}, {"from":1401, "to":1549}, {"from":1550, "to":1551}, {"from":1551, "to":1550}, {"from":1551, "to":1350}, {"from":1551, "to":1352}, {"from":1551, "to":1354}, {"from":1551, "to":1356}, {"from":1551, "to":1358}, {"from":1551, "to":1360}, {"from":1551, "to":1362}, {"from":1551, "to":1364}, {"from":1551, "to":1365}, {"from":1551, "to":1366}, {"from":1376, "to":1551}, {"from":1386, "to":1551}, {"from":1388, "to":1551}, {"from":1390, "to":1551}, {"from":1392, "to":1551}, {"from":1394, "to":1551}, {"from":1396, "to":1551}, {"from":1398, "to":1551}, {"from":1400, "to":1551}, {"from":1554, "to":1555}, {"from":1555, "to":1554}, {"from":1555, "to":1349}, {"from":1555, "to":1351}, {"from":1555, "to":1353}, {"from":1555, "to":1355}, {"from":1555, "to":1357}, {"from":1555, "to":1359}, {"from":1555, "to":1361}, {"from":1555, "to":1363}, {"from":1555, "to":1366}, {"from":1555, "to":1367}, {"from":1376, "to":1555}, {"from":1385, "to":1555}, {"from":1386, "to":1555}, {"from":1389, "to":1555}, {"from":1391, "to":1555}, {"from":1393, "to":1555}, {"from":1395, "to":1555}, {"from":1397, "to":1555}, {"from":1399, "to":1555}, {"from":1401, "to":1555}, {"from":1556, "to":1557}, {"from":1557, "to":1556}, {"from":1557, "to":1350}, {"from":1557, "to":1352}, {"from":1557, "to":1354}, {"from":1557, "to":1356}, {"from":1557, "to":1358}, {"from":1557, "to":1360}, {"from":1557, "to":1362}, {"from":1557, "to":1364}, {"from":1557, "to":1365}, {"from":1557, "to":1369}, {"from":1378, "to":1557}, {"from":1387, "to":1557}, {"from":1388, "to":1557}, {"from":1390, "to":1557}, {"from":1392, "to":1557}, {"from":1394, "to":1557}, {"from":1396, "to":1557}, {"from":1398, "to":1557}, {"from":1400, "to":1557}, {"from":1560, "to":1561}, {"from":1561, "to":1560}, {"from":1561, "to":1349}, {"from":1561, "to":1351}, {"from":1561, "to":1353}, {"from":1561, "to":1355}, {"from":1561, "to":1357}, {"from":1561, "to":1359}, {"from":1561, "to":1361}, {"from":1561, "to":1363}, {"from":1561, "to":1370}, {"from":1379, "to":1561}, {"from":1387, "to":1561}, {"from":1389, "to":1561}, {"from":1391, "to":1561}, {"from":1393, "to":1561}, {"from":1395, "to":1561}, {"from":1397, "to":1561}, {"from":1399, "to":1561}, {"from":1401, "to":1561}, {"from":1562, "to":1563}, {"from":1563, "to":1562}, {"from":1563, "to":1350}, {"from":1563, "to":1352}, {"from":1563, "to":1354}, {"from":1563, "to":1356}, {"from":1563, "to":1358}, {"from":1563, "to":1360}, {"from":1563, "to":1362}, {"from":1563, "to":1364}, {"from":1563, "to":1365}, {"from":1563, "to":1366}, {"from":1376, "to":1563}, {"from":1386, "to":1563}, {"from":1388, "to":1563}, {"from":1390, "to":1563}, {"from":1392, "to":1563}, {"from":1394, "to":1563}, {"from":1396, "to":1563}, {"from":1398, "to":1563}, {"from":1400, "to":1563}, {"from":1566, "to":1567}, {"from":1567, "to":1566}, {"from":1567, "to":1349}, {"from":1567, "to":1351}, {"from":1567, "to":1353}, {"from":1567, "to":1355}, {"from":1567, "to":1357}, {"from":1567, "to":1359}, {"from":1567, "to":1361}, {"from":1567, "to":1363}, {"from":1567, "to":1371}, {"from":1380, "to":1567}, {"from":1387, "to":1567}, {"from":1389, "to":1567}, {"from":1391, "to":1567}, {"from":1393, "to":1567}, {"from":1395, "to":1567}, {"from":1397, "to":1567}, {"from":1399, "to":1567}, {"from":1401, "to":1567}, {"from":1568, "to":1569}, {"from":1569, "to":1568}, {"from":1569, "to":1350}, {"from":1569, "to":1352}, {"from":1569, "to":1354}, {"from":1569, "to":1356}, {"from":1569, "to":1358}, {"from":1569, "to":1360}, {"from":1569, "to":1362}, {"from":1569, "to":1364}, {"from":1569, "to":1365}, {"from":1569, "to":1366}, {"from":1376, "to":1569}, {"from":1386, "to":1569}, {"from":1388, "to":1569}, {"from":1390, "to":1569}, {"from":1392, "to":1569}, {"from":1394, "to":1569}, {"from":1396, "to":1569}, {"from":1398, "to":1569}, {"from":1400, "to":1569}, {"from":1572, "to":1573}, {"from":1573, "to":1572}, {"from":1573, "to":1349}, {"from":1573, "to":1351}, {"from":1573, "to":1353}, {"from":1573, "to":1355}, {"from":1573, "to":1357}, {"from":1573, "to":1359}, {"from":1573, "to":1361}, {"from":1573, "to":1363}, {"from":1573, "to":1372}, {"from":1381, "to":1573}, {"from":1387, "to":1573}, {"from":1389, "to":1573}, {"from":1391, "to":1573}, {"from":1393, "to":1573}, {"from":1395, "to":1573}, {"from":1397, "to":1573}, {"from":1399, "to":1573}, {"from":1401, "to":1573}, {"from":1574, "to":1575}, {"from":1575, "to":1574}, {"from":1575, "to":1350}, {"from":1575, "to":1352}, {"from":1575, "to":1354}, {"from":1575, "to":1356}, {"from":1575, "to":1358}, {"from":1575, "to":1360}, {"from":1575, "to":1362}, {"from":1575, "to":1364}, {"from":1575, "to":1365}, {"from":1575, "to":1366}, {"from":1376, "to":1575}, {"from":1386, "to":1575}, {"from":1388, "to":1575}, {"from":1390, "to":1575}, {"from":1392, "to":1575}, {"from":1394, "to":1575}, {"from":1396, "to":1575}, {"from":1398, "to":1575}, {"from":1400, "to":1575}, {"from":1578, "to":1579}, {"from":1579, "to":1578}, {"from":1579, "to":1349}, {"from":1579, "to":1351}, {"from":1579, "to":1353}, {"from":1579, "to":1355}, {"from":1579, "to":1357}, {"from":1579, "to":1359}, {"from":1579, "to":1361}, {"from":1579, "to":1363}, {"from":1579, "to":1373}, {"from":1382, "to":1579}, {"from":1387, "to":1579}, {"from":1389, "to":1579}, {"from":1391, "to":1579}, {"from":1393, "to":1579}, {"from":1395, "to":1579}, {"from":1397, "to":1579}, {"from":1399, "to":1579}, {"from":1401, "to":1579}, {"from":1580, "to":1581}, {"from":1581, "to":1580}, {"from":1581, "to":1350}, {"from":1581, "to":1352}, {"from":1581, "to":1354}, {"from":1581, "to":1356}, {"from":1581, "to":1358}, {"from":1581, "to":1360}, {"from":1581, "to":1362}, {"from":1581, "to":1364}, {"from":1581, "to":1365}, {"from":1581, "to":1366}, {"from":1376, "to":1581}, {"from":1386, "to":1581}, {"from":1388, "to":1581}, {"from":1390, "to":1581}, {"from":1392, "to":1581}, {"from":1394, "to":1581}, {"from":1396, "to":1581}, {"from":1398, "to":1581}, {"from":1400, "to":1581}, {"from":1584, "to":1585}, {"from":1585, "to":1584}, {"from":1585, "to":1349}, {"from":1585, "to":1351}, {"from":1585, "to":1353}, {"from":1585, "to":1355}, {"from":1585, "to":1357}, {"from":1585, "to":1359}, {"from":1585, "to":1361}, {"from":1585, "to":1363}, {"from":1585, "to":1374}, {"from":1383, "to":1585}, {"from":1387, "to":1585}, {"from":1389, "to":1585}, {"from":1391, "to":1585}, {"from":1393, "to":1585}, {"from":1395, "to":1585}, {"from":1397, "to":1585}, {"from":1399, "to":1585}, {"from":1401, "to":1585}, {"from":1586, "to":1587}, {"from":1587, "to":1586}, {"from":1587, "to":1350}, {"from":1587, "to":1352}, {"from":1587, "to":1354}, {"from":1587, "to":1356}, {"from":1587, "to":1358}, {"from":1587, "to":1360}, {"from":1587, "to":1362}, {"from":1587, "to":1364}, {"from":1587, "to":1365}, {"from":1587, "to":1366}, {"from":1376, "to":1587}, {"from":1386, "to":1587}, {"from":1388, "to":1587}, {"from":1390, "to":1587}, {"from":1392, "to":1587}, {"from":1394, "to":1587}, {"from":1396, "to":1587}, {"from":1398, "to":1587}, {"from":1400, "to":1587}, {"from":1590, "to":1591}, {"from":1591, "to":1590}, {"from":1591, "to":1349}, {"from":1591, "to":1351}, {"from":1591, "to":1353}, {"from":1591, "to":1355}, {"from":1591, "to":1357}, {"from":1591, "to":1359}, {"from":1591, "to":1361}, {"from":1591, "to":1363}, {"from":1591, "to":1375}, {"from":1384, "to":1591}, {"from":1387, "to":1591}, {"from":1389, "to":1591}, {"from":1391, "to":1591}, {"from":1393, "to":1591}, {"from":1395, "to":1591}, {"from":1397, "to":1591}, {"from":1399, "to":1591}, {"from":1401, "to":1591}, {"from":1592, "to":1593}, {"from":1593, "to":1592}, {"from":1593, "to":1350}, {"from":1593, "to":1352}, {"from":1593, "to":1354}, {"from":1593, "to":1356}, {"from":1593, "to":1358}, {"from":1593, "to":1360}, {"from":1593, "to":1362}, {"from":1593, "to":1364}, {"from":1593, "to":1365}, {"from":1593, "to":1366}, {"from":1376, "to":1593}, {"from":1386, "to":1593}, {"from":1388, "to":1593}, {"from":1390, "to":1593}, {"from":1392, "to":1593}, {"from":1394, "to":1593}, {"from":1396, "to":1593}, {"from":1398, "to":1593}, {"from":1400, "to":1593}]};
var systemJSON={};
var blockJSON={"2":{"nodes":[{"name":"Feedback", "id":13, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"inst"}], "links":[]}, "3":{"nodes":[{"name":"Cluster 0", "id":14, "start":"0.00", "end":"15.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts8kernelv1s_c0_enter8_zts8kernelv1_90_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"15"}], "type":"cluster", "children":[{"name":"Logic", "id":1018, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"11"}], "type":"inst"}, {"name":"Exit", "id":1019, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"584", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 1", "id":16, "start":"22.00", "end":"28.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body_i_zts8kernelv1s_c1_enter_zts8kernelv1_90_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"22", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":1020, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"22", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":1021, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"24", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":15, "start":"15.00", "end":"22.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"15", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"ST", "id":17, "start":"28.00", "end":"35.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"28", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}], "links":[{"from":1018, "to":1019}, {"from":1020, "to":1021}, {"from":15, "to":17, "details":[{"type":"table", "Width":"1"}]}, {"from":15, "to":1020, "details":[{"type":"table", "Width":"1"}]}, {"from":1019, "to":15, "details":[{"type":"table", "Width":"584"}]}, {"from":1019, "to":17, "details":[{"type":"table", "Width":"584"}]}, {"from":1021, "to":17, "details":[{"type":"table", "Width":"72"}]}]}, "4":{"nodes":[], "links":[]}, "5":{"nodes":[{"name":"Cluster 2", "id":18, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body14_i_zts8kernelv1s_c0_enter3497_zts8kernelv1_1137_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1022, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1023, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 3", "id":21, "start":"847.00", "end":"851.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body14_i_zts8kernelv1s_c1_enter365_zts8kernelv1_1137_6gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"847", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":1024, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"847", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1025, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"847", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"520", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"wg.limiter.enter", "id":19, "start":"850.00", "end":"851.00", "subtype":"default", "details":[{"type":"table", "Instruction":"wg.limiter.enter", "Max Fanout":"1", "Start Cycle":"850", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":20, "start":"9.00", "end":"847.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"16", "Start Cycle":"9", "Latency":"838"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":522}]], "type":"inst"}, {"name":"Capacity FIFO", "id":1026, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"4", "FIFO Width":"0"}]}], "links":[{"from":1022, "to":1023}, {"from":1024, "to":1025}, {"from":1023, "to":19, "details":[{"type":"table", "Width":"136"}]}, {"from":20, "to":1024, "details":[{"type":"table", "Width":"512"}]}, {"from":20, "to":1026}, {"from":1023, "to":20, "details":[{"type":"table", "Width":"136"}]}]}, "6":{"nodes":[{"name":"Cluster 4", "id":24, "start":"0.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup18_i_zts8kernelv1s_c0_enter371_zts8kernelv1_1427_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":1027, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":1028, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Input", "id":22, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernelV1.B7", "Max Fanout":"0"}], "type":"inst"}], "links":[{"from":1027, "to":1028}, {"from":22, "to":1027, "details":[{"type":"table", "Width":"32"}]}]}, "7":{"nodes":[{"name":"Cluster 5", "id":32, "start":"0.00", "end":"21.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body19_i_zts8kernelv1s_c0_enter3759_zts8kernelv1_1482_8gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"21"}], "type":"cluster", "children":[{"name":"Logic", "id":1029, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"17"}], "type":"inst"}, {"name":"Exit", "id":1030, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"17", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1280", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":25, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernelV1.B3, kernelV1.B7", "Max Fanout":"0"}], "type":"inst"}], "links":[{"from":1029, "to":1030}, {"from":25, "to":1029, "details":[{"type":"table", "Width":"1"}]}, {"from":25, "to":1029, "details":[{"type":"table", "Width":"32"}]}, {"from":25, "to":1029, "details":[{"type":"table", "Width":"32"}]}, {"from":25, "to":1029, "details":[{"type":"table", "Width":"224"}]}, {"from":25, "to":1029, "details":[{"type":"table", "Width":"256"}]}, {"from":25, "to":1029, "details":[{"type":"table", "Width":"1"}]}, {"from":25, "to":1029, "details":[{"type":"table", "Width":"32"}]}]}, "8":{"nodes":[{"name":"Cluster 6", "id":87, "start":"3.00", "end":"18.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c3_in_while_cond_i_zts8kernelv1s_c3_enter10_zts8kernelv1_1828_52", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"15"}], "type":"cluster", "children":[{"name":"Logic", "id":1031, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"11"}], "type":"inst"}, {"name":"Exit", "id":1032, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"14", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 7", "id":93, "start":"3.00", "end":"29.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c4_in_while_cond_i_zts8kernelv1s_c4_enter_zts8kernelv1_1828_75", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"26"}], "type":"cluster", "children":[{"name":"Logic", "id":1033, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"22"}], "type":"inst"}, {"name":"Exit", "id":1034, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 8", "id":95, "start":"3.00", "end":"29.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c5_in_while_cond_i_zts8kernelv1s_c5_enter_zts8kernelv1_1828_79", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"26"}], "type":"cluster", "children":[{"name":"Logic", "id":1035, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"22"}], "type":"inst"}, {"name":"Exit", "id":1036, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 9", "id":97, "start":"3.00", "end":"29.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c6_in_while_cond_i_zts8kernelv1s_c6_enter_zts8kernelv1_1828_83", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"26"}], "type":"cluster", "children":[{"name":"Logic", "id":1037, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"22"}], "type":"inst"}, {"name":"Exit", "id":1038, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 10", "id":99, "start":"3.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c7_in_while_cond_i_zts8kernelv1s_c7_enter_zts8kernelv1_1828_87", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Logic", "id":1039, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":1040, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 11", "id":101, "start":"3.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c8_in_while_cond_i_zts8kernelv1s_c8_enter_zts8kernelv1_1828_91", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Logic", "id":1041, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":1042, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 12", "id":103, "start":"3.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c9_in_while_cond_i_zts8kernelv1s_c9_enter_zts8kernelv1_1828_95", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Logic", "id":1043, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":1044, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 13", "id":105, "start":"3.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c10_in_while_cond_i_zts8kernelv1s_c10_enter_zts8kernelv1_1828_99", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Logic", "id":1045, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":1046, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 14", "id":107, "start":"3.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c11_in_while_cond_i_zts8kernelv1s_c11_enter_zts8kernelv1_1828_103", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Logic", "id":1047, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":1048, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 15", "id":109, "start":"3.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c12_in_while_cond_i_zts8kernelv1s_c12_enter_zts8kernelv1_1828_107", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Logic", "id":1049, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":1050, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 16", "id":111, "start":"3.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c13_in_while_cond_i_zts8kernelv1s_c13_enter_zts8kernelv1_1828_111", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Logic", "id":1051, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":1052, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 17", "id":113, "start":"3.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c14_in_while_cond_i_zts8kernelv1s_c14_enter_zts8kernelv1_1828_115", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Logic", "id":1053, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":1054, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 18", "id":115, "start":"3.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c15_in_while_cond_i_zts8kernelv1s_c15_enter_zts8kernelv1_1828_119", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Logic", "id":1055, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":1056, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 19", "id":117, "start":"3.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c16_in_while_cond_i_zts8kernelv1s_c16_enter_zts8kernelv1_1828_123", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Logic", "id":1057, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":1058, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 20", "id":119, "start":"3.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c17_in_while_cond_i_zts8kernelv1s_c17_enter_zts8kernelv1_1828_127", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Logic", "id":1059, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":1060, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 21", "id":121, "start":"3.00", "end":"29.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c18_in_while_cond_i_zts8kernelv1s_c18_enter_zts8kernelv1_1828_131", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"26"}], "type":"cluster", "children":[{"name":"Logic", "id":1061, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"3", "Cluster Logic Latency":"22"}], "type":"inst"}, {"name":"Exit", "id":1062, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 22", "id":257, "start":"13.00", "end":"18.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_zts8kernelv1s_c0_enter424_zts8kernelv1_1828_316", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"13", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":1063, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"13", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1064, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"14", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 23", "id":258, "start":"37.00", "end":"41.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c22_in_while_cond_i_zts8kernelv1s_c22_enter_zts8kernelv1_1828_319", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"37", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":1065, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"37", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1066, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 24", "id":264, "start":"15.00", "end":"19.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c24_in_while_cond_i_zts8kernelv1s_c24_enter_zts8kernelv1_1828_327", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"15", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":1067, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"15", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1068, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 25", "id":293, "start":"37.00", "end":"41.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c20_in_while_cond_i_zts8kernelv1s_c20_enter_zts8kernelv1_1828_358", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"37", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":1069, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"37", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1070, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 26", "id":294, "start":"37.00", "end":"41.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c21_in_while_cond_i_zts8kernelv1s_c21_enter_zts8kernelv1_1828_361", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"37", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":1071, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"37", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1072, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 27", "id":295, "start":"37.00", "end":"41.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c23_in_while_cond_i_zts8kernelv1s_c23_enter_zts8kernelv1_1828_364", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"37", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":1073, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"37", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1074, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 28", "id":324, "start":"44.00", "end":"49.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_zts8kernelv1s_c1_enter465_zts8kernelv1_1828_395", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"44", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":1075, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"44", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1076, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"45", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Capacity FIFO", "id":1079, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"33", "FIFO Width":"0"}]}, {"name":"Cluster 29", "id":334, "start":"15.00", "end":"23.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_while_cond_i_zts8kernelv1s_c2_enter_zts8kernelv1_1828_407", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"15", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":1077, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"15", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":1078, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"19", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 30", "id":359, "start":"29.00", "end":"33.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c19_in_while_cond_i_zts8kernelv1s_c19_enter_zts8kernelv1_1828_439", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"29", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":1080, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"29", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1081, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":33, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"FFwd Dest", "id":45, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":46, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":47, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":48, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":49, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":50, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":51, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":52, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":53, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":54, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":55, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":56, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":57, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":58, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":59, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":60, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":61, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":62, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":63, "start":"2.00", "end":"3.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Feedback", "id":64, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"17", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"\'hash_key\'", "id":65, "start":"2.00", "end":"3.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'hash_key\'", "Max Fanout":"17", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":183}]], "type":"inst"}, {"name":"Feedback", "id":66, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":67, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-803 (0xFFFFFCDD)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":190}]], "type":"inst"}, {"name":"+", "id":68, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":69, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":70, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":71, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":72, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"5 (0x5)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":73, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":74, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"7 (0x7)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":75, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"8 (0x8)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":76, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"9 (0x9)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":77, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"10 (0xA)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":78, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"11 (0xB)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":79, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"12 (0xC)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":80, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"13 (0xD)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":81, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"14 (0xE)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":82, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":83, "start":"21.00", "end":"21.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"16 (0x10)", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":190}]], "type":"inst"}, {"name":"Compare", "id":84, "start":"9.00", "end":"10.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":191}]], "type":"inst"}, {"name":"Compare", "id":85, "start":"10.00", "end":"11.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":86, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":88, "start":"22.00", "end":"23.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":246}]], "type":"inst"}, {"name":"hashVec", "id":89, "start":"2.00", "end":"3.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"hashVec", "Max Fanout":"16", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"countVec", "id":90, "start":"17.00", "end":"18.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"countVec", "Max Fanout":"11", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":91, "start":"10.00", "end":"11.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"15", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":191}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":92, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":94, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":96, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":98, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":100, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":102, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":104, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":106, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":108, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":110, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":112, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":114, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":116, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":118, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":120, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":122, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":123, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":124, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":125, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":126, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":127, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":128, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":129, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":130, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":131, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":132, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":133, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":134, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":135, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":136, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":137, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"LD", "id":138, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":139, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":140, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":141, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":142, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":143, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":144, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":145, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":146, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":147, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":148, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":149, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":150, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":151, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":152, "start":"3.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":153, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":154, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":155, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":156, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":157, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":158, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":159, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":160, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":161, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":162, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":163, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":164, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":165, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":166, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":167, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":168, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":169, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":170, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":171, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":172, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":173, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":174, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":175, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":176, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":177, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":178, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":179, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":180, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":181, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":182, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":183, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":184, "start":"11.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":185, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":186, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":187, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":188, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":189, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":190, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":191, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":192, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":193, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":194, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":195, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":196, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":197, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":198, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":199, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":200, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":201, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":202, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":203, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":204, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":205, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":206, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":207, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":208, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":209, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":210, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":211, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":212, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":213, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":214, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":215, "start":"12.00", "end":"12.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":216, "start":"12.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":217, "start":"18.00", "end":"18.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":218, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":219, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":220, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":221, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":222, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":223, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":224, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":225, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":226, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":227, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":228, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":229, "start":"16.00", "end":"16.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":230, "start":"16.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":231, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":232, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":233, "start":"17.00", "end":"17.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":234, "start":"12.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":235, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":236, "start":"12.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":237, "start":"12.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":238, "start":"12.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":239, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":240, "start":"12.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":241, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":242, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":243, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":244, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":245, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":246, "start":"13.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":247, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":248, "start":"15.00", "end":"15.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":249, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":250, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":251, "start":"13.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":252, "start":"13.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":253, "start":"14.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":254, "start":"13.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":255, "start":"13.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":256, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Or", "id":259, "start":"14.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":260, "start":"15.00", "end":"15.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":261, "start":"14.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":262, "start":"14.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":263, "start":"14.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"LD", "id":265, "start":"18.00", "end":"26.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"18", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Or", "id":266, "start":"14.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":267, "start":"14.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":268, "start":"15.00", "end":"15.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":269, "start":"14.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":270, "start":"14.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"LD", "id":271, "start":"29.00", "end":"37.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"29", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":272, "start":"29.00", "end":"37.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"29", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":273, "start":"29.00", "end":"37.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"29", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":274, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":275, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":276, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":277, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":278, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":279, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":280, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":281, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":282, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":283, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":284, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":285, "start":"29.00", "end":"37.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"29", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":286, "start":"26.00", "end":"26.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"26", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Select", "id":287, "start":"14.00", "end":"15.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":288, "start":"14.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"4", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":289, "start":"15.00", "end":"15.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":290, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":291, "start":"14.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":292, "start":"14.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"+", "id":296, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"+", "id":297, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"+", "id":298, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"+", "id":299, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"+", "id":300, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"+", "id":301, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"+", "id":302, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"+", "id":303, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"+", "id":304, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"+", "id":305, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"+", "id":306, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"+", "id":307, "start":"37.00", "end":"37.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"ST", "id":308, "start":"26.00", "end":"33.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"26", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":309, "start":"15.00", "end":"15.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":310, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"And", "id":311, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":312, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":313, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":314, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":315, "start":"29.00", "end":"29.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"Select", "id":316, "start":"42.00", "end":"43.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"42", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"Select", "id":317, "start":"15.00", "end":"15.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":183}]], "type":"inst"}, {"name":"Or", "id":318, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":319, "start":"15.00", "end":"15.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":320, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":321, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":322, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":323, "start":"29.00", "end":"29.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"Select", "id":325, "start":"23.00", "end":"23.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":183}]], "type":"inst"}, {"name":"Or", "id":326, "start":"23.00", "end":"23.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":246}]], "type":"inst"}, {"name":"Loop Orch", "id":327, "start":"15.00", "end":"15.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":183}]], "type":"inst"}, {"name":"Or", "id":328, "start":"15.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":329, "start":"16.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":330, "start":"15.00", "end":"15.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":331, "start":"15.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":332, "start":"15.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":333, "start":"23.00", "end":"23.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":183}]], "type":"inst"}, {"name":"Or", "id":335, "start":"16.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"4", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":336, "start":"16.00", "end":"16.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":337, "start":"16.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":338, "start":"15.00", "end":"17.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"2"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":339, "start":"16.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Feedback", "id":340, "start":"29.00", "end":"30.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"Feedback", "id":341, "start":"23.00", "end":"24.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'hash_key\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":183}]], "type":"inst"}, {"name":"Feedback", "id":342, "start":"23.00", "end":"24.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "type":"inst"}, {"name":"Xor", "id":343, "start":"16.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"And", "id":344, "start":"16.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":345, "start":"16.00", "end":"17.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":346, "start":"16.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":347, "start":"16.00", "end":"17.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":348, "start":"17.00", "end":"17.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"And", "id":349, "start":"16.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"And", "id":350, "start":"16.00", "end":"17.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"And", "id":351, "start":"16.00", "end":"16.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":352, "start":"17.00", "end":"18.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":353, "start":"16.00", "end":"17.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":354, "start":"17.00", "end":"17.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":355, "start":"17.00", "end":"18.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":356, "start":"18.00", "end":"23.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"18", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"+", "id":357, "start":"23.00", "end":"23.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":358, "start":"29.00", "end":"29.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"29", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":360, "start":"29.00", "end":"36.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"29", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"Capacity FIFO", "id":1082, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"20", "FIFO Width":"0"}]}, {"name":"LD", "id":361, "start":"33.00", "end":"41.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"Feedback", "id":362, "start":"36.00", "end":"37.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"hashVec", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"36", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"+", "id":363, "start":"41.00", "end":"41.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"ST", "id":364, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":365, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":366, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":367, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":368, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":369, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":370, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":371, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":372, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":373, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":374, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":375, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":376, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":377, "start":"41.00", "end":"48.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":378, "start":"42.00", "end":"43.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"42", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":379, "start":"48.00", "end":"48.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"48", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":380, "start":"48.00", "end":"48.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"48", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":381, "start":"48.00", "end":"49.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"48", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":382, "start":"49.00", "end":"49.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"49", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":383, "start":"49.00", "end":"56.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"49", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Feedback", "id":384, "start":"56.00", "end":"57.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"countVec", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"56", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}], "links":[{"from":1031, "to":1032}, {"from":1033, "to":1034}, {"from":1035, "to":1036}, {"from":1037, "to":1038}, {"from":1039, "to":1040}, {"from":1041, "to":1042}, {"from":1043, "to":1044}, {"from":1045, "to":1046}, {"from":1047, "to":1048}, {"from":1049, "to":1050}, {"from":1051, "to":1052}, {"from":1053, "to":1054}, {"from":1055, "to":1056}, {"from":1057, "to":1058}, {"from":1059, "to":1060}, {"from":1061, "to":1062}, {"from":1063, "to":1064}, {"from":1065, "to":1066}, {"from":1067, "to":1068}, {"from":1069, "to":1070}, {"from":1071, "to":1072}, {"from":1073, "to":1074}, {"from":1075, "to":1076}, {"from":1077, "to":1078}, {"from":1077, "to":1079}, {"from":1080, "to":1081}, {"from":33, "to":64, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":66, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":65, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":1077, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":89, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":90, "details":[{"type":"table", "Width":"1"}]}, {"from":1078, "to":33, "details":[{"type":"table", "Width":"64"}]}, {"from":33, "to":33, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":1077, "details":[{"type":"table", "Width":"32"}]}, {"from":33, "to":1077, "details":[{"type":"table", "Width":"224"}]}, {"from":33, "to":1077, "details":[{"type":"table", "Width":"256"}]}, {"from":33, "to":64, "details":[{"type":"table", "Width":"32"}]}, {"from":33, "to":65, "details":[{"type":"table", "Width":"32"}]}, {"from":33, "to":33, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":33, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":1077, "details":[{"type":"table", "Width":"32"}]}, {"from":33, "to":1077, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":66, "details":[{"type":"table", "Width":"32"}]}, {"from":45, "to":122, "details":[{"type":"table", "Width":"1"}]}, {"from":46, "to":138, "details":[{"type":"table", "Width":"1"}]}, {"from":47, "to":139, "details":[{"type":"table", "Width":"1"}]}, {"from":48, "to":140, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":141, "details":[{"type":"table", "Width":"1"}]}, {"from":50, "to":142, "details":[{"type":"table", "Width":"1"}]}, {"from":51, "to":143, "details":[{"type":"table", "Width":"1"}]}, {"from":52, "to":144, "details":[{"type":"table", "Width":"1"}]}, {"from":53, "to":145, "details":[{"type":"table", "Width":"1"}]}, {"from":54, "to":146, "details":[{"type":"table", "Width":"1"}]}, {"from":55, "to":147, "details":[{"type":"table", "Width":"1"}]}, {"from":56, "to":148, "details":[{"type":"table", "Width":"1"}]}, {"from":57, "to":149, "details":[{"type":"table", "Width":"1"}]}, {"from":58, "to":150, "details":[{"type":"table", "Width":"1"}]}, {"from":59, "to":151, "details":[{"type":"table", "Width":"1"}]}, {"from":60, "to":152, "details":[{"type":"table", "Width":"1"}]}, {"from":61, "to":1067, "details":[{"type":"table", "Width":"1"}]}, {"from":62, "to":323, "details":[{"type":"table", "Width":"1"}]}, {"from":63, "to":327, "details":[{"type":"table", "Width":"1"}]}, {"from":64, "to":340, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":360, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":183, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":181, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":179, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":177, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":175, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":173, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":171, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":169, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":167, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":165, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":163, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":161, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":159, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":157, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":155, "details":[{"type":"table", "Width":"32"}]}, {"from":64, "to":153, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":325, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":357, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":83, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":82, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":81, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":80, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":79, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":78, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":77, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":76, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":75, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":74, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":73, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":72, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":71, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":70, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":69, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":68, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":67, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":86, "details":[{"type":"table", "Width":"32"}]}, {"from":65, "to":1031, "details":[{"type":"table", "Width":"32"}]}, {"from":66, "to":342, "details":[{"type":"table", "Width":"32"}]}, {"from":66, "to":1077, "details":[{"type":"table", "Width":"32"}]}, {"from":67, "to":85, "details":[{"type":"table", "Width":"32"}]}, {"from":67, "to":91, "details":[{"type":"table", "Width":"32"}]}, {"from":67, "to":84, "details":[{"type":"table", "Width":"32"}]}, {"from":68, "to":92, "details":[{"type":"table", "Width":"32"}]}, {"from":68, "to":1033, "details":[{"type":"table", "Width":"32"}]}, {"from":69, "to":94, "details":[{"type":"table", "Width":"32"}]}, {"from":69, "to":1035, "details":[{"type":"table", "Width":"32"}]}, {"from":70, "to":96, "details":[{"type":"table", "Width":"32"}]}, {"from":70, "to":1037, "details":[{"type":"table", "Width":"32"}]}, {"from":71, "to":98, "details":[{"type":"table", "Width":"32"}]}, {"from":71, "to":1039, "details":[{"type":"table", "Width":"32"}]}, {"from":72, "to":100, "details":[{"type":"table", "Width":"32"}]}, {"from":72, "to":1041, "details":[{"type":"table", "Width":"32"}]}, {"from":73, "to":102, "details":[{"type":"table", "Width":"32"}]}, {"from":73, "to":1043, "details":[{"type":"table", "Width":"32"}]}, {"from":74, "to":104, "details":[{"type":"table", "Width":"32"}]}, {"from":74, "to":1045, "details":[{"type":"table", "Width":"32"}]}, {"from":75, "to":106, "details":[{"type":"table", "Width":"32"}]}, {"from":75, "to":1047, "details":[{"type":"table", "Width":"32"}]}, {"from":76, "to":108, "details":[{"type":"table", "Width":"32"}]}, {"from":76, "to":1049, "details":[{"type":"table", "Width":"32"}]}, {"from":77, "to":110, "details":[{"type":"table", "Width":"32"}]}, {"from":77, "to":1051, "details":[{"type":"table", "Width":"32"}]}, {"from":78, "to":112, "details":[{"type":"table", "Width":"32"}]}, {"from":78, "to":1053, "details":[{"type":"table", "Width":"32"}]}, {"from":79, "to":114, "details":[{"type":"table", "Width":"32"}]}, {"from":79, "to":1055, "details":[{"type":"table", "Width":"32"}]}, {"from":80, "to":116, "details":[{"type":"table", "Width":"32"}]}, {"from":80, "to":1057, "details":[{"type":"table", "Width":"32"}]}, {"from":81, "to":118, "details":[{"type":"table", "Width":"32"}]}, {"from":81, "to":1059, "details":[{"type":"table", "Width":"32"}]}, {"from":82, "to":120, "details":[{"type":"table", "Width":"32"}]}, {"from":82, "to":1061, "details":[{"type":"table", "Width":"32"}]}, {"from":83, "to":333, "details":[{"type":"table", "Width":"32"}]}, {"from":83, "to":88, "details":[{"type":"table", "Width":"32"}]}, {"from":84, "to":91, "details":[{"type":"table", "Width":"1"}]}, {"from":85, "to":216, "details":[{"type":"table", "Width":"1"}]}, {"from":85, "to":215, "details":[{"type":"table", "Width":"1"}]}, {"from":86, "to":122, "details":[{"type":"table", "Width":"64"}]}, {"from":88, "to":326, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":152, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":151, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":150, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":149, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":148, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":147, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":146, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":145, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":144, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":143, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":142, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":141, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":140, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":139, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":138, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":122, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":265, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":285, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":284, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":283, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":282, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":281, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":280, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":279, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":278, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":277, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":276, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":275, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":274, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":273, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":272, "details":[{"type":"table", "Width":"1"}]}, {"from":90, "to":271, "details":[{"type":"table", "Width":"1"}]}, {"from":91, "to":137, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":136, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":135, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":134, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":133, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":132, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":131, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":130, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":129, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":128, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":127, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":126, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":125, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":124, "details":[{"type":"table", "Width":"32"}]}, {"from":91, "to":123, "details":[{"type":"table", "Width":"32"}]}, {"from":92, "to":138, "details":[{"type":"table", "Width":"64"}]}, {"from":94, "to":139, "details":[{"type":"table", "Width":"64"}]}, {"from":96, "to":140, "details":[{"type":"table", "Width":"64"}]}, {"from":98, "to":141, "details":[{"type":"table", "Width":"64"}]}, {"from":100, "to":142, "details":[{"type":"table", "Width":"64"}]}, {"from":102, "to":143, "details":[{"type":"table", "Width":"64"}]}, {"from":104, "to":144, "details":[{"type":"table", "Width":"64"}]}, {"from":106, "to":145, "details":[{"type":"table", "Width":"64"}]}, {"from":108, "to":146, "details":[{"type":"table", "Width":"64"}]}, {"from":110, "to":147, "details":[{"type":"table", "Width":"64"}]}, {"from":112, "to":148, "details":[{"type":"table", "Width":"64"}]}, {"from":114, "to":149, "details":[{"type":"table", "Width":"64"}]}, {"from":116, "to":150, "details":[{"type":"table", "Width":"64"}]}, {"from":118, "to":151, "details":[{"type":"table", "Width":"64"}]}, {"from":120, "to":152, "details":[{"type":"table", "Width":"64"}]}, {"from":122, "to":154, "details":[{"type":"table", "Width":"32"}]}, {"from":122, "to":153, "details":[{"type":"table", "Width":"32"}]}, {"from":123, "to":186, "details":[{"type":"table", "Width":"1"}]}, {"from":123, "to":185, "details":[{"type":"table", "Width":"1"}]}, {"from":124, "to":188, "details":[{"type":"table", "Width":"1"}]}, {"from":124, "to":187, "details":[{"type":"table", "Width":"1"}]}, {"from":125, "to":190, "details":[{"type":"table", "Width":"1"}]}, {"from":125, "to":189, "details":[{"type":"table", "Width":"1"}]}, {"from":126, "to":192, "details":[{"type":"table", "Width":"1"}]}, {"from":126, "to":191, "details":[{"type":"table", "Width":"1"}]}, {"from":127, "to":194, "details":[{"type":"table", "Width":"1"}]}, {"from":127, "to":193, "details":[{"type":"table", "Width":"1"}]}, {"from":128, "to":196, "details":[{"type":"table", "Width":"1"}]}, {"from":128, "to":195, "details":[{"type":"table", "Width":"1"}]}, {"from":129, "to":198, "details":[{"type":"table", "Width":"1"}]}, {"from":129, "to":197, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":200, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":199, "details":[{"type":"table", "Width":"1"}]}, {"from":131, "to":202, "details":[{"type":"table", "Width":"1"}]}, {"from":131, "to":201, "details":[{"type":"table", "Width":"1"}]}, {"from":132, "to":204, "details":[{"type":"table", "Width":"1"}]}, {"from":132, "to":203, "details":[{"type":"table", "Width":"1"}]}, {"from":133, "to":206, "details":[{"type":"table", "Width":"1"}]}, {"from":133, "to":205, "details":[{"type":"table", "Width":"1"}]}, {"from":134, "to":208, "details":[{"type":"table", "Width":"1"}]}, {"from":134, "to":207, "details":[{"type":"table", "Width":"1"}]}, {"from":135, "to":210, "details":[{"type":"table", "Width":"1"}]}, {"from":135, "to":209, "details":[{"type":"table", "Width":"1"}]}, {"from":136, "to":212, "details":[{"type":"table", "Width":"1"}]}, {"from":136, "to":211, "details":[{"type":"table", "Width":"1"}]}, {"from":137, "to":214, "details":[{"type":"table", "Width":"1"}]}, {"from":137, "to":213, "details":[{"type":"table", "Width":"1"}]}, {"from":138, "to":156, "details":[{"type":"table", "Width":"32"}]}, {"from":138, "to":155, "details":[{"type":"table", "Width":"32"}]}, {"from":139, "to":158, "details":[{"type":"table", "Width":"32"}]}, {"from":139, "to":157, "details":[{"type":"table", "Width":"32"}]}, {"from":140, "to":160, "details":[{"type":"table", "Width":"32"}]}, {"from":140, "to":159, "details":[{"type":"table", "Width":"32"}]}, {"from":141, "to":162, "details":[{"type":"table", "Width":"32"}]}, {"from":141, "to":161, "details":[{"type":"table", "Width":"32"}]}, {"from":142, "to":164, "details":[{"type":"table", "Width":"32"}]}, {"from":142, "to":163, "details":[{"type":"table", "Width":"32"}]}, {"from":143, "to":166, "details":[{"type":"table", "Width":"32"}]}, {"from":143, "to":165, "details":[{"type":"table", "Width":"32"}]}, {"from":144, "to":168, "details":[{"type":"table", "Width":"32"}]}, {"from":144, "to":167, "details":[{"type":"table", "Width":"32"}]}, {"from":145, "to":170, "details":[{"type":"table", "Width":"32"}]}, {"from":145, "to":169, "details":[{"type":"table", "Width":"32"}]}, {"from":146, "to":172, "details":[{"type":"table", "Width":"32"}]}, {"from":146, "to":171, "details":[{"type":"table", "Width":"32"}]}, {"from":147, "to":174, "details":[{"type":"table", "Width":"32"}]}, {"from":147, "to":173, "details":[{"type":"table", "Width":"32"}]}, {"from":148, "to":176, "details":[{"type":"table", "Width":"32"}]}, {"from":148, "to":175, "details":[{"type":"table", "Width":"32"}]}, {"from":149, "to":178, "details":[{"type":"table", "Width":"32"}]}, {"from":149, "to":177, "details":[{"type":"table", "Width":"32"}]}, {"from":150, "to":180, "details":[{"type":"table", "Width":"32"}]}, {"from":150, "to":179, "details":[{"type":"table", "Width":"32"}]}, {"from":151, "to":182, "details":[{"type":"table", "Width":"32"}]}, {"from":151, "to":181, "details":[{"type":"table", "Width":"32"}]}, {"from":152, "to":184, "details":[{"type":"table", "Width":"32"}]}, {"from":152, "to":183, "details":[{"type":"table", "Width":"32"}]}, {"from":153, "to":185, "details":[{"type":"table", "Width":"1"}]}, {"from":154, "to":186, "details":[{"type":"table", "Width":"1"}]}, {"from":155, "to":187, "details":[{"type":"table", "Width":"1"}]}, {"from":156, "to":188, "details":[{"type":"table", "Width":"1"}]}, {"from":157, "to":189, "details":[{"type":"table", "Width":"1"}]}, {"from":158, "to":190, "details":[{"type":"table", "Width":"1"}]}, {"from":159, "to":191, "details":[{"type":"table", "Width":"1"}]}, {"from":160, "to":192, "details":[{"type":"table", "Width":"1"}]}, {"from":161, "to":193, "details":[{"type":"table", "Width":"1"}]}, {"from":162, "to":194, "details":[{"type":"table", "Width":"1"}]}, {"from":163, "to":195, "details":[{"type":"table", "Width":"1"}]}, {"from":164, "to":196, "details":[{"type":"table", "Width":"1"}]}, {"from":165, "to":197, "details":[{"type":"table", "Width":"1"}]}, {"from":166, "to":198, "details":[{"type":"table", "Width":"1"}]}, {"from":167, "to":199, "details":[{"type":"table", "Width":"1"}]}, {"from":168, "to":200, "details":[{"type":"table", "Width":"1"}]}, {"from":169, "to":201, "details":[{"type":"table", "Width":"1"}]}, {"from":170, "to":202, "details":[{"type":"table", "Width":"1"}]}, {"from":171, "to":203, "details":[{"type":"table", "Width":"1"}]}, {"from":172, "to":204, "details":[{"type":"table", "Width":"1"}]}, {"from":173, "to":205, "details":[{"type":"table", "Width":"1"}]}, {"from":174, "to":206, "details":[{"type":"table", "Width":"1"}]}, {"from":175, "to":207, "details":[{"type":"table", "Width":"1"}]}, {"from":176, "to":208, "details":[{"type":"table", "Width":"1"}]}, {"from":177, "to":209, "details":[{"type":"table", "Width":"1"}]}, {"from":178, "to":210, "details":[{"type":"table", "Width":"1"}]}, {"from":179, "to":211, "details":[{"type":"table", "Width":"1"}]}, {"from":180, "to":212, "details":[{"type":"table", "Width":"1"}]}, {"from":181, "to":213, "details":[{"type":"table", "Width":"1"}]}, {"from":182, "to":214, "details":[{"type":"table", "Width":"1"}]}, {"from":183, "to":215, "details":[{"type":"table", "Width":"1"}]}, {"from":184, "to":216, "details":[{"type":"table", "Width":"1"}]}, {"from":185, "to":218, "details":[{"type":"table", "Width":"1"}]}, {"from":185, "to":286, "details":[{"type":"table", "Width":"1"}]}, {"from":185, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":186, "to":217, "details":[{"type":"table", "Width":"1"}]}, {"from":186, "to":219, "details":[{"type":"table", "Width":"1"}]}, {"from":187, "to":218, "details":[{"type":"table", "Width":"1"}]}, {"from":187, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":187, "to":1069, "details":[{"type":"table", "Width":"1"}]}, {"from":188, "to":219, "details":[{"type":"table", "Width":"1"}]}, {"from":189, "to":220, "details":[{"type":"table", "Width":"1"}]}, {"from":189, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":189, "to":1071, "details":[{"type":"table", "Width":"1"}]}, {"from":190, "to":234, "details":[{"type":"table", "Width":"1"}]}, {"from":191, "to":220, "details":[{"type":"table", "Width":"1"}]}, {"from":191, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":191, "to":1073, "details":[{"type":"table", "Width":"1"}]}, {"from":192, "to":242, "details":[{"type":"table", "Width":"1"}]}, {"from":193, "to":221, "details":[{"type":"table", "Width":"1"}]}, {"from":193, "to":296, "details":[{"type":"table", "Width":"1"}]}, {"from":193, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":194, "to":247, "details":[{"type":"table", "Width":"1"}]}, {"from":195, "to":221, "details":[{"type":"table", "Width":"1"}]}, {"from":195, "to":297, "details":[{"type":"table", "Width":"1"}]}, {"from":195, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":196, "to":252, "details":[{"type":"table", "Width":"1"}]}, {"from":197, "to":222, "details":[{"type":"table", "Width":"1"}]}, {"from":197, "to":298, "details":[{"type":"table", "Width":"1"}]}, {"from":197, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":198, "to":259, "details":[{"type":"table", "Width":"1"}]}, {"from":199, "to":222, "details":[{"type":"table", "Width":"1"}]}, {"from":199, "to":299, "details":[{"type":"table", "Width":"1"}]}, {"from":199, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":200, "to":266, "details":[{"type":"table", "Width":"1"}]}, {"from":201, "to":223, "details":[{"type":"table", "Width":"1"}]}, {"from":201, "to":300, "details":[{"type":"table", "Width":"1"}]}, {"from":201, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":202, "to":224, "details":[{"type":"table", "Width":"1"}]}, {"from":202, "to":288, "details":[{"type":"table", "Width":"1"}]}, {"from":203, "to":223, "details":[{"type":"table", "Width":"1"}]}, {"from":203, "to":301, "details":[{"type":"table", "Width":"1"}]}, {"from":203, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":204, "to":224, "details":[{"type":"table", "Width":"1"}]}, {"from":204, "to":310, "details":[{"type":"table", "Width":"1"}]}, {"from":205, "to":225, "details":[{"type":"table", "Width":"1"}]}, {"from":205, "to":302, "details":[{"type":"table", "Width":"1"}]}, {"from":205, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":206, "to":226, "details":[{"type":"table", "Width":"1"}]}, {"from":206, "to":318, "details":[{"type":"table", "Width":"1"}]}, {"from":207, "to":225, "details":[{"type":"table", "Width":"1"}]}, {"from":207, "to":303, "details":[{"type":"table", "Width":"1"}]}, {"from":207, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":208, "to":226, "details":[{"type":"table", "Width":"1"}]}, {"from":208, "to":328, "details":[{"type":"table", "Width":"1"}]}, {"from":209, "to":227, "details":[{"type":"table", "Width":"1"}]}, {"from":209, "to":304, "details":[{"type":"table", "Width":"1"}]}, {"from":209, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":210, "to":228, "details":[{"type":"table", "Width":"1"}]}, {"from":210, "to":335, "details":[{"type":"table", "Width":"1"}]}, {"from":211, "to":227, "details":[{"type":"table", "Width":"1"}]}, {"from":211, "to":305, "details":[{"type":"table", "Width":"1"}]}, {"from":211, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":212, "to":228, "details":[{"type":"table", "Width":"1"}]}, {"from":212, "to":230, "details":[{"type":"table", "Width":"1"}]}, {"from":212, "to":229, "details":[{"type":"table", "Width":"1"}]}, {"from":213, "to":231, "details":[{"type":"table", "Width":"1"}]}, {"from":213, "to":306, "details":[{"type":"table", "Width":"1"}]}, {"from":213, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":214, "to":232, "details":[{"type":"table", "Width":"1"}]}, {"from":214, "to":230, "details":[{"type":"table", "Width":"1"}]}, {"from":215, "to":231, "details":[{"type":"table", "Width":"1"}]}, {"from":215, "to":307, "details":[{"type":"table", "Width":"1"}]}, {"from":215, "to":1065, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":232, "details":[{"type":"table", "Width":"1"}]}, {"from":216, "to":233, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":356, "details":[{"type":"table", "Width":"1"}]}, {"from":218, "to":236, "details":[{"type":"table", "Width":"1"}]}, {"from":219, "to":235, "details":[{"type":"table", "Width":"1"}]}, {"from":219, "to":234, "details":[{"type":"table", "Width":"1"}]}, {"from":220, "to":236, "details":[{"type":"table", "Width":"1"}]}, {"from":221, "to":237, "details":[{"type":"table", "Width":"1"}]}, {"from":222, "to":237, "details":[{"type":"table", "Width":"1"}]}, {"from":223, "to":238, "details":[{"type":"table", "Width":"1"}]}, {"from":224, "to":239, "details":[{"type":"table", "Width":"1"}]}, {"from":225, "to":238, "details":[{"type":"table", "Width":"1"}]}, {"from":226, "to":239, "details":[{"type":"table", "Width":"1"}]}, {"from":227, "to":240, "details":[{"type":"table", "Width":"1"}]}, {"from":228, "to":241, "details":[{"type":"table", "Width":"1"}]}, {"from":229, "to":345, "details":[{"type":"table", "Width":"32"}]}, {"from":230, "to":349, "details":[{"type":"table", "Width":"1"}]}, {"from":231, "to":240, "details":[{"type":"table", "Width":"1"}]}, {"from":232, "to":241, "details":[{"type":"table", "Width":"1"}]}, {"from":233, "to":348, "details":[{"type":"table", "Width":"32"}]}, {"from":234, "to":243, "details":[{"type":"table", "Width":"1"}]}, {"from":234, "to":242, "details":[{"type":"table", "Width":"1"}]}, {"from":235, "to":250, "details":[{"type":"table", "Width":"1"}]}, {"from":236, "to":244, "details":[{"type":"table", "Width":"1"}]}, {"from":237, "to":244, "details":[{"type":"table", "Width":"1"}]}, {"from":238, "to":245, "details":[{"type":"table", "Width":"1"}]}, {"from":239, "to":246, "details":[{"type":"table", "Width":"1"}]}, {"from":240, "to":245, "details":[{"type":"table", "Width":"1"}]}, {"from":241, "to":246, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":249, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":248, "details":[{"type":"table", "Width":"1"}]}, {"from":242, "to":247, "details":[{"type":"table", "Width":"1"}]}, {"from":243, "to":250, "details":[{"type":"table", "Width":"1"}]}, {"from":243, "to":254, "details":[{"type":"table", "Width":"1"}]}, {"from":244, "to":251, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":251, "details":[{"type":"table", "Width":"1"}]}, {"from":246, "to":287, "details":[{"type":"table", "Width":"1"}]}, {"from":247, "to":268, "details":[{"type":"table", "Width":"1"}]}, {"from":247, "to":253, "details":[{"type":"table", "Width":"1"}]}, {"from":247, "to":252, "details":[{"type":"table", "Width":"1"}]}, {"from":248, "to":268, "details":[{"type":"table", "Width":"32"}]}, {"from":249, "to":255, "details":[{"type":"table", "Width":"1"}]}, {"from":249, "to":254, "details":[{"type":"table", "Width":"1"}]}, {"from":250, "to":255, "details":[{"type":"table", "Width":"1"}]}, {"from":251, "to":256, "details":[{"type":"table", "Width":"1"}]}, {"from":251, "to":317, "details":[{"type":"table", "Width":"1"}]}, {"from":251, "to":1063, "details":[{"type":"table", "Width":"1"}]}, {"from":251, "to":1065, "details":[{"type":"table", "Width":"1"}]}, {"from":252, "to":261, "details":[{"type":"table", "Width":"1"}]}, {"from":252, "to":260, "details":[{"type":"table", "Width":"1"}]}, {"from":252, "to":259, "details":[{"type":"table", "Width":"1"}]}, {"from":253, "to":263, "details":[{"type":"table", "Width":"1"}]}, {"from":253, "to":262, "details":[{"type":"table", "Width":"1"}]}, {"from":254, "to":262, "details":[{"type":"table", "Width":"1"}]}, {"from":255, "to":263, "details":[{"type":"table", "Width":"1"}]}, {"from":256, "to":309, "details":[{"type":"table", "Width":"1"}]}, {"from":256, "to":1067, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":311, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":267, "details":[{"type":"table", "Width":"1"}]}, {"from":259, "to":266, "details":[{"type":"table", "Width":"1"}]}, {"from":260, "to":268, "details":[{"type":"table", "Width":"32"}]}, {"from":261, "to":270, "details":[{"type":"table", "Width":"1"}]}, {"from":261, "to":269, "details":[{"type":"table", "Width":"1"}]}, {"from":262, "to":269, "details":[{"type":"table", "Width":"1"}]}, {"from":263, "to":270, "details":[{"type":"table", "Width":"1"}]}, {"from":265, "to":286, "details":[{"type":"table", "Width":"32"}]}, {"from":1032, "to":265, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":265, "details":[{"type":"table", "Width":"128"}]}, {"from":266, "to":290, "details":[{"type":"table", "Width":"1"}]}, {"from":266, "to":289, "details":[{"type":"table", "Width":"1"}]}, {"from":266, "to":288, "details":[{"type":"table", "Width":"1"}]}, {"from":266, "to":287, "details":[{"type":"table", "Width":"1"}]}, {"from":267, "to":292, "details":[{"type":"table", "Width":"1"}]}, {"from":267, "to":291, "details":[{"type":"table", "Width":"1"}]}, {"from":268, "to":338, "details":[{"type":"table", "Width":"32"}]}, {"from":269, "to":291, "details":[{"type":"table", "Width":"1"}]}, {"from":270, "to":292, "details":[{"type":"table", "Width":"1"}]}, {"from":271, "to":1069, "details":[{"type":"table", "Width":"32"}]}, {"from":1034, "to":271, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":271, "details":[{"type":"table", "Width":"16"}]}, {"from":272, "to":1071, "details":[{"type":"table", "Width":"32"}]}, {"from":1036, "to":272, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":272, "details":[{"type":"table", "Width":"16"}]}, {"from":273, "to":1073, "details":[{"type":"table", "Width":"32"}]}, {"from":1038, "to":273, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":273, "details":[{"type":"table", "Width":"16"}]}, {"from":274, "to":296, "details":[{"type":"table", "Width":"32"}]}, {"from":1040, "to":274, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":274, "details":[{"type":"table", "Width":"16"}]}, {"from":275, "to":297, "details":[{"type":"table", "Width":"32"}]}, {"from":1042, "to":275, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":275, "details":[{"type":"table", "Width":"16"}]}, {"from":276, "to":298, "details":[{"type":"table", "Width":"32"}]}, {"from":1044, "to":276, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":276, "details":[{"type":"table", "Width":"16"}]}, {"from":277, "to":299, "details":[{"type":"table", "Width":"32"}]}, {"from":1046, "to":277, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":277, "details":[{"type":"table", "Width":"16"}]}, {"from":278, "to":300, "details":[{"type":"table", "Width":"32"}]}, {"from":1048, "to":278, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":278, "details":[{"type":"table", "Width":"16"}]}, {"from":279, "to":301, "details":[{"type":"table", "Width":"32"}]}, {"from":1050, "to":279, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":279, "details":[{"type":"table", "Width":"16"}]}, {"from":280, "to":302, "details":[{"type":"table", "Width":"32"}]}, {"from":1052, "to":280, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":280, "details":[{"type":"table", "Width":"16"}]}, {"from":281, "to":303, "details":[{"type":"table", "Width":"32"}]}, {"from":1054, "to":281, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":281, "details":[{"type":"table", "Width":"16"}]}, {"from":282, "to":304, "details":[{"type":"table", "Width":"32"}]}, {"from":1056, "to":282, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":282, "details":[{"type":"table", "Width":"16"}]}, {"from":283, "to":305, "details":[{"type":"table", "Width":"32"}]}, {"from":1058, "to":283, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":283, "details":[{"type":"table", "Width":"16"}]}, {"from":284, "to":306, "details":[{"type":"table", "Width":"32"}]}, {"from":1060, "to":284, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":284, "details":[{"type":"table", "Width":"16"}]}, {"from":285, "to":307, "details":[{"type":"table", "Width":"32"}]}, {"from":1062, "to":285, "details":[{"type":"table", "Width":"72"}]}, {"from":1068, "to":285, "details":[{"type":"table", "Width":"16"}]}, {"from":286, "to":308, "details":[{"type":"table", "Width":"32"}]}, {"from":287, "to":309, "details":[{"type":"table", "Width":"1"}]}, {"from":288, "to":330, "details":[{"type":"table", "Width":"1"}]}, {"from":288, "to":311, "details":[{"type":"table", "Width":"1"}]}, {"from":288, "to":312, "details":[{"type":"table", "Width":"1"}]}, {"from":288, "to":310, "details":[{"type":"table", "Width":"1"}]}, {"from":289, "to":330, "details":[{"type":"table", "Width":"32"}]}, {"from":290, "to":314, "details":[{"type":"table", "Width":"1"}]}, {"from":290, "to":313, "details":[{"type":"table", "Width":"1"}]}, {"from":291, "to":313, "details":[{"type":"table", "Width":"1"}]}, {"from":292, "to":314, "details":[{"type":"table", "Width":"1"}]}, {"from":296, "to":367, "details":[{"type":"table", "Width":"32"}]}, {"from":297, "to":368, "details":[{"type":"table", "Width":"32"}]}, {"from":298, "to":369, "details":[{"type":"table", "Width":"32"}]}, {"from":299, "to":370, "details":[{"type":"table", "Width":"32"}]}, {"from":300, "to":371, "details":[{"type":"table", "Width":"32"}]}, {"from":301, "to":372, "details":[{"type":"table", "Width":"32"}]}, {"from":302, "to":373, "details":[{"type":"table", "Width":"32"}]}, {"from":303, "to":374, "details":[{"type":"table", "Width":"32"}]}, {"from":304, "to":375, "details":[{"type":"table", "Width":"32"}]}, {"from":305, "to":376, "details":[{"type":"table", "Width":"32"}]}, {"from":306, "to":377, "details":[{"type":"table", "Width":"32"}]}, {"from":307, "to":378, "details":[{"type":"table", "Width":"32"}]}, {"from":308, "to":361, "details":[{"type":"table", "Width":"1"}]}, {"from":1032, "to":308, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":308, "details":[{"type":"table", "Width":"128"}]}, {"from":309, "to":315, "details":[{"type":"table", "Width":"1"}]}, {"from":309, "to":317, "details":[{"type":"table", "Width":"1"}]}, {"from":309, "to":378, "details":[{"type":"table", "Width":"1"}]}, {"from":309, "to":316, "details":[{"type":"table", "Width":"1"}]}, {"from":309, "to":1080, "details":[{"type":"table", "Width":"1"}]}, {"from":310, "to":320, "details":[{"type":"table", "Width":"1"}]}, {"from":310, "to":319, "details":[{"type":"table", "Width":"1"}]}, {"from":310, "to":318, "details":[{"type":"table", "Width":"1"}]}, {"from":311, "to":338, "details":[{"type":"table", "Width":"1"}]}, {"from":312, "to":322, "details":[{"type":"table", "Width":"1"}]}, {"from":312, "to":321, "details":[{"type":"table", "Width":"1"}]}, {"from":313, "to":321, "details":[{"type":"table", "Width":"1"}]}, {"from":314, "to":322, "details":[{"type":"table", "Width":"1"}]}, {"from":315, "to":323, "details":[{"type":"table", "Width":"1"}]}, {"from":316, "to":1075, "details":[{"type":"table", "Width":"1"}]}, {"from":1066, "to":316, "details":[{"type":"table", "Width":"16"}]}, {"from":317, "to":326, "details":[{"type":"table", "Width":"1"}]}, {"from":317, "to":325, "details":[{"type":"table", "Width":"1"}]}, {"from":317, "to":327, "details":[{"type":"table", "Width":"1"}]}, {"from":318, "to":350, "details":[{"type":"table", "Width":"1"}]}, {"from":318, "to":329, "details":[{"type":"table", "Width":"1"}]}, {"from":318, "to":328, "details":[{"type":"table", "Width":"1"}]}, {"from":319, "to":330, "details":[{"type":"table", "Width":"32"}]}, {"from":320, "to":332, "details":[{"type":"table", "Width":"1"}]}, {"from":320, "to":331, "details":[{"type":"table", "Width":"1"}]}, {"from":321, "to":331, "details":[{"type":"table", "Width":"1"}]}, {"from":322, "to":332, "details":[{"type":"table", "Width":"1"}]}, {"from":323, "to":361, "details":[{"type":"table", "Width":"1"}]}, {"from":323, "to":360, "details":[{"type":"table", "Width":"1"}]}, {"from":325, "to":333, "details":[{"type":"table", "Width":"32"}]}, {"from":326, "to":333, "details":[{"type":"table", "Width":"1"}]}, {"from":327, "to":1077, "details":[{"type":"table", "Width":"1"}]}, {"from":328, "to":337, "details":[{"type":"table", "Width":"1"}]}, {"from":328, "to":336, "details":[{"type":"table", "Width":"1"}]}, {"from":328, "to":335, "details":[{"type":"table", "Width":"1"}]}, {"from":329, "to":339, "details":[{"type":"table", "Width":"1"}]}, {"from":329, "to":346, "details":[{"type":"table", "Width":"1"}]}, {"from":330, "to":338, "details":[{"type":"table", "Width":"32"}]}, {"from":331, "to":344, "details":[{"type":"table", "Width":"1"}]}, {"from":332, "to":339, "details":[{"type":"table", "Width":"1"}]}, {"from":333, "to":341, "details":[{"type":"table", "Width":"32"}]}, {"from":335, "to":344, "details":[{"type":"table", "Width":"1"}]}, {"from":335, "to":351, "details":[{"type":"table", "Width":"1"}]}, {"from":335, "to":345, "details":[{"type":"table", "Width":"1"}]}, {"from":335, "to":343, "details":[{"type":"table", "Width":"1"}]}, {"from":336, "to":345, "details":[{"type":"table", "Width":"32"}]}, {"from":337, "to":347, "details":[{"type":"table", "Width":"1"}]}, {"from":337, "to":346, "details":[{"type":"table", "Width":"1"}]}, {"from":338, "to":355, "details":[{"type":"table", "Width":"32"}]}, {"from":339, "to":347, "details":[{"type":"table", "Width":"1"}]}, {"from":340, "to":64, "details":[{"type":"table", "Width":"32"}]}, {"from":1078, "to":340, "details":[{"type":"table", "Width":"64"}]}, {"from":341, "to":65, "details":[{"type":"table", "Width":"32"}]}, {"from":1078, "to":341, "details":[{"type":"table", "Width":"64"}]}, {"from":342, "to":66, "details":[{"type":"table", "Width":"32"}]}, {"from":1078, "to":342, "details":[{"type":"table", "Width":"64"}]}, {"from":343, "to":352, "details":[{"type":"table", "Width":"1"}]}, {"from":343, "to":349, "details":[{"type":"table", "Width":"1"}]}, {"from":343, "to":348, "details":[{"type":"table", "Width":"1"}]}, {"from":344, "to":350, "details":[{"type":"table", "Width":"1"}]}, {"from":345, "to":354, "details":[{"type":"table", "Width":"32"}]}, {"from":346, "to":351, "details":[{"type":"table", "Width":"1"}]}, {"from":347, "to":352, "details":[{"type":"table", "Width":"1"}]}, {"from":348, "to":354, "details":[{"type":"table", "Width":"32"}]}, {"from":349, "to":353, "details":[{"type":"table", "Width":"1"}]}, {"from":350, "to":355, "details":[{"type":"table", "Width":"1"}]}, {"from":351, "to":353, "details":[{"type":"table", "Width":"1"}]}, {"from":352, "to":356, "details":[{"type":"table", "Width":"1"}]}, {"from":353, "to":354, "details":[{"type":"table", "Width":"1"}]}, {"from":354, "to":355, "details":[{"type":"table", "Width":"32"}]}, {"from":355, "to":356, "details":[{"type":"table", "Width":"32"}]}, {"from":356, "to":357, "details":[{"type":"table", "Width":"32"}]}, {"from":357, "to":358, "details":[{"type":"table", "Width":"32"}]}, {"from":357, "to":1080, "details":[{"type":"table", "Width":"32"}]}, {"from":358, "to":360, "details":[{"type":"table", "Width":"64"}]}, {"from":360, "to":362, "details":[{"type":"table", "Width":"1"}]}, {"from":360, "to":1082}, {"from":361, "to":363, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":364, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":365, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":366, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":367, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":368, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":369, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":370, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":371, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":372, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":373, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":374, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":375, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":376, "details":[{"type":"table", "Width":"32"}]}, {"from":361, "to":377, "details":[{"type":"table", "Width":"32"}]}, {"from":1081, "to":361, "details":[{"type":"table", "Width":"136"}]}, {"from":362, "to":89, "details":[{"type":"table", "Width":"1"}]}, {"from":363, "to":378, "details":[{"type":"table", "Width":"32"}]}, {"from":364, "to":382, "details":[{"type":"table", "Width":"1"}]}, {"from":1034, "to":364, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":364, "details":[{"type":"table", "Width":"128"}]}, {"from":1070, "to":364, "details":[{"type":"table", "Width":"40"}]}, {"from":365, "to":382, "details":[{"type":"table", "Width":"1"}]}, {"from":1036, "to":365, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":365, "details":[{"type":"table", "Width":"128"}]}, {"from":1072, "to":365, "details":[{"type":"table", "Width":"40"}]}, {"from":366, "to":379, "details":[{"type":"table", "Width":"1"}]}, {"from":1038, "to":366, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":366, "details":[{"type":"table", "Width":"128"}]}, {"from":1074, "to":366, "details":[{"type":"table", "Width":"40"}]}, {"from":367, "to":379, "details":[{"type":"table", "Width":"1"}]}, {"from":1040, "to":367, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":367, "details":[{"type":"table", "Width":"128"}]}, {"from":368, "to":380, "details":[{"type":"table", "Width":"1"}]}, {"from":1042, "to":368, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":368, "details":[{"type":"table", "Width":"128"}]}, {"from":369, "to":380, "details":[{"type":"table", "Width":"1"}]}, {"from":1044, "to":369, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":369, "details":[{"type":"table", "Width":"128"}]}, {"from":370, "to":381, "details":[{"type":"table", "Width":"1"}]}, {"from":1046, "to":370, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":370, "details":[{"type":"table", "Width":"128"}]}, {"from":371, "to":381, "details":[{"type":"table", "Width":"1"}]}, {"from":1048, "to":371, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":371, "details":[{"type":"table", "Width":"128"}]}, {"from":372, "to":381, "details":[{"type":"table", "Width":"1"}]}, {"from":1050, "to":372, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":372, "details":[{"type":"table", "Width":"128"}]}, {"from":373, "to":381, "details":[{"type":"table", "Width":"1"}]}, {"from":1052, "to":373, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":373, "details":[{"type":"table", "Width":"128"}]}, {"from":374, "to":382, "details":[{"type":"table", "Width":"1"}]}, {"from":1054, "to":374, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":374, "details":[{"type":"table", "Width":"128"}]}, {"from":375, "to":382, "details":[{"type":"table", "Width":"1"}]}, {"from":1056, "to":375, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":375, "details":[{"type":"table", "Width":"128"}]}, {"from":376, "to":382, "details":[{"type":"table", "Width":"1"}]}, {"from":1058, "to":376, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":376, "details":[{"type":"table", "Width":"128"}]}, {"from":377, "to":382, "details":[{"type":"table", "Width":"1"}]}, {"from":1060, "to":377, "details":[{"type":"table", "Width":"72"}]}, {"from":1064, "to":377, "details":[{"type":"table", "Width":"128"}]}, {"from":378, "to":383, "details":[{"type":"table", "Width":"32"}]}, {"from":379, "to":380, "details":[{"type":"table", "Width":"1"}]}, {"from":380, "to":381, "details":[{"type":"table", "Width":"1"}]}, {"from":381, "to":382, "details":[{"type":"table", "Width":"1"}]}, {"from":382, "to":383, "details":[{"type":"table", "Width":"1"}]}, {"from":383, "to":384, "details":[{"type":"table", "Width":"1"}]}, {"from":1076, "to":383, "details":[{"type":"table", "Width":"16"}]}, {"from":1081, "to":383, "details":[{"type":"table", "Width":"136"}]}, {"from":384, "to":90, "details":[{"type":"table", "Width":"1"}]}]}, "9":{"nodes":[{"name":"Input", "id":385, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernelV1.B6", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "10":{"nodes":[{"name":"Cluster 31", "id":401, "start":"8.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body68_i_zts8kernelv1s_c2_enter4726_zts8kernelv1_4930_14", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":1083, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"8", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1084, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 32", "id":402, "start":"8.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c3_in_for_body68_i_zts8kernelv1s_c3_enter479_zts8kernelv1_4930_17", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":1085, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"8", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1086, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 33", "id":453, "start":"2.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body68_i_zts8kernelv1s_c1_enter487_zts8kernelv1_4930_78", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"2", "Cluster Latency":"10"}], "type":"cluster", "children":[{"name":"Logic", "id":1087, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"2", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":1088, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"296", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 34", "id":523, "start":"40.00", "end":"50.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body68_i_zts8kernelv1s_c0_enter514_zts8kernelv1_4930_150", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"40", "Cluster Latency":"10"}], "type":"cluster", "children":[{"name":"Logic", "id":1089, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"40", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":1090, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"46", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1488", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":388, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernelV1.B8, kernelV1.B2", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"arg_hashVec_d", "id":389, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_hashVec_d\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"arg_countVec_d", "id":390, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_countVec_d\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":391, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Global variable", "id":392, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Global variable", "id":393, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Global variable", "id":394, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Global variable", "id":395, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"\'i\'", "id":396, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"7", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":397, "start":"2.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"2", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":398, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":399, "start":"2.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"2", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":400, "start":"2.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"2", "Latency":"10"}], "type":"inst"}, {"name":"Or", "id":403, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":404, "start":"29.00", "end":"29.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"4 (0x4)", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":405, "start":"29.00", "end":"29.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"5 (0x5)", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":406, "start":"30.00", "end":"30.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"6 (0x6)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":407, "start":"30.00", "end":"30.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"7 (0x7)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":408, "start":"30.00", "end":"30.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"8 (0x8)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":409, "start":"30.00", "end":"30.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"9 (0x9)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":410, "start":"30.00", "end":"30.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"10 (0xA)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":411, "start":"30.00", "end":"30.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"11 (0xB)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":412, "start":"31.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"12 (0xC)", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":413, "start":"31.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"13 (0xD)", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":414, "start":"31.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"14 (0xE)", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":415, "start":"31.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"15 (0xF)", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"+", "id":416, "start":"40.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"16 (0x10)", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"LD", "id":417, "start":"4.00", "end":"12.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"LD", "id":418, "start":"4.00", "end":"12.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Compare", "id":419, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":420, "start":"29.00", "end":"30.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":421, "start":"29.00", "end":"30.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":422, "start":"30.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":423, "start":"30.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":424, "start":"30.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":425, "start":"30.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":426, "start":"30.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":427, "start":"30.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":428, "start":"31.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":429, "start":"31.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":430, "start":"31.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":431, "start":"31.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":432, "start":"41.00", "end":"42.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"41", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"ST", "id":433, "start":"12.00", "end":"50.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"12", "Latency":"38"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Xor", "id":434, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":435, "start":"34.00", "end":"35.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"3", "Start Cycle":"34", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":436, "start":"29.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"29", "Latency":"3"}], "type":"inst"}, {"name":"And", "id":437, "start":"30.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":438, "start":"35.00", "end":"35.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"35", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":439, "start":"30.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"30", "Latency":"2"}], "type":"inst"}, {"name":"And", "id":440, "start":"31.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":441, "start":"36.00", "end":"36.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"36", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":442, "start":"30.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"30", "Latency":"2"}], "type":"inst"}, {"name":"And", "id":443, "start":"31.00", "end":"31.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":444, "start":"37.00", "end":"37.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":445, "start":"30.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"30", "Latency":"2"}], "type":"inst"}, {"name":"And", "id":446, "start":"31.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":447, "start":"38.00", "end":"38.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"38", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":448, "start":"31.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"31", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":449, "start":"32.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":450, "start":"39.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"39", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":451, "start":"31.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"31", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":452, "start":"32.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":454, "start":"34.00", "end":"35.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"34", "Latency":"1"}], "type":"inst"}, {"name":"Xor", "id":455, "start":"35.00", "end":"35.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"35", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":456, "start":"31.00", "end":"31.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":457, "start":"35.00", "end":"36.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"35", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"ST", "id":458, "start":"12.00", "end":"50.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"12", "Latency":"38"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"LD", "id":459, "start":"12.00", "end":"20.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Select", "id":460, "start":"35.00", "end":"35.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"35", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":461, "start":"35.00", "end":"35.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"35", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":462, "start":"32.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":463, "start":"31.00", "end":"31.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":464, "start":"36.00", "end":"36.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"36", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":465, "start":"36.00", "end":"37.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"36", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":466, "start":"35.00", "end":"35.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"35", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":467, "start":"40.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":468, "start":"32.00", "end":"40.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Select", "id":469, "start":"35.00", "end":"35.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"35", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":470, "start":"32.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":471, "start":"31.00", "end":"32.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":472, "start":"39.00", "end":"39.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":473, "start":"36.00", "end":"36.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"36", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":474, "start":"37.00", "end":"37.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":475, "start":"37.00", "end":"38.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"37", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":476, "start":"35.00", "end":"36.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"35", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":477, "start":"40.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":478, "start":"32.00", "end":"40.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Select", "id":479, "start":"36.00", "end":"36.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"36", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":480, "start":"32.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":481, "start":"32.00", "end":"32.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":482, "start":"39.00", "end":"39.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":483, "start":"37.00", "end":"37.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":484, "start":"38.00", "end":"38.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"38", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":485, "start":"38.00", "end":"39.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"38", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":486, "start":"36.00", "end":"36.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"36", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":487, "start":"40.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":488, "start":"32.00", "end":"40.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Select", "id":489, "start":"37.00", "end":"37.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":490, "start":"32.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":491, "start":"32.00", "end":"32.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":492, "start":"39.00", "end":"39.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":493, "start":"39.00", "end":"39.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":494, "start":"38.00", "end":"38.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"38", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":495, "start":"39.00", "end":"39.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"39", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":496, "start":"40.00", "end":"40.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"40", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":497, "start":"36.00", "end":"37.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"36", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":498, "start":"40.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":499, "start":"32.00", "end":"40.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Select", "id":500, "start":"38.00", "end":"38.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"38", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":501, "start":"32.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":502, "start":"32.00", "end":"32.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":503, "start":"39.00", "end":"39.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":504, "start":"39.00", "end":"39.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":505, "start":"40.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"3", "Start Cycle":"40", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":506, "start":"37.00", "end":"37.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":507, "start":"40.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":508, "start":"32.00", "end":"40.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Select", "id":509, "start":"39.00", "end":"39.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":510, "start":"32.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":511, "start":"40.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":512, "start":"39.00", "end":"39.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":513, "start":"40.00", "end":"40.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":514, "start":"37.00", "end":"38.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"37", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":515, "start":"40.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":516, "start":"32.00", "end":"40.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Or", "id":517, "start":"39.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":518, "start":"38.00", "end":"38.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"38", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":519, "start":"40.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":520, "start":"38.00", "end":"39.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"38", "Latency":"1"}], "type":"inst"}, {"name":"Xor", "id":521, "start":"40.00", "end":"40.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":522, "start":"39.00", "end":"39.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":524, "start":"39.00", "end":"40.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"39", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":525, "start":"50.00", "end":"229.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"50", "Latency":"179"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"ST", "id":526, "start":"50.00", "end":"229.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"50", "Latency":"179"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"ST", "id":527, "start":"50.00", "end":"179.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"50", "Latency":"129"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Capacity FIFO", "id":1091, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"50", "FIFO Width":"0"}]}, {"name":"ST", "id":528, "start":"50.00", "end":"179.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"50", "Latency":"129"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Capacity FIFO", "id":1092, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"50", "FIFO Width":"0"}]}, {"name":"Select", "id":529, "start":"40.00", "end":"41.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":530, "start":"42.00", "end":"42.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"42", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":531, "start":"229.00", "end":"230.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"229", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Feedback", "id":532, "start":"229.00", "end":"230.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"229", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Feedback", "id":533, "start":"179.00", "end":"180.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"179", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Feedback", "id":534, "start":"179.00", "end":"180.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"179", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Feedback", "id":535, "start":"42.00", "end":"43.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"42", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Feedback", "id":536, "start":"42.00", "end":"43.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"42", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Loop Orch", "id":537, "start":"229.00", "end":"229.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}], "links":[{"from":1083, "to":1084}, {"from":1085, "to":1086}, {"from":1087, "to":1088}, {"from":1089, "to":1090}, {"from":388, "to":393, "details":[{"type":"table", "Width":"1"}]}, {"from":388, "to":395, "details":[{"type":"table", "Width":"1"}]}, {"from":388, "to":392, "details":[{"type":"table", "Width":"1"}]}, {"from":388, "to":394, "details":[{"type":"table", "Width":"1"}]}, {"from":388, "to":396, "details":[{"type":"table", "Width":"1"}]}, {"from":388, "to":391, "details":[{"type":"table", "Width":"1"}]}, {"from":389, "to":398, "details":[{"type":"table", "Width":"64"}]}, {"from":390, "to":400, "details":[{"type":"table", "Width":"64"}]}, {"from":391, "to":400, "details":[{"type":"table", "Width":"64"}]}, {"from":391, "to":399, "details":[{"type":"table", "Width":"64"}]}, {"from":391, "to":398, "details":[{"type":"table", "Width":"64"}]}, {"from":391, "to":397, "details":[{"type":"table", "Width":"64"}]}, {"from":392, "to":1083, "details":[{"type":"table", "Width":"1"}]}, {"from":393, "to":1083, "details":[{"type":"table", "Width":"1"}]}, {"from":394, "to":1085, "details":[{"type":"table", "Width":"1"}]}, {"from":395, "to":1085, "details":[{"type":"table", "Width":"1"}]}, {"from":396, "to":416, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":415, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":414, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":413, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":412, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":411, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":410, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":409, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":408, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":407, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":406, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":405, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":404, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":403, "details":[{"type":"table", "Width":"32"}]}, {"from":396, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":397, "to":417, "details":[{"type":"table", "Width":"64"}]}, {"from":398, "to":1087, "details":[{"type":"table", "Width":"64"}]}, {"from":399, "to":418, "details":[{"type":"table", "Width":"64"}]}, {"from":403, "to":419, "details":[{"type":"table", "Width":"32"}]}, {"from":403, "to":1087, "details":[{"type":"table", "Width":"32"}]}, {"from":404, "to":420, "details":[{"type":"table", "Width":"32"}]}, {"from":404, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":405, "to":421, "details":[{"type":"table", "Width":"32"}]}, {"from":405, "to":436, "details":[{"type":"table", "Width":"32"}]}, {"from":406, "to":422, "details":[{"type":"table", "Width":"32"}]}, {"from":406, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":407, "to":423, "details":[{"type":"table", "Width":"32"}]}, {"from":407, "to":439, "details":[{"type":"table", "Width":"32"}]}, {"from":408, "to":424, "details":[{"type":"table", "Width":"32"}]}, {"from":408, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":409, "to":425, "details":[{"type":"table", "Width":"32"}]}, {"from":409, "to":442, "details":[{"type":"table", "Width":"32"}]}, {"from":410, "to":426, "details":[{"type":"table", "Width":"32"}]}, {"from":410, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":411, "to":427, "details":[{"type":"table", "Width":"32"}]}, {"from":411, "to":445, "details":[{"type":"table", "Width":"32"}]}, {"from":412, "to":428, "details":[{"type":"table", "Width":"32"}]}, {"from":412, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":413, "to":429, "details":[{"type":"table", "Width":"32"}]}, {"from":413, "to":448, "details":[{"type":"table", "Width":"32"}]}, {"from":414, "to":430, "details":[{"type":"table", "Width":"32"}]}, {"from":414, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":415, "to":431, "details":[{"type":"table", "Width":"32"}]}, {"from":415, "to":451, "details":[{"type":"table", "Width":"32"}]}, {"from":416, "to":535, "details":[{"type":"table", "Width":"32"}]}, {"from":416, "to":432, "details":[{"type":"table", "Width":"32"}]}, {"from":416, "to":536, "details":[{"type":"table", "Width":"32"}]}, {"from":417, "to":458, "details":[{"type":"table", "Width":"32"}]}, {"from":418, "to":433, "details":[{"type":"table", "Width":"32"}]}, {"from":419, "to":460, "details":[{"type":"table", "Width":"1"}]}, {"from":419, "to":456, "details":[{"type":"table", "Width":"1"}]}, {"from":419, "to":435, "details":[{"type":"table", "Width":"1"}]}, {"from":419, "to":434, "details":[{"type":"table", "Width":"1"}]}, {"from":419, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":420, "to":454, "details":[{"type":"table", "Width":"1"}]}, {"from":420, "to":437, "details":[{"type":"table", "Width":"1"}]}, {"from":420, "to":435, "details":[{"type":"table", "Width":"1"}]}, {"from":421, "to":461, "details":[{"type":"table", "Width":"1"}]}, {"from":421, "to":438, "details":[{"type":"table", "Width":"1"}]}, {"from":421, "to":437, "details":[{"type":"table", "Width":"1"}]}, {"from":422, "to":469, "details":[{"type":"table", "Width":"1"}]}, {"from":422, "to":440, "details":[{"type":"table", "Width":"1"}]}, {"from":422, "to":438, "details":[{"type":"table", "Width":"1"}]}, {"from":423, "to":473, "details":[{"type":"table", "Width":"1"}]}, {"from":423, "to":441, "details":[{"type":"table", "Width":"1"}]}, {"from":423, "to":440, "details":[{"type":"table", "Width":"1"}]}, {"from":424, "to":479, "details":[{"type":"table", "Width":"1"}]}, {"from":424, "to":443, "details":[{"type":"table", "Width":"1"}]}, {"from":424, "to":441, "details":[{"type":"table", "Width":"1"}]}, {"from":425, "to":483, "details":[{"type":"table", "Width":"1"}]}, {"from":425, "to":444, "details":[{"type":"table", "Width":"1"}]}, {"from":425, "to":443, "details":[{"type":"table", "Width":"1"}]}, {"from":426, "to":489, "details":[{"type":"table", "Width":"1"}]}, {"from":426, "to":446, "details":[{"type":"table", "Width":"1"}]}, {"from":426, "to":444, "details":[{"type":"table", "Width":"1"}]}, {"from":427, "to":494, "details":[{"type":"table", "Width":"1"}]}, {"from":427, "to":447, "details":[{"type":"table", "Width":"1"}]}, {"from":427, "to":446, "details":[{"type":"table", "Width":"1"}]}, {"from":428, "to":500, "details":[{"type":"table", "Width":"1"}]}, {"from":428, "to":449, "details":[{"type":"table", "Width":"1"}]}, {"from":428, "to":447, "details":[{"type":"table", "Width":"1"}]}, {"from":429, "to":504, "details":[{"type":"table", "Width":"1"}]}, {"from":429, "to":450, "details":[{"type":"table", "Width":"1"}]}, {"from":429, "to":449, "details":[{"type":"table", "Width":"1"}]}, {"from":430, "to":509, "details":[{"type":"table", "Width":"1"}]}, {"from":430, "to":452, "details":[{"type":"table", "Width":"1"}]}, {"from":430, "to":450, "details":[{"type":"table", "Width":"1"}]}, {"from":431, "to":513, "details":[{"type":"table", "Width":"1"}]}, {"from":431, "to":452, "details":[{"type":"table", "Width":"1"}]}, {"from":432, "to":530, "details":[{"type":"table", "Width":"1"}]}, {"from":433, "to":528, "details":[{"type":"table", "Width":"1"}]}, {"from":433, "to":526, "details":[{"type":"table", "Width":"1"}]}, {"from":1086, "to":433, "details":[{"type":"table", "Width":"16"}]}, {"from":434, "to":459, "details":[{"type":"table", "Width":"1"}]}, {"from":434, "to":454, "details":[{"type":"table", "Width":"1"}]}, {"from":434, "to":1087, "details":[{"type":"table", "Width":"1"}]}, {"from":434, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":435, "to":457, "details":[{"type":"table", "Width":"1"}]}, {"from":435, "to":455, "details":[{"type":"table", "Width":"1"}]}, {"from":435, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":436, "to":468, "details":[{"type":"table", "Width":"64"}]}, {"from":437, "to":456, "details":[{"type":"table", "Width":"1"}]}, {"from":438, "to":457, "details":[{"type":"table", "Width":"1"}]}, {"from":439, "to":478, "details":[{"type":"table", "Width":"64"}]}, {"from":440, "to":463, "details":[{"type":"table", "Width":"1"}]}, {"from":441, "to":465, "details":[{"type":"table", "Width":"1"}]}, {"from":442, "to":488, "details":[{"type":"table", "Width":"64"}]}, {"from":443, "to":471, "details":[{"type":"table", "Width":"1"}]}, {"from":444, "to":475, "details":[{"type":"table", "Width":"1"}]}, {"from":445, "to":499, "details":[{"type":"table", "Width":"64"}]}, {"from":446, "to":481, "details":[{"type":"table", "Width":"1"}]}, {"from":447, "to":485, "details":[{"type":"table", "Width":"1"}]}, {"from":448, "to":508, "details":[{"type":"table", "Width":"64"}]}, {"from":449, "to":491, "details":[{"type":"table", "Width":"1"}]}, {"from":450, "to":496, "details":[{"type":"table", "Width":"1"}]}, {"from":451, "to":516, "details":[{"type":"table", "Width":"64"}]}, {"from":452, "to":502, "details":[{"type":"table", "Width":"1"}]}, {"from":454, "to":460, "details":[{"type":"table", "Width":"1"}]}, {"from":455, "to":467, "details":[{"type":"table", "Width":"1"}]}, {"from":455, "to":461, "details":[{"type":"table", "Width":"1"}]}, {"from":455, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":463, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":462, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":457, "to":472, "details":[{"type":"table", "Width":"1"}]}, {"from":457, "to":465, "details":[{"type":"table", "Width":"1"}]}, {"from":457, "to":464, "details":[{"type":"table", "Width":"1"}]}, {"from":457, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":458, "to":527, "details":[{"type":"table", "Width":"1"}]}, {"from":458, "to":525, "details":[{"type":"table", "Width":"1"}]}, {"from":1084, "to":458, "details":[{"type":"table", "Width":"16"}]}, {"from":1088, "to":458, "details":[{"type":"table", "Width":"296"}]}, {"from":459, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":1088, "to":459, "details":[{"type":"table", "Width":"296"}]}, {"from":460, "to":466, "details":[{"type":"table", "Width":"1"}]}, {"from":461, "to":466, "details":[{"type":"table", "Width":"1"}]}, {"from":462, "to":468, "details":[{"type":"table", "Width":"1"}]}, {"from":462, "to":467, "details":[{"type":"table", "Width":"1"}]}, {"from":462, "to":469, "details":[{"type":"table", "Width":"1"}]}, {"from":463, "to":472, "details":[{"type":"table", "Width":"1"}]}, {"from":463, "to":471, "details":[{"type":"table", "Width":"1"}]}, {"from":463, "to":470, "details":[{"type":"table", "Width":"1"}]}, {"from":463, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":464, "to":477, "details":[{"type":"table", "Width":"1"}]}, {"from":464, "to":473, "details":[{"type":"table", "Width":"1"}]}, {"from":464, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":465, "to":482, "details":[{"type":"table", "Width":"1"}]}, {"from":465, "to":475, "details":[{"type":"table", "Width":"1"}]}, {"from":465, "to":474, "details":[{"type":"table", "Width":"1"}]}, {"from":465, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":466, "to":476, "details":[{"type":"table", "Width":"1"}]}, {"from":467, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":468, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":469, "to":476, "details":[{"type":"table", "Width":"1"}]}, {"from":470, "to":478, "details":[{"type":"table", "Width":"1"}]}, {"from":470, "to":477, "details":[{"type":"table", "Width":"1"}]}, {"from":470, "to":479, "details":[{"type":"table", "Width":"1"}]}, {"from":471, "to":482, "details":[{"type":"table", "Width":"1"}]}, {"from":471, "to":481, "details":[{"type":"table", "Width":"1"}]}, {"from":471, "to":480, "details":[{"type":"table", "Width":"1"}]}, {"from":471, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":472, "to":493, "details":[{"type":"table", "Width":"1"}]}, {"from":473, "to":486, "details":[{"type":"table", "Width":"1"}]}, {"from":474, "to":487, "details":[{"type":"table", "Width":"1"}]}, {"from":474, "to":483, "details":[{"type":"table", "Width":"1"}]}, {"from":474, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":475, "to":492, "details":[{"type":"table", "Width":"1"}]}, {"from":475, "to":485, "details":[{"type":"table", "Width":"1"}]}, {"from":475, "to":484, "details":[{"type":"table", "Width":"1"}]}, {"from":475, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":476, "to":486, "details":[{"type":"table", "Width":"1"}]}, {"from":477, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":478, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":479, "to":497, "details":[{"type":"table", "Width":"1"}]}, {"from":480, "to":488, "details":[{"type":"table", "Width":"1"}]}, {"from":480, "to":487, "details":[{"type":"table", "Width":"1"}]}, {"from":480, "to":489, "details":[{"type":"table", "Width":"1"}]}, {"from":481, "to":492, "details":[{"type":"table", "Width":"1"}]}, {"from":481, "to":491, "details":[{"type":"table", "Width":"1"}]}, {"from":481, "to":490, "details":[{"type":"table", "Width":"1"}]}, {"from":481, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":482, "to":493, "details":[{"type":"table", "Width":"1"}]}, {"from":483, "to":506, "details":[{"type":"table", "Width":"1"}]}, {"from":484, "to":498, "details":[{"type":"table", "Width":"1"}]}, {"from":484, "to":494, "details":[{"type":"table", "Width":"1"}]}, {"from":484, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":485, "to":503, "details":[{"type":"table", "Width":"1"}]}, {"from":485, "to":496, "details":[{"type":"table", "Width":"1"}]}, {"from":485, "to":495, "details":[{"type":"table", "Width":"1"}]}, {"from":485, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":486, "to":497, "details":[{"type":"table", "Width":"1"}]}, {"from":487, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":488, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":489, "to":514, "details":[{"type":"table", "Width":"1"}]}, {"from":490, "to":499, "details":[{"type":"table", "Width":"1"}]}, {"from":490, "to":498, "details":[{"type":"table", "Width":"1"}]}, {"from":490, "to":500, "details":[{"type":"table", "Width":"1"}]}, {"from":491, "to":503, "details":[{"type":"table", "Width":"1"}]}, {"from":491, "to":502, "details":[{"type":"table", "Width":"1"}]}, {"from":491, "to":501, "details":[{"type":"table", "Width":"1"}]}, {"from":491, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":512, "details":[{"type":"table", "Width":"1"}]}, {"from":493, "to":517, "details":[{"type":"table", "Width":"1"}]}, {"from":494, "to":518, "details":[{"type":"table", "Width":"1"}]}, {"from":495, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":495, "to":504, "details":[{"type":"table", "Width":"1"}]}, {"from":495, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":496, "to":511, "details":[{"type":"table", "Width":"1"}]}, {"from":496, "to":505, "details":[{"type":"table", "Width":"1"}]}, {"from":496, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":497, "to":506, "details":[{"type":"table", "Width":"1"}]}, {"from":498, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":499, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":500, "to":520, "details":[{"type":"table", "Width":"1"}]}, {"from":501, "to":508, "details":[{"type":"table", "Width":"1"}]}, {"from":501, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":501, "to":509, "details":[{"type":"table", "Width":"1"}]}, {"from":502, "to":511, "details":[{"type":"table", "Width":"1"}]}, {"from":502, "to":510, "details":[{"type":"table", "Width":"1"}]}, {"from":502, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":503, "to":512, "details":[{"type":"table", "Width":"1"}]}, {"from":504, "to":522, "details":[{"type":"table", "Width":"1"}]}, {"from":505, "to":515, "details":[{"type":"table", "Width":"1"}]}, {"from":505, "to":513, "details":[{"type":"table", "Width":"1"}]}, {"from":505, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":506, "to":514, "details":[{"type":"table", "Width":"1"}]}, {"from":507, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":508, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":509, "to":524, "details":[{"type":"table", "Width":"1"}]}, {"from":510, "to":516, "details":[{"type":"table", "Width":"1"}]}, {"from":510, "to":515, "details":[{"type":"table", "Width":"1"}]}, {"from":511, "to":519, "details":[{"type":"table", "Width":"1"}]}, {"from":512, "to":517, "details":[{"type":"table", "Width":"1"}]}, {"from":513, "to":529, "details":[{"type":"table", "Width":"1"}]}, {"from":514, "to":518, "details":[{"type":"table", "Width":"1"}]}, {"from":515, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":516, "to":1089, "details":[{"type":"table", "Width":"32"}]}, {"from":517, "to":519, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":520, "details":[{"type":"table", "Width":"1"}]}, {"from":519, "to":521, "details":[{"type":"table", "Width":"1"}]}, {"from":520, "to":522, "details":[{"type":"table", "Width":"1"}]}, {"from":521, "to":1089, "details":[{"type":"table", "Width":"1"}]}, {"from":522, "to":524, "details":[{"type":"table", "Width":"1"}]}, {"from":524, "to":529, "details":[{"type":"table", "Width":"1"}]}, {"from":525, "to":531, "details":[{"type":"table", "Width":"1"}]}, {"from":1090, "to":525, "details":[{"type":"table", "Width":"1488"}]}, {"from":526, "to":532, "details":[{"type":"table", "Width":"1"}]}, {"from":1090, "to":526, "details":[{"type":"table", "Width":"1488"}]}, {"from":527, "to":533, "details":[{"type":"table", "Width":"1"}]}, {"from":527, "to":1092}, {"from":1090, "to":527, "details":[{"type":"table", "Width":"1488"}]}, {"from":528, "to":534, "details":[{"type":"table", "Width":"1"}]}, {"from":528, "to":1092}, {"from":1090, "to":528, "details":[{"type":"table", "Width":"1488"}]}, {"from":529, "to":530, "details":[{"type":"table", "Width":"1"}]}, {"from":530, "to":531, "details":[{"type":"table", "Width":"1"}]}, {"from":530, "to":532, "details":[{"type":"table", "Width":"1"}]}, {"from":530, "to":533, "details":[{"type":"table", "Width":"1"}]}, {"from":530, "to":534, "details":[{"type":"table", "Width":"1"}]}, {"from":530, "to":535, "details":[{"type":"table", "Width":"1"}]}, {"from":530, "to":536, "details":[{"type":"table", "Width":"1"}]}, {"from":530, "to":537, "details":[{"type":"table", "Width":"1"}]}, {"from":531, "to":393, "details":[{"type":"table", "Width":"1"}]}, {"from":532, "to":395, "details":[{"type":"table", "Width":"1"}]}, {"from":533, "to":392, "details":[{"type":"table", "Width":"1"}]}, {"from":534, "to":394, "details":[{"type":"table", "Width":"1"}]}, {"from":535, "to":396, "details":[{"type":"table", "Width":"32"}]}, {"from":536, "to":391, "details":[{"type":"table", "Width":"64"}]}]}, "11":{"nodes":[{"name":"Feedback", "id":538, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1104}]], "type":"inst"}], "links":[]}, "12":{"nodes":[{"name":"Cluster 35", "id":539, "start":"0.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_unifiedlatchblock_switch_zts8kernelv1s_c0_enter552_zts8kernelv1_6644_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":1093, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":1094, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":1093, "to":1094}]}};
var scheduleJSON={"1":{"nodes":[{"name":"kernelV1.B0", "id":2, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":13, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":160}]], "type":"inst"}]}, {"name":"16X Partially unrolled kernelV1.B1", "id":3, "start":"2", "end":"37", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":14, "start":"2", "end":"17", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts8kernelv1s_c0_enter8_zts8kernelv1_90_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"15"}], "type":"cluster", "children":[{"name":"Feedback", "id":548, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"5", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":549, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":551, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"9", "Latency":"2"}], "type":"inst"}, {"name":"\'i\'", "id":552, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"6", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":553, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":554, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"3 (0x3)", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":555, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":556, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Or", "id":557, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":558, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":559, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":560, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":653, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":654, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":561, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"5 (0x5)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":563, "start":"6", "end":"12", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"4", "Latency":"6"}], "type":"inst"}, {"name":"Compare", "id":562, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":564, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":565, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":566, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":569, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":652, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":655, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":570, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"6 (0x6)", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":571, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":572, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":573, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":574, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":651, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":656, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":575, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"7 (0x7)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":577, "start":"7", "end":"12", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"5", "Latency":"5"}], "type":"inst"}, {"name":"Compare", "id":576, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":578, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":579, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":580, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":583, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":650, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":657, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":584, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"8 (0x8)", "Max Fanout":"11", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":585, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":586, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":587, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":588, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":649, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":658, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":589, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"9 (0x9)", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":591, "start":"7", "end":"12", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"5", "Latency":"5"}], "type":"inst"}, {"name":"Compare", "id":590, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":592, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":593, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":594, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":597, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":648, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":659, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":598, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"10 (0xA)", "Max Fanout":"11", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":599, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":600, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":601, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":602, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":647, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":660, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":603, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"11 (0xB)", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":605, "start":"8", "end":"12", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"6", "Latency":"4"}], "type":"inst"}, {"name":"Compare", "id":604, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":606, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":607, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":608, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":611, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":646, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":661, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":612, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"12 (0xC)", "Max Fanout":"11", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":613, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":614, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":615, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":616, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":645, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":662, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":617, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"13 (0xD)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":619, "start":"9", "end":"12", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"7", "Latency":"3"}], "type":"inst"}, {"name":"Compare", "id":618, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":620, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":621, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":622, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":625, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":644, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":663, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":626, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"14 (0xE)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":627, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"3", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":628, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":629, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":630, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":643, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":664, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":631, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"15 (0xF)", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":633, "start":"10", "end":"12", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"9", "Start Cycle":"8", "Latency":"2"}], "type":"inst"}, {"name":"Compare", "id":632, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":634, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":635, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Xor", "id":636, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"And", "id":639, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":642, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":665, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":640, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"16 (0x10)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Compare", "id":641, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Select", "id":666, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":550, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"7", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Or", "id":567, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":568, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Or", "id":581, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":582, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Or", "id":595, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":596, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Or", "id":609, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":610, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Or", "id":623, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":624, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Or", "id":637, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"ST", "id":638, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Exit", "id":541, "start":"13", "end":"17", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"584", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":15, "start":"17", "end":"24", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"15", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Cluster 1", "id":16, "start":"24", "end":"30", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body_i_zts8kernelv1s_c1_enter_zts8kernelv1_90_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"22", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"bit.shuffle", "id":712, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":709, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":710, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":711, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":713, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"bit.shuffle", "id":707, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":704, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":705, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":706, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":708, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"bit.shuffle", "id":702, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":699, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":700, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":701, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":703, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"bit.shuffle", "id":697, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":694, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":695, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":696, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":698, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"bit.shuffle", "id":692, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":689, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":690, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":691, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":693, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"bit.shuffle", "id":687, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"12", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":684, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":685, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":686, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":688, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":681, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":682, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":683, "start":"24", "end":"26", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":677, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":678, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":679, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":680, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Or", "id":672, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"22", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":673, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":674, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":675, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"31", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"ST", "id":676, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}, {"name":"Exit", "id":670, "start":"26", "end":"30", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"24", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":17, "start":"30", "end":"37", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"28", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":148}]], "type":"inst"}]}, {"name":"kernelV1.B10", "id":12, "start":"37", "end":"45", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 35", "id":539, "start":"37", "end":"45", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_unifiedlatchblock_switch_zts8kernelv1s_c0_enter552_zts8kernelv1_6644_0gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"arg_iterations", "id":991, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":992, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Src", "id":999, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"FFwd Source", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"arg_iterations", "id":993, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":994, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"arg_iterations", "id":995, "start":"37", "end":"39", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_iterations\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Select", "id":996, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":997, "start":"40", "end":"40", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":998, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Src", "id":1000, "start":"37", "end":"41", "details":[{"type":"table", "Instruction":"FFwd Source", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Exit", "id":989, "start":"41", "end":"45", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernelV1.B3", "id":5, "start":"45", "end":"896", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":18, "start":"45", "end":"54", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body14_i_zts8kernelv1s_c0_enter3497_zts8kernelv1_1137_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":726, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"<<", "id":727, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":522}]], "type":"inst"}, {"name":"Global variable", "id":734, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":735, "start":"50", "end":"50", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Feedback", "id":722, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"16", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":723, "start":"50", "end":"50", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":724, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Select", "id":725, "start":"49", "end":"50", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":733, "start":"50", "end":"50", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"arg_arr_d", "id":728, "start":"45", "end":"50", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_arr_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":729, "start":"50", "end":"50", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":730, "start":"50", "end":"50", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Exit", "id":715, "start":"50", "end":"54", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":20, "start":"54", "end":"892", "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"16", "Start Cycle":"9", "Latency":"838"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":522}]], "type":"inst"}, {"name":"Cluster 3", "id":21, "start":"892", "end":"896", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body14_i_zts8kernelv1s_c1_enter365_zts8kernelv1_1137_6gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"847", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Exit", "id":739, "start":"892", "end":"896", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"847", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"520", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"wg.limiter.enter", "id":19, "start":"895", "end":"896", "details":[{"type":"table", "Instruction":"wg.limiter.enter", "Max Fanout":"1", "Start Cycle":"850", "Latency":"1"}], "type":"inst"}]}, {"name":"kernelV1.B5", "id":7, "start":"896", "end":"917", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 5", "id":32, "start":"896", "end":"917", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body19_i_zts8kernelv1s_c0_enter3759_zts8kernelv1_1482_8gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"21"}], "type":"cluster", "children":[{"name":"\'p\'", "id":752, "start":"900", "end":"900", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'p\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}, {"name":"And", "id":753, "start":"900", "end":"900", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"7 (0x7)", "Max Fanout":"8", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":759, "start":"900", "end":"900", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":770, "start":"900", "end":"900", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}, {"name":"Feedback", "id":774, "start":"913", "end":"913", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Feedback", "id":754, "start":"901", "end":"901", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"4", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":522}]], "type":"inst"}, {"name":"Feedback", "id":755, "start":"901", "end":"901", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"224", "Max Fanout":"31", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"case", "id":756, "start":"901", "end":"902", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":757, "start":"901", "end":"901", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"256", "Max Fanout":"31", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"case", "id":758, "start":"901", "end":"902", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"case", "id":760, "start":"902", "end":"902", "details":[{"type":"table", "Instruction":"case", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"*", "id":761, "start":"902", "end":"909", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"1300000077 (0x4D7C6D4D)", "Max Fanout":"18", "Start Cycle":"6", "Latency":"7", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 10-bit to 42-bit Integer Multiply", "id":762, "start":"910", "end":"913", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 10-bit to 42-bit Integer Multiply", "Max Fanout":"18", "Start Cycle":"14", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":">>", "id":763, "start":"913", "end":"913", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"32 (0x20)", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp", "line":12}]], "type":"inst"}, {"name":"Feedback", "id":778, "start":"913", "end":"913", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"17", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":764, "start":"900", "end":"900", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Exit", "id":745, "start":"913", "end":"917", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"17", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1280", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernelV1.B6", "id":8, "start":"917", "end":"974", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":63, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":62, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":61, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":60, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":59, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":58, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":57, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":56, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":55, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":54, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":53, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":52, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":51, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":50, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":49, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":48, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":47, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":46, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"FFwd Dest", "id":45, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"countVec", "id":90, "start":"934", "end":"935", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"countVec", "Max Fanout":"11", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"hashVec", "id":89, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"hashVec", "Max Fanout":"16", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"\'hash_key\'", "id":65, "start":"919", "end":"920", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'hash_key\'", "Max Fanout":"17", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":183}]], "type":"inst"}, {"name":"Cluster 6", "id":87, "start":"920", "end":"935", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c3_in_while_cond_i_zts8kernelv1s_c3_enter10_zts8kernelv1_1828_52", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"15"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":782, "start":"920", "end":"931", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"11"}], "type":"inst"}, {"name":"Exit", "id":780, "start":"931", "end":"935", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"14", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":86, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":122, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":154, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":67, "start":"925", "end":"925", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-803 (0xFFFFFCDD)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":190}]], "type":"inst"}, {"name":"Compare", "id":84, "start":"926", "end":"927", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":191}]], "type":"inst"}, {"name":"Select", "id":91, "start":"927", "end":"928", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"15", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":191}]], "type":"inst"}, {"name":"Compare", "id":123, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Select", "id":186, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":217, "start":"935", "end":"935", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Compare", "id":124, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":125, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":126, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":127, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":128, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":129, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":130, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":131, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":132, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":133, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":134, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":135, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":136, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":137, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"Compare", "id":85, "start":"927", "end":"928", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":570}]], "type":"inst"}, {"name":"+", "id":68, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 7", "id":93, "start":"920", "end":"946", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c4_in_while_cond_i_zts8kernelv1s_c4_enter_zts8kernelv1_1828_75", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"26"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":785, "start":"920", "end":"942", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"22"}], "type":"inst"}, {"name":"Exit", "id":783, "start":"942", "end":"946", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":92, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":138, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":156, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":188, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":219, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":235, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"+", "id":69, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 8", "id":95, "start":"920", "end":"946", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c5_in_while_cond_i_zts8kernelv1s_c5_enter_zts8kernelv1_1828_79", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"26"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":788, "start":"920", "end":"942", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"22"}], "type":"inst"}, {"name":"Exit", "id":786, "start":"942", "end":"946", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":94, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":139, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":158, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":190, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":234, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":243, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":250, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"+", "id":70, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 9", "id":97, "start":"920", "end":"946", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c6_in_while_cond_i_zts8kernelv1s_c6_enter_zts8kernelv1_1828_83", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"26"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":791, "start":"920", "end":"942", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"22"}], "type":"inst"}, {"name":"Exit", "id":789, "start":"942", "end":"946", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":96, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":140, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":160, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":192, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":242, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":248, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":249, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":254, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":255, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"+", "id":71, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 10", "id":99, "start":"920", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c7_in_while_cond_i_zts8kernelv1s_c7_enter_zts8kernelv1_1828_87", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":794, "start":"920", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":792, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":98, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":141, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":162, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":194, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":247, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":253, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":262, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":263, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"+", "id":72, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"5 (0x5)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 11", "id":101, "start":"920", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c8_in_while_cond_i_zts8kernelv1s_c8_enter_zts8kernelv1_1828_91", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":797, "start":"920", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":795, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":100, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":142, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":164, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":196, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":252, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":260, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":268, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":261, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":269, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":270, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"+", "id":73, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 12", "id":103, "start":"920", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c9_in_while_cond_i_zts8kernelv1s_c9_enter_zts8kernelv1_1828_95", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":800, "start":"920", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":798, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":102, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":143, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":166, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":198, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":259, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Xor", "id":267, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":291, "start":"931", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":292, "start":"931", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"+", "id":74, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"7 (0x7)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 13", "id":105, "start":"920", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c10_in_while_cond_i_zts8kernelv1s_c10_enter_zts8kernelv1_1828_99", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":803, "start":"920", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":801, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":104, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":144, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":168, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":200, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":266, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":289, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":290, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":313, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":314, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"+", "id":75, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"8 (0x8)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 14", "id":107, "start":"920", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c11_in_while_cond_i_zts8kernelv1s_c11_enter_zts8kernelv1_1828_103", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":806, "start":"920", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":804, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":106, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":145, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":170, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":202, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":288, "start":"931", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"4", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":312, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":321, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":322, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"And", "id":311, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"+", "id":76, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"9 (0x9)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 15", "id":109, "start":"920", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c12_in_while_cond_i_zts8kernelv1s_c12_enter_zts8kernelv1_1828_107", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":809, "start":"920", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":807, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":108, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":146, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":172, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":204, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":310, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":319, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":330, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":338, "start":"932", "end":"934", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"2"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":320, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":331, "start":"932", "end":"933", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":332, "start":"932", "end":"933", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":224, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"+", "id":77, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"10 (0xA)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 16", "id":111, "start":"920", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c13_in_while_cond_i_zts8kernelv1s_c13_enter_zts8kernelv1_1828_111", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":812, "start":"920", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":810, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":110, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":147, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":174, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":206, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":318, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":329, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":339, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"+", "id":78, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"11 (0xB)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 17", "id":113, "start":"920", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c14_in_while_cond_i_zts8kernelv1s_c14_enter_zts8kernelv1_1828_115", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":815, "start":"920", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":813, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":112, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":148, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":176, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":208, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":328, "start":"932", "end":"933", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":336, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":337, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":346, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":347, "start":"933", "end":"934", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":226, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":239, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"+", "id":79, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"12 (0xC)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 18", "id":115, "start":"920", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c15_in_while_cond_i_zts8kernelv1s_c15_enter_zts8kernelv1_1828_119", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":818, "start":"920", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":816, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":114, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":149, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":178, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":210, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":335, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"4", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Xor", "id":343, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":352, "start":"934", "end":"935", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"And", "id":351, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"And", "id":344, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"And", "id":350, "start":"933", "end":"934", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"+", "id":80, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"13 (0xD)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 19", "id":117, "start":"920", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c16_in_while_cond_i_zts8kernelv1s_c16_enter_zts8kernelv1_1828_123", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":821, "start":"920", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":819, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":116, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":150, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":180, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":212, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":229, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":345, "start":"933", "end":"934", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Or", "id":228, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"+", "id":81, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"14 (0xE)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 20", "id":119, "start":"920", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c17_in_while_cond_i_zts8kernelv1s_c17_enter_zts8kernelv1_1828_127", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"30"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":824, "start":"920", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"26"}], "type":"inst"}, {"name":"Exit", "id":822, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":118, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":151, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":182, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":214, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":230, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"And", "id":349, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":353, "start":"933", "end":"934", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"+", "id":82, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 21", "id":121, "start":"920", "end":"946", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c18_in_while_cond_i_zts8kernelv1s_c18_enter_zts8kernelv1_1828_131", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"3", "Cluster Latency":"26"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":827, "start":"920", "end":"942", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"3", "Latency":"22"}], "type":"inst"}, {"name":"Exit", "id":825, "start":"942", "end":"946", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":120, "start":"920", "end":"920", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":152, "start":"920", "end":"928", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"3", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Compare", "id":184, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":216, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":233, "start":"934", "end":"934", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":348, "start":"934", "end":"934", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Select", "id":354, "start":"934", "end":"934", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":355, "start":"934", "end":"935", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"Select", "id":356, "start":"935", "end":"940", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"18", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":452}]], "type":"inst"}, {"name":"+", "id":357, "start":"940", "end":"940", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":358, "start":"946", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"34", "Start Cycle":"29", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":232, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":241, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":246, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":287, "start":"931", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"+", "id":83, "start":"938", "end":"938", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"16 (0x10)", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":190}]], "type":"inst"}, {"name":"Compare", "id":88, "start":"939", "end":"940", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":246}]], "type":"inst"}, {"name":"Feedback", "id":66, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":64, "start":"918", "end":"919", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"17", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"Compare", "id":153, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":185, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Compare", "id":155, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":187, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":218, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":157, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":189, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Compare", "id":159, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":191, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":220, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":236, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":161, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":193, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Compare", "id":163, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":195, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":221, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":165, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":197, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Compare", "id":167, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":199, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":222, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":237, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":244, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":169, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":201, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Compare", "id":171, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":203, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":223, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":173, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":205, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Compare", "id":175, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":207, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":225, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":238, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":177, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":209, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Compare", "id":179, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":211, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":227, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Compare", "id":181, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":213, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Compare", "id":183, "start":"928", "end":"929", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":215, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Or", "id":231, "start":"929", "end":"929", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":240, "start":"929", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Or", "id":245, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Select", "id":251, "start":"930", "end":"930", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Cluster 23", "id":258, "start":"954", "end":"958", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c22_in_while_cond_i_zts8kernelv1s_c22_enter_zts8kernelv1_1828_319", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"37", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"And", "id":892, "start":"954", "end":"954", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Exit", "id":890, "start":"954", "end":"958", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 22", "id":257, "start":"930", "end":"935", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_zts8kernelv1s_c0_enter424_zts8kernelv1_1828_316", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"13", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Select", "id":886, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":887, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":882, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":883, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":878, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":879, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":874, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":875, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":870, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":871, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":866, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":867, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":862, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":863, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":858, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":859, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":854, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":855, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":850, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":851, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":846, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":847, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":842, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":843, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":838, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":839, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":834, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":835, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Select", "id":830, "start":"930", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":203}]], "type":"inst"}, {"name":"Xor", "id":831, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"FFwd Dest", "id":832, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":833, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"FFwd Dest", "id":836, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":837, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":840, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":841, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":844, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":845, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":848, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":849, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":852, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":853, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":856, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":857, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":860, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":861, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":864, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":865, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":868, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":869, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":872, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":873, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":876, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":877, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":880, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":881, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":884, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":885, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"FFwd Dest", "id":888, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":889, "start":"931", "end":"931", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Exit", "id":828, "start":"931", "end":"935", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"14", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":265, "start":"935", "end":"943", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"18", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":286, "start":"943", "end":"943", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"26", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"ST", "id":308, "start":"943", "end":"950", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"26", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Xor", "id":256, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 24", "id":264, "start":"932", "end":"936", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c24_in_while_cond_i_zts8kernelv1s_c24_enter_zts8kernelv1_1828_327", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"15", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Or", "id":895, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Exit", "id":893, "start":"932", "end":"936", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":285, "start":"946", "end":"954", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"29", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":307, "start":"954", "end":"954", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":284, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":306, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":283, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":305, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":282, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":304, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":281, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":303, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":280, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":302, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":279, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":301, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":278, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":300, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":277, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":299, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":276, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":298, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":275, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":297, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":274, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":296, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"LD", "id":273, "start":"946", "end":"954", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"29", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 27", "id":295, "start":"954", "end":"958", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c23_in_while_cond_i_zts8kernelv1s_c23_enter_zts8kernelv1_1828_364", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"37", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"+", "id":904, "start":"954", "end":"954", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Exit", "id":902, "start":"954", "end":"958", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":272, "start":"946", "end":"954", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"29", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 26", "id":294, "start":"954", "end":"958", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c21_in_while_cond_i_zts8kernelv1s_c21_enter_zts8kernelv1_1828_361", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"37", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"+", "id":901, "start":"954", "end":"954", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Exit", "id":899, "start":"954", "end":"958", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":271, "start":"946", "end":"954", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"29", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"Cluster 25", "id":293, "start":"954", "end":"958", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c20_in_while_cond_i_zts8kernelv1s_c20_enter_zts8kernelv1_1828_358", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"37", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"+", "id":898, "start":"954", "end":"954", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"Exit", "id":896, "start":"954", "end":"958", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"37", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Select", "id":309, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":273}]], "type":"inst"}, {"name":"Cluster 30", "id":359, "start":"946", "end":"950", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c19_in_while_cond_i_zts8kernelv1s_c19_enter_zts8kernelv1_1828_439", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"29", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":927, "start":"946", "end":"946", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":928, "start":"946", "end":"946", "details":[{"type":"table", "Instruction":"Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":925, "start":"946", "end":"950", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Select", "id":316, "start":"959", "end":"960", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"42", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"Cluster 28", "id":324, "start":"961", "end":"966", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_zts8kernelv1s_c1_enter465_zts8kernelv1_1828_395", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"44", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Xor", "id":907, "start":"962", "end":"962", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"45", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"FFwd Dest", "id":908, "start":"962", "end":"962", "details":[{"type":"table", "Instruction":"FFwd Destination", "Max Fanout":"1", "Start Cycle":"45", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Or", "id":909, "start":"962", "end":"962", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"45", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"Exit", "id":905, "start":"962", "end":"966", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"45", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Select", "id":317, "start":"932", "end":"932", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":183}]], "type":"inst"}, {"name":"Cluster 29", "id":334, "start":"932", "end":"940", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_while_cond_i_zts8kernelv1s_c2_enter_zts8kernelv1_1828_407", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"15", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Feedback", "id":920, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":918, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":916, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":522}]], "type":"inst"}, {"name":"Feedback", "id":922, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Feedback", "id":914, "start":"933", "end":"933", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Exit", "id":910, "start":"936", "end":"940", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"19", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Select", "id":325, "start":"940", "end":"940", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":183}]], "type":"inst"}, {"name":"Or", "id":326, "start":"940", "end":"940", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":246}]], "type":"inst"}, {"name":"Select", "id":333, "start":"940", "end":"940", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":183}]], "type":"inst"}, {"name":"Xor", "id":315, "start":"946", "end":"946", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"Or", "id":323, "start":"946", "end":"946", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"ST", "id":360, "start":"946", "end":"953", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"29", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"LD", "id":361, "start":"950", "end":"958", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"2", "Start Cycle":"33", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"ST", "id":377, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":376, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":375, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":374, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":373, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":372, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":371, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":370, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":369, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":368, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":367, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":366, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":379, "start":"965", "end":"965", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"48", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":380, "start":"965", "end":"965", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"48", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":381, "start":"965", "end":"966", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"48", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":365, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":364, "start":"958", "end":"965", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":382, "start":"966", "end":"966", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"49", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"+", "id":363, "start":"958", "end":"958", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"Select", "id":378, "start":"959", "end":"960", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"42", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":383, "start":"966", "end":"973", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"49", "Latency":"7"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}]}, {"name":"kernelV1.B7", "id":9, "start":"974", "end":"974", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernelV1.B4", "id":6, "start":"974", "end":"980", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 4", "id":24, "start":"974", "end":"980", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup18_i_zts8kernelv1s_c0_enter371_zts8kernelv1_1427_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"wg.limiter.exit", "id":743, "start":"975", "end":"976", "details":[{"type":"table", "Instruction":"wg.limiter.exit", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":741, "start":"976", "end":"980", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernelV1.B2", "id":4, "start":"980", "end":"980", "details":[{"type":"table"}], "type":"bb"}, {"name":"16X Partially unrolled kernelV1.B8", "id":10, "start":"980", "end":"1210", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_countVec_d", "id":390, "start":"982", "end":"982", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_countVec_d\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"arg_hashVec_d", "id":389, "start":"982", "end":"982", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_hashVec_d\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":391, "start":"981", "end":"982", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":397, "start":"982", "end":"984", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"2", "Latency":"2"}], "type":"inst"}, {"name":"LD", "id":417, "start":"984", "end":"992", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":398, "start":"982", "end":"982", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":399, "start":"982", "end":"984", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"2", "Latency":"2"}], "type":"inst"}, {"name":"LD", "id":418, "start":"984", "end":"992", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":400, "start":"982", "end":"992", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"2", "Latency":"10"}], "type":"inst"}, {"name":"\'i\'", "id":396, "start":"981", "end":"982", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"7", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Or", "id":403, "start":"982", "end":"982", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":419, "start":"982", "end":"982", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":434, "start":"982", "end":"982", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Cluster 33", "id":453, "start":"982", "end":"992", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body68_i_zts8kernelv1s_c1_enter487_zts8kernelv1_4930_78", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"2", "Cluster Latency":"10"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":938, "start":"983", "end":"983", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":939, "start":"983", "end":"988", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":942, "start":"983", "end":"988", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"3", "Latency":"5"}], "type":"inst"}, {"name":"arg_hashVec_d", "id":940, "start":"980", "end":"988", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_hashVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"8"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":941, "start":"983", "end":"988", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"3", "Latency":"5"}], "type":"inst"}, {"name":"arg_countVec_d", "id":943, "start":"980", "end":"988", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_countVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"8"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":944, "start":"983", "end":"988", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"3", "Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":936, "start":"988", "end":"992", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"296", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":459, "start":"992", "end":"1000", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Or", "id":404, "start":"1009", "end":"1009", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"4 (0x4)", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":420, "start":"1009", "end":"1010", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":435, "start":"1014", "end":"1015", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"3", "Start Cycle":"34", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":455, "start":"1015", "end":"1015", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"35", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":454, "start":"1014", "end":"1015", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"34", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":460, "start":"1015", "end":"1015", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"35", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":405, "start":"1009", "end":"1009", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"5 (0x5)", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":436, "start":"1009", "end":"1012", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"29", "Latency":"3"}], "type":"inst"}, {"name":"Compare", "id":421, "start":"1009", "end":"1010", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":437, "start":"1010", "end":"1011", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":456, "start":"1011", "end":"1011", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":462, "start":"1012", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":467, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":468, "start":"1012", "end":"1020", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Select", "id":461, "start":"1015", "end":"1015", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"35", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":466, "start":"1015", "end":"1015", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"35", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":406, "start":"1010", "end":"1010", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"6 (0x6)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":422, "start":"1010", "end":"1011", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":438, "start":"1015", "end":"1015", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"35", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":457, "start":"1015", "end":"1016", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"35", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":464, "start":"1016", "end":"1016", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"36", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":469, "start":"1015", "end":"1015", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"35", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":476, "start":"1015", "end":"1016", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"35", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":407, "start":"1010", "end":"1010", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"7 (0x7)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":439, "start":"1010", "end":"1012", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"30", "Latency":"2"}], "type":"inst"}, {"name":"Compare", "id":423, "start":"1010", "end":"1011", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":440, "start":"1011", "end":"1011", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":463, "start":"1011", "end":"1011", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":470, "start":"1012", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":477, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":478, "start":"1012", "end":"1020", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Or", "id":472, "start":"1019", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":473, "start":"1016", "end":"1016", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"36", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":486, "start":"1016", "end":"1016", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"36", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":408, "start":"1010", "end":"1010", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"8 (0x8)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":424, "start":"1010", "end":"1011", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":441, "start":"1016", "end":"1016", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"36", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":465, "start":"1016", "end":"1017", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"36", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":474, "start":"1017", "end":"1017", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":479, "start":"1016", "end":"1016", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"36", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":497, "start":"1016", "end":"1017", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"36", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":409, "start":"1010", "end":"1010", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"9 (0x9)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":442, "start":"1010", "end":"1012", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"30", "Latency":"2"}], "type":"inst"}, {"name":"Compare", "id":425, "start":"1010", "end":"1011", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":443, "start":"1011", "end":"1011", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":471, "start":"1011", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":480, "start":"1012", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":487, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":488, "start":"1012", "end":"1020", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Or", "id":482, "start":"1019", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":493, "start":"1019", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":483, "start":"1017", "end":"1017", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":506, "start":"1017", "end":"1017", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":410, "start":"1010", "end":"1010", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"10 (0xA)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":426, "start":"1010", "end":"1011", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":444, "start":"1017", "end":"1017", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":475, "start":"1017", "end":"1018", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"37", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":484, "start":"1018", "end":"1018", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"38", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":489, "start":"1017", "end":"1017", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"37", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":514, "start":"1017", "end":"1018", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"37", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":411, "start":"1010", "end":"1010", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"11 (0xB)", "Max Fanout":"2", "Start Cycle":"30", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":445, "start":"1010", "end":"1012", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"30", "Latency":"2"}], "type":"inst"}, {"name":"Compare", "id":427, "start":"1010", "end":"1011", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":446, "start":"1011", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":481, "start":"1012", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":490, "start":"1012", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":498, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":499, "start":"1012", "end":"1020", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Or", "id":492, "start":"1019", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":494, "start":"1018", "end":"1018", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"38", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":518, "start":"1018", "end":"1018", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"38", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":412, "start":"1011", "end":"1011", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"12 (0xC)", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":428, "start":"1011", "end":"1012", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":447, "start":"1018", "end":"1018", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"38", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":485, "start":"1018", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"38", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":495, "start":"1019", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"39", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":500, "start":"1018", "end":"1018", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"38", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":520, "start":"1018", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"38", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":413, "start":"1011", "end":"1011", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"13 (0xD)", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":448, "start":"1011", "end":"1012", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"31", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":429, "start":"1011", "end":"1012", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":449, "start":"1012", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":491, "start":"1012", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":501, "start":"1012", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":507, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":508, "start":"1012", "end":"1020", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Or", "id":503, "start":"1019", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":512, "start":"1019", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":517, "start":"1019", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"39", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":504, "start":"1019", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":522, "start":"1019", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":414, "start":"1011", "end":"1011", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"14 (0xE)", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":430, "start":"1011", "end":"1012", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":450, "start":"1019", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"39", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":496, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"40", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":505, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"3", "Start Cycle":"40", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":509, "start":"1019", "end":"1019", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"39", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":524, "start":"1019", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"39", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":415, "start":"1011", "end":"1011", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"15 (0xF)", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":451, "start":"1011", "end":"1012", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"14", "Start Cycle":"31", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":431, "start":"1011", "end":"1012", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":452, "start":"1012", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":502, "start":"1012", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Xor", "id":510, "start":"1012", "end":"1012", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"And", "id":515, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":516, "start":"1012", "end":"1020", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"8"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Or", "id":511, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":519, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":521, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"Cluster 34", "id":523, "start":"1020", "end":"1030", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body68_i_zts8kernelv1s_c0_enter514_zts8kernelv1_4930_150", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"40", "Cluster Latency":"10"}], "type":"cluster", "children":[{"name":"bit.shuffle", "id":985, "start":"1026", "end":"1026", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"13", "Start Cycle":"46", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":981, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":982, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":983, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":984, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":977, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":978, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":979, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":980, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":973, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":974, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":975, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":976, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":969, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":970, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":971, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":972, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":965, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":966, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":967, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":968, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":962, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":963, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":964, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"And", "id":986, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"Or", "id":956, "start":"1021", "end":"1021", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957, "start":"1021", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":958, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":959, "start":"1021", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":960, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Or", "id":947, "start":"1021", "end":"1021", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":948, "start":"1021", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":949, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":952, "start":"1021", "end":"1021", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":953, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"41", "Latency":"5"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"arg_hashVec_d", "id":950, "start":"980", "end":"1026", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_hashVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"46"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":951, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"5"}], "type":"inst"}, {"name":"arg_countVec_d", "id":954, "start":"980", "end":"1026", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_countVec_d\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"46"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":955, "start":"1021", "end":"1026", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"35", "Start Cycle":"41", "Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":945, "start":"1026", "end":"1030", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"46", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"1488", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Select", "id":513, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":529, "start":"1020", "end":"1021", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"40", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":416, "start":"1020", "end":"1020", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"16 (0x10)", "Max Fanout":"1", "Start Cycle":"40", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Compare", "id":432, "start":"1021", "end":"1022", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"41", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":261}]], "type":"inst"}, {"name":"Select", "id":530, "start":"1022", "end":"1022", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"42", "Latency":"0"}], "type":"inst"}, {"name":"Global variable", "id":394, "start":"987", "end":"988", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Global variable", "id":392, "start":"987", "end":"988", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Global variable", "id":395, "start":"987", "end":"988", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Cluster 32", "id":402, "start":"988", "end":"992", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c3_in_for_body68_i_zts8kernelv1s_c3_enter479_zts8kernelv1_4930_17", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Or", "id":935, "start":"988", "end":"988", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Exit", "id":933, "start":"988", "end":"992", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":433, "start":"992", "end":"1030", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"12", "Latency":"38"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"ST", "id":526, "start":"1030", "end":"1209", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"50", "Latency":"179"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"ST", "id":528, "start":"1030", "end":"1159", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"50", "Latency":"129"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Global variable", "id":393, "start":"987", "end":"988", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Cluster 31", "id":401, "start":"988", "end":"992", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body68_i_zts8kernelv1s_c2_enter4726_zts8kernelv1_4930_14", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Or", "id":932, "start":"988", "end":"988", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Exit", "id":930, "start":"988", "end":"992", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"8", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":458, "start":"992", "end":"1030", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"12", "Latency":"38"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"ST", "id":525, "start":"1030", "end":"1209", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"50", "Latency":"179"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"ST", "id":527, "start":"1030", "end":"1159", "details":[{"type":"table", "Instruction":"Store", "Width":"512 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"50", "Latency":"129"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}]}, {"name":"kernelV1.B9", "id":11, "start":"1210", "end":"1211", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":2, "to":3}, {"from":3, "to":12}, {"from":14, "to":15}, {"from":14, "to":17}, {"from":14, "to":16}, {"from":548, "to":551}, {"from":548, "to":549}, {"from":549, "to":550}, {"from":551, "to":541}, {"from":552, "to":640}, {"from":552, "to":631}, {"from":552, "to":626}, {"from":552, "to":617}, {"from":552, "to":612}, {"from":552, "to":603}, {"from":552, "to":598}, {"from":552, "to":589}, {"from":552, "to":584}, {"from":552, "to":575}, {"from":552, "to":570}, {"from":552, "to":561}, {"from":552, "to":557}, {"from":552, "to":554}, {"from":552, "to":553}, {"from":552, "to":541}, {"from":553, "to":541}, {"from":554, "to":555}, {"from":554, "to":541}, {"from":555, "to":654}, {"from":555, "to":565}, {"from":555, "to":559}, {"from":555, "to":556}, {"from":556, "to":653}, {"from":556, "to":541}, {"from":557, "to":558}, {"from":557, "to":541}, {"from":558, "to":653}, {"from":558, "to":564}, {"from":558, "to":559}, {"from":559, "to":573}, {"from":559, "to":560}, {"from":559, "to":541}, {"from":560, "to":569}, {"from":560, "to":652}, {"from":560, "to":541}, {"from":653, "to":654}, {"from":654, "to":655}, {"from":561, "to":562}, {"from":561, "to":563}, {"from":563, "to":568}, {"from":562, "to":652}, {"from":562, "to":572}, {"from":562, "to":564}, {"from":564, "to":565}, {"from":565, "to":579}, {"from":565, "to":566}, {"from":565, "to":541}, {"from":566, "to":567}, {"from":566, "to":569}, {"from":566, "to":651}, {"from":569, "to":541}, {"from":652, "to":655}, {"from":655, "to":656}, {"from":570, "to":571}, {"from":570, "to":541}, {"from":571, "to":651}, {"from":571, "to":578}, {"from":571, "to":572}, {"from":572, "to":573}, {"from":573, "to":587}, {"from":573, "to":574}, {"from":573, "to":541}, {"from":574, "to":583}, {"from":574, "to":650}, {"from":574, "to":541}, {"from":651, "to":656}, {"from":656, "to":657}, {"from":575, "to":576}, {"from":575, "to":577}, {"from":577, "to":582}, {"from":576, "to":650}, {"from":576, "to":586}, {"from":576, "to":578}, {"from":578, "to":579}, {"from":579, "to":593}, {"from":579, "to":580}, {"from":579, "to":541}, {"from":580, "to":581}, {"from":580, "to":583}, {"from":580, "to":649}, {"from":583, "to":541}, {"from":650, "to":657}, {"from":657, "to":658}, {"from":584, "to":585}, {"from":584, "to":541}, {"from":585, "to":649}, {"from":585, "to":592}, {"from":585, "to":586}, {"from":586, "to":587}, {"from":587, "to":601}, {"from":587, "to":588}, {"from":587, "to":541}, {"from":588, "to":597}, {"from":588, "to":648}, {"from":588, "to":541}, {"from":649, "to":658}, {"from":658, "to":659}, {"from":589, "to":590}, {"from":589, "to":591}, {"from":591, "to":596}, {"from":590, "to":648}, {"from":590, "to":600}, {"from":590, "to":592}, {"from":592, "to":593}, {"from":593, "to":607}, {"from":593, "to":594}, {"from":593, "to":541}, {"from":594, "to":595}, {"from":594, "to":597}, {"from":594, "to":647}, {"from":597, "to":541}, {"from":648, "to":659}, {"from":659, "to":660}, {"from":598, "to":599}, {"from":598, "to":541}, {"from":599, "to":647}, {"from":599, "to":606}, {"from":599, "to":600}, {"from":600, "to":601}, {"from":601, "to":615}, {"from":601, "to":602}, {"from":601, "to":541}, {"from":602, "to":611}, {"from":602, "to":646}, {"from":602, "to":541}, {"from":647, "to":660}, {"from":660, "to":661}, {"from":603, "to":604}, {"from":603, "to":605}, {"from":605, "to":610}, {"from":604, "to":646}, {"from":604, "to":614}, {"from":604, "to":606}, {"from":606, "to":607}, {"from":607, "to":621}, {"from":607, "to":608}, {"from":607, "to":541}, {"from":608, "to":609}, {"from":608, "to":611}, {"from":608, "to":645}, {"from":611, "to":541}, {"from":646, "to":661}, {"from":661, "to":662}, {"from":612, "to":613}, {"from":612, "to":541}, {"from":613, "to":645}, {"from":613, "to":620}, {"from":613, "to":614}, {"from":614, "to":615}, {"from":615, "to":629}, {"from":615, "to":616}, {"from":615, "to":541}, {"from":616, "to":625}, {"from":616, "to":644}, {"from":616, "to":541}, {"from":645, "to":662}, {"from":662, "to":663}, {"from":617, "to":618}, {"from":617, "to":619}, {"from":619, "to":624}, {"from":618, "to":644}, {"from":618, "to":628}, {"from":618, "to":620}, {"from":620, "to":621}, {"from":621, "to":635}, {"from":621, "to":622}, {"from":621, "to":541}, {"from":622, "to":623}, {"from":622, "to":625}, {"from":622, "to":643}, {"from":625, "to":541}, {"from":644, "to":663}, {"from":663, "to":664}, {"from":626, "to":627}, {"from":626, "to":541}, {"from":627, "to":643}, {"from":627, "to":634}, {"from":627, "to":628}, {"from":628, "to":629}, {"from":629, "to":630}, {"from":629, "to":541}, {"from":630, "to":639}, {"from":630, "to":642}, {"from":630, "to":541}, {"from":643, "to":664}, {"from":664, "to":665}, {"from":631, "to":632}, {"from":631, "to":633}, {"from":633, "to":638}, {"from":632, "to":642}, {"from":632, "to":634}, {"from":634, "to":635}, {"from":635, "to":636}, {"from":635, "to":541}, {"from":636, "to":637}, {"from":636, "to":639}, {"from":639, "to":541}, {"from":642, "to":665}, {"from":665, "to":666}, {"from":640, "to":641}, {"from":641, "to":666}, {"from":666, "to":541}, {"from":550, "to":638}, {"from":550, "to":624}, {"from":550, "to":610}, {"from":550, "to":596}, {"from":550, "to":582}, {"from":550, "to":568}, {"from":550, "to":541}, {"from":567, "to":568}, {"from":581, "to":582}, {"from":595, "to":596}, {"from":609, "to":610}, {"from":623, "to":624}, {"from":637, "to":638}, {"from":15, "to":17}, {"from":15, "to":16}, {"from":16, "to":17}, {"from":712, "to":713}, {"from":709, "to":710}, {"from":711, "to":713}, {"from":707, "to":708}, {"from":704, "to":705}, {"from":706, "to":708}, {"from":702, "to":703}, {"from":699, "to":700}, {"from":701, "to":703}, {"from":697, "to":698}, {"from":694, "to":695}, {"from":696, "to":698}, {"from":692, "to":693}, {"from":689, "to":690}, {"from":691, "to":693}, {"from":687, "to":688}, {"from":684, "to":685}, {"from":686, "to":688}, {"from":681, "to":682}, {"from":683, "to":670}, {"from":677, "to":678}, {"from":679, "to":680}, {"from":672, "to":675}, {"from":672, "to":673}, {"from":673, "to":674}, {"from":675, "to":676}, {"from":12, "to":5}, {"from":991, "to":992}, {"from":992, "to":999}, {"from":993, "to":994}, {"from":994, "to":996}, {"from":995, "to":996}, {"from":996, "to":997}, {"from":997, "to":998}, {"from":998, "to":1000}, {"from":5, "to":7}, {"from":18, "to":19}, {"from":18, "to":20}, {"from":726, "to":727}, {"from":727, "to":729}, {"from":734, "to":735}, {"from":722, "to":723}, {"from":722, "to":715}, {"from":724, "to":725}, {"from":725, "to":733}, {"from":725, "to":715}, {"from":728, "to":729}, {"from":730, "to":715}, {"from":20, "to":21}, {"from":7, "to":8}, {"from":752, "to":770}, {"from":752, "to":759}, {"from":752, "to":753}, {"from":753, "to":758}, {"from":753, "to":756}, {"from":759, "to":760}, {"from":774, "to":745}, {"from":754, "to":760}, {"from":754, "to":758}, {"from":754, "to":756}, {"from":754, "to":745}, {"from":755, "to":756}, {"from":755, "to":745}, {"from":756, "to":760}, {"from":757, "to":758}, {"from":757, "to":745}, {"from":758, "to":760}, {"from":760, "to":761}, {"from":760, "to":745}, {"from":761, "to":762}, {"from":762, "to":763}, {"from":763, "to":745}, {"from":778, "to":745}, {"from":8, "to":9}, {"from":62, "to":323}, {"from":61, "to":264}, {"from":60, "to":152}, {"from":59, "to":151}, {"from":58, "to":150}, {"from":57, "to":149}, {"from":56, "to":148}, {"from":55, "to":147}, {"from":54, "to":146}, {"from":53, "to":145}, {"from":52, "to":144}, {"from":51, "to":143}, {"from":50, "to":142}, {"from":49, "to":141}, {"from":48, "to":140}, {"from":47, "to":139}, {"from":46, "to":138}, {"from":45, "to":122}, {"from":90, "to":265}, {"from":90, "to":285}, {"from":90, "to":284}, {"from":90, "to":283}, {"from":90, "to":282}, {"from":90, "to":281}, {"from":90, "to":280}, {"from":90, "to":279}, {"from":90, "to":278}, {"from":90, "to":277}, {"from":90, "to":276}, {"from":90, "to":275}, {"from":90, "to":274}, {"from":90, "to":273}, {"from":90, "to":272}, {"from":90, "to":271}, {"from":89, "to":152}, {"from":89, "to":151}, {"from":89, "to":150}, {"from":89, "to":149}, {"from":89, "to":148}, {"from":89, "to":147}, {"from":89, "to":146}, {"from":89, "to":145}, {"from":89, "to":144}, {"from":89, "to":143}, {"from":89, "to":142}, {"from":89, "to":141}, {"from":89, "to":140}, {"from":89, "to":139}, {"from":89, "to":138}, {"from":89, "to":122}, {"from":65, "to":325}, {"from":65, "to":357}, {"from":65, "to":83}, {"from":65, "to":82}, {"from":65, "to":81}, {"from":65, "to":80}, {"from":65, "to":79}, {"from":65, "to":78}, {"from":65, "to":77}, {"from":65, "to":76}, {"from":65, "to":75}, {"from":65, "to":74}, {"from":65, "to":73}, {"from":65, "to":72}, {"from":65, "to":71}, {"from":65, "to":70}, {"from":65, "to":69}, {"from":65, "to":68}, {"from":65, "to":67}, {"from":65, "to":86}, {"from":65, "to":87}, {"from":87, "to":265}, {"from":87, "to":308}, {"from":782, "to":780}, {"from":86, "to":122}, {"from":122, "to":154}, {"from":122, "to":153}, {"from":154, "to":186}, {"from":67, "to":85}, {"from":67, "to":91}, {"from":67, "to":84}, {"from":84, "to":91}, {"from":91, "to":137}, {"from":91, "to":136}, {"from":91, "to":135}, {"from":91, "to":134}, {"from":91, "to":133}, {"from":91, "to":132}, {"from":91, "to":131}, {"from":91, "to":130}, {"from":91, "to":129}, {"from":91, "to":128}, {"from":91, "to":127}, {"from":91, "to":126}, {"from":91, "to":125}, {"from":91, "to":124}, {"from":91, "to":123}, {"from":123, "to":186}, {"from":123, "to":185}, {"from":186, "to":217}, {"from":186, "to":219}, {"from":217, "to":356}, {"from":124, "to":188}, {"from":124, "to":187}, {"from":125, "to":190}, {"from":125, "to":189}, {"from":126, "to":192}, {"from":126, "to":191}, {"from":127, "to":194}, {"from":127, "to":193}, {"from":128, "to":196}, {"from":128, "to":195}, {"from":129, "to":198}, {"from":129, "to":197}, {"from":130, "to":200}, {"from":130, "to":199}, {"from":131, "to":202}, {"from":131, "to":201}, {"from":132, "to":204}, {"from":132, "to":203}, {"from":133, "to":206}, {"from":133, "to":205}, {"from":134, "to":208}, {"from":134, "to":207}, {"from":135, "to":210}, {"from":135, "to":209}, {"from":136, "to":212}, {"from":136, "to":211}, {"from":137, "to":214}, {"from":137, "to":213}, {"from":85, "to":216}, {"from":85, "to":215}, {"from":68, "to":92}, {"from":68, "to":93}, {"from":93, "to":271}, {"from":93, "to":364}, {"from":785, "to":783}, {"from":92, "to":138}, {"from":138, "to":156}, {"from":138, "to":155}, {"from":156, "to":188}, {"from":188, "to":219}, {"from":219, "to":235}, {"from":219, "to":234}, {"from":235, "to":250}, {"from":69, "to":94}, {"from":69, "to":95}, {"from":95, "to":272}, {"from":95, "to":365}, {"from":788, "to":786}, {"from":94, "to":139}, {"from":139, "to":158}, {"from":139, "to":157}, {"from":158, "to":190}, {"from":190, "to":234}, {"from":234, "to":243}, {"from":234, "to":242}, {"from":243, "to":250}, {"from":243, "to":254}, {"from":250, "to":255}, {"from":70, "to":96}, {"from":70, "to":97}, {"from":97, "to":273}, {"from":97, "to":366}, {"from":791, "to":789}, {"from":96, "to":140}, {"from":140, "to":160}, {"from":140, "to":159}, {"from":160, "to":192}, {"from":192, "to":242}, {"from":242, "to":249}, {"from":242, "to":248}, {"from":242, "to":247}, {"from":248, "to":268}, {"from":249, "to":255}, {"from":249, "to":254}, {"from":254, "to":262}, {"from":255, "to":263}, {"from":71, "to":98}, {"from":71, "to":99}, {"from":99, "to":274}, {"from":99, "to":367}, {"from":794, "to":792}, {"from":98, "to":141}, {"from":141, "to":162}, {"from":141, "to":161}, {"from":162, "to":194}, {"from":194, "to":247}, {"from":247, "to":268}, {"from":247, "to":253}, {"from":247, "to":252}, {"from":253, "to":263}, {"from":253, "to":262}, {"from":262, "to":269}, {"from":263, "to":270}, {"from":72, "to":100}, {"from":72, "to":101}, {"from":101, "to":275}, {"from":101, "to":368}, {"from":797, "to":795}, {"from":100, "to":142}, {"from":142, "to":164}, {"from":142, "to":163}, {"from":164, "to":196}, {"from":196, "to":252}, {"from":252, "to":261}, {"from":252, "to":260}, {"from":252, "to":259}, {"from":260, "to":268}, {"from":268, "to":338}, {"from":261, "to":270}, {"from":261, "to":269}, {"from":269, "to":291}, {"from":270, "to":292}, {"from":73, "to":102}, {"from":73, "to":103}, {"from":103, "to":276}, {"from":103, "to":369}, {"from":800, "to":798}, {"from":102, "to":143}, {"from":143, "to":166}, {"from":143, "to":165}, {"from":166, "to":198}, {"from":198, "to":259}, {"from":259, "to":311}, {"from":259, "to":267}, {"from":259, "to":266}, {"from":267, "to":292}, {"from":267, "to":291}, {"from":291, "to":313}, {"from":292, "to":314}, {"from":74, "to":104}, {"from":74, "to":105}, {"from":105, "to":277}, {"from":105, "to":370}, {"from":803, "to":801}, {"from":104, "to":144}, {"from":144, "to":168}, {"from":144, "to":167}, {"from":168, "to":200}, {"from":200, "to":266}, {"from":266, "to":290}, {"from":266, "to":289}, {"from":266, "to":288}, {"from":266, "to":287}, {"from":289, "to":330}, {"from":290, "to":314}, {"from":290, "to":313}, {"from":313, "to":321}, {"from":314, "to":322}, {"from":75, "to":106}, {"from":75, "to":107}, {"from":107, "to":278}, {"from":107, "to":371}, {"from":806, "to":804}, {"from":106, "to":145}, {"from":145, "to":170}, {"from":145, "to":169}, {"from":170, "to":202}, {"from":202, "to":224}, {"from":202, "to":288}, {"from":288, "to":330}, {"from":288, "to":311}, {"from":288, "to":312}, {"from":288, "to":310}, {"from":312, "to":322}, {"from":312, "to":321}, {"from":321, "to":331}, {"from":322, "to":332}, {"from":311, "to":338}, {"from":76, "to":108}, {"from":76, "to":109}, {"from":109, "to":279}, {"from":109, "to":372}, {"from":809, "to":807}, {"from":108, "to":146}, {"from":146, "to":172}, {"from":146, "to":171}, {"from":172, "to":204}, {"from":204, "to":224}, {"from":204, "to":310}, {"from":310, "to":320}, {"from":310, "to":319}, {"from":310, "to":318}, {"from":319, "to":330}, {"from":330, "to":338}, {"from":338, "to":355}, {"from":320, "to":332}, {"from":320, "to":331}, {"from":331, "to":344}, {"from":332, "to":339}, {"from":224, "to":239}, {"from":77, "to":110}, {"from":77, "to":111}, {"from":111, "to":280}, {"from":111, "to":373}, {"from":812, "to":810}, {"from":110, "to":147}, {"from":147, "to":174}, {"from":147, "to":173}, {"from":174, "to":206}, {"from":206, "to":226}, {"from":206, "to":318}, {"from":318, "to":350}, {"from":318, "to":329}, {"from":318, "to":328}, {"from":329, "to":339}, {"from":329, "to":346}, {"from":339, "to":347}, {"from":78, "to":112}, {"from":78, "to":113}, {"from":113, "to":281}, {"from":113, "to":374}, {"from":815, "to":813}, {"from":112, "to":148}, {"from":148, "to":176}, {"from":148, "to":175}, {"from":176, "to":208}, {"from":208, "to":226}, {"from":208, "to":328}, {"from":328, "to":337}, {"from":328, "to":336}, {"from":328, "to":335}, {"from":336, "to":345}, {"from":337, "to":347}, {"from":337, "to":346}, {"from":346, "to":351}, {"from":347, "to":352}, {"from":226, "to":239}, {"from":239, "to":246}, {"from":79, "to":114}, {"from":79, "to":115}, {"from":115, "to":282}, {"from":115, "to":375}, {"from":818, "to":816}, {"from":114, "to":149}, {"from":149, "to":178}, {"from":149, "to":177}, {"from":178, "to":210}, {"from":210, "to":228}, {"from":210, "to":335}, {"from":335, "to":344}, {"from":335, "to":351}, {"from":335, "to":345}, {"from":335, "to":343}, {"from":343, "to":352}, {"from":343, "to":349}, {"from":343, "to":348}, {"from":352, "to":356}, {"from":351, "to":353}, {"from":344, "to":350}, {"from":350, "to":355}, {"from":80, "to":116}, {"from":80, "to":117}, {"from":117, "to":283}, {"from":117, "to":376}, {"from":821, "to":819}, {"from":116, "to":150}, {"from":150, "to":180}, {"from":150, "to":179}, {"from":180, "to":212}, {"from":212, "to":228}, {"from":212, "to":230}, {"from":212, "to":229}, {"from":229, "to":345}, {"from":345, "to":354}, {"from":228, "to":241}, {"from":81, "to":118}, {"from":81, "to":119}, {"from":119, "to":284}, {"from":119, "to":377}, {"from":824, "to":822}, {"from":118, "to":151}, {"from":151, "to":182}, {"from":151, "to":181}, {"from":182, "to":214}, {"from":214, "to":232}, {"from":214, "to":230}, {"from":230, "to":349}, {"from":349, "to":353}, {"from":353, "to":354}, {"from":82, "to":120}, {"from":82, "to":121}, {"from":121, "to":285}, {"from":121, "to":359}, {"from":827, "to":825}, {"from":120, "to":152}, {"from":152, "to":184}, {"from":152, "to":183}, {"from":184, "to":216}, {"from":216, "to":232}, {"from":216, "to":233}, {"from":233, "to":348}, {"from":348, "to":354}, {"from":354, "to":355}, {"from":355, "to":356}, {"from":356, "to":357}, {"from":357, "to":358}, {"from":357, "to":359}, {"from":358, "to":360}, {"from":232, "to":241}, {"from":241, "to":246}, {"from":246, "to":287}, {"from":287, "to":309}, {"from":83, "to":333}, {"from":83, "to":88}, {"from":88, "to":326}, {"from":66, "to":334}, {"from":64, "to":360}, {"from":64, "to":183}, {"from":64, "to":181}, {"from":64, "to":179}, {"from":64, "to":177}, {"from":64, "to":175}, {"from":64, "to":173}, {"from":64, "to":171}, {"from":64, "to":169}, {"from":64, "to":167}, {"from":64, "to":165}, {"from":64, "to":163}, {"from":64, "to":161}, {"from":64, "to":159}, {"from":64, "to":157}, {"from":64, "to":155}, {"from":64, "to":153}, {"from":153, "to":185}, {"from":185, "to":218}, {"from":185, "to":286}, {"from":185, "to":257}, {"from":155, "to":187}, {"from":187, "to":218}, {"from":187, "to":257}, {"from":187, "to":293}, {"from":218, "to":236}, {"from":157, "to":189}, {"from":189, "to":220}, {"from":189, "to":257}, {"from":189, "to":294}, {"from":159, "to":191}, {"from":191, "to":220}, {"from":191, "to":257}, {"from":191, "to":295}, {"from":220, "to":236}, {"from":236, "to":244}, {"from":161, "to":193}, {"from":193, "to":221}, {"from":193, "to":296}, {"from":193, "to":257}, {"from":163, "to":195}, {"from":195, "to":221}, {"from":195, "to":297}, {"from":195, "to":257}, {"from":221, "to":237}, {"from":165, "to":197}, {"from":197, "to":222}, {"from":197, "to":298}, {"from":197, "to":257}, {"from":167, "to":199}, {"from":199, "to":222}, {"from":199, "to":299}, {"from":199, "to":257}, {"from":222, "to":237}, {"from":237, "to":244}, {"from":244, "to":251}, {"from":169, "to":201}, {"from":201, "to":223}, {"from":201, "to":300}, {"from":201, "to":257}, {"from":171, "to":203}, {"from":203, "to":223}, {"from":203, "to":301}, {"from":203, "to":257}, {"from":223, "to":238}, {"from":173, "to":205}, {"from":205, "to":225}, {"from":205, "to":302}, {"from":205, "to":257}, {"from":175, "to":207}, {"from":207, "to":225}, {"from":207, "to":303}, {"from":207, "to":257}, {"from":225, "to":238}, {"from":238, "to":245}, {"from":177, "to":209}, {"from":209, "to":227}, {"from":209, "to":304}, {"from":209, "to":257}, {"from":179, "to":211}, {"from":211, "to":227}, {"from":211, "to":305}, {"from":211, "to":257}, {"from":227, "to":240}, {"from":181, "to":213}, {"from":213, "to":231}, {"from":213, "to":306}, {"from":213, "to":257}, {"from":183, "to":215}, {"from":215, "to":231}, {"from":215, "to":307}, {"from":215, "to":258}, {"from":231, "to":240}, {"from":240, "to":245}, {"from":245, "to":251}, {"from":251, "to":256}, {"from":251, "to":317}, {"from":251, "to":257}, {"from":251, "to":258}, {"from":258, "to":316}, {"from":892, "to":890}, {"from":257, "to":265}, {"from":257, "to":308}, {"from":257, "to":364}, {"from":257, "to":365}, {"from":257, "to":366}, {"from":257, "to":367}, {"from":257, "to":368}, {"from":257, "to":369}, {"from":257, "to":370}, {"from":257, "to":371}, {"from":257, "to":372}, {"from":257, "to":373}, {"from":257, "to":374}, {"from":257, "to":375}, {"from":257, "to":376}, {"from":257, "to":377}, {"from":886, "to":887}, {"from":887, "to":889}, {"from":882, "to":883}, {"from":883, "to":885}, {"from":878, "to":879}, {"from":879, "to":881}, {"from":874, "to":875}, {"from":875, "to":877}, {"from":870, "to":871}, {"from":871, "to":873}, {"from":866, "to":867}, {"from":867, "to":869}, {"from":862, "to":863}, {"from":863, "to":865}, {"from":858, "to":859}, {"from":859, "to":861}, {"from":854, "to":855}, {"from":855, "to":857}, {"from":850, "to":851}, {"from":851, "to":853}, {"from":846, "to":847}, {"from":847, "to":849}, {"from":842, "to":843}, {"from":843, "to":845}, {"from":838, "to":839}, {"from":839, "to":841}, {"from":834, "to":835}, {"from":835, "to":837}, {"from":830, "to":831}, {"from":831, "to":833}, {"from":832, "to":833}, {"from":833, "to":828}, {"from":836, "to":837}, {"from":837, "to":828}, {"from":840, "to":841}, {"from":841, "to":828}, {"from":844, "to":845}, {"from":845, "to":828}, {"from":848, "to":849}, {"from":849, "to":828}, {"from":852, "to":853}, {"from":853, "to":828}, {"from":856, "to":857}, {"from":857, "to":828}, {"from":860, "to":861}, {"from":861, "to":828}, {"from":864, "to":865}, {"from":865, "to":828}, {"from":868, "to":869}, {"from":869, "to":828}, {"from":872, "to":873}, {"from":873, "to":828}, {"from":876, "to":877}, {"from":877, "to":828}, {"from":880, "to":881}, {"from":881, "to":828}, {"from":884, "to":885}, {"from":885, "to":828}, {"from":888, "to":889}, {"from":889, "to":828}, {"from":265, "to":286}, {"from":286, "to":308}, {"from":308, "to":361}, {"from":256, "to":309}, {"from":256, "to":264}, {"from":264, "to":271}, {"from":264, "to":272}, {"from":264, "to":273}, {"from":264, "to":274}, {"from":264, "to":275}, {"from":264, "to":276}, {"from":264, "to":277}, {"from":264, "to":278}, {"from":264, "to":279}, {"from":264, "to":280}, {"from":264, "to":281}, {"from":264, "to":282}, {"from":264, "to":283}, {"from":264, "to":284}, {"from":264, "to":285}, {"from":895, "to":893}, {"from":285, "to":307}, {"from":307, "to":378}, {"from":284, "to":306}, {"from":306, "to":377}, {"from":283, "to":305}, {"from":305, "to":376}, {"from":282, "to":304}, {"from":304, "to":375}, {"from":281, "to":303}, {"from":303, "to":374}, {"from":280, "to":302}, {"from":302, "to":373}, {"from":279, "to":301}, {"from":301, "to":372}, {"from":278, "to":300}, {"from":300, "to":371}, {"from":277, "to":299}, {"from":299, "to":370}, {"from":276, "to":298}, {"from":298, "to":369}, {"from":275, "to":297}, {"from":297, "to":368}, {"from":274, "to":296}, {"from":296, "to":367}, {"from":273, "to":295}, {"from":295, "to":366}, {"from":904, "to":902}, {"from":272, "to":294}, {"from":294, "to":365}, {"from":901, "to":899}, {"from":271, "to":293}, {"from":293, "to":364}, {"from":898, "to":896}, {"from":309, "to":315}, {"from":309, "to":317}, {"from":309, "to":378}, {"from":309, "to":316}, {"from":309, "to":359}, {"from":359, "to":361}, {"from":359, "to":383}, {"from":927, "to":928}, {"from":927, "to":925}, {"from":928, "to":925}, {"from":316, "to":324}, {"from":324, "to":383}, {"from":907, "to":909}, {"from":908, "to":909}, {"from":909, "to":905}, {"from":317, "to":326}, {"from":317, "to":325}, {"from":922, "to":910}, {"from":914, "to":910}, {"from":325, "to":333}, {"from":326, "to":333}, {"from":315, "to":323}, {"from":323, "to":361}, {"from":323, "to":360}, {"from":361, "to":363}, {"from":361, "to":364}, {"from":361, "to":365}, {"from":361, "to":366}, {"from":361, "to":367}, {"from":361, "to":368}, {"from":361, "to":369}, {"from":361, "to":370}, {"from":361, "to":371}, {"from":361, "to":372}, {"from":361, "to":373}, {"from":361, "to":374}, {"from":361, "to":375}, {"from":361, "to":376}, {"from":361, "to":377}, {"from":377, "to":382}, {"from":376, "to":382}, {"from":375, "to":382}, {"from":374, "to":382}, {"from":373, "to":381}, {"from":372, "to":381}, {"from":371, "to":381}, {"from":370, "to":381}, {"from":369, "to":380}, {"from":368, "to":380}, {"from":367, "to":379}, {"from":366, "to":379}, {"from":379, "to":380}, {"from":380, "to":381}, {"from":381, "to":382}, {"from":365, "to":382}, {"from":364, "to":382}, {"from":382, "to":383}, {"from":363, "to":378}, {"from":378, "to":383}, {"from":9, "to":7}, {"from":9, "to":6}, {"from":6, "to":5}, {"from":6, "to":4}, {"from":4, "to":10}, {"from":10, "to":11}, {"from":390, "to":400}, {"from":389, "to":398}, {"from":391, "to":400}, {"from":391, "to":399}, {"from":391, "to":398}, {"from":391, "to":397}, {"from":397, "to":417}, {"from":417, "to":458}, {"from":398, "to":453}, {"from":399, "to":418}, {"from":418, "to":433}, {"from":396, "to":416}, {"from":396, "to":415}, {"from":396, "to":414}, {"from":396, "to":413}, {"from":396, "to":412}, {"from":396, "to":411}, {"from":396, "to":410}, {"from":396, "to":409}, {"from":396, "to":408}, {"from":396, "to":407}, {"from":396, "to":406}, {"from":396, "to":405}, {"from":396, "to":404}, {"from":396, "to":403}, {"from":396, "to":523}, {"from":403, "to":419}, {"from":403, "to":453}, {"from":419, "to":460}, {"from":419, "to":456}, {"from":419, "to":435}, {"from":419, "to":434}, {"from":419, "to":523}, {"from":434, "to":459}, {"from":434, "to":454}, {"from":434, "to":453}, {"from":434, "to":523}, {"from":453, "to":458}, {"from":453, "to":459}, {"from":453, "to":523}, {"from":938, "to":939}, {"from":939, "to":936}, {"from":942, "to":936}, {"from":940, "to":941}, {"from":941, "to":936}, {"from":943, "to":944}, {"from":944, "to":936}, {"from":459, "to":523}, {"from":404, "to":420}, {"from":404, "to":523}, {"from":420, "to":454}, {"from":420, "to":437}, {"from":420, "to":435}, {"from":435, "to":457}, {"from":435, "to":455}, {"from":435, "to":523}, {"from":455, "to":467}, {"from":455, "to":461}, {"from":455, "to":523}, {"from":454, "to":460}, {"from":460, "to":466}, {"from":405, "to":421}, {"from":405, "to":436}, {"from":436, "to":468}, {"from":421, "to":461}, {"from":421, "to":438}, {"from":421, "to":437}, {"from":437, "to":456}, {"from":456, "to":463}, {"from":456, "to":462}, {"from":456, "to":523}, {"from":462, "to":468}, {"from":462, "to":467}, {"from":462, "to":469}, {"from":467, "to":523}, {"from":468, "to":523}, {"from":461, "to":466}, {"from":466, "to":476}, {"from":406, "to":422}, {"from":406, "to":523}, {"from":422, "to":469}, {"from":422, "to":440}, {"from":422, "to":438}, {"from":438, "to":457}, {"from":457, "to":472}, {"from":457, "to":465}, {"from":457, "to":464}, {"from":457, "to":523}, {"from":464, "to":477}, {"from":464, "to":473}, {"from":464, "to":523}, {"from":469, "to":476}, {"from":476, "to":486}, {"from":407, "to":423}, {"from":407, "to":439}, {"from":439, "to":478}, {"from":423, "to":473}, {"from":423, "to":441}, {"from":423, "to":440}, {"from":440, "to":463}, {"from":463, "to":472}, {"from":463, "to":471}, {"from":463, "to":470}, {"from":463, "to":523}, {"from":470, "to":478}, {"from":470, "to":477}, {"from":470, "to":479}, {"from":477, "to":523}, {"from":478, "to":523}, {"from":472, "to":493}, {"from":473, "to":486}, {"from":486, "to":497}, {"from":408, "to":424}, {"from":408, "to":523}, {"from":424, "to":479}, {"from":424, "to":443}, {"from":424, "to":441}, {"from":441, "to":465}, {"from":465, "to":482}, {"from":465, "to":475}, {"from":465, "to":474}, {"from":465, "to":523}, {"from":474, "to":487}, {"from":474, "to":483}, {"from":474, "to":523}, {"from":479, "to":497}, {"from":497, "to":506}, {"from":409, "to":425}, {"from":409, "to":442}, {"from":442, "to":488}, {"from":425, "to":483}, {"from":425, "to":444}, {"from":425, "to":443}, {"from":443, "to":471}, {"from":471, "to":482}, {"from":471, "to":481}, {"from":471, "to":480}, {"from":471, "to":523}, {"from":480, "to":488}, {"from":480, "to":487}, {"from":480, "to":489}, {"from":487, "to":523}, {"from":488, "to":523}, {"from":482, "to":493}, {"from":493, "to":517}, {"from":483, "to":506}, {"from":506, "to":514}, {"from":410, "to":426}, {"from":410, "to":523}, {"from":426, "to":489}, {"from":426, "to":446}, {"from":426, "to":444}, {"from":444, "to":475}, {"from":475, "to":492}, {"from":475, "to":485}, {"from":475, "to":484}, {"from":475, "to":523}, {"from":484, "to":498}, {"from":484, "to":494}, {"from":484, "to":523}, {"from":489, "to":514}, {"from":514, "to":518}, {"from":411, "to":427}, {"from":411, "to":445}, {"from":445, "to":499}, {"from":427, "to":494}, {"from":427, "to":447}, {"from":427, "to":446}, {"from":446, "to":481}, {"from":481, "to":492}, {"from":481, "to":491}, {"from":481, "to":490}, {"from":481, "to":523}, {"from":490, "to":499}, {"from":490, "to":498}, {"from":490, "to":500}, {"from":498, "to":523}, {"from":499, "to":523}, {"from":492, "to":512}, {"from":494, "to":518}, {"from":518, "to":520}, {"from":412, "to":428}, {"from":412, "to":523}, {"from":428, "to":500}, {"from":428, "to":449}, {"from":428, "to":447}, {"from":447, "to":485}, {"from":485, "to":503}, {"from":485, "to":496}, {"from":485, "to":495}, {"from":485, "to":523}, {"from":495, "to":507}, {"from":495, "to":504}, {"from":495, "to":523}, {"from":500, "to":520}, {"from":520, "to":522}, {"from":413, "to":429}, {"from":413, "to":448}, {"from":448, "to":508}, {"from":429, "to":504}, {"from":429, "to":450}, {"from":429, "to":449}, {"from":449, "to":491}, {"from":491, "to":503}, {"from":491, "to":502}, {"from":491, "to":501}, {"from":491, "to":523}, {"from":501, "to":508}, {"from":501, "to":507}, {"from":501, "to":509}, {"from":507, "to":523}, {"from":508, "to":523}, {"from":503, "to":512}, {"from":512, "to":517}, {"from":517, "to":519}, {"from":504, "to":522}, {"from":522, "to":524}, {"from":414, "to":430}, {"from":414, "to":523}, {"from":430, "to":509}, {"from":430, "to":452}, {"from":430, "to":450}, {"from":450, "to":496}, {"from":496, "to":511}, {"from":496, "to":505}, {"from":496, "to":523}, {"from":505, "to":515}, {"from":505, "to":513}, {"from":505, "to":523}, {"from":509, "to":524}, {"from":524, "to":529}, {"from":415, "to":431}, {"from":415, "to":451}, {"from":451, "to":516}, {"from":431, "to":513}, {"from":431, "to":452}, {"from":452, "to":502}, {"from":502, "to":511}, {"from":502, "to":510}, {"from":502, "to":523}, {"from":510, "to":516}, {"from":510, "to":515}, {"from":515, "to":523}, {"from":516, "to":523}, {"from":511, "to":519}, {"from":519, "to":521}, {"from":521, "to":523}, {"from":523, "to":525}, {"from":523, "to":526}, {"from":523, "to":528}, {"from":523, "to":527}, {"from":985, "to":945}, {"from":981, "to":982}, {"from":982, "to":945}, {"from":983, "to":984}, {"from":984, "to":945}, {"from":977, "to":978}, {"from":978, "to":945}, {"from":979, "to":980}, {"from":980, "to":945}, {"from":973, "to":974}, {"from":974, "to":945}, {"from":975, "to":976}, {"from":976, "to":945}, {"from":969, "to":970}, {"from":970, "to":945}, {"from":971, "to":972}, {"from":972, "to":945}, {"from":965, "to":966}, {"from":966, "to":945}, {"from":967, "to":968}, {"from":968, "to":945}, {"from":961, "to":962}, {"from":962, "to":945}, {"from":963, "to":964}, {"from":964, "to":945}, {"from":986, "to":945}, {"from":956, "to":959}, {"from":956, "to":957}, {"from":957, "to":958}, {"from":958, "to":945}, {"from":959, "to":960}, {"from":960, "to":945}, {"from":947, "to":955}, {"from":947, "to":952}, {"from":947, "to":951}, {"from":947, "to":948}, {"from":948, "to":949}, {"from":949, "to":945}, {"from":952, "to":953}, {"from":953, "to":945}, {"from":950, "to":951}, {"from":954, "to":955}, {"from":513, "to":529}, {"from":529, "to":530}, {"from":416, "to":432}, {"from":432, "to":530}, {"from":394, "to":402}, {"from":392, "to":401}, {"from":395, "to":402}, {"from":402, "to":433}, {"from":935, "to":933}, {"from":433, "to":528}, {"from":433, "to":526}, {"from":393, "to":401}, {"from":401, "to":458}, {"from":932, "to":930}, {"from":458, "to":527}, {"from":458, "to":525}]}};
var bottleneckJSON={"bottlenecks":[{"name":"\'i\'", "id":1095, "src":"552", "dst":"667", "type":"fMAX/II", "brief":"Data dependency", "loop":"16X Partially unrolled kernelV1.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'i\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"146"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"146"}]}]}], "nodes":[{"name":"\'i\'", "id":552, "start":"4.00", "parent":"_ZTS8kernelV1.B1", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"+", "id":640, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}, {"name":"Feedback", "id":667, "end":"4.00", "parent":"_ZTS8kernelV1.B1", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":146}]], "type":"inst"}], "links":[{"from":552, "to":640}, {"from":640, "to":667}, {"from":552, "to":667, "reverse":1}]}, {"name":"Feedback", "id":1096, "src":"722", "dst":"731", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernelV1.B3", "details":[{"type":"table", "Loop: ":"_ZTS8kernelV1.B3", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"169"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"169"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"169"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"169"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"169"}]}]}], "nodes":[{"name":"Feedback", "id":722, "start":"4.00", "parent":"_ZTS8kernelV1.B3", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":723, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Select", "id":725, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":733, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"+", "id":735, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}, {"name":"Feedback", "id":731, "end":"4.00", "parent":"_ZTS8kernelV1.B3", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":169}]], "type":"inst"}], "links":[{"from":722, "to":723}, {"from":725, "to":725}, {"from":725, "to":733}, {"from":723, "to":731}, {"from":725, "to":731}, {"from":722, "to":731, "reverse":1}]}, {"name":"\'p\'", "id":1097, "src":"752", "dst":"771", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernelV1.B5", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'p\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"177"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"177"}]}]}], "nodes":[{"name":"\'p\'", "id":752, "start":"4.00", "parent":"_ZTS8kernelV1.B5", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}, {"name":"+", "id":770, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}, {"name":"Feedback", "id":771, "end":"4.00", "parent":"_ZTS8kernelV1.B5", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":177}]], "type":"inst"}], "links":[{"from":752, "to":770}, {"from":770, "to":771}, {"from":752, "to":771, "reverse":1}]}, {"name":"countVec", "id":1098, "src":"90", "dst":"384", "type":"fMAX/II", "brief":"Memory dependency", "loop":"kernelV1.B6", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"countVec", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"143"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"223"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"251"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"241"}]}, {"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"241"}]}]}], "nodes":[{"name":"countVec", "id":90, "start":"17.00", "parent":"_ZTS8kernelV1.B6", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"LD", "id":265, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"+", "id":286, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":223}]], "type":"inst"}, {"name":"ST", "id":308, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"LD", "id":361, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"Trunc", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":241}]], "type":"inst"}, {"name":"ST", "id":366, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":379, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":380, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":381, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Or", "id":382, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"ST", "id":383, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}, {"name":"Feedback", "id":384, "end":"57.00", "parent":"_ZTS8kernelV1.B6", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":251}]], "type":"inst"}], "links":[{"from":90, "to":265}, {"from":265, "to":286}, {"from":286, "to":308}, {"from":308, "to":361}, {"from":361, "to":366}, {"from":366, "to":379}, {"from":379, "to":380}, {"from":380, "to":381}, {"from":381, "to":382}, {"from":382, "to":383}, {"from":383, "to":384}, {"from":90, "to":384, "reverse":1}]}, {"name":"hashVec", "id":1099, "src":"89", "dst":"362", "type":"fMAX/II", "brief":"Memory dependency", "loop":"kernelV1.B6", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"hashVec", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"142"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"168"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":"522"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"240"}]}]}], "nodes":[{"name":"hashVec", "id":89, "start":"2.00", "parent":"_ZTS8kernelV1.B6", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"LD", "id":152, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":140, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":141, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":144, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":145, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":138, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":139, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":150, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":151, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":142, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":143, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":122, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":146, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":147, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":148, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"LD", "id":149, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":168}]], "type":"inst"}, {"name":"ST", "id":360, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}, {"name":"LD", "id":20, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":522}]], "type":"inst"}, {"name":"Feedback", "id":362, "end":"37.00", "parent":"_ZTS8kernelV1.B6", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":240}]], "type":"inst"}], "links":[{"from":89, "to":152}, {"from":89, "to":140}, {"from":89, "to":141}, {"from":89, "to":144}, {"from":89, "to":145}, {"from":89, "to":138}, {"from":89, "to":139}, {"from":89, "to":150}, {"from":89, "to":151}, {"from":89, "to":142}, {"from":89, "to":143}, {"from":89, "to":122}, {"from":89, "to":146}, {"from":89, "to":147}, {"from":89, "to":148}, {"from":89, "to":149}, {"from":152, "to":360}, {"from":140, "to":360}, {"from":141, "to":360}, {"from":144, "to":360}, {"from":145, "to":360}, {"from":138, "to":360}, {"from":139, "to":360}, {"from":150, "to":360}, {"from":151, "to":360}, {"from":142, "to":360}, {"from":143, "to":360}, {"from":122, "to":360}, {"from":146, "to":360}, {"from":147, "to":360}, {"from":148, "to":360}, {"from":149, "to":360}, {"from":152, "to":20}, {"from":140, "to":20}, {"from":141, "to":20}, {"from":144, "to":20}, {"from":145, "to":20}, {"from":138, "to":20}, {"from":139, "to":20}, {"from":150, "to":20}, {"from":151, "to":20}, {"from":142, "to":20}, {"from":143, "to":20}, {"from":122, "to":20}, {"from":146, "to":20}, {"from":147, "to":20}, {"from":148, "to":20}, {"from":149, "to":20}, {"from":360, "to":362}, {"from":20, "to":362}, {"from":89, "to":362, "reverse":1}]}, {"name":"Global variable", "id":1100, "src":"393", "dst":"531", "type":"fMAX/II", "brief":"Memory dependency", "loop":"16X Partially unrolled kernelV1.B8", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}]}]}], "nodes":[{"name":"Global variable", "id":393, "start":"7.00", "parent":"_ZTS8kernelV1.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Or", "id":932, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Or", "id":935, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"ST", "id":433, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"ST", "id":458, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"ST", "id":525, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"ST", "id":526, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Feedback", "id":531, "end":"230.00", "parent":"_ZTS8kernelV1.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}], "links":[{"from":458, "to":525}, {"from":433, "to":526}, {"from":525, "to":531}, {"from":393, "to":531, "reverse":1}]}, {"name":"Global variable", "id":1101, "src":"395", "dst":"532", "type":"fMAX/II", "brief":"Memory dependency", "loop":"16X Partially unrolled kernelV1.B8", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}]}]}], "nodes":[{"name":"Global variable", "id":395, "start":"7.00", "parent":"_ZTS8kernelV1.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"ST", "id":433, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"ST", "id":526, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Feedback", "id":532, "end":"230.00", "parent":"_ZTS8kernelV1.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}], "links":[{"from":433, "to":526}, {"from":395, "to":433}, {"from":526, "to":532}, {"from":395, "to":532, "reverse":1}]}, {"name":"Global variable", "id":1102, "src":"392", "dst":"533", "type":"fMAX/II", "brief":"Memory dependency", "loop":"16X Partially unrolled kernelV1.B8", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"262"}]}]}], "nodes":[{"name":"Global variable", "id":392, "start":"7.00", "parent":"_ZTS8kernelV1.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"ST", "id":458, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"ST", "id":527, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"Feedback", "id":533, "end":"180.00", "parent":"_ZTS8kernelV1.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}], "links":[{"from":458, "to":527}, {"from":392, "to":458}, {"from":527, "to":533}, {"from":392, "to":533, "reverse":1}]}, {"name":"Global variable", "id":1103, "src":"394", "dst":"534", "type":"fMAX/II", "brief":"Memory dependency", "loop":"16X Partially unrolled kernelV1.B8", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":"263"}]}]}], "nodes":[{"name":"Global variable", "id":394, "start":"7.00", "parent":"_ZTS8kernelV1.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"ST", "id":433, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"ST", "id":528, "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"Feedback", "id":534, "end":"180.00", "parent":"_ZTS8kernelV1.B8", "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}], "links":[{"from":433, "to":528}, {"from":394, "to":433}, {"from":528, "to":534}, {"from":394, "to":534, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"device", "id":1723, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"4096 bytes", "Channels":"4 channels", "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel device Width (bits)":"512, 512, 512, 512"}], "type":"memsys", "children":[{"name":"device", "id":1725, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"1500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x1000000000000"}], "type":"bb"}, {"name":"device", "id":1726, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"1500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x1000200000000"}], "type":"bb"}, {"name":"device", "id":1727, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"1500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x1000400000000"}], "type":"bb"}, {"name":"device", "id":1728, "details":[{"type":"table", "Data Width":"512", "Address Width":"33", "Latency":"1500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x1000600000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1724, "parent":"1723", "bw":"76800.00", "num_channels":"4", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1729, "parent":"1723", "type":"bb", "children":[{"name":"SHARE", "id":1730, "type":"arb"}, {"name":"Write Interconnect", "id":1733, "details":[{"type":"table", "Name":"device", "Interconnect Style":"ring", "Writes":"6", "User specified force-single-store-ring flag":"False", "Store Rings":"4"}], "type":"bb"}, {"name":"Read Interconnect", "id":1731, "details":[{"type":"table", "Name":"device", "Interconnect Style":"ring", "Reads":"1"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":1732, "details":[{"type":"table", "User specified num-reorder flag":"Unset"}], "type":"memsys", "children":[{"name":"Bus 0", "id":1743, "type":"memsys"}, {"name":"Bus 1", "id":1744, "type":"memsys"}, {"name":"Bus 2", "id":1745, "type":"memsys"}, {"name":"Bus 3", "id":1746, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":1734, "parent":"1723", "type":"bb", "children":[{"name":"LD", "id":1735, "kwidth":"512", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"9", "Latency":"837 cycles", "Width":"512 bits", "device Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-NON-ALIGNED", "Kernel":"kernelV1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp", "line":522}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":1736, "parent":"1723", "type":"bb", "children":[{"name":"ST", "id":1737, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"12", "Latency":"38 cycles", "Width":"32 bits", "device Width":"512 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"kernelV1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"ST", "id":1738, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"12", "Latency":"38 cycles", "Width":"32 bits", "device Width":"512 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"kernelV1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"ST", "id":1739, "kwidth":"64", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"50", "Latency":"179 cycles", "Width":"64 bits", "device Width":"512 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-NON-ALIGNED", "Kernel":"kernelV1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"ST", "id":1740, "kwidth":"64", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"50", "Latency":"179 cycles", "Width":"64 bits", "device Width":"512 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-NON-ALIGNED", "Kernel":"kernelV1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}, {"name":"ST", "id":1741, "kwidth":"512", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"50", "Latency":"129 cycles", "Width":"512 bits", "device Width":"512 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-NON-ALIGNED", "Kernel":"kernelV1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":262}]], "type":"inst"}, {"name":"ST", "id":1742, "kwidth":"512", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"50", "Latency":"129 cycles", "Width":"512 bits", "device Width":"512 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-NON-ALIGNED", "Kernel":"kernelV1"}], "debug":[[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp", "line":263}]], "type":"inst"}]}, {"name":"host", "id":1747, "details":[{"type":"table", "Interleaving":"No", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel host Width (bits)":"512"}], "type":"memsys", "children":[{"name":"host", "id":1749, "details":[{"type":"table", "Data Width":"512", "Address Width":"48", "Latency":"800", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1748, "parent":"1747", "bw":"30000.00", "num_channels":"1", "interleave":"0", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1750, "parent":"1747", "type":"bb", "children":[{"name":"SHARE", "id":1751, "type":"arb"}]}], "links":[{"from":1725, "to":1724}, {"from":1724, "to":1725}, {"from":1726, "to":1724}, {"from":1724, "to":1726}, {"from":1727, "to":1724}, {"from":1724, "to":1727}, {"from":1728, "to":1724}, {"from":1724, "to":1728}, {"from":1731, "to":1730}, {"from":1733, "to":1730}, {"from":1730, "to":1724}, {"from":1735, "to":1731}, {"from":1737, "to":1733}, {"from":1738, "to":1733}, {"from":1739, "to":1733}, {"from":1740, "to":1733}, {"from":1741, "to":1733}, {"from":1742, "to":1733}, {"from":1724, "to":1743}, {"from":1724, "to":1744}, {"from":1724, "to":1745}, {"from":1724, "to":1746}, {"from":1743, "to":1735, "reverse":1}, {"from":1749, "to":1748}, {"from":1748, "to":1749}, {"from":1751, "to":1748}]};
