// A simple 2-core system

sys = {
    cores = {
        simpleCore = {
            type = "Simple";
	    cores = 2;	
            dcache = "l1d";
            icache = "l1i";
        };
    };

    lineSize = 64;

    caches = {
        l1d = {
	    caches = 2;	
            size = 65536;
        };

        l1i = {
	    caches = 2;
            size = 32768;
        };

        l2 = {
            caches = 1;
            size = 2097152;
           array = {
                ways = 16;
                hash = "H3";
	   };
           children = "l1i|l1d";  // interleave
        };
    };
};

sim = {
    phaseLength = 10000;
    //attachDebugger = True;
//    schedQuantum = 50;  // switch threads frequently
    procStatsFilter = "l1.*|l2";
};

process0 = {
    command = "/home/tunji/sc-dnn/code/SparseCompute/M5SparseCompute --kernel 1 --samples 2 --threads 2 --forwardsparsity 24 --activationcachelinesparsity 8 --backwardsparsity 84 --signalcachelinesparsity 83 --weightupdatesparsity 89 --deltacachelinesparsity 67 --model CIFAR10 --workers 1 --pass ForwardProp --usemainthread"
};


