

================================================================
== Vitis HLS Report for 'gemm_Pipeline_lpwr_1_lpwr_2'
================================================================
* Date:           Mon Dec  2 12:52:44 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.606 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lpwr_1_lpwr_2  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     119|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      42|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      42|     191|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln35_1_fu_106_p2   |         +|   0|  0|  20|          13|           1|
    |add_ln35_fu_118_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln36_fu_173_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln37_fu_162_p2     |         +|   0|  0|  19|          12|          12|
    |icmp_ln35_fu_100_p2    |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln36_fu_124_p2    |      icmp|   0|  0|  15|           7|           8|
    |select_ln35_fu_138_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln5_fu_130_p3   |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 119|          62|          47|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |i_fu_48                                 |   9|          2|    7|         14|
    |indvar_flatten20_fu_52                  |   9|          2|   13|         26|
    |j_fu_44                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   56|        112|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_48                  |   7|   0|    7|          0|
    |indvar_flatten20_fu_52   |  13|   0|   13|          0|
    |j_fu_44                  |   7|   0|    7|          0|
    |zext_ln37_1_reg_223      |  12|   0|   64|         52|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  42|   0|   94|         52|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  gemm_Pipeline_lpwr_1_lpwr_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  gemm_Pipeline_lpwr_1_lpwr_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  gemm_Pipeline_lpwr_1_lpwr_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  gemm_Pipeline_lpwr_1_lpwr_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  gemm_Pipeline_lpwr_1_lpwr_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  gemm_Pipeline_lpwr_1_lpwr_2|  return value|
|D_out_address0   |  out|   12|   ap_memory|                        D_out|         array|
|D_out_ce0        |  out|    1|   ap_memory|                        D_out|         array|
|D_out_we0        |  out|    1|   ap_memory|                        D_out|         array|
|D_out_d0         |  out|   32|   ap_memory|                        D_out|         array|
|buff_C_address0  |  out|   12|   ap_memory|                       buff_C|         array|
|buff_C_ce0       |  out|    1|   ap_memory|                       buff_C|         array|
|buff_C_q0        |   in|   32|   ap_memory|                       buff_C|         array|
+-----------------+-----+-----+------------+-----------------------------+--------------+

