
020_FreeRTOS_QueueSet_Realistic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c18  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08006da8  08006da8  00016da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f2c  08006f2c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006f2c  08006f2c  00016f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f34  08006f34  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f34  08006f34  00016f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f38  08006f38  00016f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006f3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004ae4  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004b58  20004b58  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   000198c7  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003329  00000000  00000000  0003996b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001490  00000000  00000000  0003cc98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001368  00000000  00000000  0003e128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003b28  00000000  00000000  0003f490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016742  00000000  00000000  00042fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d55f2  00000000  00000000  000596fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012ecec  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005be4  00000000  00000000  0012ed3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006d90 	.word	0x08006d90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08006d90 	.word	0x08006d90

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <vAMoreRealisticReceiverTask>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void vAMoreRealisticReceiverTask(void *pvParameters)
{
 8000584:	b590      	push	{r4, r7, lr}
 8000586:	b097      	sub	sp, #92	; 0x5c
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	QueueSetMemberHandle_t xHandle;
	char *pcReceivedString;
	uint32_t ulReceivedValue;
	const TickType_t xDelay100ms = pdMS_TO_TICKS(20);
 800058c:	2314      	movs	r3, #20
 800058e:	657b      	str	r3, [r7, #84]	; 0x54

	for(;;)
	{
		xHandle = xQueueSelectFromSet(xQueueSet, xDelay100ms);
 8000590:	4b44      	ldr	r3, [pc, #272]	; (80006a4 <vAMoreRealisticReceiverTask+0x120>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8000596:	4618      	mov	r0, r3
 8000598:	f003 fed6 	bl	8004348 <xQueueSelectFromSet>
 800059c:	6538      	str	r0, [r7, #80]	; 0x50

		if(xHandle == NULL)
 800059e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d10d      	bne.n	80005c0 <vAMoreRealisticReceiverTask+0x3c>
		{
			const char *errMsg = "Cant get item from Queue set\r\n";
 80005a4:	4b40      	ldr	r3, [pc, #256]	; (80006a8 <vAMoreRealisticReceiverTask+0x124>)
 80005a6:	64bb      	str	r3, [r7, #72]	; 0x48
			HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, strlen(errMsg), HAL_MAX_DELAY);
 80005a8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80005aa:	f7ff fe11 	bl	80001d0 <strlen>
 80005ae:	4603      	mov	r3, r0
 80005b0:	b29a      	uxth	r2, r3
 80005b2:	f04f 33ff 	mov.w	r3, #4294967295
 80005b6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80005b8:	483c      	ldr	r0, [pc, #240]	; (80006ac <vAMoreRealisticReceiverTask+0x128>)
 80005ba:	f001 ff4a 	bl	8002452 <HAL_UART_Transmit>
 80005be:	e7e7      	b.n	8000590 <vAMoreRealisticReceiverTask+0xc>
		}
		else if(xHandle == (QueueSetMemberHandle_t) xCharPointerQueue)
 80005c0:	4b3b      	ldr	r3, [pc, #236]	; (80006b0 <vAMoreRealisticReceiverTask+0x12c>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80005c6:	429a      	cmp	r2, r3
 80005c8:	d115      	bne.n	80005f6 <vAMoreRealisticReceiverTask+0x72>
		{
			xQueueReceive(xCharPointerQueue, &pcReceivedString, 0);
 80005ca:	4b39      	ldr	r3, [pc, #228]	; (80006b0 <vAMoreRealisticReceiverTask+0x12c>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80005d2:	2200      	movs	r2, #0
 80005d4:	4618      	mov	r0, r3
 80005d6:	f003 fb07 	bl	8003be8 <xQueueReceive>
			HAL_UART_Transmit(&huart2, (uint8_t *)pcReceivedString, strlen(pcReceivedString), HAL_MAX_DELAY);
 80005da:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 80005dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80005de:	4618      	mov	r0, r3
 80005e0:	f7ff fdf6 	bl	80001d0 <strlen>
 80005e4:	4603      	mov	r3, r0
 80005e6:	b29a      	uxth	r2, r3
 80005e8:	f04f 33ff 	mov.w	r3, #4294967295
 80005ec:	4621      	mov	r1, r4
 80005ee:	482f      	ldr	r0, [pc, #188]	; (80006ac <vAMoreRealisticReceiverTask+0x128>)
 80005f0:	f001 ff2f 	bl	8002452 <HAL_UART_Transmit>
 80005f4:	e7cc      	b.n	8000590 <vAMoreRealisticReceiverTask+0xc>
		}
		else if(xHandle == (QueueSetMemberHandle_t) xUint32tQueue)
 80005f6:	4b2f      	ldr	r3, [pc, #188]	; (80006b4 <vAMoreRealisticReceiverTask+0x130>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80005fc:	429a      	cmp	r2, r3
 80005fe:	d11d      	bne.n	800063c <vAMoreRealisticReceiverTask+0xb8>
		{
			xQueueReceive(xUint32tQueue, &ulReceivedValue, 0);
 8000600:	4b2c      	ldr	r3, [pc, #176]	; (80006b4 <vAMoreRealisticReceiverTask+0x130>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000608:	2200      	movs	r2, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f003 faec 	bl	8003be8 <xQueueReceive>
			char buffer[50];
			sprintf(buffer, "Received from xUint32tQueue : %ld\r\n", ulReceivedValue);
 8000610:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000612:	f107 030c 	add.w	r3, r7, #12
 8000616:	4928      	ldr	r1, [pc, #160]	; (80006b8 <vAMoreRealisticReceiverTask+0x134>)
 8000618:	4618      	mov	r0, r3
 800061a:	f005 ffff 	bl	800661c <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 800061e:	f107 030c 	add.w	r3, r7, #12
 8000622:	4618      	mov	r0, r3
 8000624:	f7ff fdd4 	bl	80001d0 <strlen>
 8000628:	4603      	mov	r3, r0
 800062a:	b29a      	uxth	r2, r3
 800062c:	f107 010c 	add.w	r1, r7, #12
 8000630:	f04f 33ff 	mov.w	r3, #4294967295
 8000634:	481d      	ldr	r0, [pc, #116]	; (80006ac <vAMoreRealisticReceiverTask+0x128>)
 8000636:	f001 ff0c 	bl	8002452 <HAL_UART_Transmit>
 800063a:	e7a9      	b.n	8000590 <vAMoreRealisticReceiverTask+0xc>
		}
		else if(xHandle == (QueueSetMemberHandle_t) xCharPointerQueue2)
 800063c:	4b1f      	ldr	r3, [pc, #124]	; (80006bc <vAMoreRealisticReceiverTask+0x138>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000642:	429a      	cmp	r2, r3
 8000644:	d115      	bne.n	8000672 <vAMoreRealisticReceiverTask+0xee>
		{
			xQueueReceive(xCharPointerQueue2, &pcReceivedString, 0);
 8000646:	4b1d      	ldr	r3, [pc, #116]	; (80006bc <vAMoreRealisticReceiverTask+0x138>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800064e:	2200      	movs	r2, #0
 8000650:	4618      	mov	r0, r3
 8000652:	f003 fac9 	bl	8003be8 <xQueueReceive>
			HAL_UART_Transmit(&huart2, (uint8_t *)pcReceivedString, strlen(pcReceivedString), HAL_MAX_DELAY);
 8000656:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8000658:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800065a:	4618      	mov	r0, r3
 800065c:	f7ff fdb8 	bl	80001d0 <strlen>
 8000660:	4603      	mov	r3, r0
 8000662:	b29a      	uxth	r2, r3
 8000664:	f04f 33ff 	mov.w	r3, #4294967295
 8000668:	4621      	mov	r1, r4
 800066a:	4810      	ldr	r0, [pc, #64]	; (80006ac <vAMoreRealisticReceiverTask+0x128>)
 800066c:	f001 fef1 	bl	8002452 <HAL_UART_Transmit>
 8000670:	e78e      	b.n	8000590 <vAMoreRealisticReceiverTask+0xc>
		}
		else if(xHandle == (QueueSetMemberHandle_t) xBinarySemaphore)
 8000672:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <vAMoreRealisticReceiverTask+0x13c>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000678:	429a      	cmp	r2, r3
 800067a:	d189      	bne.n	8000590 <vAMoreRealisticReceiverTask+0xc>
		{
			xSemaphoreTake(xBinarySemaphore, 0);
 800067c:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <vAMoreRealisticReceiverTask+0x13c>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f003 fb90 	bl	8003da8 <xQueueSemaphoreTake>
			char *smphrMsg = "Semaphore has taken!\r\n";
 8000688:	4b0e      	ldr	r3, [pc, #56]	; (80006c4 <vAMoreRealisticReceiverTask+0x140>)
 800068a:	64fb      	str	r3, [r7, #76]	; 0x4c
			HAL_UART_Transmit(&huart2, (uint8_t *)smphrMsg, strlen(smphrMsg), HAL_MAX_DELAY);
 800068c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800068e:	f7ff fd9f 	bl	80001d0 <strlen>
 8000692:	4603      	mov	r3, r0
 8000694:	b29a      	uxth	r2, r3
 8000696:	f04f 33ff 	mov.w	r3, #4294967295
 800069a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800069c:	4803      	ldr	r0, [pc, #12]	; (80006ac <vAMoreRealisticReceiverTask+0x128>)
 800069e:	f001 fed8 	bl	8002452 <HAL_UART_Transmit>
		xHandle = xQueueSelectFromSet(xQueueSet, xDelay100ms);
 80006a2:	e775      	b.n	8000590 <vAMoreRealisticReceiverTask+0xc>
 80006a4:	200000e4 	.word	0x200000e4
 80006a8:	08006da8 	.word	0x08006da8
 80006ac:	20000090 	.word	0x20000090
 80006b0:	200000d4 	.word	0x200000d4
 80006b4:	200000dc 	.word	0x200000dc
 80006b8:	08006dc8 	.word	0x08006dc8
 80006bc:	200000d8 	.word	0x200000d8
 80006c0:	200000e0 	.word	0x200000e0
 80006c4:	08006dec 	.word	0x08006dec

080006c8 <vSenderTask1>:
		}
	}
}
void vSenderTask1(void *pvParameters)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
	const TickType_t xDelay100ms = pdMS_TO_TICKS(200);
 80006d0:	23c8      	movs	r3, #200	; 0xc8
 80006d2:	60fb      	str	r3, [r7, #12]
	const char *msg = "Message from vSenderTask1\r\n";
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <vSenderTask1+0x28>)
 80006d6:	60bb      	str	r3, [r7, #8]

	for(;;)
	{
		vTaskDelay(xDelay100ms);
 80006d8:	68f8      	ldr	r0, [r7, #12]
 80006da:	f004 f859 	bl	8004790 <vTaskDelay>

		xQueueSend(xCharPointerQueue, &msg, 0);
 80006de:	4b05      	ldr	r3, [pc, #20]	; (80006f4 <vSenderTask1+0x2c>)
 80006e0:	6818      	ldr	r0, [r3, #0]
 80006e2:	f107 0108 	add.w	r1, r7, #8
 80006e6:	2300      	movs	r3, #0
 80006e8:	2200      	movs	r2, #0
 80006ea:	f003 f8b1 	bl	8003850 <xQueueGenericSend>
		vTaskDelay(xDelay100ms);
 80006ee:	e7f3      	b.n	80006d8 <vSenderTask1+0x10>
 80006f0:	08006e04 	.word	0x08006e04
 80006f4:	200000d4 	.word	0x200000d4

080006f8 <vSenderTask2>:
	}
}
void vSenderTask2(void *pvParameters)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
	const TickType_t xDelay300ms = pdMS_TO_TICKS(200);
 8000700:	23c8      	movs	r3, #200	; 0xc8
 8000702:	60fb      	str	r3, [r7, #12]
	uint32_t count = 0;
 8000704:	2300      	movs	r3, #0
 8000706:	60bb      	str	r3, [r7, #8]

	for(;;)
	{
		vTaskDelay(xDelay300ms);
 8000708:	68f8      	ldr	r0, [r7, #12]
 800070a:	f004 f841 	bl	8004790 <vTaskDelay>
		xQueueSend(xUint32tQueue, &count, 0);
 800070e:	4b06      	ldr	r3, [pc, #24]	; (8000728 <vSenderTask2+0x30>)
 8000710:	6818      	ldr	r0, [r3, #0]
 8000712:	f107 0108 	add.w	r1, r7, #8
 8000716:	2300      	movs	r3, #0
 8000718:	2200      	movs	r2, #0
 800071a:	f003 f899 	bl	8003850 <xQueueGenericSend>
		count++;
 800071e:	68bb      	ldr	r3, [r7, #8]
 8000720:	3301      	adds	r3, #1
 8000722:	60bb      	str	r3, [r7, #8]
		vTaskDelay(xDelay300ms);
 8000724:	e7f0      	b.n	8000708 <vSenderTask2+0x10>
 8000726:	bf00      	nop
 8000728:	200000dc 	.word	0x200000dc

0800072c <vSenderTask3>:
	}
}
void vSenderTask3(void *pvParameters)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
	const TickType_t xDelay100ms = pdMS_TO_TICKS(200);
 8000734:	23c8      	movs	r3, #200	; 0xc8
 8000736:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		vTaskDelay(xDelay100ms);
 8000738:	68f8      	ldr	r0, [r7, #12]
 800073a:	f004 f829 	bl	8004790 <vTaskDelay>
		xSemaphoreGive(xBinarySemaphore);
 800073e:	4b04      	ldr	r3, [pc, #16]	; (8000750 <vSenderTask3+0x24>)
 8000740:	6818      	ldr	r0, [r3, #0]
 8000742:	2300      	movs	r3, #0
 8000744:	2200      	movs	r2, #0
 8000746:	2100      	movs	r1, #0
 8000748:	f003 f882 	bl	8003850 <xQueueGenericSend>
		vTaskDelay(xDelay100ms);
 800074c:	e7f4      	b.n	8000738 <vSenderTask3+0xc>
 800074e:	bf00      	nop
 8000750:	200000e0 	.word	0x200000e0

08000754 <vSenderTask4>:
	}
}
void vSenderTask4(void *pvParameters)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
	const TickType_t xDelay100ms = pdMS_TO_TICKS(200);
 800075c:	23c8      	movs	r3, #200	; 0xc8
 800075e:	60fb      	str	r3, [r7, #12]
	const char *msg2 = "Message from vSenderTask4\r\n";
 8000760:	4b06      	ldr	r3, [pc, #24]	; (800077c <vSenderTask4+0x28>)
 8000762:	60bb      	str	r3, [r7, #8]

	for(;;)
	{
		vTaskDelay(xDelay100ms);
 8000764:	68f8      	ldr	r0, [r7, #12]
 8000766:	f004 f813 	bl	8004790 <vTaskDelay>
		xQueueSend(xCharPointerQueue2, &msg2, 0);
 800076a:	4b05      	ldr	r3, [pc, #20]	; (8000780 <vSenderTask4+0x2c>)
 800076c:	6818      	ldr	r0, [r3, #0]
 800076e:	f107 0108 	add.w	r1, r7, #8
 8000772:	2300      	movs	r3, #0
 8000774:	2200      	movs	r2, #0
 8000776:	f003 f86b 	bl	8003850 <xQueueGenericSend>
		vTaskDelay(xDelay100ms);
 800077a:	e7f3      	b.n	8000764 <vSenderTask4+0x10>
 800077c:	08006e20 	.word	0x08006e20
 8000780:	200000d8 	.word	0x200000d8

08000784 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800078a:	f000 fb31 	bl	8000df0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800078e:	f000 f89d 	bl	80008cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000792:	f000 f92f 	bl	80009f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000796:	f000 f903 	bl	80009a0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  xCharPointerQueue = xQueueCreate(1, sizeof(char *));
 800079a:	2200      	movs	r2, #0
 800079c:	2104      	movs	r1, #4
 800079e:	2001      	movs	r0, #1
 80007a0:	f002 fff6 	bl	8003790 <xQueueGenericCreate>
 80007a4:	4603      	mov	r3, r0
 80007a6:	4a3a      	ldr	r2, [pc, #232]	; (8000890 <main+0x10c>)
 80007a8:	6013      	str	r3, [r2, #0]
  xUint32tQueue = xQueueCreate(1, sizeof(uint32_t));
 80007aa:	2200      	movs	r2, #0
 80007ac:	2104      	movs	r1, #4
 80007ae:	2001      	movs	r0, #1
 80007b0:	f002 ffee 	bl	8003790 <xQueueGenericCreate>
 80007b4:	4603      	mov	r3, r0
 80007b6:	4a37      	ldr	r2, [pc, #220]	; (8000894 <main+0x110>)
 80007b8:	6013      	str	r3, [r2, #0]
  xCharPointerQueue2 = xQueueCreate(1, sizeof(char *));
 80007ba:	2200      	movs	r2, #0
 80007bc:	2104      	movs	r1, #4
 80007be:	2001      	movs	r0, #1
 80007c0:	f002 ffe6 	bl	8003790 <xQueueGenericCreate>
 80007c4:	4603      	mov	r3, r0
 80007c6:	4a34      	ldr	r2, [pc, #208]	; (8000898 <main+0x114>)
 80007c8:	6013      	str	r3, [r2, #0]
  xBinarySemaphore = xSemaphoreCreateBinary();
 80007ca:	2203      	movs	r2, #3
 80007cc:	2100      	movs	r1, #0
 80007ce:	2001      	movs	r0, #1
 80007d0:	f002 ffde 	bl	8003790 <xQueueGenericCreate>
 80007d4:	4603      	mov	r3, r0
 80007d6:	4a31      	ldr	r2, [pc, #196]	; (800089c <main+0x118>)
 80007d8:	6013      	str	r3, [r2, #0]

  xQueueSet = xQueueCreateSet(1 * 4);
 80007da:	2004      	movs	r0, #4
 80007dc:	f003 fd84 	bl	80042e8 <xQueueCreateSet>
 80007e0:	4603      	mov	r3, r0
 80007e2:	4a2f      	ldr	r2, [pc, #188]	; (80008a0 <main+0x11c>)
 80007e4:	6013      	str	r3, [r2, #0]
  xQueueAddToSet(xCharPointerQueue, xQueueSet);
 80007e6:	4b2a      	ldr	r3, [pc, #168]	; (8000890 <main+0x10c>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4a2d      	ldr	r2, [pc, #180]	; (80008a0 <main+0x11c>)
 80007ec:	6812      	ldr	r2, [r2, #0]
 80007ee:	4611      	mov	r1, r2
 80007f0:	4618      	mov	r0, r3
 80007f2:	f003 fd88 	bl	8004306 <xQueueAddToSet>
  xQueueAddToSet(xUint32tQueue, xQueueSet);
 80007f6:	4b27      	ldr	r3, [pc, #156]	; (8000894 <main+0x110>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a29      	ldr	r2, [pc, #164]	; (80008a0 <main+0x11c>)
 80007fc:	6812      	ldr	r2, [r2, #0]
 80007fe:	4611      	mov	r1, r2
 8000800:	4618      	mov	r0, r3
 8000802:	f003 fd80 	bl	8004306 <xQueueAddToSet>
  xQueueAddToSet(xCharPointerQueue2, xQueueSet);
 8000806:	4b24      	ldr	r3, [pc, #144]	; (8000898 <main+0x114>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4a25      	ldr	r2, [pc, #148]	; (80008a0 <main+0x11c>)
 800080c:	6812      	ldr	r2, [r2, #0]
 800080e:	4611      	mov	r1, r2
 8000810:	4618      	mov	r0, r3
 8000812:	f003 fd78 	bl	8004306 <xQueueAddToSet>
  xQueueAddToSet(xBinarySemaphore, xQueueSet);
 8000816:	4b21      	ldr	r3, [pc, #132]	; (800089c <main+0x118>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4a21      	ldr	r2, [pc, #132]	; (80008a0 <main+0x11c>)
 800081c:	6812      	ldr	r2, [r2, #0]
 800081e:	4611      	mov	r1, r2
 8000820:	4618      	mov	r0, r3
 8000822:	f003 fd70 	bl	8004306 <xQueueAddToSet>

  xTaskCreate(vSenderTask1, "Sender1", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8000826:	2300      	movs	r3, #0
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	2302      	movs	r3, #2
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	2300      	movs	r3, #0
 8000830:	2280      	movs	r2, #128	; 0x80
 8000832:	491c      	ldr	r1, [pc, #112]	; (80008a4 <main+0x120>)
 8000834:	481c      	ldr	r0, [pc, #112]	; (80008a8 <main+0x124>)
 8000836:	f003 fe50 	bl	80044da <xTaskCreate>
  xTaskCreate(vSenderTask2, "Sender2", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 800083a:	2300      	movs	r3, #0
 800083c:	9301      	str	r3, [sp, #4]
 800083e:	2302      	movs	r3, #2
 8000840:	9300      	str	r3, [sp, #0]
 8000842:	2300      	movs	r3, #0
 8000844:	2280      	movs	r2, #128	; 0x80
 8000846:	4919      	ldr	r1, [pc, #100]	; (80008ac <main+0x128>)
 8000848:	4819      	ldr	r0, [pc, #100]	; (80008b0 <main+0x12c>)
 800084a:	f003 fe46 	bl	80044da <xTaskCreate>
  xTaskCreate(vSenderTask3, "Sender3", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 800084e:	2300      	movs	r3, #0
 8000850:	9301      	str	r3, [sp, #4]
 8000852:	2302      	movs	r3, #2
 8000854:	9300      	str	r3, [sp, #0]
 8000856:	2300      	movs	r3, #0
 8000858:	2280      	movs	r2, #128	; 0x80
 800085a:	4916      	ldr	r1, [pc, #88]	; (80008b4 <main+0x130>)
 800085c:	4816      	ldr	r0, [pc, #88]	; (80008b8 <main+0x134>)
 800085e:	f003 fe3c 	bl	80044da <xTaskCreate>
  xTaskCreate(vSenderTask4, "Sender4", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8000862:	2300      	movs	r3, #0
 8000864:	9301      	str	r3, [sp, #4]
 8000866:	2302      	movs	r3, #2
 8000868:	9300      	str	r3, [sp, #0]
 800086a:	2300      	movs	r3, #0
 800086c:	2280      	movs	r2, #128	; 0x80
 800086e:	4913      	ldr	r1, [pc, #76]	; (80008bc <main+0x138>)
 8000870:	4813      	ldr	r0, [pc, #76]	; (80008c0 <main+0x13c>)
 8000872:	f003 fe32 	bl	80044da <xTaskCreate>
  xTaskCreate(vAMoreRealisticReceiverTask, "Receiver", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 8000876:	2300      	movs	r3, #0
 8000878:	9301      	str	r3, [sp, #4]
 800087a:	2301      	movs	r3, #1
 800087c:	9300      	str	r3, [sp, #0]
 800087e:	2300      	movs	r3, #0
 8000880:	2280      	movs	r2, #128	; 0x80
 8000882:	4910      	ldr	r1, [pc, #64]	; (80008c4 <main+0x140>)
 8000884:	4810      	ldr	r0, [pc, #64]	; (80008c8 <main+0x144>)
 8000886:	f003 fe28 	bl	80044da <xTaskCreate>

  vTaskStartScheduler();
 800088a:	f003 ffb5 	bl	80047f8 <vTaskStartScheduler>
  /* Start scheduler */

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800088e:	e7fe      	b.n	800088e <main+0x10a>
 8000890:	200000d4 	.word	0x200000d4
 8000894:	200000dc 	.word	0x200000dc
 8000898:	200000d8 	.word	0x200000d8
 800089c:	200000e0 	.word	0x200000e0
 80008a0:	200000e4 	.word	0x200000e4
 80008a4:	08006e3c 	.word	0x08006e3c
 80008a8:	080006c9 	.word	0x080006c9
 80008ac:	08006e44 	.word	0x08006e44
 80008b0:	080006f9 	.word	0x080006f9
 80008b4:	08006e4c 	.word	0x08006e4c
 80008b8:	0800072d 	.word	0x0800072d
 80008bc:	08006e54 	.word	0x08006e54
 80008c0:	08000755 	.word	0x08000755
 80008c4:	08006e5c 	.word	0x08006e5c
 80008c8:	08000585 	.word	0x08000585

080008cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b094      	sub	sp, #80	; 0x50
 80008d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008d2:	f107 0320 	add.w	r3, r7, #32
 80008d6:	2230      	movs	r2, #48	; 0x30
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f005 fd88 	bl	80063f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	609a      	str	r2, [r3, #8]
 80008ec:	60da      	str	r2, [r3, #12]
 80008ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f0:	2300      	movs	r3, #0
 80008f2:	60bb      	str	r3, [r7, #8]
 80008f4:	4b28      	ldr	r3, [pc, #160]	; (8000998 <SystemClock_Config+0xcc>)
 80008f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f8:	4a27      	ldr	r2, [pc, #156]	; (8000998 <SystemClock_Config+0xcc>)
 80008fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008fe:	6413      	str	r3, [r2, #64]	; 0x40
 8000900:	4b25      	ldr	r3, [pc, #148]	; (8000998 <SystemClock_Config+0xcc>)
 8000902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800090c:	2300      	movs	r3, #0
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	4b22      	ldr	r3, [pc, #136]	; (800099c <SystemClock_Config+0xd0>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a21      	ldr	r2, [pc, #132]	; (800099c <SystemClock_Config+0xd0>)
 8000916:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800091a:	6013      	str	r3, [r2, #0]
 800091c:	4b1f      	ldr	r3, [pc, #124]	; (800099c <SystemClock_Config+0xd0>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000928:	2301      	movs	r3, #1
 800092a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800092c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000930:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000932:	2302      	movs	r3, #2
 8000934:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000936:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800093a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800093c:	2308      	movs	r3, #8
 800093e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000940:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000944:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000946:	2302      	movs	r3, #2
 8000948:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800094a:	2307      	movs	r3, #7
 800094c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800094e:	f107 0320 	add.w	r3, r7, #32
 8000952:	4618      	mov	r0, r3
 8000954:	f000 fdb8 	bl	80014c8 <HAL_RCC_OscConfig>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800095e:	f000 f8ad 	bl	8000abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000962:	230f      	movs	r3, #15
 8000964:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000966:	2302      	movs	r3, #2
 8000968:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800096a:	2300      	movs	r3, #0
 800096c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800096e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000972:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000974:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000978:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800097a:	f107 030c 	add.w	r3, r7, #12
 800097e:	2105      	movs	r1, #5
 8000980:	4618      	mov	r0, r3
 8000982:	f001 f819 	bl	80019b8 <HAL_RCC_ClockConfig>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800098c:	f000 f896 	bl	8000abc <Error_Handler>
  }
}
 8000990:	bf00      	nop
 8000992:	3750      	adds	r7, #80	; 0x50
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40023800 	.word	0x40023800
 800099c:	40007000 	.word	0x40007000

080009a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009a4:	4b11      	ldr	r3, [pc, #68]	; (80009ec <MX_USART2_UART_Init+0x4c>)
 80009a6:	4a12      	ldr	r2, [pc, #72]	; (80009f0 <MX_USART2_UART_Init+0x50>)
 80009a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009aa:	4b10      	ldr	r3, [pc, #64]	; (80009ec <MX_USART2_UART_Init+0x4c>)
 80009ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009b2:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <MX_USART2_UART_Init+0x4c>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009b8:	4b0c      	ldr	r3, [pc, #48]	; (80009ec <MX_USART2_UART_Init+0x4c>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009be:	4b0b      	ldr	r3, [pc, #44]	; (80009ec <MX_USART2_UART_Init+0x4c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009c4:	4b09      	ldr	r3, [pc, #36]	; (80009ec <MX_USART2_UART_Init+0x4c>)
 80009c6:	220c      	movs	r2, #12
 80009c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ca:	4b08      	ldr	r3, [pc, #32]	; (80009ec <MX_USART2_UART_Init+0x4c>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d0:	4b06      	ldr	r3, [pc, #24]	; (80009ec <MX_USART2_UART_Init+0x4c>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009d6:	4805      	ldr	r0, [pc, #20]	; (80009ec <MX_USART2_UART_Init+0x4c>)
 80009d8:	f001 fcee 	bl	80023b8 <HAL_UART_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80009e2:	f000 f86b 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000090 	.word	0x20000090
 80009f0:	40004400 	.word	0x40004400

080009f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b088      	sub	sp, #32
 80009f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fa:	f107 030c 	add.w	r3, r7, #12
 80009fe:	2200      	movs	r2, #0
 8000a00:	601a      	str	r2, [r3, #0]
 8000a02:	605a      	str	r2, [r3, #4]
 8000a04:	609a      	str	r2, [r3, #8]
 8000a06:	60da      	str	r2, [r3, #12]
 8000a08:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60bb      	str	r3, [r7, #8]
 8000a0e:	4b20      	ldr	r3, [pc, #128]	; (8000a90 <MX_GPIO_Init+0x9c>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	4a1f      	ldr	r2, [pc, #124]	; (8000a90 <MX_GPIO_Init+0x9c>)
 8000a14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a18:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1a:	4b1d      	ldr	r3, [pc, #116]	; (8000a90 <MX_GPIO_Init+0x9c>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a22:	60bb      	str	r3, [r7, #8]
 8000a24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	607b      	str	r3, [r7, #4]
 8000a2a:	4b19      	ldr	r3, [pc, #100]	; (8000a90 <MX_GPIO_Init+0x9c>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	4a18      	ldr	r2, [pc, #96]	; (8000a90 <MX_GPIO_Init+0x9c>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	6313      	str	r3, [r2, #48]	; 0x30
 8000a36:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <MX_GPIO_Init+0x9c>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	603b      	str	r3, [r7, #0]
 8000a46:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <MX_GPIO_Init+0x9c>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	4a11      	ldr	r2, [pc, #68]	; (8000a90 <MX_GPIO_Init+0x9c>)
 8000a4c:	f043 0308 	orr.w	r3, r3, #8
 8000a50:	6313      	str	r3, [r2, #48]	; 0x30
 8000a52:	4b0f      	ldr	r3, [pc, #60]	; (8000a90 <MX_GPIO_Init+0x9c>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	f003 0308 	and.w	r3, r3, #8
 8000a5a:	603b      	str	r3, [r7, #0]
 8000a5c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000a64:	480b      	ldr	r0, [pc, #44]	; (8000a94 <MX_GPIO_Init+0xa0>)
 8000a66:	f000 fd15 	bl	8001494 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000a6a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000a6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a70:	2301      	movs	r3, #1
 8000a72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a7c:	f107 030c 	add.w	r3, r7, #12
 8000a80:	4619      	mov	r1, r3
 8000a82:	4804      	ldr	r0, [pc, #16]	; (8000a94 <MX_GPIO_Init+0xa0>)
 8000a84:	f000 fb6a 	bl	800115c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a88:	bf00      	nop
 8000a8a:	3720      	adds	r7, #32
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	40023800 	.word	0x40023800
 8000a94:	40020c00 	.word	0x40020c00

08000a98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a04      	ldr	r2, [pc, #16]	; (8000ab8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d101      	bne.n	8000aae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000aaa:	f000 f9c3 	bl	8000e34 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40002000 	.word	0x40002000

08000abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac0:	b672      	cpsid	i
}
 8000ac2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <Error_Handler+0x8>
	...

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	607b      	str	r3, [r7, #4]
 8000ad2:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <HAL_MspInit+0x54>)
 8000ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ad6:	4a11      	ldr	r2, [pc, #68]	; (8000b1c <HAL_MspInit+0x54>)
 8000ad8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000adc:	6453      	str	r3, [r2, #68]	; 0x44
 8000ade:	4b0f      	ldr	r3, [pc, #60]	; (8000b1c <HAL_MspInit+0x54>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ae6:	607b      	str	r3, [r7, #4]
 8000ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	603b      	str	r3, [r7, #0]
 8000aee:	4b0b      	ldr	r3, [pc, #44]	; (8000b1c <HAL_MspInit+0x54>)
 8000af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af2:	4a0a      	ldr	r2, [pc, #40]	; (8000b1c <HAL_MspInit+0x54>)
 8000af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000af8:	6413      	str	r3, [r2, #64]	; 0x40
 8000afa:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <HAL_MspInit+0x54>)
 8000afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b02:	603b      	str	r3, [r7, #0]
 8000b04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b06:	2200      	movs	r2, #0
 8000b08:	210f      	movs	r1, #15
 8000b0a:	f06f 0001 	mvn.w	r0, #1
 8000b0e:	f000 fa69 	bl	8000fe4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40023800 	.word	0x40023800

08000b20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08a      	sub	sp, #40	; 0x28
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	f107 0314 	add.w	r3, r7, #20
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a1d      	ldr	r2, [pc, #116]	; (8000bb4 <HAL_UART_MspInit+0x94>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d133      	bne.n	8000baa <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	613b      	str	r3, [r7, #16]
 8000b46:	4b1c      	ldr	r3, [pc, #112]	; (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4a:	4a1b      	ldr	r2, [pc, #108]	; (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b50:	6413      	str	r3, [r2, #64]	; 0x40
 8000b52:	4b19      	ldr	r3, [pc, #100]	; (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b5a:	613b      	str	r3, [r7, #16]
 8000b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	4b15      	ldr	r3, [pc, #84]	; (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	4a14      	ldr	r2, [pc, #80]	; (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b68:	f043 0301 	orr.w	r3, r3, #1
 8000b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b6e:	4b12      	ldr	r3, [pc, #72]	; (8000bb8 <HAL_UART_MspInit+0x98>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	f003 0301 	and.w	r3, r3, #1
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b7a:	230c      	movs	r3, #12
 8000b7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b86:	2303      	movs	r3, #3
 8000b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b8a:	2307      	movs	r3, #7
 8000b8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8e:	f107 0314 	add.w	r3, r7, #20
 8000b92:	4619      	mov	r1, r3
 8000b94:	4809      	ldr	r0, [pc, #36]	; (8000bbc <HAL_UART_MspInit+0x9c>)
 8000b96:	f000 fae1 	bl	800115c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2105      	movs	r1, #5
 8000b9e:	2026      	movs	r0, #38	; 0x26
 8000ba0:	f000 fa20 	bl	8000fe4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ba4:	2026      	movs	r0, #38	; 0x26
 8000ba6:	f000 fa39 	bl	800101c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000baa:	bf00      	nop
 8000bac:	3728      	adds	r7, #40	; 0x28
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40004400 	.word	0x40004400
 8000bb8:	40023800 	.word	0x40023800
 8000bbc:	40020000 	.word	0x40020000

08000bc0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b08e      	sub	sp, #56	; 0x38
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	4b33      	ldr	r3, [pc, #204]	; (8000ca4 <HAL_InitTick+0xe4>)
 8000bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd8:	4a32      	ldr	r2, [pc, #200]	; (8000ca4 <HAL_InitTick+0xe4>)
 8000bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bde:	6413      	str	r3, [r2, #64]	; 0x40
 8000be0:	4b30      	ldr	r3, [pc, #192]	; (8000ca4 <HAL_InitTick+0xe4>)
 8000be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bec:	f107 0210 	add.w	r2, r7, #16
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f001 f8fe 	bl	8001df8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000bfc:	6a3b      	ldr	r3, [r7, #32]
 8000bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d103      	bne.n	8000c0e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c06:	f001 f8cf 	bl	8001da8 <HAL_RCC_GetPCLK1Freq>
 8000c0a:	6378      	str	r0, [r7, #52]	; 0x34
 8000c0c:	e004      	b.n	8000c18 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c0e:	f001 f8cb 	bl	8001da8 <HAL_RCC_GetPCLK1Freq>
 8000c12:	4603      	mov	r3, r0
 8000c14:	005b      	lsls	r3, r3, #1
 8000c16:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c1a:	4a23      	ldr	r2, [pc, #140]	; (8000ca8 <HAL_InitTick+0xe8>)
 8000c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c20:	0c9b      	lsrs	r3, r3, #18
 8000c22:	3b01      	subs	r3, #1
 8000c24:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8000c26:	4b21      	ldr	r3, [pc, #132]	; (8000cac <HAL_InitTick+0xec>)
 8000c28:	4a21      	ldr	r2, [pc, #132]	; (8000cb0 <HAL_InitTick+0xf0>)
 8000c2a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8000c2c:	4b1f      	ldr	r3, [pc, #124]	; (8000cac <HAL_InitTick+0xec>)
 8000c2e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c32:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8000c34:	4a1d      	ldr	r2, [pc, #116]	; (8000cac <HAL_InitTick+0xec>)
 8000c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c38:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8000c3a:	4b1c      	ldr	r3, [pc, #112]	; (8000cac <HAL_InitTick+0xec>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c40:	4b1a      	ldr	r3, [pc, #104]	; (8000cac <HAL_InitTick+0xec>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c46:	4b19      	ldr	r3, [pc, #100]	; (8000cac <HAL_InitTick+0xec>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8000c4c:	4817      	ldr	r0, [pc, #92]	; (8000cac <HAL_InitTick+0xec>)
 8000c4e:	f001 f905 	bl	8001e5c <HAL_TIM_Base_Init>
 8000c52:	4603      	mov	r3, r0
 8000c54:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000c58:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d11b      	bne.n	8000c98 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8000c60:	4812      	ldr	r0, [pc, #72]	; (8000cac <HAL_InitTick+0xec>)
 8000c62:	f001 f955 	bl	8001f10 <HAL_TIM_Base_Start_IT>
 8000c66:	4603      	mov	r3, r0
 8000c68:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000c6c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d111      	bne.n	8000c98 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000c74:	202d      	movs	r0, #45	; 0x2d
 8000c76:	f000 f9d1 	bl	800101c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2b0f      	cmp	r3, #15
 8000c7e:	d808      	bhi.n	8000c92 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8000c80:	2200      	movs	r2, #0
 8000c82:	6879      	ldr	r1, [r7, #4]
 8000c84:	202d      	movs	r0, #45	; 0x2d
 8000c86:	f000 f9ad 	bl	8000fe4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	; (8000cb4 <HAL_InitTick+0xf4>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6013      	str	r3, [r2, #0]
 8000c90:	e002      	b.n	8000c98 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c98:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3738      	adds	r7, #56	; 0x38
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40023800 	.word	0x40023800
 8000ca8:	431bde83 	.word	0x431bde83
 8000cac:	200000e8 	.word	0x200000e8
 8000cb0:	40002000 	.word	0x40002000
 8000cb4:	20000004 	.word	0x20000004

08000cb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cbc:	e7fe      	b.n	8000cbc <NMI_Handler+0x4>

08000cbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cc2:	e7fe      	b.n	8000cc2 <HardFault_Handler+0x4>

08000cc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cc8:	e7fe      	b.n	8000cc8 <MemManage_Handler+0x4>

08000cca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cce:	e7fe      	b.n	8000cce <BusFault_Handler+0x4>

08000cd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cd4:	e7fe      	b.n	8000cd4 <UsageFault_Handler+0x4>

08000cd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ce8:	4802      	ldr	r0, [pc, #8]	; (8000cf4 <USART2_IRQHandler+0x10>)
 8000cea:	f001 fc45 	bl	8002578 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	20000090 	.word	0x20000090

08000cf8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000cfc:	4802      	ldr	r0, [pc, #8]	; (8000d08 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8000cfe:	f001 f977 	bl	8001ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	200000e8 	.word	0x200000e8

08000d0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b086      	sub	sp, #24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d14:	4a14      	ldr	r2, [pc, #80]	; (8000d68 <_sbrk+0x5c>)
 8000d16:	4b15      	ldr	r3, [pc, #84]	; (8000d6c <_sbrk+0x60>)
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d20:	4b13      	ldr	r3, [pc, #76]	; (8000d70 <_sbrk+0x64>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d102      	bne.n	8000d2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d28:	4b11      	ldr	r3, [pc, #68]	; (8000d70 <_sbrk+0x64>)
 8000d2a:	4a12      	ldr	r2, [pc, #72]	; (8000d74 <_sbrk+0x68>)
 8000d2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d2e:	4b10      	ldr	r3, [pc, #64]	; (8000d70 <_sbrk+0x64>)
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	4413      	add	r3, r2
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d207      	bcs.n	8000d4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d3c:	f005 fb1e 	bl	800637c <__errno>
 8000d40:	4603      	mov	r3, r0
 8000d42:	220c      	movs	r2, #12
 8000d44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d46:	f04f 33ff 	mov.w	r3, #4294967295
 8000d4a:	e009      	b.n	8000d60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d4c:	4b08      	ldr	r3, [pc, #32]	; (8000d70 <_sbrk+0x64>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d52:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <_sbrk+0x64>)
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4413      	add	r3, r2
 8000d5a:	4a05      	ldr	r2, [pc, #20]	; (8000d70 <_sbrk+0x64>)
 8000d5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3718      	adds	r7, #24
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20020000 	.word	0x20020000
 8000d6c:	00000400 	.word	0x00000400
 8000d70:	20000130 	.word	0x20000130
 8000d74:	20004b58 	.word	0x20004b58

08000d78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d7c:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <SystemInit+0x20>)
 8000d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d82:	4a05      	ldr	r2, [pc, #20]	; (8000d98 <SystemInit+0x20>)
 8000d84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	e000ed00 	.word	0xe000ed00

08000d9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dd4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000da0:	480d      	ldr	r0, [pc, #52]	; (8000dd8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000da2:	490e      	ldr	r1, [pc, #56]	; (8000ddc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000da4:	4a0e      	ldr	r2, [pc, #56]	; (8000de0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000da6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000da8:	e002      	b.n	8000db0 <LoopCopyDataInit>

08000daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dae:	3304      	adds	r3, #4

08000db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000db4:	d3f9      	bcc.n	8000daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000db6:	4a0b      	ldr	r2, [pc, #44]	; (8000de4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000db8:	4c0b      	ldr	r4, [pc, #44]	; (8000de8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dbc:	e001      	b.n	8000dc2 <LoopFillZerobss>

08000dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc0:	3204      	adds	r2, #4

08000dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dc4:	d3fb      	bcc.n	8000dbe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dc6:	f7ff ffd7 	bl	8000d78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dca:	f005 fadd 	bl	8006388 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dce:	f7ff fcd9 	bl	8000784 <main>
  bx  lr    
 8000dd2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000dd4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ddc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000de0:	08006f3c 	.word	0x08006f3c
  ldr r2, =_sbss
 8000de4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000de8:	20004b58 	.word	0x20004b58

08000dec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dec:	e7fe      	b.n	8000dec <ADC_IRQHandler>
	...

08000df0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000df4:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <HAL_Init+0x40>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a0d      	ldr	r2, [pc, #52]	; (8000e30 <HAL_Init+0x40>)
 8000dfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dfe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e00:	4b0b      	ldr	r3, [pc, #44]	; (8000e30 <HAL_Init+0x40>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a0a      	ldr	r2, [pc, #40]	; (8000e30 <HAL_Init+0x40>)
 8000e06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e0c:	4b08      	ldr	r3, [pc, #32]	; (8000e30 <HAL_Init+0x40>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a07      	ldr	r2, [pc, #28]	; (8000e30 <HAL_Init+0x40>)
 8000e12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e18:	2003      	movs	r0, #3
 8000e1a:	f000 f8d8 	bl	8000fce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e1e:	200f      	movs	r0, #15
 8000e20:	f7ff fece 	bl	8000bc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e24:	f7ff fe50 	bl	8000ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e28:	2300      	movs	r3, #0
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40023c00 	.word	0x40023c00

08000e34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e38:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <HAL_IncTick+0x20>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	4b06      	ldr	r3, [pc, #24]	; (8000e58 <HAL_IncTick+0x24>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4413      	add	r3, r2
 8000e44:	4a04      	ldr	r2, [pc, #16]	; (8000e58 <HAL_IncTick+0x24>)
 8000e46:	6013      	str	r3, [r2, #0]
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	20000008 	.word	0x20000008
 8000e58:	20000134 	.word	0x20000134

08000e5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e60:	4b03      	ldr	r3, [pc, #12]	; (8000e70 <HAL_GetTick+0x14>)
 8000e62:	681b      	ldr	r3, [r3, #0]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	20000134 	.word	0x20000134

08000e74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f003 0307 	and.w	r3, r3, #7
 8000e82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e84:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e8a:	68ba      	ldr	r2, [r7, #8]
 8000e8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e90:	4013      	ands	r3, r2
 8000e92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ea4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ea6:	4a04      	ldr	r2, [pc, #16]	; (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	60d3      	str	r3, [r2, #12]
}
 8000eac:	bf00      	nop
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec0:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	0a1b      	lsrs	r3, r3, #8
 8000ec6:	f003 0307 	and.w	r3, r3, #7
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	db0b      	blt.n	8000f02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	f003 021f 	and.w	r2, r3, #31
 8000ef0:	4907      	ldr	r1, [pc, #28]	; (8000f10 <__NVIC_EnableIRQ+0x38>)
 8000ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef6:	095b      	lsrs	r3, r3, #5
 8000ef8:	2001      	movs	r0, #1
 8000efa:	fa00 f202 	lsl.w	r2, r0, r2
 8000efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	e000e100 	.word	0xe000e100

08000f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	db0a      	blt.n	8000f3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	b2da      	uxtb	r2, r3
 8000f2c:	490c      	ldr	r1, [pc, #48]	; (8000f60 <__NVIC_SetPriority+0x4c>)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	0112      	lsls	r2, r2, #4
 8000f34:	b2d2      	uxtb	r2, r2
 8000f36:	440b      	add	r3, r1
 8000f38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f3c:	e00a      	b.n	8000f54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	4908      	ldr	r1, [pc, #32]	; (8000f64 <__NVIC_SetPriority+0x50>)
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	f003 030f 	and.w	r3, r3, #15
 8000f4a:	3b04      	subs	r3, #4
 8000f4c:	0112      	lsls	r2, r2, #4
 8000f4e:	b2d2      	uxtb	r2, r2
 8000f50:	440b      	add	r3, r1
 8000f52:	761a      	strb	r2, [r3, #24]
}
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	e000e100 	.word	0xe000e100
 8000f64:	e000ed00 	.word	0xe000ed00

08000f68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b089      	sub	sp, #36	; 0x24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	f003 0307 	and.w	r3, r3, #7
 8000f7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	f1c3 0307 	rsb	r3, r3, #7
 8000f82:	2b04      	cmp	r3, #4
 8000f84:	bf28      	it	cs
 8000f86:	2304      	movcs	r3, #4
 8000f88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	3304      	adds	r3, #4
 8000f8e:	2b06      	cmp	r3, #6
 8000f90:	d902      	bls.n	8000f98 <NVIC_EncodePriority+0x30>
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	3b03      	subs	r3, #3
 8000f96:	e000      	b.n	8000f9a <NVIC_EncodePriority+0x32>
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	43da      	mvns	r2, r3
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	401a      	ands	r2, r3
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fba:	43d9      	mvns	r1, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc0:	4313      	orrs	r3, r2
         );
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3724      	adds	r7, #36	; 0x24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f7ff ff4c 	bl	8000e74 <__NVIC_SetPriorityGrouping>
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
 8000ff0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff6:	f7ff ff61 	bl	8000ebc <__NVIC_GetPriorityGrouping>
 8000ffa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	68b9      	ldr	r1, [r7, #8]
 8001000:	6978      	ldr	r0, [r7, #20]
 8001002:	f7ff ffb1 	bl	8000f68 <NVIC_EncodePriority>
 8001006:	4602      	mov	r2, r0
 8001008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff ff80 	bl	8000f14 <__NVIC_SetPriority>
}
 8001014:	bf00      	nop
 8001016:	3718      	adds	r7, #24
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff ff54 	bl	8000ed8 <__NVIC_EnableIRQ>
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001044:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001046:	f7ff ff09 	bl	8000e5c <HAL_GetTick>
 800104a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001052:	b2db      	uxtb	r3, r3
 8001054:	2b02      	cmp	r3, #2
 8001056:	d008      	beq.n	800106a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2280      	movs	r2, #128	; 0x80
 800105c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e052      	b.n	8001110 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f022 0216 	bic.w	r2, r2, #22
 8001078:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	695a      	ldr	r2, [r3, #20]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001088:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108e:	2b00      	cmp	r3, #0
 8001090:	d103      	bne.n	800109a <HAL_DMA_Abort+0x62>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001096:	2b00      	cmp	r3, #0
 8001098:	d007      	beq.n	80010aa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f022 0208 	bic.w	r2, r2, #8
 80010a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f022 0201 	bic.w	r2, r2, #1
 80010b8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010ba:	e013      	b.n	80010e4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010bc:	f7ff fece 	bl	8000e5c <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	2b05      	cmp	r3, #5
 80010c8:	d90c      	bls.n	80010e4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2220      	movs	r2, #32
 80010ce:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2203      	movs	r2, #3
 80010d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2200      	movs	r2, #0
 80010dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80010e0:	2303      	movs	r3, #3
 80010e2:	e015      	b.n	8001110 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d1e4      	bne.n	80010bc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010f6:	223f      	movs	r2, #63	; 0x3f
 80010f8:	409a      	lsls	r2, r3
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2201      	movs	r2, #1
 8001102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2200      	movs	r2, #0
 800110a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800110e:	2300      	movs	r3, #0
}
 8001110:	4618      	mov	r0, r3
 8001112:	3710      	adds	r7, #16
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2b02      	cmp	r3, #2
 800112a:	d004      	beq.n	8001136 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2280      	movs	r2, #128	; 0x80
 8001130:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e00c      	b.n	8001150 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2205      	movs	r2, #5
 800113a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f022 0201 	bic.w	r2, r2, #1
 800114c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800114e:	2300      	movs	r3, #0
}
 8001150:	4618      	mov	r0, r3
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800115c:	b480      	push	{r7}
 800115e:	b089      	sub	sp, #36	; 0x24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001166:	2300      	movs	r3, #0
 8001168:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800116a:	2300      	movs	r3, #0
 800116c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800116e:	2300      	movs	r3, #0
 8001170:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001172:	2300      	movs	r3, #0
 8001174:	61fb      	str	r3, [r7, #28]
 8001176:	e16b      	b.n	8001450 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001178:	2201      	movs	r2, #1
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	697a      	ldr	r2, [r7, #20]
 8001188:	4013      	ands	r3, r2
 800118a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	429a      	cmp	r2, r3
 8001192:	f040 815a 	bne.w	800144a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f003 0303 	and.w	r3, r3, #3
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d005      	beq.n	80011ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d130      	bne.n	8001210 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	2203      	movs	r2, #3
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	43db      	mvns	r3, r3
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	4013      	ands	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	68da      	ldr	r2, [r3, #12]
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	fa02 f303 	lsl.w	r3, r2, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011e4:	2201      	movs	r2, #1
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	43db      	mvns	r3, r3
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	4013      	ands	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	091b      	lsrs	r3, r3, #4
 80011fa:	f003 0201 	and.w	r2, r3, #1
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4313      	orrs	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f003 0303 	and.w	r3, r3, #3
 8001218:	2b03      	cmp	r3, #3
 800121a:	d017      	beq.n	800124c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	2203      	movs	r2, #3
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	43db      	mvns	r3, r3
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	689a      	ldr	r2, [r3, #8]
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	fa02 f303 	lsl.w	r3, r2, r3
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	4313      	orrs	r3, r2
 8001244:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f003 0303 	and.w	r3, r3, #3
 8001254:	2b02      	cmp	r3, #2
 8001256:	d123      	bne.n	80012a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	08da      	lsrs	r2, r3, #3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3208      	adds	r2, #8
 8001260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001264:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	f003 0307 	and.w	r3, r3, #7
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	220f      	movs	r2, #15
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4013      	ands	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	691a      	ldr	r2, [r3, #16]
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4313      	orrs	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	08da      	lsrs	r2, r3, #3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	3208      	adds	r2, #8
 800129a:	69b9      	ldr	r1, [r7, #24]
 800129c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	2203      	movs	r2, #3
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	43db      	mvns	r3, r3
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	4013      	ands	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f003 0203 	and.w	r2, r3, #3
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	f000 80b4 	beq.w	800144a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	4b60      	ldr	r3, [pc, #384]	; (8001468 <HAL_GPIO_Init+0x30c>)
 80012e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ea:	4a5f      	ldr	r2, [pc, #380]	; (8001468 <HAL_GPIO_Init+0x30c>)
 80012ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012f0:	6453      	str	r3, [r2, #68]	; 0x44
 80012f2:	4b5d      	ldr	r3, [pc, #372]	; (8001468 <HAL_GPIO_Init+0x30c>)
 80012f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012fe:	4a5b      	ldr	r2, [pc, #364]	; (800146c <HAL_GPIO_Init+0x310>)
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	089b      	lsrs	r3, r3, #2
 8001304:	3302      	adds	r3, #2
 8001306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800130a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	f003 0303 	and.w	r3, r3, #3
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	220f      	movs	r2, #15
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43db      	mvns	r3, r3
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	4013      	ands	r3, r2
 8001320:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a52      	ldr	r2, [pc, #328]	; (8001470 <HAL_GPIO_Init+0x314>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d02b      	beq.n	8001382 <HAL_GPIO_Init+0x226>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a51      	ldr	r2, [pc, #324]	; (8001474 <HAL_GPIO_Init+0x318>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d025      	beq.n	800137e <HAL_GPIO_Init+0x222>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a50      	ldr	r2, [pc, #320]	; (8001478 <HAL_GPIO_Init+0x31c>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d01f      	beq.n	800137a <HAL_GPIO_Init+0x21e>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a4f      	ldr	r2, [pc, #316]	; (800147c <HAL_GPIO_Init+0x320>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d019      	beq.n	8001376 <HAL_GPIO_Init+0x21a>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a4e      	ldr	r2, [pc, #312]	; (8001480 <HAL_GPIO_Init+0x324>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d013      	beq.n	8001372 <HAL_GPIO_Init+0x216>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a4d      	ldr	r2, [pc, #308]	; (8001484 <HAL_GPIO_Init+0x328>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d00d      	beq.n	800136e <HAL_GPIO_Init+0x212>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a4c      	ldr	r2, [pc, #304]	; (8001488 <HAL_GPIO_Init+0x32c>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d007      	beq.n	800136a <HAL_GPIO_Init+0x20e>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a4b      	ldr	r2, [pc, #300]	; (800148c <HAL_GPIO_Init+0x330>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d101      	bne.n	8001366 <HAL_GPIO_Init+0x20a>
 8001362:	2307      	movs	r3, #7
 8001364:	e00e      	b.n	8001384 <HAL_GPIO_Init+0x228>
 8001366:	2308      	movs	r3, #8
 8001368:	e00c      	b.n	8001384 <HAL_GPIO_Init+0x228>
 800136a:	2306      	movs	r3, #6
 800136c:	e00a      	b.n	8001384 <HAL_GPIO_Init+0x228>
 800136e:	2305      	movs	r3, #5
 8001370:	e008      	b.n	8001384 <HAL_GPIO_Init+0x228>
 8001372:	2304      	movs	r3, #4
 8001374:	e006      	b.n	8001384 <HAL_GPIO_Init+0x228>
 8001376:	2303      	movs	r3, #3
 8001378:	e004      	b.n	8001384 <HAL_GPIO_Init+0x228>
 800137a:	2302      	movs	r3, #2
 800137c:	e002      	b.n	8001384 <HAL_GPIO_Init+0x228>
 800137e:	2301      	movs	r3, #1
 8001380:	e000      	b.n	8001384 <HAL_GPIO_Init+0x228>
 8001382:	2300      	movs	r3, #0
 8001384:	69fa      	ldr	r2, [r7, #28]
 8001386:	f002 0203 	and.w	r2, r2, #3
 800138a:	0092      	lsls	r2, r2, #2
 800138c:	4093      	lsls	r3, r2
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	4313      	orrs	r3, r2
 8001392:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001394:	4935      	ldr	r1, [pc, #212]	; (800146c <HAL_GPIO_Init+0x310>)
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	089b      	lsrs	r3, r3, #2
 800139a:	3302      	adds	r3, #2
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013a2:	4b3b      	ldr	r3, [pc, #236]	; (8001490 <HAL_GPIO_Init+0x334>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	43db      	mvns	r3, r3
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	4013      	ands	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d003      	beq.n	80013c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	4313      	orrs	r3, r2
 80013c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013c6:	4a32      	ldr	r2, [pc, #200]	; (8001490 <HAL_GPIO_Init+0x334>)
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013cc:	4b30      	ldr	r3, [pc, #192]	; (8001490 <HAL_GPIO_Init+0x334>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	43db      	mvns	r3, r3
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4013      	ands	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d003      	beq.n	80013f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013f0:	4a27      	ldr	r2, [pc, #156]	; (8001490 <HAL_GPIO_Init+0x334>)
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013f6:	4b26      	ldr	r3, [pc, #152]	; (8001490 <HAL_GPIO_Init+0x334>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	43db      	mvns	r3, r3
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	4013      	ands	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	4313      	orrs	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800141a:	4a1d      	ldr	r2, [pc, #116]	; (8001490 <HAL_GPIO_Init+0x334>)
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001420:	4b1b      	ldr	r3, [pc, #108]	; (8001490 <HAL_GPIO_Init+0x334>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	43db      	mvns	r3, r3
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	4013      	ands	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	4313      	orrs	r3, r2
 8001442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001444:	4a12      	ldr	r2, [pc, #72]	; (8001490 <HAL_GPIO_Init+0x334>)
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	3301      	adds	r3, #1
 800144e:	61fb      	str	r3, [r7, #28]
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	2b0f      	cmp	r3, #15
 8001454:	f67f ae90 	bls.w	8001178 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001458:	bf00      	nop
 800145a:	bf00      	nop
 800145c:	3724      	adds	r7, #36	; 0x24
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	40023800 	.word	0x40023800
 800146c:	40013800 	.word	0x40013800
 8001470:	40020000 	.word	0x40020000
 8001474:	40020400 	.word	0x40020400
 8001478:	40020800 	.word	0x40020800
 800147c:	40020c00 	.word	0x40020c00
 8001480:	40021000 	.word	0x40021000
 8001484:	40021400 	.word	0x40021400
 8001488:	40021800 	.word	0x40021800
 800148c:	40021c00 	.word	0x40021c00
 8001490:	40013c00 	.word	0x40013c00

08001494 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	460b      	mov	r3, r1
 800149e:	807b      	strh	r3, [r7, #2]
 80014a0:	4613      	mov	r3, r2
 80014a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014a4:	787b      	ldrb	r3, [r7, #1]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d003      	beq.n	80014b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014aa:	887a      	ldrh	r2, [r7, #2]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014b0:	e003      	b.n	80014ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014b2:	887b      	ldrh	r3, [r7, #2]
 80014b4:	041a      	lsls	r2, r3, #16
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	619a      	str	r2, [r3, #24]
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
	...

080014c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d101      	bne.n	80014da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e267      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d075      	beq.n	80015d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014e6:	4b88      	ldr	r3, [pc, #544]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f003 030c 	and.w	r3, r3, #12
 80014ee:	2b04      	cmp	r3, #4
 80014f0:	d00c      	beq.n	800150c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014f2:	4b85      	ldr	r3, [pc, #532]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014fa:	2b08      	cmp	r3, #8
 80014fc:	d112      	bne.n	8001524 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014fe:	4b82      	ldr	r3, [pc, #520]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001506:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800150a:	d10b      	bne.n	8001524 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800150c:	4b7e      	ldr	r3, [pc, #504]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001514:	2b00      	cmp	r3, #0
 8001516:	d05b      	beq.n	80015d0 <HAL_RCC_OscConfig+0x108>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d157      	bne.n	80015d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e242      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800152c:	d106      	bne.n	800153c <HAL_RCC_OscConfig+0x74>
 800152e:	4b76      	ldr	r3, [pc, #472]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a75      	ldr	r2, [pc, #468]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001534:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001538:	6013      	str	r3, [r2, #0]
 800153a:	e01d      	b.n	8001578 <HAL_RCC_OscConfig+0xb0>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001544:	d10c      	bne.n	8001560 <HAL_RCC_OscConfig+0x98>
 8001546:	4b70      	ldr	r3, [pc, #448]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a6f      	ldr	r2, [pc, #444]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 800154c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001550:	6013      	str	r3, [r2, #0]
 8001552:	4b6d      	ldr	r3, [pc, #436]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a6c      	ldr	r2, [pc, #432]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001558:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800155c:	6013      	str	r3, [r2, #0]
 800155e:	e00b      	b.n	8001578 <HAL_RCC_OscConfig+0xb0>
 8001560:	4b69      	ldr	r3, [pc, #420]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a68      	ldr	r2, [pc, #416]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800156a:	6013      	str	r3, [r2, #0]
 800156c:	4b66      	ldr	r3, [pc, #408]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a65      	ldr	r2, [pc, #404]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001572:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001576:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d013      	beq.n	80015a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001580:	f7ff fc6c 	bl	8000e5c <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001586:	e008      	b.n	800159a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001588:	f7ff fc68 	bl	8000e5c <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b64      	cmp	r3, #100	; 0x64
 8001594:	d901      	bls.n	800159a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e207      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800159a:	4b5b      	ldr	r3, [pc, #364]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d0f0      	beq.n	8001588 <HAL_RCC_OscConfig+0xc0>
 80015a6:	e014      	b.n	80015d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a8:	f7ff fc58 	bl	8000e5c <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015ae:	e008      	b.n	80015c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015b0:	f7ff fc54 	bl	8000e5c <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b64      	cmp	r3, #100	; 0x64
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e1f3      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015c2:	4b51      	ldr	r3, [pc, #324]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d1f0      	bne.n	80015b0 <HAL_RCC_OscConfig+0xe8>
 80015ce:	e000      	b.n	80015d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d063      	beq.n	80016a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015de:	4b4a      	ldr	r3, [pc, #296]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	f003 030c 	and.w	r3, r3, #12
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d00b      	beq.n	8001602 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015ea:	4b47      	ldr	r3, [pc, #284]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015f2:	2b08      	cmp	r3, #8
 80015f4:	d11c      	bne.n	8001630 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015f6:	4b44      	ldr	r3, [pc, #272]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d116      	bne.n	8001630 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001602:	4b41      	ldr	r3, [pc, #260]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 0302 	and.w	r3, r3, #2
 800160a:	2b00      	cmp	r3, #0
 800160c:	d005      	beq.n	800161a <HAL_RCC_OscConfig+0x152>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d001      	beq.n	800161a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e1c7      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800161a:	4b3b      	ldr	r3, [pc, #236]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	691b      	ldr	r3, [r3, #16]
 8001626:	00db      	lsls	r3, r3, #3
 8001628:	4937      	ldr	r1, [pc, #220]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 800162a:	4313      	orrs	r3, r2
 800162c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800162e:	e03a      	b.n	80016a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d020      	beq.n	800167a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001638:	4b34      	ldr	r3, [pc, #208]	; (800170c <HAL_RCC_OscConfig+0x244>)
 800163a:	2201      	movs	r2, #1
 800163c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800163e:	f7ff fc0d 	bl	8000e5c <HAL_GetTick>
 8001642:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001644:	e008      	b.n	8001658 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001646:	f7ff fc09 	bl	8000e5c <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	2b02      	cmp	r3, #2
 8001652:	d901      	bls.n	8001658 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001654:	2303      	movs	r3, #3
 8001656:	e1a8      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001658:	4b2b      	ldr	r3, [pc, #172]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	2b00      	cmp	r3, #0
 8001662:	d0f0      	beq.n	8001646 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001664:	4b28      	ldr	r3, [pc, #160]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	691b      	ldr	r3, [r3, #16]
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	4925      	ldr	r1, [pc, #148]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 8001674:	4313      	orrs	r3, r2
 8001676:	600b      	str	r3, [r1, #0]
 8001678:	e015      	b.n	80016a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800167a:	4b24      	ldr	r3, [pc, #144]	; (800170c <HAL_RCC_OscConfig+0x244>)
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001680:	f7ff fbec 	bl	8000e5c <HAL_GetTick>
 8001684:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001688:	f7ff fbe8 	bl	8000e5c <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e187      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800169a:	4b1b      	ldr	r3, [pc, #108]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d1f0      	bne.n	8001688 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0308 	and.w	r3, r3, #8
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d036      	beq.n	8001720 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	695b      	ldr	r3, [r3, #20]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d016      	beq.n	80016e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ba:	4b15      	ldr	r3, [pc, #84]	; (8001710 <HAL_RCC_OscConfig+0x248>)
 80016bc:	2201      	movs	r2, #1
 80016be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016c0:	f7ff fbcc 	bl	8000e5c <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016c6:	e008      	b.n	80016da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016c8:	f7ff fbc8 	bl	8000e5c <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e167      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016da:	4b0b      	ldr	r3, [pc, #44]	; (8001708 <HAL_RCC_OscConfig+0x240>)
 80016dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d0f0      	beq.n	80016c8 <HAL_RCC_OscConfig+0x200>
 80016e6:	e01b      	b.n	8001720 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016e8:	4b09      	ldr	r3, [pc, #36]	; (8001710 <HAL_RCC_OscConfig+0x248>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ee:	f7ff fbb5 	bl	8000e5c <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f4:	e00e      	b.n	8001714 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016f6:	f7ff fbb1 	bl	8000e5c <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d907      	bls.n	8001714 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e150      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
 8001708:	40023800 	.word	0x40023800
 800170c:	42470000 	.word	0x42470000
 8001710:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001714:	4b88      	ldr	r3, [pc, #544]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 8001716:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001718:	f003 0302 	and.w	r3, r3, #2
 800171c:	2b00      	cmp	r3, #0
 800171e:	d1ea      	bne.n	80016f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0304 	and.w	r3, r3, #4
 8001728:	2b00      	cmp	r3, #0
 800172a:	f000 8097 	beq.w	800185c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800172e:	2300      	movs	r3, #0
 8001730:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001732:	4b81      	ldr	r3, [pc, #516]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d10f      	bne.n	800175e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	60bb      	str	r3, [r7, #8]
 8001742:	4b7d      	ldr	r3, [pc, #500]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001746:	4a7c      	ldr	r2, [pc, #496]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 8001748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800174c:	6413      	str	r3, [r2, #64]	; 0x40
 800174e:	4b7a      	ldr	r3, [pc, #488]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001756:	60bb      	str	r3, [r7, #8]
 8001758:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800175a:	2301      	movs	r3, #1
 800175c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800175e:	4b77      	ldr	r3, [pc, #476]	; (800193c <HAL_RCC_OscConfig+0x474>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001766:	2b00      	cmp	r3, #0
 8001768:	d118      	bne.n	800179c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800176a:	4b74      	ldr	r3, [pc, #464]	; (800193c <HAL_RCC_OscConfig+0x474>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a73      	ldr	r2, [pc, #460]	; (800193c <HAL_RCC_OscConfig+0x474>)
 8001770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001774:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001776:	f7ff fb71 	bl	8000e5c <HAL_GetTick>
 800177a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800177c:	e008      	b.n	8001790 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800177e:	f7ff fb6d 	bl	8000e5c <HAL_GetTick>
 8001782:	4602      	mov	r2, r0
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e10c      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001790:	4b6a      	ldr	r3, [pc, #424]	; (800193c <HAL_RCC_OscConfig+0x474>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001798:	2b00      	cmp	r3, #0
 800179a:	d0f0      	beq.n	800177e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d106      	bne.n	80017b2 <HAL_RCC_OscConfig+0x2ea>
 80017a4:	4b64      	ldr	r3, [pc, #400]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80017a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017a8:	4a63      	ldr	r2, [pc, #396]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80017aa:	f043 0301 	orr.w	r3, r3, #1
 80017ae:	6713      	str	r3, [r2, #112]	; 0x70
 80017b0:	e01c      	b.n	80017ec <HAL_RCC_OscConfig+0x324>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	2b05      	cmp	r3, #5
 80017b8:	d10c      	bne.n	80017d4 <HAL_RCC_OscConfig+0x30c>
 80017ba:	4b5f      	ldr	r3, [pc, #380]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80017bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017be:	4a5e      	ldr	r2, [pc, #376]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80017c0:	f043 0304 	orr.w	r3, r3, #4
 80017c4:	6713      	str	r3, [r2, #112]	; 0x70
 80017c6:	4b5c      	ldr	r3, [pc, #368]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80017c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ca:	4a5b      	ldr	r2, [pc, #364]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	6713      	str	r3, [r2, #112]	; 0x70
 80017d2:	e00b      	b.n	80017ec <HAL_RCC_OscConfig+0x324>
 80017d4:	4b58      	ldr	r3, [pc, #352]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80017d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017d8:	4a57      	ldr	r2, [pc, #348]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80017da:	f023 0301 	bic.w	r3, r3, #1
 80017de:	6713      	str	r3, [r2, #112]	; 0x70
 80017e0:	4b55      	ldr	r3, [pc, #340]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80017e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017e4:	4a54      	ldr	r2, [pc, #336]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80017e6:	f023 0304 	bic.w	r3, r3, #4
 80017ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d015      	beq.n	8001820 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f4:	f7ff fb32 	bl	8000e5c <HAL_GetTick>
 80017f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017fa:	e00a      	b.n	8001812 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017fc:	f7ff fb2e 	bl	8000e5c <HAL_GetTick>
 8001800:	4602      	mov	r2, r0
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	f241 3288 	movw	r2, #5000	; 0x1388
 800180a:	4293      	cmp	r3, r2
 800180c:	d901      	bls.n	8001812 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e0cb      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001812:	4b49      	ldr	r3, [pc, #292]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 8001814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d0ee      	beq.n	80017fc <HAL_RCC_OscConfig+0x334>
 800181e:	e014      	b.n	800184a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001820:	f7ff fb1c 	bl	8000e5c <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001826:	e00a      	b.n	800183e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001828:	f7ff fb18 	bl	8000e5c <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	f241 3288 	movw	r2, #5000	; 0x1388
 8001836:	4293      	cmp	r3, r2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e0b5      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800183e:	4b3e      	ldr	r3, [pc, #248]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 8001840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1ee      	bne.n	8001828 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800184a:	7dfb      	ldrb	r3, [r7, #23]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d105      	bne.n	800185c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001850:	4b39      	ldr	r3, [pc, #228]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 8001852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001854:	4a38      	ldr	r2, [pc, #224]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 8001856:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800185a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	2b00      	cmp	r3, #0
 8001862:	f000 80a1 	beq.w	80019a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001866:	4b34      	ldr	r3, [pc, #208]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f003 030c 	and.w	r3, r3, #12
 800186e:	2b08      	cmp	r3, #8
 8001870:	d05c      	beq.n	800192c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	699b      	ldr	r3, [r3, #24]
 8001876:	2b02      	cmp	r3, #2
 8001878:	d141      	bne.n	80018fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800187a:	4b31      	ldr	r3, [pc, #196]	; (8001940 <HAL_RCC_OscConfig+0x478>)
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001880:	f7ff faec 	bl	8000e5c <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001888:	f7ff fae8 	bl	8000e5c <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e087      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800189a:	4b27      	ldr	r3, [pc, #156]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1f0      	bne.n	8001888 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	69da      	ldr	r2, [r3, #28]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a1b      	ldr	r3, [r3, #32]
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b4:	019b      	lsls	r3, r3, #6
 80018b6:	431a      	orrs	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018bc:	085b      	lsrs	r3, r3, #1
 80018be:	3b01      	subs	r3, #1
 80018c0:	041b      	lsls	r3, r3, #16
 80018c2:	431a      	orrs	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c8:	061b      	lsls	r3, r3, #24
 80018ca:	491b      	ldr	r1, [pc, #108]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d0:	4b1b      	ldr	r3, [pc, #108]	; (8001940 <HAL_RCC_OscConfig+0x478>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d6:	f7ff fac1 	bl	8000e5c <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018de:	f7ff fabd 	bl	8000e5c <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e05c      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018f0:	4b11      	ldr	r3, [pc, #68]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0f0      	beq.n	80018de <HAL_RCC_OscConfig+0x416>
 80018fc:	e054      	b.n	80019a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018fe:	4b10      	ldr	r3, [pc, #64]	; (8001940 <HAL_RCC_OscConfig+0x478>)
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001904:	f7ff faaa 	bl	8000e5c <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800190c:	f7ff faa6 	bl	8000e5c <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e045      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800191e:	4b06      	ldr	r3, [pc, #24]	; (8001938 <HAL_RCC_OscConfig+0x470>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0x444>
 800192a:	e03d      	b.n	80019a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d107      	bne.n	8001944 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e038      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
 8001938:	40023800 	.word	0x40023800
 800193c:	40007000 	.word	0x40007000
 8001940:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001944:	4b1b      	ldr	r3, [pc, #108]	; (80019b4 <HAL_RCC_OscConfig+0x4ec>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	2b01      	cmp	r3, #1
 8001950:	d028      	beq.n	80019a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800195c:	429a      	cmp	r2, r3
 800195e:	d121      	bne.n	80019a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800196a:	429a      	cmp	r2, r3
 800196c:	d11a      	bne.n	80019a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001974:	4013      	ands	r3, r2
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800197a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800197c:	4293      	cmp	r3, r2
 800197e:	d111      	bne.n	80019a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198a:	085b      	lsrs	r3, r3, #1
 800198c:	3b01      	subs	r3, #1
 800198e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001990:	429a      	cmp	r2, r3
 8001992:	d107      	bne.n	80019a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800199e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d001      	beq.n	80019a8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3718      	adds	r7, #24
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40023800 	.word	0x40023800

080019b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d101      	bne.n	80019cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e0cc      	b.n	8001b66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019cc:	4b68      	ldr	r3, [pc, #416]	; (8001b70 <HAL_RCC_ClockConfig+0x1b8>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0307 	and.w	r3, r3, #7
 80019d4:	683a      	ldr	r2, [r7, #0]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d90c      	bls.n	80019f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019da:	4b65      	ldr	r3, [pc, #404]	; (8001b70 <HAL_RCC_ClockConfig+0x1b8>)
 80019dc:	683a      	ldr	r2, [r7, #0]
 80019de:	b2d2      	uxtb	r2, r2
 80019e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019e2:	4b63      	ldr	r3, [pc, #396]	; (8001b70 <HAL_RCC_ClockConfig+0x1b8>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0307 	and.w	r3, r3, #7
 80019ea:	683a      	ldr	r2, [r7, #0]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d001      	beq.n	80019f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e0b8      	b.n	8001b66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0302 	and.w	r3, r3, #2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d020      	beq.n	8001a42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0304 	and.w	r3, r3, #4
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d005      	beq.n	8001a18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a0c:	4b59      	ldr	r3, [pc, #356]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	4a58      	ldr	r2, [pc, #352]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001a12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0308 	and.w	r3, r3, #8
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d005      	beq.n	8001a30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a24:	4b53      	ldr	r3, [pc, #332]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	4a52      	ldr	r2, [pc, #328]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a30:	4b50      	ldr	r3, [pc, #320]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	494d      	ldr	r1, [pc, #308]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d044      	beq.n	8001ad8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d107      	bne.n	8001a66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a56:	4b47      	ldr	r3, [pc, #284]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d119      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e07f      	b.n	8001b66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d003      	beq.n	8001a76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a72:	2b03      	cmp	r3, #3
 8001a74:	d107      	bne.n	8001a86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a76:	4b3f      	ldr	r3, [pc, #252]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d109      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e06f      	b.n	8001b66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a86:	4b3b      	ldr	r3, [pc, #236]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e067      	b.n	8001b66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a96:	4b37      	ldr	r3, [pc, #220]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	f023 0203 	bic.w	r2, r3, #3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	4934      	ldr	r1, [pc, #208]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001aa8:	f7ff f9d8 	bl	8000e5c <HAL_GetTick>
 8001aac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aae:	e00a      	b.n	8001ac6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ab0:	f7ff f9d4 	bl	8000e5c <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e04f      	b.n	8001b66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ac6:	4b2b      	ldr	r3, [pc, #172]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f003 020c 	and.w	r2, r3, #12
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d1eb      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ad8:	4b25      	ldr	r3, [pc, #148]	; (8001b70 <HAL_RCC_ClockConfig+0x1b8>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0307 	and.w	r3, r3, #7
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d20c      	bcs.n	8001b00 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ae6:	4b22      	ldr	r3, [pc, #136]	; (8001b70 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	b2d2      	uxtb	r2, r2
 8001aec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aee:	4b20      	ldr	r3, [pc, #128]	; (8001b70 <HAL_RCC_ClockConfig+0x1b8>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0307 	and.w	r3, r3, #7
 8001af6:	683a      	ldr	r2, [r7, #0]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d001      	beq.n	8001b00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e032      	b.n	8001b66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 0304 	and.w	r3, r3, #4
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d008      	beq.n	8001b1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b0c:	4b19      	ldr	r3, [pc, #100]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	4916      	ldr	r1, [pc, #88]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0308 	and.w	r3, r3, #8
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d009      	beq.n	8001b3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b2a:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	691b      	ldr	r3, [r3, #16]
 8001b36:	00db      	lsls	r3, r3, #3
 8001b38:	490e      	ldr	r1, [pc, #56]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b3e:	f000 f821 	bl	8001b84 <HAL_RCC_GetSysClockFreq>
 8001b42:	4602      	mov	r2, r0
 8001b44:	4b0b      	ldr	r3, [pc, #44]	; (8001b74 <HAL_RCC_ClockConfig+0x1bc>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	091b      	lsrs	r3, r3, #4
 8001b4a:	f003 030f 	and.w	r3, r3, #15
 8001b4e:	490a      	ldr	r1, [pc, #40]	; (8001b78 <HAL_RCC_ClockConfig+0x1c0>)
 8001b50:	5ccb      	ldrb	r3, [r1, r3]
 8001b52:	fa22 f303 	lsr.w	r3, r2, r3
 8001b56:	4a09      	ldr	r2, [pc, #36]	; (8001b7c <HAL_RCC_ClockConfig+0x1c4>)
 8001b58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b5a:	4b09      	ldr	r3, [pc, #36]	; (8001b80 <HAL_RCC_ClockConfig+0x1c8>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7ff f82e 	bl	8000bc0 <HAL_InitTick>

  return HAL_OK;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40023c00 	.word	0x40023c00
 8001b74:	40023800 	.word	0x40023800
 8001b78:	08006e80 	.word	0x08006e80
 8001b7c:	20000000 	.word	0x20000000
 8001b80:	20000004 	.word	0x20000004

08001b84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b88:	b094      	sub	sp, #80	; 0x50
 8001b8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	647b      	str	r3, [r7, #68]	; 0x44
 8001b90:	2300      	movs	r3, #0
 8001b92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b94:	2300      	movs	r3, #0
 8001b96:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b9c:	4b79      	ldr	r3, [pc, #484]	; (8001d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	f003 030c 	and.w	r3, r3, #12
 8001ba4:	2b08      	cmp	r3, #8
 8001ba6:	d00d      	beq.n	8001bc4 <HAL_RCC_GetSysClockFreq+0x40>
 8001ba8:	2b08      	cmp	r3, #8
 8001baa:	f200 80e1 	bhi.w	8001d70 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d002      	beq.n	8001bb8 <HAL_RCC_GetSysClockFreq+0x34>
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	d003      	beq.n	8001bbe <HAL_RCC_GetSysClockFreq+0x3a>
 8001bb6:	e0db      	b.n	8001d70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bb8:	4b73      	ldr	r3, [pc, #460]	; (8001d88 <HAL_RCC_GetSysClockFreq+0x204>)
 8001bba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001bbc:	e0db      	b.n	8001d76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bbe:	4b73      	ldr	r3, [pc, #460]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x208>)
 8001bc0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001bc2:	e0d8      	b.n	8001d76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bc4:	4b6f      	ldr	r3, [pc, #444]	; (8001d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bcc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bce:	4b6d      	ldr	r3, [pc, #436]	; (8001d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d063      	beq.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bda:	4b6a      	ldr	r3, [pc, #424]	; (8001d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	099b      	lsrs	r3, r3, #6
 8001be0:	2200      	movs	r2, #0
 8001be2:	63bb      	str	r3, [r7, #56]	; 0x38
 8001be4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001be8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bec:	633b      	str	r3, [r7, #48]	; 0x30
 8001bee:	2300      	movs	r3, #0
 8001bf0:	637b      	str	r3, [r7, #52]	; 0x34
 8001bf2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001bf6:	4622      	mov	r2, r4
 8001bf8:	462b      	mov	r3, r5
 8001bfa:	f04f 0000 	mov.w	r0, #0
 8001bfe:	f04f 0100 	mov.w	r1, #0
 8001c02:	0159      	lsls	r1, r3, #5
 8001c04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c08:	0150      	lsls	r0, r2, #5
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	4621      	mov	r1, r4
 8001c10:	1a51      	subs	r1, r2, r1
 8001c12:	6139      	str	r1, [r7, #16]
 8001c14:	4629      	mov	r1, r5
 8001c16:	eb63 0301 	sbc.w	r3, r3, r1
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	f04f 0300 	mov.w	r3, #0
 8001c24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c28:	4659      	mov	r1, fp
 8001c2a:	018b      	lsls	r3, r1, #6
 8001c2c:	4651      	mov	r1, sl
 8001c2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c32:	4651      	mov	r1, sl
 8001c34:	018a      	lsls	r2, r1, #6
 8001c36:	4651      	mov	r1, sl
 8001c38:	ebb2 0801 	subs.w	r8, r2, r1
 8001c3c:	4659      	mov	r1, fp
 8001c3e:	eb63 0901 	sbc.w	r9, r3, r1
 8001c42:	f04f 0200 	mov.w	r2, #0
 8001c46:	f04f 0300 	mov.w	r3, #0
 8001c4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c56:	4690      	mov	r8, r2
 8001c58:	4699      	mov	r9, r3
 8001c5a:	4623      	mov	r3, r4
 8001c5c:	eb18 0303 	adds.w	r3, r8, r3
 8001c60:	60bb      	str	r3, [r7, #8]
 8001c62:	462b      	mov	r3, r5
 8001c64:	eb49 0303 	adc.w	r3, r9, r3
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	f04f 0200 	mov.w	r2, #0
 8001c6e:	f04f 0300 	mov.w	r3, #0
 8001c72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c76:	4629      	mov	r1, r5
 8001c78:	024b      	lsls	r3, r1, #9
 8001c7a:	4621      	mov	r1, r4
 8001c7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c80:	4621      	mov	r1, r4
 8001c82:	024a      	lsls	r2, r1, #9
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c94:	f7fe faf4 	bl	8000280 <__aeabi_uldivmod>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ca0:	e058      	b.n	8001d54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ca2:	4b38      	ldr	r3, [pc, #224]	; (8001d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	099b      	lsrs	r3, r3, #6
 8001ca8:	2200      	movs	r2, #0
 8001caa:	4618      	mov	r0, r3
 8001cac:	4611      	mov	r1, r2
 8001cae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001cb2:	623b      	str	r3, [r7, #32]
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cb8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001cbc:	4642      	mov	r2, r8
 8001cbe:	464b      	mov	r3, r9
 8001cc0:	f04f 0000 	mov.w	r0, #0
 8001cc4:	f04f 0100 	mov.w	r1, #0
 8001cc8:	0159      	lsls	r1, r3, #5
 8001cca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cce:	0150      	lsls	r0, r2, #5
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	4641      	mov	r1, r8
 8001cd6:	ebb2 0a01 	subs.w	sl, r2, r1
 8001cda:	4649      	mov	r1, r9
 8001cdc:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ce0:	f04f 0200 	mov.w	r2, #0
 8001ce4:	f04f 0300 	mov.w	r3, #0
 8001ce8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001cec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001cf0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001cf4:	ebb2 040a 	subs.w	r4, r2, sl
 8001cf8:	eb63 050b 	sbc.w	r5, r3, fp
 8001cfc:	f04f 0200 	mov.w	r2, #0
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	00eb      	lsls	r3, r5, #3
 8001d06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d0a:	00e2      	lsls	r2, r4, #3
 8001d0c:	4614      	mov	r4, r2
 8001d0e:	461d      	mov	r5, r3
 8001d10:	4643      	mov	r3, r8
 8001d12:	18e3      	adds	r3, r4, r3
 8001d14:	603b      	str	r3, [r7, #0]
 8001d16:	464b      	mov	r3, r9
 8001d18:	eb45 0303 	adc.w	r3, r5, r3
 8001d1c:	607b      	str	r3, [r7, #4]
 8001d1e:	f04f 0200 	mov.w	r2, #0
 8001d22:	f04f 0300 	mov.w	r3, #0
 8001d26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d2a:	4629      	mov	r1, r5
 8001d2c:	028b      	lsls	r3, r1, #10
 8001d2e:	4621      	mov	r1, r4
 8001d30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d34:	4621      	mov	r1, r4
 8001d36:	028a      	lsls	r2, r1, #10
 8001d38:	4610      	mov	r0, r2
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d3e:	2200      	movs	r2, #0
 8001d40:	61bb      	str	r3, [r7, #24]
 8001d42:	61fa      	str	r2, [r7, #28]
 8001d44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d48:	f7fe fa9a 	bl	8000280 <__aeabi_uldivmod>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4613      	mov	r3, r2
 8001d52:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d54:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	0c1b      	lsrs	r3, r3, #16
 8001d5a:	f003 0303 	and.w	r3, r3, #3
 8001d5e:	3301      	adds	r3, #1
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001d64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001d66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d6e:	e002      	b.n	8001d76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d70:	4b05      	ldr	r3, [pc, #20]	; (8001d88 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d72:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3750      	adds	r7, #80	; 0x50
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d82:	bf00      	nop
 8001d84:	40023800 	.word	0x40023800
 8001d88:	00f42400 	.word	0x00f42400
 8001d8c:	007a1200 	.word	0x007a1200

08001d90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d94:	4b03      	ldr	r3, [pc, #12]	; (8001da4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d96:	681b      	ldr	r3, [r3, #0]
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	20000000 	.word	0x20000000

08001da8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001dac:	f7ff fff0 	bl	8001d90 <HAL_RCC_GetHCLKFreq>
 8001db0:	4602      	mov	r2, r0
 8001db2:	4b05      	ldr	r3, [pc, #20]	; (8001dc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	0a9b      	lsrs	r3, r3, #10
 8001db8:	f003 0307 	and.w	r3, r3, #7
 8001dbc:	4903      	ldr	r1, [pc, #12]	; (8001dcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dbe:	5ccb      	ldrb	r3, [r1, r3]
 8001dc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	08006e90 	.word	0x08006e90

08001dd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001dd4:	f7ff ffdc 	bl	8001d90 <HAL_RCC_GetHCLKFreq>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	4b05      	ldr	r3, [pc, #20]	; (8001df0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	0b5b      	lsrs	r3, r3, #13
 8001de0:	f003 0307 	and.w	r3, r3, #7
 8001de4:	4903      	ldr	r1, [pc, #12]	; (8001df4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001de6:	5ccb      	ldrb	r3, [r1, r3]
 8001de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40023800 	.word	0x40023800
 8001df4:	08006e90 	.word	0x08006e90

08001df8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	220f      	movs	r2, #15
 8001e06:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e08:	4b12      	ldr	r3, [pc, #72]	; (8001e54 <HAL_RCC_GetClockConfig+0x5c>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f003 0203 	and.w	r2, r3, #3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e14:	4b0f      	ldr	r3, [pc, #60]	; (8001e54 <HAL_RCC_GetClockConfig+0x5c>)
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e20:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <HAL_RCC_GetClockConfig+0x5c>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001e2c:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <HAL_RCC_GetClockConfig+0x5c>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	08db      	lsrs	r3, r3, #3
 8001e32:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e3a:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <HAL_RCC_GetClockConfig+0x60>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0207 	and.w	r2, r3, #7
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	601a      	str	r2, [r3, #0]
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40023c00 	.word	0x40023c00

08001e5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e041      	b.n	8001ef2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d106      	bne.n	8001e88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f839 	bl	8001efa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2202      	movs	r2, #2
 8001e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	3304      	adds	r3, #4
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4610      	mov	r0, r2
 8001e9c:	f000 f9d8 	bl	8002250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
	...

08001f10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d001      	beq.n	8001f28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e04e      	b.n	8001fc6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68da      	ldr	r2, [r3, #12]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f042 0201 	orr.w	r2, r2, #1
 8001f3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a23      	ldr	r2, [pc, #140]	; (8001fd4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d022      	beq.n	8001f90 <HAL_TIM_Base_Start_IT+0x80>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f52:	d01d      	beq.n	8001f90 <HAL_TIM_Base_Start_IT+0x80>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a1f      	ldr	r2, [pc, #124]	; (8001fd8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d018      	beq.n	8001f90 <HAL_TIM_Base_Start_IT+0x80>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a1e      	ldr	r2, [pc, #120]	; (8001fdc <HAL_TIM_Base_Start_IT+0xcc>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d013      	beq.n	8001f90 <HAL_TIM_Base_Start_IT+0x80>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a1c      	ldr	r2, [pc, #112]	; (8001fe0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d00e      	beq.n	8001f90 <HAL_TIM_Base_Start_IT+0x80>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a1b      	ldr	r2, [pc, #108]	; (8001fe4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d009      	beq.n	8001f90 <HAL_TIM_Base_Start_IT+0x80>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a19      	ldr	r2, [pc, #100]	; (8001fe8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d004      	beq.n	8001f90 <HAL_TIM_Base_Start_IT+0x80>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a18      	ldr	r2, [pc, #96]	; (8001fec <HAL_TIM_Base_Start_IT+0xdc>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d111      	bne.n	8001fb4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	f003 0307 	and.w	r3, r3, #7
 8001f9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2b06      	cmp	r3, #6
 8001fa0:	d010      	beq.n	8001fc4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f042 0201 	orr.w	r2, r2, #1
 8001fb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fb2:	e007      	b.n	8001fc4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f042 0201 	orr.w	r2, r2, #1
 8001fc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3714      	adds	r7, #20
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	40010000 	.word	0x40010000
 8001fd8:	40000400 	.word	0x40000400
 8001fdc:	40000800 	.word	0x40000800
 8001fe0:	40000c00 	.word	0x40000c00
 8001fe4:	40010400 	.word	0x40010400
 8001fe8:	40014000 	.word	0x40014000
 8001fec:	40001800 	.word	0x40001800

08001ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	2b02      	cmp	r3, #2
 8002004:	d122      	bne.n	800204c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	2b02      	cmp	r3, #2
 8002012:	d11b      	bne.n	800204c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f06f 0202 	mvn.w	r2, #2
 800201c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2201      	movs	r2, #1
 8002022:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	f003 0303 	and.w	r3, r3, #3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f8ee 	bl	8002214 <HAL_TIM_IC_CaptureCallback>
 8002038:	e005      	b.n	8002046 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 f8e0 	bl	8002200 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 f8f1 	bl	8002228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	f003 0304 	and.w	r3, r3, #4
 8002056:	2b04      	cmp	r3, #4
 8002058:	d122      	bne.n	80020a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b04      	cmp	r3, #4
 8002066:	d11b      	bne.n	80020a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f06f 0204 	mvn.w	r2, #4
 8002070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2202      	movs	r2, #2
 8002076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f8c4 	bl	8002214 <HAL_TIM_IC_CaptureCallback>
 800208c:	e005      	b.n	800209a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 f8b6 	bl	8002200 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 f8c7 	bl	8002228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	2b08      	cmp	r3, #8
 80020ac:	d122      	bne.n	80020f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	f003 0308 	and.w	r3, r3, #8
 80020b8:	2b08      	cmp	r3, #8
 80020ba:	d11b      	bne.n	80020f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f06f 0208 	mvn.w	r2, #8
 80020c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2204      	movs	r2, #4
 80020ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	f003 0303 	and.w	r3, r3, #3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f89a 	bl	8002214 <HAL_TIM_IC_CaptureCallback>
 80020e0:	e005      	b.n	80020ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 f88c 	bl	8002200 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f89d 	bl	8002228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	f003 0310 	and.w	r3, r3, #16
 80020fe:	2b10      	cmp	r3, #16
 8002100:	d122      	bne.n	8002148 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	f003 0310 	and.w	r3, r3, #16
 800210c:	2b10      	cmp	r3, #16
 800210e:	d11b      	bne.n	8002148 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f06f 0210 	mvn.w	r2, #16
 8002118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2208      	movs	r2, #8
 800211e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f000 f870 	bl	8002214 <HAL_TIM_IC_CaptureCallback>
 8002134:	e005      	b.n	8002142 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f000 f862 	bl	8002200 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f000 f873 	bl	8002228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	2b01      	cmp	r3, #1
 8002154:	d10e      	bne.n	8002174 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b01      	cmp	r3, #1
 8002162:	d107      	bne.n	8002174 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f06f 0201 	mvn.w	r2, #1
 800216c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7fe fc92 	bl	8000a98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800217e:	2b80      	cmp	r3, #128	; 0x80
 8002180:	d10e      	bne.n	80021a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800218c:	2b80      	cmp	r3, #128	; 0x80
 800218e:	d107      	bne.n	80021a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 f902 	bl	80023a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	691b      	ldr	r3, [r3, #16]
 80021a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021aa:	2b40      	cmp	r3, #64	; 0x40
 80021ac:	d10e      	bne.n	80021cc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021b8:	2b40      	cmp	r3, #64	; 0x40
 80021ba:	d107      	bne.n	80021cc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f838 	bl	800223c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	f003 0320 	and.w	r3, r3, #32
 80021d6:	2b20      	cmp	r3, #32
 80021d8:	d10e      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	f003 0320 	and.w	r3, r3, #32
 80021e4:	2b20      	cmp	r3, #32
 80021e6:	d107      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f06f 0220 	mvn.w	r2, #32
 80021f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f8cc 	bl	8002390 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	4a40      	ldr	r2, [pc, #256]	; (8002364 <TIM_Base_SetConfig+0x114>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d013      	beq.n	8002290 <TIM_Base_SetConfig+0x40>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800226e:	d00f      	beq.n	8002290 <TIM_Base_SetConfig+0x40>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a3d      	ldr	r2, [pc, #244]	; (8002368 <TIM_Base_SetConfig+0x118>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d00b      	beq.n	8002290 <TIM_Base_SetConfig+0x40>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a3c      	ldr	r2, [pc, #240]	; (800236c <TIM_Base_SetConfig+0x11c>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d007      	beq.n	8002290 <TIM_Base_SetConfig+0x40>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a3b      	ldr	r2, [pc, #236]	; (8002370 <TIM_Base_SetConfig+0x120>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d003      	beq.n	8002290 <TIM_Base_SetConfig+0x40>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a3a      	ldr	r2, [pc, #232]	; (8002374 <TIM_Base_SetConfig+0x124>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d108      	bne.n	80022a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002296:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	4313      	orrs	r3, r2
 80022a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a2f      	ldr	r2, [pc, #188]	; (8002364 <TIM_Base_SetConfig+0x114>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d02b      	beq.n	8002302 <TIM_Base_SetConfig+0xb2>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022b0:	d027      	beq.n	8002302 <TIM_Base_SetConfig+0xb2>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a2c      	ldr	r2, [pc, #176]	; (8002368 <TIM_Base_SetConfig+0x118>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d023      	beq.n	8002302 <TIM_Base_SetConfig+0xb2>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a2b      	ldr	r2, [pc, #172]	; (800236c <TIM_Base_SetConfig+0x11c>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d01f      	beq.n	8002302 <TIM_Base_SetConfig+0xb2>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a2a      	ldr	r2, [pc, #168]	; (8002370 <TIM_Base_SetConfig+0x120>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d01b      	beq.n	8002302 <TIM_Base_SetConfig+0xb2>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a29      	ldr	r2, [pc, #164]	; (8002374 <TIM_Base_SetConfig+0x124>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d017      	beq.n	8002302 <TIM_Base_SetConfig+0xb2>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a28      	ldr	r2, [pc, #160]	; (8002378 <TIM_Base_SetConfig+0x128>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d013      	beq.n	8002302 <TIM_Base_SetConfig+0xb2>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a27      	ldr	r2, [pc, #156]	; (800237c <TIM_Base_SetConfig+0x12c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d00f      	beq.n	8002302 <TIM_Base_SetConfig+0xb2>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a26      	ldr	r2, [pc, #152]	; (8002380 <TIM_Base_SetConfig+0x130>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d00b      	beq.n	8002302 <TIM_Base_SetConfig+0xb2>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a25      	ldr	r2, [pc, #148]	; (8002384 <TIM_Base_SetConfig+0x134>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d007      	beq.n	8002302 <TIM_Base_SetConfig+0xb2>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a24      	ldr	r2, [pc, #144]	; (8002388 <TIM_Base_SetConfig+0x138>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d003      	beq.n	8002302 <TIM_Base_SetConfig+0xb2>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a23      	ldr	r2, [pc, #140]	; (800238c <TIM_Base_SetConfig+0x13c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d108      	bne.n	8002314 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002308:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	4313      	orrs	r3, r2
 8002312:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	4313      	orrs	r3, r2
 8002320:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	689a      	ldr	r2, [r3, #8]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a0a      	ldr	r2, [pc, #40]	; (8002364 <TIM_Base_SetConfig+0x114>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d003      	beq.n	8002348 <TIM_Base_SetConfig+0xf8>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4a0c      	ldr	r2, [pc, #48]	; (8002374 <TIM_Base_SetConfig+0x124>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d103      	bne.n	8002350 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	691a      	ldr	r2, [r3, #16]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	615a      	str	r2, [r3, #20]
}
 8002356:	bf00      	nop
 8002358:	3714      	adds	r7, #20
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	40010000 	.word	0x40010000
 8002368:	40000400 	.word	0x40000400
 800236c:	40000800 	.word	0x40000800
 8002370:	40000c00 	.word	0x40000c00
 8002374:	40010400 	.word	0x40010400
 8002378:	40014000 	.word	0x40014000
 800237c:	40014400 	.word	0x40014400
 8002380:	40014800 	.word	0x40014800
 8002384:	40001800 	.word	0x40001800
 8002388:	40001c00 	.word	0x40001c00
 800238c:	40002000 	.word	0x40002000

08002390 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e03f      	b.n	800244a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d106      	bne.n	80023e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2200      	movs	r2, #0
 80023da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7fe fb9e 	bl	8000b20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2224      	movs	r2, #36	; 0x24
 80023e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	68da      	ldr	r2, [r3, #12]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f000 fd7b 	bl	8002ef8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	691a      	ldr	r2, [r3, #16]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002410:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	695a      	ldr	r2, [r3, #20]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002420:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	68da      	ldr	r2, [r3, #12]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002430:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2220      	movs	r2, #32
 800243c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2220      	movs	r2, #32
 8002444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3708      	adds	r7, #8
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}

08002452 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002452:	b580      	push	{r7, lr}
 8002454:	b08a      	sub	sp, #40	; 0x28
 8002456:	af02      	add	r7, sp, #8
 8002458:	60f8      	str	r0, [r7, #12]
 800245a:	60b9      	str	r1, [r7, #8]
 800245c:	603b      	str	r3, [r7, #0]
 800245e:	4613      	mov	r3, r2
 8002460:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002462:	2300      	movs	r3, #0
 8002464:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b20      	cmp	r3, #32
 8002470:	d17c      	bne.n	800256c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d002      	beq.n	800247e <HAL_UART_Transmit+0x2c>
 8002478:	88fb      	ldrh	r3, [r7, #6]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d101      	bne.n	8002482 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e075      	b.n	800256e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002488:	2b01      	cmp	r3, #1
 800248a:	d101      	bne.n	8002490 <HAL_UART_Transmit+0x3e>
 800248c:	2302      	movs	r3, #2
 800248e:	e06e      	b.n	800256e <HAL_UART_Transmit+0x11c>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2221      	movs	r2, #33	; 0x21
 80024a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024a6:	f7fe fcd9 	bl	8000e5c <HAL_GetTick>
 80024aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	88fa      	ldrh	r2, [r7, #6]
 80024b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	88fa      	ldrh	r2, [r7, #6]
 80024b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024c0:	d108      	bne.n	80024d4 <HAL_UART_Transmit+0x82>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d104      	bne.n	80024d4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	61bb      	str	r3, [r7, #24]
 80024d2:	e003      	b.n	80024dc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024d8:	2300      	movs	r3, #0
 80024da:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80024e4:	e02a      	b.n	800253c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	9300      	str	r3, [sp, #0]
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2200      	movs	r2, #0
 80024ee:	2180      	movs	r1, #128	; 0x80
 80024f0:	68f8      	ldr	r0, [r7, #12]
 80024f2:	f000 faf9 	bl	8002ae8 <UART_WaitOnFlagUntilTimeout>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e036      	b.n	800256e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d10b      	bne.n	800251e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	881b      	ldrh	r3, [r3, #0]
 800250a:	461a      	mov	r2, r3
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002514:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	3302      	adds	r3, #2
 800251a:	61bb      	str	r3, [r7, #24]
 800251c:	e007      	b.n	800252e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	781a      	ldrb	r2, [r3, #0]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	3301      	adds	r3, #1
 800252c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002532:	b29b      	uxth	r3, r3
 8002534:	3b01      	subs	r3, #1
 8002536:	b29a      	uxth	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002540:	b29b      	uxth	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d1cf      	bne.n	80024e6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	9300      	str	r3, [sp, #0]
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	2200      	movs	r2, #0
 800254e:	2140      	movs	r1, #64	; 0x40
 8002550:	68f8      	ldr	r0, [r7, #12]
 8002552:	f000 fac9 	bl	8002ae8 <UART_WaitOnFlagUntilTimeout>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e006      	b.n	800256e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2220      	movs	r2, #32
 8002564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002568:	2300      	movs	r3, #0
 800256a:	e000      	b.n	800256e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800256c:	2302      	movs	r3, #2
  }
}
 800256e:	4618      	mov	r0, r3
 8002570:	3720      	adds	r7, #32
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
	...

08002578 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b0ba      	sub	sp, #232	; 0xe8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800259e:	2300      	movs	r3, #0
 80025a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80025aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80025b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10f      	bne.n	80025de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025c2:	f003 0320 	and.w	r3, r3, #32
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d009      	beq.n	80025de <HAL_UART_IRQHandler+0x66>
 80025ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025ce:	f003 0320 	and.w	r3, r3, #32
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d003      	beq.n	80025de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 fbd3 	bl	8002d82 <UART_Receive_IT>
      return;
 80025dc:	e256      	b.n	8002a8c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80025de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f000 80de 	beq.w	80027a4 <HAL_UART_IRQHandler+0x22c>
 80025e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d106      	bne.n	8002602 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80025f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025f8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f000 80d1 	beq.w	80027a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00b      	beq.n	8002626 <HAL_UART_IRQHandler+0xae>
 800260e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002612:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002616:	2b00      	cmp	r3, #0
 8002618:	d005      	beq.n	8002626 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	f043 0201 	orr.w	r2, r3, #1
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800262a:	f003 0304 	and.w	r3, r3, #4
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00b      	beq.n	800264a <HAL_UART_IRQHandler+0xd2>
 8002632:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	2b00      	cmp	r3, #0
 800263c:	d005      	beq.n	800264a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002642:	f043 0202 	orr.w	r2, r3, #2
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800264a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00b      	beq.n	800266e <HAL_UART_IRQHandler+0xf6>
 8002656:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	2b00      	cmp	r3, #0
 8002660:	d005      	beq.n	800266e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	f043 0204 	orr.w	r2, r3, #4
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800266e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	2b00      	cmp	r3, #0
 8002678:	d011      	beq.n	800269e <HAL_UART_IRQHandler+0x126>
 800267a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800267e:	f003 0320 	and.w	r3, r3, #32
 8002682:	2b00      	cmp	r3, #0
 8002684:	d105      	bne.n	8002692 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002686:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	d005      	beq.n	800269e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	f043 0208 	orr.w	r2, r3, #8
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f000 81ed 	beq.w	8002a82 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80026a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026ac:	f003 0320 	and.w	r3, r3, #32
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d008      	beq.n	80026c6 <HAL_UART_IRQHandler+0x14e>
 80026b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026b8:	f003 0320 	and.w	r3, r3, #32
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d002      	beq.n	80026c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 fb5e 	bl	8002d82 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	695b      	ldr	r3, [r3, #20]
 80026cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026d0:	2b40      	cmp	r3, #64	; 0x40
 80026d2:	bf0c      	ite	eq
 80026d4:	2301      	moveq	r3, #1
 80026d6:	2300      	movne	r3, #0
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e2:	f003 0308 	and.w	r3, r3, #8
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d103      	bne.n	80026f2 <HAL_UART_IRQHandler+0x17a>
 80026ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d04f      	beq.n	8002792 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 fa66 	bl	8002bc4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002702:	2b40      	cmp	r3, #64	; 0x40
 8002704:	d141      	bne.n	800278a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	3314      	adds	r3, #20
 800270c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002710:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002714:	e853 3f00 	ldrex	r3, [r3]
 8002718:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800271c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002720:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002724:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	3314      	adds	r3, #20
 800272e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002732:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002736:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800273a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800273e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002742:	e841 2300 	strex	r3, r2, [r1]
 8002746:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800274a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d1d9      	bne.n	8002706 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002756:	2b00      	cmp	r3, #0
 8002758:	d013      	beq.n	8002782 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800275e:	4a7d      	ldr	r2, [pc, #500]	; (8002954 <HAL_UART_IRQHandler+0x3dc>)
 8002760:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002766:	4618      	mov	r0, r3
 8002768:	f7fe fcd6 	bl	8001118 <HAL_DMA_Abort_IT>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d016      	beq.n	80027a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002776:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800277c:	4610      	mov	r0, r2
 800277e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002780:	e00e      	b.n	80027a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 f99a 	bl	8002abc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002788:	e00a      	b.n	80027a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 f996 	bl	8002abc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002790:	e006      	b.n	80027a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 f992 	bl	8002abc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2200      	movs	r2, #0
 800279c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800279e:	e170      	b.n	8002a82 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027a0:	bf00      	nop
    return;
 80027a2:	e16e      	b.n	8002a82 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	f040 814a 	bne.w	8002a42 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80027ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027b2:	f003 0310 	and.w	r3, r3, #16
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f000 8143 	beq.w	8002a42 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80027bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027c0:	f003 0310 	and.w	r3, r3, #16
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 813c 	beq.w	8002a42 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80027ca:	2300      	movs	r3, #0
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	60bb      	str	r3, [r7, #8]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	60bb      	str	r3, [r7, #8]
 80027de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027ea:	2b40      	cmp	r3, #64	; 0x40
 80027ec:	f040 80b4 	bne.w	8002958 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80027fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002800:	2b00      	cmp	r3, #0
 8002802:	f000 8140 	beq.w	8002a86 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800280a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800280e:	429a      	cmp	r2, r3
 8002810:	f080 8139 	bcs.w	8002a86 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800281a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002826:	f000 8088 	beq.w	800293a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	330c      	adds	r3, #12
 8002830:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002834:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002838:	e853 3f00 	ldrex	r3, [r3]
 800283c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002840:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002844:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002848:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	330c      	adds	r3, #12
 8002852:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002856:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800285a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800285e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002862:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002866:	e841 2300 	strex	r3, r2, [r1]
 800286a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800286e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1d9      	bne.n	800282a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	3314      	adds	r3, #20
 800287c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800287e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002880:	e853 3f00 	ldrex	r3, [r3]
 8002884:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002886:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002888:	f023 0301 	bic.w	r3, r3, #1
 800288c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	3314      	adds	r3, #20
 8002896:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800289a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800289e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028a0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80028a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80028a6:	e841 2300 	strex	r3, r2, [r1]
 80028aa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80028ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1e1      	bne.n	8002876 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	3314      	adds	r3, #20
 80028b8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80028bc:	e853 3f00 	ldrex	r3, [r3]
 80028c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80028c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	3314      	adds	r3, #20
 80028d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80028d6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80028d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028da:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80028dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80028de:	e841 2300 	strex	r3, r2, [r1]
 80028e2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80028e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1e3      	bne.n	80028b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2220      	movs	r2, #32
 80028ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	330c      	adds	r3, #12
 80028fe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002900:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002902:	e853 3f00 	ldrex	r3, [r3]
 8002906:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002908:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800290a:	f023 0310 	bic.w	r3, r3, #16
 800290e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	330c      	adds	r3, #12
 8002918:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800291c:	65ba      	str	r2, [r7, #88]	; 0x58
 800291e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002920:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002922:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002924:	e841 2300 	strex	r3, r2, [r1]
 8002928:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800292a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1e3      	bne.n	80028f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002934:	4618      	mov	r0, r3
 8002936:	f7fe fb7f 	bl	8001038 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002942:	b29b      	uxth	r3, r3
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	b29b      	uxth	r3, r3
 8002948:	4619      	mov	r1, r3
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 f8c0 	bl	8002ad0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002950:	e099      	b.n	8002a86 <HAL_UART_IRQHandler+0x50e>
 8002952:	bf00      	nop
 8002954:	08002c8b 	.word	0x08002c8b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002960:	b29b      	uxth	r3, r3
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800296c:	b29b      	uxth	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 808b 	beq.w	8002a8a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002974:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 8086 	beq.w	8002a8a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	330c      	adds	r3, #12
 8002984:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002988:	e853 3f00 	ldrex	r3, [r3]
 800298c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800298e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002990:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002994:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	330c      	adds	r3, #12
 800299e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80029a2:	647a      	str	r2, [r7, #68]	; 0x44
 80029a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80029a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80029aa:	e841 2300 	strex	r3, r2, [r1]
 80029ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80029b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1e3      	bne.n	800297e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	3314      	adds	r3, #20
 80029bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c0:	e853 3f00 	ldrex	r3, [r3]
 80029c4:	623b      	str	r3, [r7, #32]
   return(result);
 80029c6:	6a3b      	ldr	r3, [r7, #32]
 80029c8:	f023 0301 	bic.w	r3, r3, #1
 80029cc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	3314      	adds	r3, #20
 80029d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80029da:	633a      	str	r2, [r7, #48]	; 0x30
 80029dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80029e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029e2:	e841 2300 	strex	r3, r2, [r1]
 80029e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80029e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d1e3      	bne.n	80029b6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2220      	movs	r2, #32
 80029f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	330c      	adds	r3, #12
 8002a02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	e853 3f00 	ldrex	r3, [r3]
 8002a0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f023 0310 	bic.w	r3, r3, #16
 8002a12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	330c      	adds	r3, #12
 8002a1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002a20:	61fa      	str	r2, [r7, #28]
 8002a22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a24:	69b9      	ldr	r1, [r7, #24]
 8002a26:	69fa      	ldr	r2, [r7, #28]
 8002a28:	e841 2300 	strex	r3, r2, [r1]
 8002a2c:	617b      	str	r3, [r7, #20]
   return(result);
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1e3      	bne.n	80029fc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002a34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002a38:	4619      	mov	r1, r3
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f848 	bl	8002ad0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002a40:	e023      	b.n	8002a8a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d009      	beq.n	8002a62 <HAL_UART_IRQHandler+0x4ea>
 8002a4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d003      	beq.n	8002a62 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f000 f929 	bl	8002cb2 <UART_Transmit_IT>
    return;
 8002a60:	e014      	b.n	8002a8c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002a62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00e      	beq.n	8002a8c <HAL_UART_IRQHandler+0x514>
 8002a6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d008      	beq.n	8002a8c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 f969 	bl	8002d52 <UART_EndTransmit_IT>
    return;
 8002a80:	e004      	b.n	8002a8c <HAL_UART_IRQHandler+0x514>
    return;
 8002a82:	bf00      	nop
 8002a84:	e002      	b.n	8002a8c <HAL_UART_IRQHandler+0x514>
      return;
 8002a86:	bf00      	nop
 8002a88:	e000      	b.n	8002a8c <HAL_UART_IRQHandler+0x514>
      return;
 8002a8a:	bf00      	nop
  }
}
 8002a8c:	37e8      	adds	r7, #232	; 0xe8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop

08002a94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b090      	sub	sp, #64	; 0x40
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	603b      	str	r3, [r7, #0]
 8002af4:	4613      	mov	r3, r2
 8002af6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002af8:	e050      	b.n	8002b9c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002afa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b00:	d04c      	beq.n	8002b9c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002b02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d007      	beq.n	8002b18 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b08:	f7fe f9a8 	bl	8000e5c <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d241      	bcs.n	8002b9c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	330c      	adds	r3, #12
 8002b1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b22:	e853 3f00 	ldrex	r3, [r3]
 8002b26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002b2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	330c      	adds	r3, #12
 8002b36:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b38:	637a      	str	r2, [r7, #52]	; 0x34
 8002b3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b40:	e841 2300 	strex	r3, r2, [r1]
 8002b44:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d1e5      	bne.n	8002b18 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	3314      	adds	r3, #20
 8002b52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	e853 3f00 	ldrex	r3, [r3]
 8002b5a:	613b      	str	r3, [r7, #16]
   return(result);
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	f023 0301 	bic.w	r3, r3, #1
 8002b62:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	3314      	adds	r3, #20
 8002b6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b6c:	623a      	str	r2, [r7, #32]
 8002b6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b70:	69f9      	ldr	r1, [r7, #28]
 8002b72:	6a3a      	ldr	r2, [r7, #32]
 8002b74:	e841 2300 	strex	r3, r2, [r1]
 8002b78:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1e5      	bne.n	8002b4c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2220      	movs	r2, #32
 8002b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2220      	movs	r2, #32
 8002b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2200      	movs	r2, #0
 8002b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e00f      	b.n	8002bbc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	68ba      	ldr	r2, [r7, #8]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	bf0c      	ite	eq
 8002bac:	2301      	moveq	r3, #1
 8002bae:	2300      	movne	r3, #0
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	461a      	mov	r2, r3
 8002bb4:	79fb      	ldrb	r3, [r7, #7]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d09f      	beq.n	8002afa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3740      	adds	r7, #64	; 0x40
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b095      	sub	sp, #84	; 0x54
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	330c      	adds	r3, #12
 8002bd2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bd6:	e853 3f00 	ldrex	r3, [r3]
 8002bda:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bde:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002be2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	330c      	adds	r3, #12
 8002bea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002bec:	643a      	str	r2, [r7, #64]	; 0x40
 8002bee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002bf2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002bf4:	e841 2300 	strex	r3, r2, [r1]
 8002bf8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1e5      	bne.n	8002bcc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	3314      	adds	r3, #20
 8002c06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c08:	6a3b      	ldr	r3, [r7, #32]
 8002c0a:	e853 3f00 	ldrex	r3, [r3]
 8002c0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	f023 0301 	bic.w	r3, r3, #1
 8002c16:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	3314      	adds	r3, #20
 8002c1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c20:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c28:	e841 2300 	strex	r3, r2, [r1]
 8002c2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1e5      	bne.n	8002c00 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d119      	bne.n	8002c70 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	330c      	adds	r3, #12
 8002c42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	e853 3f00 	ldrex	r3, [r3]
 8002c4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	f023 0310 	bic.w	r3, r3, #16
 8002c52:	647b      	str	r3, [r7, #68]	; 0x44
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	330c      	adds	r3, #12
 8002c5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c5c:	61ba      	str	r2, [r7, #24]
 8002c5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c60:	6979      	ldr	r1, [r7, #20]
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	e841 2300 	strex	r3, r2, [r1]
 8002c68:	613b      	str	r3, [r7, #16]
   return(result);
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1e5      	bne.n	8002c3c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2220      	movs	r2, #32
 8002c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002c7e:	bf00      	nop
 8002c80:	3754      	adds	r7, #84	; 0x54
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b084      	sub	sp, #16
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f7ff ff09 	bl	8002abc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002caa:	bf00      	nop
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b085      	sub	sp, #20
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b21      	cmp	r3, #33	; 0x21
 8002cc4:	d13e      	bne.n	8002d44 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cce:	d114      	bne.n	8002cfa <UART_Transmit_IT+0x48>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d110      	bne.n	8002cfa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002cec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a1b      	ldr	r3, [r3, #32]
 8002cf2:	1c9a      	adds	r2, r3, #2
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	621a      	str	r2, [r3, #32]
 8002cf8:	e008      	b.n	8002d0c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	1c59      	adds	r1, r3, #1
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	6211      	str	r1, [r2, #32]
 8002d04:	781a      	ldrb	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	3b01      	subs	r3, #1
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	4619      	mov	r1, r3
 8002d1a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d10f      	bne.n	8002d40 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68da      	ldr	r2, [r3, #12]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d2e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68da      	ldr	r2, [r3, #12]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d3e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	e000      	b.n	8002d46 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002d44:	2302      	movs	r3, #2
  }
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr

08002d52 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b082      	sub	sp, #8
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68da      	ldr	r2, [r3, #12]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d68:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2220      	movs	r2, #32
 8002d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7ff fe8e 	bl	8002a94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b08c      	sub	sp, #48	; 0x30
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b22      	cmp	r3, #34	; 0x22
 8002d94:	f040 80ab 	bne.w	8002eee <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002da0:	d117      	bne.n	8002dd2 <UART_Receive_IT+0x50>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d113      	bne.n	8002dd2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002daa:	2300      	movs	r3, #0
 8002dac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dc4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dca:	1c9a      	adds	r2, r3, #2
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	629a      	str	r2, [r3, #40]	; 0x28
 8002dd0:	e026      	b.n	8002e20 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002de4:	d007      	beq.n	8002df6 <UART_Receive_IT+0x74>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10a      	bne.n	8002e04 <UART_Receive_IT+0x82>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	691b      	ldr	r3, [r3, #16]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d106      	bne.n	8002e04 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e00:	701a      	strb	r2, [r3, #0]
 8002e02:	e008      	b.n	8002e16 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e10:	b2da      	uxtb	r2, r3
 8002e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e14:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1a:	1c5a      	adds	r2, r3, #1
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	3b01      	subs	r3, #1
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d15a      	bne.n	8002eea <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68da      	ldr	r2, [r3, #12]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 0220 	bic.w	r2, r2, #32
 8002e42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68da      	ldr	r2, [r3, #12]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	695a      	ldr	r2, [r3, #20]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0201 	bic.w	r2, r2, #1
 8002e62:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2220      	movs	r2, #32
 8002e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d135      	bne.n	8002ee0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	330c      	adds	r3, #12
 8002e80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	e853 3f00 	ldrex	r3, [r3]
 8002e88:	613b      	str	r3, [r7, #16]
   return(result);
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	f023 0310 	bic.w	r3, r3, #16
 8002e90:	627b      	str	r3, [r7, #36]	; 0x24
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	330c      	adds	r3, #12
 8002e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e9a:	623a      	str	r2, [r7, #32]
 8002e9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e9e:	69f9      	ldr	r1, [r7, #28]
 8002ea0:	6a3a      	ldr	r2, [r7, #32]
 8002ea2:	e841 2300 	strex	r3, r2, [r1]
 8002ea6:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1e5      	bne.n	8002e7a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0310 	and.w	r3, r3, #16
 8002eb8:	2b10      	cmp	r3, #16
 8002eba:	d10a      	bne.n	8002ed2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	60fb      	str	r3, [r7, #12]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f7ff fdf9 	bl	8002ad0 <HAL_UARTEx_RxEventCallback>
 8002ede:	e002      	b.n	8002ee6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f7ff fde1 	bl	8002aa8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	e002      	b.n	8002ef0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002eea:	2300      	movs	r3, #0
 8002eec:	e000      	b.n	8002ef0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002eee:	2302      	movs	r3, #2
  }
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3730      	adds	r7, #48	; 0x30
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ef8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002efc:	b0c0      	sub	sp, #256	; 0x100
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f14:	68d9      	ldr	r1, [r3, #12]
 8002f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	ea40 0301 	orr.w	r3, r0, r1
 8002f20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	431a      	orrs	r2, r3
 8002f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f34:	695b      	ldr	r3, [r3, #20]
 8002f36:	431a      	orrs	r2, r3
 8002f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f3c:	69db      	ldr	r3, [r3, #28]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002f50:	f021 010c 	bic.w	r1, r1, #12
 8002f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002f5e:	430b      	orrs	r3, r1
 8002f60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f72:	6999      	ldr	r1, [r3, #24]
 8002f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	ea40 0301 	orr.w	r3, r0, r1
 8002f7e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	4b8f      	ldr	r3, [pc, #572]	; (80031c4 <UART_SetConfig+0x2cc>)
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d005      	beq.n	8002f98 <UART_SetConfig+0xa0>
 8002f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	4b8d      	ldr	r3, [pc, #564]	; (80031c8 <UART_SetConfig+0x2d0>)
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d104      	bne.n	8002fa2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f98:	f7fe ff1a 	bl	8001dd0 <HAL_RCC_GetPCLK2Freq>
 8002f9c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002fa0:	e003      	b.n	8002faa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fa2:	f7fe ff01 	bl	8001da8 <HAL_RCC_GetPCLK1Freq>
 8002fa6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fae:	69db      	ldr	r3, [r3, #28]
 8002fb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fb4:	f040 810c 	bne.w	80031d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002fb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002fc2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002fc6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002fca:	4622      	mov	r2, r4
 8002fcc:	462b      	mov	r3, r5
 8002fce:	1891      	adds	r1, r2, r2
 8002fd0:	65b9      	str	r1, [r7, #88]	; 0x58
 8002fd2:	415b      	adcs	r3, r3
 8002fd4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002fd6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002fda:	4621      	mov	r1, r4
 8002fdc:	eb12 0801 	adds.w	r8, r2, r1
 8002fe0:	4629      	mov	r1, r5
 8002fe2:	eb43 0901 	adc.w	r9, r3, r1
 8002fe6:	f04f 0200 	mov.w	r2, #0
 8002fea:	f04f 0300 	mov.w	r3, #0
 8002fee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ff2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ff6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ffa:	4690      	mov	r8, r2
 8002ffc:	4699      	mov	r9, r3
 8002ffe:	4623      	mov	r3, r4
 8003000:	eb18 0303 	adds.w	r3, r8, r3
 8003004:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003008:	462b      	mov	r3, r5
 800300a:	eb49 0303 	adc.w	r3, r9, r3
 800300e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800301e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003022:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003026:	460b      	mov	r3, r1
 8003028:	18db      	adds	r3, r3, r3
 800302a:	653b      	str	r3, [r7, #80]	; 0x50
 800302c:	4613      	mov	r3, r2
 800302e:	eb42 0303 	adc.w	r3, r2, r3
 8003032:	657b      	str	r3, [r7, #84]	; 0x54
 8003034:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003038:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800303c:	f7fd f920 	bl	8000280 <__aeabi_uldivmod>
 8003040:	4602      	mov	r2, r0
 8003042:	460b      	mov	r3, r1
 8003044:	4b61      	ldr	r3, [pc, #388]	; (80031cc <UART_SetConfig+0x2d4>)
 8003046:	fba3 2302 	umull	r2, r3, r3, r2
 800304a:	095b      	lsrs	r3, r3, #5
 800304c:	011c      	lsls	r4, r3, #4
 800304e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003052:	2200      	movs	r2, #0
 8003054:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003058:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800305c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003060:	4642      	mov	r2, r8
 8003062:	464b      	mov	r3, r9
 8003064:	1891      	adds	r1, r2, r2
 8003066:	64b9      	str	r1, [r7, #72]	; 0x48
 8003068:	415b      	adcs	r3, r3
 800306a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800306c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003070:	4641      	mov	r1, r8
 8003072:	eb12 0a01 	adds.w	sl, r2, r1
 8003076:	4649      	mov	r1, r9
 8003078:	eb43 0b01 	adc.w	fp, r3, r1
 800307c:	f04f 0200 	mov.w	r2, #0
 8003080:	f04f 0300 	mov.w	r3, #0
 8003084:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003088:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800308c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003090:	4692      	mov	sl, r2
 8003092:	469b      	mov	fp, r3
 8003094:	4643      	mov	r3, r8
 8003096:	eb1a 0303 	adds.w	r3, sl, r3
 800309a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800309e:	464b      	mov	r3, r9
 80030a0:	eb4b 0303 	adc.w	r3, fp, r3
 80030a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80030a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80030b4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80030b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80030bc:	460b      	mov	r3, r1
 80030be:	18db      	adds	r3, r3, r3
 80030c0:	643b      	str	r3, [r7, #64]	; 0x40
 80030c2:	4613      	mov	r3, r2
 80030c4:	eb42 0303 	adc.w	r3, r2, r3
 80030c8:	647b      	str	r3, [r7, #68]	; 0x44
 80030ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80030ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80030d2:	f7fd f8d5 	bl	8000280 <__aeabi_uldivmod>
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	4611      	mov	r1, r2
 80030dc:	4b3b      	ldr	r3, [pc, #236]	; (80031cc <UART_SetConfig+0x2d4>)
 80030de:	fba3 2301 	umull	r2, r3, r3, r1
 80030e2:	095b      	lsrs	r3, r3, #5
 80030e4:	2264      	movs	r2, #100	; 0x64
 80030e6:	fb02 f303 	mul.w	r3, r2, r3
 80030ea:	1acb      	subs	r3, r1, r3
 80030ec:	00db      	lsls	r3, r3, #3
 80030ee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80030f2:	4b36      	ldr	r3, [pc, #216]	; (80031cc <UART_SetConfig+0x2d4>)
 80030f4:	fba3 2302 	umull	r2, r3, r3, r2
 80030f8:	095b      	lsrs	r3, r3, #5
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003100:	441c      	add	r4, r3
 8003102:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003106:	2200      	movs	r2, #0
 8003108:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800310c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003110:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003114:	4642      	mov	r2, r8
 8003116:	464b      	mov	r3, r9
 8003118:	1891      	adds	r1, r2, r2
 800311a:	63b9      	str	r1, [r7, #56]	; 0x38
 800311c:	415b      	adcs	r3, r3
 800311e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003120:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003124:	4641      	mov	r1, r8
 8003126:	1851      	adds	r1, r2, r1
 8003128:	6339      	str	r1, [r7, #48]	; 0x30
 800312a:	4649      	mov	r1, r9
 800312c:	414b      	adcs	r3, r1
 800312e:	637b      	str	r3, [r7, #52]	; 0x34
 8003130:	f04f 0200 	mov.w	r2, #0
 8003134:	f04f 0300 	mov.w	r3, #0
 8003138:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800313c:	4659      	mov	r1, fp
 800313e:	00cb      	lsls	r3, r1, #3
 8003140:	4651      	mov	r1, sl
 8003142:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003146:	4651      	mov	r1, sl
 8003148:	00ca      	lsls	r2, r1, #3
 800314a:	4610      	mov	r0, r2
 800314c:	4619      	mov	r1, r3
 800314e:	4603      	mov	r3, r0
 8003150:	4642      	mov	r2, r8
 8003152:	189b      	adds	r3, r3, r2
 8003154:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003158:	464b      	mov	r3, r9
 800315a:	460a      	mov	r2, r1
 800315c:	eb42 0303 	adc.w	r3, r2, r3
 8003160:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003170:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003174:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003178:	460b      	mov	r3, r1
 800317a:	18db      	adds	r3, r3, r3
 800317c:	62bb      	str	r3, [r7, #40]	; 0x28
 800317e:	4613      	mov	r3, r2
 8003180:	eb42 0303 	adc.w	r3, r2, r3
 8003184:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003186:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800318a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800318e:	f7fd f877 	bl	8000280 <__aeabi_uldivmod>
 8003192:	4602      	mov	r2, r0
 8003194:	460b      	mov	r3, r1
 8003196:	4b0d      	ldr	r3, [pc, #52]	; (80031cc <UART_SetConfig+0x2d4>)
 8003198:	fba3 1302 	umull	r1, r3, r3, r2
 800319c:	095b      	lsrs	r3, r3, #5
 800319e:	2164      	movs	r1, #100	; 0x64
 80031a0:	fb01 f303 	mul.w	r3, r1, r3
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	3332      	adds	r3, #50	; 0x32
 80031aa:	4a08      	ldr	r2, [pc, #32]	; (80031cc <UART_SetConfig+0x2d4>)
 80031ac:	fba2 2303 	umull	r2, r3, r2, r3
 80031b0:	095b      	lsrs	r3, r3, #5
 80031b2:	f003 0207 	and.w	r2, r3, #7
 80031b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4422      	add	r2, r4
 80031be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80031c0:	e105      	b.n	80033ce <UART_SetConfig+0x4d6>
 80031c2:	bf00      	nop
 80031c4:	40011000 	.word	0x40011000
 80031c8:	40011400 	.word	0x40011400
 80031cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031d4:	2200      	movs	r2, #0
 80031d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80031da:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80031de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80031e2:	4642      	mov	r2, r8
 80031e4:	464b      	mov	r3, r9
 80031e6:	1891      	adds	r1, r2, r2
 80031e8:	6239      	str	r1, [r7, #32]
 80031ea:	415b      	adcs	r3, r3
 80031ec:	627b      	str	r3, [r7, #36]	; 0x24
 80031ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80031f2:	4641      	mov	r1, r8
 80031f4:	1854      	adds	r4, r2, r1
 80031f6:	4649      	mov	r1, r9
 80031f8:	eb43 0501 	adc.w	r5, r3, r1
 80031fc:	f04f 0200 	mov.w	r2, #0
 8003200:	f04f 0300 	mov.w	r3, #0
 8003204:	00eb      	lsls	r3, r5, #3
 8003206:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800320a:	00e2      	lsls	r2, r4, #3
 800320c:	4614      	mov	r4, r2
 800320e:	461d      	mov	r5, r3
 8003210:	4643      	mov	r3, r8
 8003212:	18e3      	adds	r3, r4, r3
 8003214:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003218:	464b      	mov	r3, r9
 800321a:	eb45 0303 	adc.w	r3, r5, r3
 800321e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800322e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003232:	f04f 0200 	mov.w	r2, #0
 8003236:	f04f 0300 	mov.w	r3, #0
 800323a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800323e:	4629      	mov	r1, r5
 8003240:	008b      	lsls	r3, r1, #2
 8003242:	4621      	mov	r1, r4
 8003244:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003248:	4621      	mov	r1, r4
 800324a:	008a      	lsls	r2, r1, #2
 800324c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003250:	f7fd f816 	bl	8000280 <__aeabi_uldivmod>
 8003254:	4602      	mov	r2, r0
 8003256:	460b      	mov	r3, r1
 8003258:	4b60      	ldr	r3, [pc, #384]	; (80033dc <UART_SetConfig+0x4e4>)
 800325a:	fba3 2302 	umull	r2, r3, r3, r2
 800325e:	095b      	lsrs	r3, r3, #5
 8003260:	011c      	lsls	r4, r3, #4
 8003262:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003266:	2200      	movs	r2, #0
 8003268:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800326c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003270:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003274:	4642      	mov	r2, r8
 8003276:	464b      	mov	r3, r9
 8003278:	1891      	adds	r1, r2, r2
 800327a:	61b9      	str	r1, [r7, #24]
 800327c:	415b      	adcs	r3, r3
 800327e:	61fb      	str	r3, [r7, #28]
 8003280:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003284:	4641      	mov	r1, r8
 8003286:	1851      	adds	r1, r2, r1
 8003288:	6139      	str	r1, [r7, #16]
 800328a:	4649      	mov	r1, r9
 800328c:	414b      	adcs	r3, r1
 800328e:	617b      	str	r3, [r7, #20]
 8003290:	f04f 0200 	mov.w	r2, #0
 8003294:	f04f 0300 	mov.w	r3, #0
 8003298:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800329c:	4659      	mov	r1, fp
 800329e:	00cb      	lsls	r3, r1, #3
 80032a0:	4651      	mov	r1, sl
 80032a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032a6:	4651      	mov	r1, sl
 80032a8:	00ca      	lsls	r2, r1, #3
 80032aa:	4610      	mov	r0, r2
 80032ac:	4619      	mov	r1, r3
 80032ae:	4603      	mov	r3, r0
 80032b0:	4642      	mov	r2, r8
 80032b2:	189b      	adds	r3, r3, r2
 80032b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80032b8:	464b      	mov	r3, r9
 80032ba:	460a      	mov	r2, r1
 80032bc:	eb42 0303 	adc.w	r3, r2, r3
 80032c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80032c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80032ce:	67fa      	str	r2, [r7, #124]	; 0x7c
 80032d0:	f04f 0200 	mov.w	r2, #0
 80032d4:	f04f 0300 	mov.w	r3, #0
 80032d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80032dc:	4649      	mov	r1, r9
 80032de:	008b      	lsls	r3, r1, #2
 80032e0:	4641      	mov	r1, r8
 80032e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032e6:	4641      	mov	r1, r8
 80032e8:	008a      	lsls	r2, r1, #2
 80032ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80032ee:	f7fc ffc7 	bl	8000280 <__aeabi_uldivmod>
 80032f2:	4602      	mov	r2, r0
 80032f4:	460b      	mov	r3, r1
 80032f6:	4b39      	ldr	r3, [pc, #228]	; (80033dc <UART_SetConfig+0x4e4>)
 80032f8:	fba3 1302 	umull	r1, r3, r3, r2
 80032fc:	095b      	lsrs	r3, r3, #5
 80032fe:	2164      	movs	r1, #100	; 0x64
 8003300:	fb01 f303 	mul.w	r3, r1, r3
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	011b      	lsls	r3, r3, #4
 8003308:	3332      	adds	r3, #50	; 0x32
 800330a:	4a34      	ldr	r2, [pc, #208]	; (80033dc <UART_SetConfig+0x4e4>)
 800330c:	fba2 2303 	umull	r2, r3, r2, r3
 8003310:	095b      	lsrs	r3, r3, #5
 8003312:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003316:	441c      	add	r4, r3
 8003318:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800331c:	2200      	movs	r2, #0
 800331e:	673b      	str	r3, [r7, #112]	; 0x70
 8003320:	677a      	str	r2, [r7, #116]	; 0x74
 8003322:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003326:	4642      	mov	r2, r8
 8003328:	464b      	mov	r3, r9
 800332a:	1891      	adds	r1, r2, r2
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	415b      	adcs	r3, r3
 8003330:	60fb      	str	r3, [r7, #12]
 8003332:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003336:	4641      	mov	r1, r8
 8003338:	1851      	adds	r1, r2, r1
 800333a:	6039      	str	r1, [r7, #0]
 800333c:	4649      	mov	r1, r9
 800333e:	414b      	adcs	r3, r1
 8003340:	607b      	str	r3, [r7, #4]
 8003342:	f04f 0200 	mov.w	r2, #0
 8003346:	f04f 0300 	mov.w	r3, #0
 800334a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800334e:	4659      	mov	r1, fp
 8003350:	00cb      	lsls	r3, r1, #3
 8003352:	4651      	mov	r1, sl
 8003354:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003358:	4651      	mov	r1, sl
 800335a:	00ca      	lsls	r2, r1, #3
 800335c:	4610      	mov	r0, r2
 800335e:	4619      	mov	r1, r3
 8003360:	4603      	mov	r3, r0
 8003362:	4642      	mov	r2, r8
 8003364:	189b      	adds	r3, r3, r2
 8003366:	66bb      	str	r3, [r7, #104]	; 0x68
 8003368:	464b      	mov	r3, r9
 800336a:	460a      	mov	r2, r1
 800336c:	eb42 0303 	adc.w	r3, r2, r3
 8003370:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	663b      	str	r3, [r7, #96]	; 0x60
 800337c:	667a      	str	r2, [r7, #100]	; 0x64
 800337e:	f04f 0200 	mov.w	r2, #0
 8003382:	f04f 0300 	mov.w	r3, #0
 8003386:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800338a:	4649      	mov	r1, r9
 800338c:	008b      	lsls	r3, r1, #2
 800338e:	4641      	mov	r1, r8
 8003390:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003394:	4641      	mov	r1, r8
 8003396:	008a      	lsls	r2, r1, #2
 8003398:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800339c:	f7fc ff70 	bl	8000280 <__aeabi_uldivmod>
 80033a0:	4602      	mov	r2, r0
 80033a2:	460b      	mov	r3, r1
 80033a4:	4b0d      	ldr	r3, [pc, #52]	; (80033dc <UART_SetConfig+0x4e4>)
 80033a6:	fba3 1302 	umull	r1, r3, r3, r2
 80033aa:	095b      	lsrs	r3, r3, #5
 80033ac:	2164      	movs	r1, #100	; 0x64
 80033ae:	fb01 f303 	mul.w	r3, r1, r3
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	011b      	lsls	r3, r3, #4
 80033b6:	3332      	adds	r3, #50	; 0x32
 80033b8:	4a08      	ldr	r2, [pc, #32]	; (80033dc <UART_SetConfig+0x4e4>)
 80033ba:	fba2 2303 	umull	r2, r3, r2, r3
 80033be:	095b      	lsrs	r3, r3, #5
 80033c0:	f003 020f 	and.w	r2, r3, #15
 80033c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4422      	add	r2, r4
 80033cc:	609a      	str	r2, [r3, #8]
}
 80033ce:	bf00      	nop
 80033d0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80033d4:	46bd      	mov	sp, r7
 80033d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033da:	bf00      	nop
 80033dc:	51eb851f 	.word	0x51eb851f

080033e0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80033e4:	4b05      	ldr	r3, [pc, #20]	; (80033fc <SysTick_Handler+0x1c>)
 80033e6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80033e8:	f001 fe62 	bl	80050b0 <xTaskGetSchedulerState>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d001      	beq.n	80033f6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80033f2:	f002 fd49 	bl	8005e88 <xPortSysTickHandler>
  }
}
 80033f6:	bf00      	nop
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	e000e010 	.word	0xe000e010

08003400 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003400:	b480      	push	{r7}
 8003402:	b085      	sub	sp, #20
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	4a07      	ldr	r2, [pc, #28]	; (800342c <vApplicationGetIdleTaskMemory+0x2c>)
 8003410:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	4a06      	ldr	r2, [pc, #24]	; (8003430 <vApplicationGetIdleTaskMemory+0x30>)
 8003416:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2280      	movs	r2, #128	; 0x80
 800341c:	601a      	str	r2, [r3, #0]
}
 800341e:	bf00      	nop
 8003420:	3714      	adds	r7, #20
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	20000138 	.word	0x20000138
 8003430:	200001f4 	.word	0x200001f4

08003434 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	4a07      	ldr	r2, [pc, #28]	; (8003460 <vApplicationGetTimerTaskMemory+0x2c>)
 8003444:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	4a06      	ldr	r2, [pc, #24]	; (8003464 <vApplicationGetTimerTaskMemory+0x30>)
 800344a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003452:	601a      	str	r2, [r3, #0]
}
 8003454:	bf00      	nop
 8003456:	3714      	adds	r7, #20
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	200003f4 	.word	0x200003f4
 8003464:	200004b0 	.word	0x200004b0

08003468 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f103 0208 	add.w	r2, r3, #8
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f04f 32ff 	mov.w	r2, #4294967295
 8003480:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f103 0208 	add.w	r2, r3, #8
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f103 0208 	add.w	r2, r3, #8
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80034c2:	b480      	push	{r7}
 80034c4:	b085      	sub	sp, #20
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
 80034ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	68fa      	ldr	r2, [r7, #12]
 80034d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	689a      	ldr	r2, [r3, #8]
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	683a      	ldr	r2, [r7, #0]
 80034e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	683a      	ldr	r2, [r7, #0]
 80034ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	1c5a      	adds	r2, r3, #1
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	601a      	str	r2, [r3, #0]
}
 80034fe:	bf00      	nop
 8003500:	3714      	adds	r7, #20
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800350a:	b480      	push	{r7}
 800350c:	b085      	sub	sp, #20
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
 8003512:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003520:	d103      	bne.n	800352a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	60fb      	str	r3, [r7, #12]
 8003528:	e00c      	b.n	8003544 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	3308      	adds	r3, #8
 800352e:	60fb      	str	r3, [r7, #12]
 8003530:	e002      	b.n	8003538 <vListInsert+0x2e>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	60fb      	str	r3, [r7, #12]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	429a      	cmp	r2, r3
 8003542:	d2f6      	bcs.n	8003532 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	1c5a      	adds	r2, r3, #1
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	601a      	str	r2, [r3, #0]
}
 8003570:	bf00      	nop
 8003572:	3714      	adds	r7, #20
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	6892      	ldr	r2, [r2, #8]
 8003592:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6852      	ldr	r2, [r2, #4]
 800359c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d103      	bne.n	80035b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	1e5a      	subs	r2, r3, #1
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3714      	adds	r7, #20
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10a      	bne.n	80035fa <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80035e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035e8:	f383 8811 	msr	BASEPRI, r3
 80035ec:	f3bf 8f6f 	isb	sy
 80035f0:	f3bf 8f4f 	dsb	sy
 80035f4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80035f6:	bf00      	nop
 80035f8:	e7fe      	b.n	80035f8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80035fa:	f002 fbb3 	bl	8005d64 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003606:	68f9      	ldr	r1, [r7, #12]
 8003608:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800360a:	fb01 f303 	mul.w	r3, r1, r3
 800360e:	441a      	add	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2200      	movs	r2, #0
 8003618:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800362a:	3b01      	subs	r3, #1
 800362c:	68f9      	ldr	r1, [r7, #12]
 800362e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003630:	fb01 f303 	mul.w	r3, r1, r3
 8003634:	441a      	add	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	22ff      	movs	r2, #255	; 0xff
 800363e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	22ff      	movs	r2, #255	; 0xff
 8003646:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d114      	bne.n	800367a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d01a      	beq.n	800368e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	3310      	adds	r3, #16
 800365c:	4618      	mov	r0, r3
 800365e:	f001 fb65 	bl	8004d2c <xTaskRemoveFromEventList>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d012      	beq.n	800368e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003668:	4b0c      	ldr	r3, [pc, #48]	; (800369c <xQueueGenericReset+0xcc>)
 800366a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800366e:	601a      	str	r2, [r3, #0]
 8003670:	f3bf 8f4f 	dsb	sy
 8003674:	f3bf 8f6f 	isb	sy
 8003678:	e009      	b.n	800368e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	3310      	adds	r3, #16
 800367e:	4618      	mov	r0, r3
 8003680:	f7ff fef2 	bl	8003468 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	3324      	adds	r3, #36	; 0x24
 8003688:	4618      	mov	r0, r3
 800368a:	f7ff feed 	bl	8003468 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800368e:	f002 fb99 	bl	8005dc4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003692:	2301      	movs	r3, #1
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	e000ed04 	.word	0xe000ed04

080036a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b08e      	sub	sp, #56	; 0x38
 80036a4:	af02      	add	r7, sp, #8
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
 80036ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d10a      	bne.n	80036ca <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80036b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b8:	f383 8811 	msr	BASEPRI, r3
 80036bc:	f3bf 8f6f 	isb	sy
 80036c0:	f3bf 8f4f 	dsb	sy
 80036c4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80036c6:	bf00      	nop
 80036c8:	e7fe      	b.n	80036c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d10a      	bne.n	80036e6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80036d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036d4:	f383 8811 	msr	BASEPRI, r3
 80036d8:	f3bf 8f6f 	isb	sy
 80036dc:	f3bf 8f4f 	dsb	sy
 80036e0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80036e2:	bf00      	nop
 80036e4:	e7fe      	b.n	80036e4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d002      	beq.n	80036f2 <xQueueGenericCreateStatic+0x52>
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <xQueueGenericCreateStatic+0x56>
 80036f2:	2301      	movs	r3, #1
 80036f4:	e000      	b.n	80036f8 <xQueueGenericCreateStatic+0x58>
 80036f6:	2300      	movs	r3, #0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d10a      	bne.n	8003712 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80036fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003700:	f383 8811 	msr	BASEPRI, r3
 8003704:	f3bf 8f6f 	isb	sy
 8003708:	f3bf 8f4f 	dsb	sy
 800370c:	623b      	str	r3, [r7, #32]
}
 800370e:	bf00      	nop
 8003710:	e7fe      	b.n	8003710 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d102      	bne.n	800371e <xQueueGenericCreateStatic+0x7e>
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d101      	bne.n	8003722 <xQueueGenericCreateStatic+0x82>
 800371e:	2301      	movs	r3, #1
 8003720:	e000      	b.n	8003724 <xQueueGenericCreateStatic+0x84>
 8003722:	2300      	movs	r3, #0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10a      	bne.n	800373e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800372c:	f383 8811 	msr	BASEPRI, r3
 8003730:	f3bf 8f6f 	isb	sy
 8003734:	f3bf 8f4f 	dsb	sy
 8003738:	61fb      	str	r3, [r7, #28]
}
 800373a:	bf00      	nop
 800373c:	e7fe      	b.n	800373c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800373e:	2354      	movs	r3, #84	; 0x54
 8003740:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	2b54      	cmp	r3, #84	; 0x54
 8003746:	d00a      	beq.n	800375e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800374c:	f383 8811 	msr	BASEPRI, r3
 8003750:	f3bf 8f6f 	isb	sy
 8003754:	f3bf 8f4f 	dsb	sy
 8003758:	61bb      	str	r3, [r7, #24]
}
 800375a:	bf00      	nop
 800375c:	e7fe      	b.n	800375c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800375e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003766:	2b00      	cmp	r3, #0
 8003768:	d00d      	beq.n	8003786 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800376a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800376c:	2201      	movs	r2, #1
 800376e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003772:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	4613      	mov	r3, r2
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	68b9      	ldr	r1, [r7, #8]
 8003780:	68f8      	ldr	r0, [r7, #12]
 8003782:	f000 f83f 	bl	8003804 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003788:	4618      	mov	r0, r3
 800378a:	3730      	adds	r7, #48	; 0x30
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003790:	b580      	push	{r7, lr}
 8003792:	b08a      	sub	sp, #40	; 0x28
 8003794:	af02      	add	r7, sp, #8
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	4613      	mov	r3, r2
 800379c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10a      	bne.n	80037ba <xQueueGenericCreate+0x2a>
	__asm volatile
 80037a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037a8:	f383 8811 	msr	BASEPRI, r3
 80037ac:	f3bf 8f6f 	isb	sy
 80037b0:	f3bf 8f4f 	dsb	sy
 80037b4:	613b      	str	r3, [r7, #16]
}
 80037b6:	bf00      	nop
 80037b8:	e7fe      	b.n	80037b8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	fb02 f303 	mul.w	r3, r2, r3
 80037c2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	3354      	adds	r3, #84	; 0x54
 80037c8:	4618      	mov	r0, r3
 80037ca:	f002 fbed 	bl	8005fa8 <pvPortMalloc>
 80037ce:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d011      	beq.n	80037fa <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	3354      	adds	r3, #84	; 0x54
 80037de:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80037e8:	79fa      	ldrb	r2, [r7, #7]
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	9300      	str	r3, [sp, #0]
 80037ee:	4613      	mov	r3, r2
 80037f0:	697a      	ldr	r2, [r7, #20]
 80037f2:	68b9      	ldr	r1, [r7, #8]
 80037f4:	68f8      	ldr	r0, [r7, #12]
 80037f6:	f000 f805 	bl	8003804 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80037fa:	69bb      	ldr	r3, [r7, #24]
	}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3720      	adds	r7, #32
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
 8003810:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d103      	bne.n	8003820 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	69ba      	ldr	r2, [r7, #24]
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	e002      	b.n	8003826 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	68ba      	ldr	r2, [r7, #8]
 8003830:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003832:	2101      	movs	r1, #1
 8003834:	69b8      	ldr	r0, [r7, #24]
 8003836:	f7ff fecb 	bl	80035d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	78fa      	ldrb	r2, [r7, #3]
 800383e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	2200      	movs	r2, #0
 8003846:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003848:	bf00      	nop
 800384a:	3710      	adds	r7, #16
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08e      	sub	sp, #56	; 0x38
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	607a      	str	r2, [r7, #4]
 800385c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800385e:	2300      	movs	r3, #0
 8003860:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003868:	2b00      	cmp	r3, #0
 800386a:	d10a      	bne.n	8003882 <xQueueGenericSend+0x32>
	__asm volatile
 800386c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003870:	f383 8811 	msr	BASEPRI, r3
 8003874:	f3bf 8f6f 	isb	sy
 8003878:	f3bf 8f4f 	dsb	sy
 800387c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800387e:	bf00      	nop
 8003880:	e7fe      	b.n	8003880 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d103      	bne.n	8003890 <xQueueGenericSend+0x40>
 8003888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800388a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388c:	2b00      	cmp	r3, #0
 800388e:	d101      	bne.n	8003894 <xQueueGenericSend+0x44>
 8003890:	2301      	movs	r3, #1
 8003892:	e000      	b.n	8003896 <xQueueGenericSend+0x46>
 8003894:	2300      	movs	r3, #0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10a      	bne.n	80038b0 <xQueueGenericSend+0x60>
	__asm volatile
 800389a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800389e:	f383 8811 	msr	BASEPRI, r3
 80038a2:	f3bf 8f6f 	isb	sy
 80038a6:	f3bf 8f4f 	dsb	sy
 80038aa:	623b      	str	r3, [r7, #32]
}
 80038ac:	bf00      	nop
 80038ae:	e7fe      	b.n	80038ae <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d103      	bne.n	80038be <xQueueGenericSend+0x6e>
 80038b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d101      	bne.n	80038c2 <xQueueGenericSend+0x72>
 80038be:	2301      	movs	r3, #1
 80038c0:	e000      	b.n	80038c4 <xQueueGenericSend+0x74>
 80038c2:	2300      	movs	r3, #0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10a      	bne.n	80038de <xQueueGenericSend+0x8e>
	__asm volatile
 80038c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038cc:	f383 8811 	msr	BASEPRI, r3
 80038d0:	f3bf 8f6f 	isb	sy
 80038d4:	f3bf 8f4f 	dsb	sy
 80038d8:	61fb      	str	r3, [r7, #28]
}
 80038da:	bf00      	nop
 80038dc:	e7fe      	b.n	80038dc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80038de:	f001 fbe7 	bl	80050b0 <xTaskGetSchedulerState>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d102      	bne.n	80038ee <xQueueGenericSend+0x9e>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <xQueueGenericSend+0xa2>
 80038ee:	2301      	movs	r3, #1
 80038f0:	e000      	b.n	80038f4 <xQueueGenericSend+0xa4>
 80038f2:	2300      	movs	r3, #0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10a      	bne.n	800390e <xQueueGenericSend+0xbe>
	__asm volatile
 80038f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038fc:	f383 8811 	msr	BASEPRI, r3
 8003900:	f3bf 8f6f 	isb	sy
 8003904:	f3bf 8f4f 	dsb	sy
 8003908:	61bb      	str	r3, [r7, #24]
}
 800390a:	bf00      	nop
 800390c:	e7fe      	b.n	800390c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800390e:	f002 fa29 	bl	8005d64 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003914:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800391a:	429a      	cmp	r2, r3
 800391c:	d302      	bcc.n	8003924 <xQueueGenericSend+0xd4>
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	2b02      	cmp	r3, #2
 8003922:	d145      	bne.n	80039b0 <xQueueGenericSend+0x160>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003928:	62fb      	str	r3, [r7, #44]	; 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	68b9      	ldr	r1, [r7, #8]
 800392e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003930:	f000 fb5e 	bl	8003ff0 <prvCopyDataToQueue>
 8003934:	62b8      	str	r0, [r7, #40]	; 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 8003936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003938:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800393a:	2b00      	cmp	r3, #0
 800393c:	d014      	beq.n	8003968 <xQueueGenericSend+0x118>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	2b02      	cmp	r3, #2
 8003942:	d102      	bne.n	800394a <xQueueGenericSend+0xfa>
 8003944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003946:	2b00      	cmp	r3, #0
 8003948:	d12e      	bne.n	80039a8 <xQueueGenericSend+0x158>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800394a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800394c:	f000 fd0f 	bl	800436e <prvNotifyQueueSetContainer>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d028      	beq.n	80039a8 <xQueueGenericSend+0x158>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 8003956:	4b4a      	ldr	r3, [pc, #296]	; (8003a80 <xQueueGenericSend+0x230>)
 8003958:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800395c:	601a      	str	r2, [r3, #0]
 800395e:	f3bf 8f4f 	dsb	sy
 8003962:	f3bf 8f6f 	isb	sy
 8003966:	e01f      	b.n	80039a8 <xQueueGenericSend+0x158>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800396a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396c:	2b00      	cmp	r3, #0
 800396e:	d010      	beq.n	8003992 <xQueueGenericSend+0x142>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003972:	3324      	adds	r3, #36	; 0x24
 8003974:	4618      	mov	r0, r3
 8003976:	f001 f9d9 	bl	8004d2c <xTaskRemoveFromEventList>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d013      	beq.n	80039a8 <xQueueGenericSend+0x158>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8003980:	4b3f      	ldr	r3, [pc, #252]	; (8003a80 <xQueueGenericSend+0x230>)
 8003982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003986:	601a      	str	r2, [r3, #0]
 8003988:	f3bf 8f4f 	dsb	sy
 800398c:	f3bf 8f6f 	isb	sy
 8003990:	e00a      	b.n	80039a8 <xQueueGenericSend+0x158>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8003992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003994:	2b00      	cmp	r3, #0
 8003996:	d007      	beq.n	80039a8 <xQueueGenericSend+0x158>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8003998:	4b39      	ldr	r3, [pc, #228]	; (8003a80 <xQueueGenericSend+0x230>)
 800399a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	f3bf 8f4f 	dsb	sy
 80039a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80039a8:	f002 fa0c 	bl	8005dc4 <vPortExitCritical>
				return pdPASS;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e063      	b.n	8003a78 <xQueueGenericSend+0x228>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d103      	bne.n	80039be <xQueueGenericSend+0x16e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80039b6:	f002 fa05 	bl	8005dc4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80039ba:	2300      	movs	r3, #0
 80039bc:	e05c      	b.n	8003a78 <xQueueGenericSend+0x228>
				}
				else if( xEntryTimeSet == pdFALSE )
 80039be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d106      	bne.n	80039d2 <xQueueGenericSend+0x182>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80039c4:	f107 0310 	add.w	r3, r7, #16
 80039c8:	4618      	mov	r0, r3
 80039ca:	f001 fa13 	bl	8004df4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80039ce:	2301      	movs	r3, #1
 80039d0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80039d2:	f002 f9f7 	bl	8005dc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80039d6:	f000 ff7f 	bl	80048d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80039da:	f002 f9c3 	bl	8005d64 <vPortEnterCritical>
 80039de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80039e4:	b25b      	sxtb	r3, r3
 80039e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ea:	d103      	bne.n	80039f4 <xQueueGenericSend+0x1a4>
 80039ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80039fa:	b25b      	sxtb	r3, r3
 80039fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a00:	d103      	bne.n	8003a0a <xQueueGenericSend+0x1ba>
 8003a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a0a:	f002 f9db 	bl	8005dc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a0e:	1d3a      	adds	r2, r7, #4
 8003a10:	f107 0310 	add.w	r3, r7, #16
 8003a14:	4611      	mov	r1, r2
 8003a16:	4618      	mov	r0, r3
 8003a18:	f001 fa02 	bl	8004e20 <xTaskCheckForTimeOut>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d124      	bne.n	8003a6c <xQueueGenericSend+0x21c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003a22:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a24:	f000 fbe9 	bl	80041fa <prvIsQueueFull>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d018      	beq.n	8003a60 <xQueueGenericSend+0x210>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a30:	3310      	adds	r3, #16
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	4611      	mov	r1, r2
 8003a36:	4618      	mov	r0, r3
 8003a38:	f001 f928 	bl	8004c8c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003a3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a3e:	f000 fb67 	bl	8004110 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003a42:	f000 ff57 	bl	80048f4 <xTaskResumeAll>
 8003a46:	4603      	mov	r3, r0
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f47f af60 	bne.w	800390e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003a4e:	4b0c      	ldr	r3, [pc, #48]	; (8003a80 <xQueueGenericSend+0x230>)
 8003a50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	f3bf 8f4f 	dsb	sy
 8003a5a:	f3bf 8f6f 	isb	sy
 8003a5e:	e756      	b.n	800390e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003a60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a62:	f000 fb55 	bl	8004110 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003a66:	f000 ff45 	bl	80048f4 <xTaskResumeAll>
 8003a6a:	e750      	b.n	800390e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003a6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a6e:	f000 fb4f 	bl	8004110 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003a72:	f000 ff3f 	bl	80048f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003a76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3738      	adds	r7, #56	; 0x38
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	e000ed04 	.word	0xe000ed04

08003a84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b090      	sub	sp, #64	; 0x40
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
 8003a90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8003a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d10a      	bne.n	8003ab2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa0:	f383 8811 	msr	BASEPRI, r3
 8003aa4:	f3bf 8f6f 	isb	sy
 8003aa8:	f3bf 8f4f 	dsb	sy
 8003aac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003aae:	bf00      	nop
 8003ab0:	e7fe      	b.n	8003ab0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d103      	bne.n	8003ac0 <xQueueGenericSendFromISR+0x3c>
 8003ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d101      	bne.n	8003ac4 <xQueueGenericSendFromISR+0x40>
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e000      	b.n	8003ac6 <xQueueGenericSendFromISR+0x42>
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10a      	bne.n	8003ae0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ace:	f383 8811 	msr	BASEPRI, r3
 8003ad2:	f3bf 8f6f 	isb	sy
 8003ad6:	f3bf 8f4f 	dsb	sy
 8003ada:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003adc:	bf00      	nop
 8003ade:	e7fe      	b.n	8003ade <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d103      	bne.n	8003aee <xQueueGenericSendFromISR+0x6a>
 8003ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d101      	bne.n	8003af2 <xQueueGenericSendFromISR+0x6e>
 8003aee:	2301      	movs	r3, #1
 8003af0:	e000      	b.n	8003af4 <xQueueGenericSendFromISR+0x70>
 8003af2:	2300      	movs	r3, #0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d10a      	bne.n	8003b0e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003afc:	f383 8811 	msr	BASEPRI, r3
 8003b00:	f3bf 8f6f 	isb	sy
 8003b04:	f3bf 8f4f 	dsb	sy
 8003b08:	623b      	str	r3, [r7, #32]
}
 8003b0a:	bf00      	nop
 8003b0c:	e7fe      	b.n	8003b0c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003b0e:	f002 fa0b 	bl	8005f28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003b12:	f3ef 8211 	mrs	r2, BASEPRI
 8003b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b1a:	f383 8811 	msr	BASEPRI, r3
 8003b1e:	f3bf 8f6f 	isb	sy
 8003b22:	f3bf 8f4f 	dsb	sy
 8003b26:	61fa      	str	r2, [r7, #28]
 8003b28:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003b2a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003b2c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d302      	bcc.n	8003b40 <xQueueGenericSendFromISR+0xbc>
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d146      	bne.n	8003bce <xQueueGenericSendFromISR+0x14a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	68b9      	ldr	r1, [r7, #8]
 8003b54:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003b56:	f000 fa4b 	bl	8003ff0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003b5a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b62:	d129      	bne.n	8003bb8 <xQueueGenericSendFromISR+0x134>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8003b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d012      	beq.n	8003b92 <xQueueGenericSendFromISR+0x10e>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d102      	bne.n	8003b78 <xQueueGenericSendFromISR+0xf4>
 8003b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d127      	bne.n	8003bc8 <xQueueGenericSendFromISR+0x144>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003b78:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003b7a:	f000 fbf8 	bl	800436e <prvNotifyQueueSetContainer>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d021      	beq.n	8003bc8 <xQueueGenericSendFromISR+0x144>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d01e      	beq.n	8003bc8 <xQueueGenericSendFromISR+0x144>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]
 8003b90:	e01a      	b.n	8003bc8 <xQueueGenericSendFromISR+0x144>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d016      	beq.n	8003bc8 <xQueueGenericSendFromISR+0x144>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b9c:	3324      	adds	r3, #36	; 0x24
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f001 f8c4 	bl	8004d2c <xTaskRemoveFromEventList>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00e      	beq.n	8003bc8 <xQueueGenericSendFromISR+0x144>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00b      	beq.n	8003bc8 <xQueueGenericSendFromISR+0x144>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	601a      	str	r2, [r3, #0]
 8003bb6:	e007      	b.n	8003bc8 <xQueueGenericSendFromISR+0x144>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003bb8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	b25a      	sxtb	r2, r3
 8003bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003bcc:	e001      	b.n	8003bd2 <xQueueGenericSendFromISR+0x14e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bd4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003bdc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003bde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3740      	adds	r7, #64	; 0x40
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b08c      	sub	sp, #48	; 0x30
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10a      	bne.n	8003c18 <xQueueReceive+0x30>
	__asm volatile
 8003c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c06:	f383 8811 	msr	BASEPRI, r3
 8003c0a:	f3bf 8f6f 	isb	sy
 8003c0e:	f3bf 8f4f 	dsb	sy
 8003c12:	623b      	str	r3, [r7, #32]
}
 8003c14:	bf00      	nop
 8003c16:	e7fe      	b.n	8003c16 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d103      	bne.n	8003c26 <xQueueReceive+0x3e>
 8003c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d101      	bne.n	8003c2a <xQueueReceive+0x42>
 8003c26:	2301      	movs	r3, #1
 8003c28:	e000      	b.n	8003c2c <xQueueReceive+0x44>
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10a      	bne.n	8003c46 <xQueueReceive+0x5e>
	__asm volatile
 8003c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c34:	f383 8811 	msr	BASEPRI, r3
 8003c38:	f3bf 8f6f 	isb	sy
 8003c3c:	f3bf 8f4f 	dsb	sy
 8003c40:	61fb      	str	r3, [r7, #28]
}
 8003c42:	bf00      	nop
 8003c44:	e7fe      	b.n	8003c44 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c46:	f001 fa33 	bl	80050b0 <xTaskGetSchedulerState>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d102      	bne.n	8003c56 <xQueueReceive+0x6e>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <xQueueReceive+0x72>
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <xQueueReceive+0x74>
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d10a      	bne.n	8003c76 <xQueueReceive+0x8e>
	__asm volatile
 8003c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c64:	f383 8811 	msr	BASEPRI, r3
 8003c68:	f3bf 8f6f 	isb	sy
 8003c6c:	f3bf 8f4f 	dsb	sy
 8003c70:	61bb      	str	r3, [r7, #24]
}
 8003c72:	bf00      	nop
 8003c74:	e7fe      	b.n	8003c74 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003c76:	f002 f875 	bl	8005d64 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c7e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d01f      	beq.n	8003cc6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003c86:	68b9      	ldr	r1, [r7, #8]
 8003c88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c8a:	f000 fa1b 	bl	80040c4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c90:	1e5a      	subs	r2, r3, #1
 8003c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c94:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00f      	beq.n	8003cbe <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca0:	3310      	adds	r3, #16
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f001 f842 	bl	8004d2c <xTaskRemoveFromEventList>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d007      	beq.n	8003cbe <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003cae:	4b3d      	ldr	r3, [pc, #244]	; (8003da4 <xQueueReceive+0x1bc>)
 8003cb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	f3bf 8f4f 	dsb	sy
 8003cba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003cbe:	f002 f881 	bl	8005dc4 <vPortExitCritical>
				return pdPASS;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e069      	b.n	8003d9a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d103      	bne.n	8003cd4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003ccc:	f002 f87a 	bl	8005dc4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	e062      	b.n	8003d9a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d106      	bne.n	8003ce8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003cda:	f107 0310 	add.w	r3, r7, #16
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f001 f888 	bl	8004df4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003ce8:	f002 f86c 	bl	8005dc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003cec:	f000 fdf4 	bl	80048d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003cf0:	f002 f838 	bl	8005d64 <vPortEnterCritical>
 8003cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003cfa:	b25b      	sxtb	r3, r3
 8003cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d00:	d103      	bne.n	8003d0a <xQueueReceive+0x122>
 8003d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d10:	b25b      	sxtb	r3, r3
 8003d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d16:	d103      	bne.n	8003d20 <xQueueReceive+0x138>
 8003d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d20:	f002 f850 	bl	8005dc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d24:	1d3a      	adds	r2, r7, #4
 8003d26:	f107 0310 	add.w	r3, r7, #16
 8003d2a:	4611      	mov	r1, r2
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f001 f877 	bl	8004e20 <xTaskCheckForTimeOut>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d123      	bne.n	8003d80 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d3a:	f000 fa48 	bl	80041ce <prvIsQueueEmpty>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d017      	beq.n	8003d74 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d46:	3324      	adds	r3, #36	; 0x24
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 ff9d 	bl	8004c8c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003d52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d54:	f000 f9dc 	bl	8004110 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003d58:	f000 fdcc 	bl	80048f4 <xTaskResumeAll>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d189      	bne.n	8003c76 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003d62:	4b10      	ldr	r3, [pc, #64]	; (8003da4 <xQueueReceive+0x1bc>)
 8003d64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	f3bf 8f4f 	dsb	sy
 8003d6e:	f3bf 8f6f 	isb	sy
 8003d72:	e780      	b.n	8003c76 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003d74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d76:	f000 f9cb 	bl	8004110 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003d7a:	f000 fdbb 	bl	80048f4 <xTaskResumeAll>
 8003d7e:	e77a      	b.n	8003c76 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003d80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d82:	f000 f9c5 	bl	8004110 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003d86:	f000 fdb5 	bl	80048f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d8c:	f000 fa1f 	bl	80041ce <prvIsQueueEmpty>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	f43f af6f 	beq.w	8003c76 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003d98:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3730      	adds	r7, #48	; 0x30
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	e000ed04 	.word	0xe000ed04

08003da8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b08e      	sub	sp, #56	; 0x38
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003db2:	2300      	movs	r3, #0
 8003db4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d10a      	bne.n	8003dda <xQueueSemaphoreTake+0x32>
	__asm volatile
 8003dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dc8:	f383 8811 	msr	BASEPRI, r3
 8003dcc:	f3bf 8f6f 	isb	sy
 8003dd0:	f3bf 8f4f 	dsb	sy
 8003dd4:	623b      	str	r3, [r7, #32]
}
 8003dd6:	bf00      	nop
 8003dd8:	e7fe      	b.n	8003dd8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00a      	beq.n	8003df8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8003de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003de6:	f383 8811 	msr	BASEPRI, r3
 8003dea:	f3bf 8f6f 	isb	sy
 8003dee:	f3bf 8f4f 	dsb	sy
 8003df2:	61fb      	str	r3, [r7, #28]
}
 8003df4:	bf00      	nop
 8003df6:	e7fe      	b.n	8003df6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003df8:	f001 f95a 	bl	80050b0 <xTaskGetSchedulerState>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d102      	bne.n	8003e08 <xQueueSemaphoreTake+0x60>
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <xQueueSemaphoreTake+0x64>
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e000      	b.n	8003e0e <xQueueSemaphoreTake+0x66>
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d10a      	bne.n	8003e28 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8003e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e16:	f383 8811 	msr	BASEPRI, r3
 8003e1a:	f3bf 8f6f 	isb	sy
 8003e1e:	f3bf 8f4f 	dsb	sy
 8003e22:	61bb      	str	r3, [r7, #24]
}
 8003e24:	bf00      	nop
 8003e26:	e7fe      	b.n	8003e26 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003e28:	f001 ff9c 	bl	8005d64 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e30:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d024      	beq.n	8003e82 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e3a:	1e5a      	subs	r2, r3, #1
 8003e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e3e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d104      	bne.n	8003e52 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003e48:	f001 faa8 	bl	800539c <pvTaskIncrementMutexHeldCount>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e50:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00f      	beq.n	8003e7a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e5c:	3310      	adds	r3, #16
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f000 ff64 	bl	8004d2c <xTaskRemoveFromEventList>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d007      	beq.n	8003e7a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003e6a:	4b54      	ldr	r3, [pc, #336]	; (8003fbc <xQueueSemaphoreTake+0x214>)
 8003e6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e70:	601a      	str	r2, [r3, #0]
 8003e72:	f3bf 8f4f 	dsb	sy
 8003e76:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003e7a:	f001 ffa3 	bl	8005dc4 <vPortExitCritical>
				return pdPASS;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e097      	b.n	8003fb2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d111      	bne.n	8003eac <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00a      	beq.n	8003ea4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8003e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e92:	f383 8811 	msr	BASEPRI, r3
 8003e96:	f3bf 8f6f 	isb	sy
 8003e9a:	f3bf 8f4f 	dsb	sy
 8003e9e:	617b      	str	r3, [r7, #20]
}
 8003ea0:	bf00      	nop
 8003ea2:	e7fe      	b.n	8003ea2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003ea4:	f001 ff8e 	bl	8005dc4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	e082      	b.n	8003fb2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003eac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d106      	bne.n	8003ec0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003eb2:	f107 030c 	add.w	r3, r7, #12
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f000 ff9c 	bl	8004df4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003ec0:	f001 ff80 	bl	8005dc4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003ec4:	f000 fd08 	bl	80048d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003ec8:	f001 ff4c 	bl	8005d64 <vPortEnterCritical>
 8003ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ece:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ed2:	b25b      	sxtb	r3, r3
 8003ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed8:	d103      	bne.n	8003ee2 <xQueueSemaphoreTake+0x13a>
 8003eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ee4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ee8:	b25b      	sxtb	r3, r3
 8003eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eee:	d103      	bne.n	8003ef8 <xQueueSemaphoreTake+0x150>
 8003ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ef8:	f001 ff64 	bl	8005dc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003efc:	463a      	mov	r2, r7
 8003efe:	f107 030c 	add.w	r3, r7, #12
 8003f02:	4611      	mov	r1, r2
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 ff8b 	bl	8004e20 <xTaskCheckForTimeOut>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d132      	bne.n	8003f76 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f10:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003f12:	f000 f95c 	bl	80041ce <prvIsQueueEmpty>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d026      	beq.n	8003f6a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d109      	bne.n	8003f38 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8003f24:	f001 ff1e 	bl	8005d64 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f001 f8dd 	bl	80050ec <xTaskPriorityInherit>
 8003f32:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003f34:	f001 ff46 	bl	8005dc4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f3a:	3324      	adds	r3, #36	; 0x24
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	4611      	mov	r1, r2
 8003f40:	4618      	mov	r0, r3
 8003f42:	f000 fea3 	bl	8004c8c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003f46:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003f48:	f000 f8e2 	bl	8004110 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003f4c:	f000 fcd2 	bl	80048f4 <xTaskResumeAll>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	f47f af68 	bne.w	8003e28 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8003f58:	4b18      	ldr	r3, [pc, #96]	; (8003fbc <xQueueSemaphoreTake+0x214>)
 8003f5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f5e:	601a      	str	r2, [r3, #0]
 8003f60:	f3bf 8f4f 	dsb	sy
 8003f64:	f3bf 8f6f 	isb	sy
 8003f68:	e75e      	b.n	8003e28 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003f6a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003f6c:	f000 f8d0 	bl	8004110 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003f70:	f000 fcc0 	bl	80048f4 <xTaskResumeAll>
 8003f74:	e758      	b.n	8003e28 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003f76:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003f78:	f000 f8ca 	bl	8004110 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f7c:	f000 fcba 	bl	80048f4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f80:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003f82:	f000 f924 	bl	80041ce <prvIsQueueEmpty>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	f43f af4d 	beq.w	8003e28 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d00d      	beq.n	8003fb0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8003f94:	f001 fee6 	bl	8005d64 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003f98:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003f9a:	f000 f811 	bl	8003fc0 <prvGetDisinheritPriorityAfterTimeout>
 8003f9e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f001 f976 	bl	8005298 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003fac:	f001 ff0a 	bl	8005dc4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003fb0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3738      	adds	r7, #56	; 0x38
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	e000ed04 	.word	0xe000ed04

08003fc0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d006      	beq.n	8003fde <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8003fda:	60fb      	str	r3, [r7, #12]
 8003fdc:	e001      	b.n	8003fe2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
	}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3714      	adds	r7, #20
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b086      	sub	sp, #24
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004004:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10d      	bne.n	800402a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d14d      	bne.n	80040b2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	4618      	mov	r0, r3
 800401c:	f001 f8ce 	bl	80051bc <xTaskPriorityDisinherit>
 8004020:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	609a      	str	r2, [r3, #8]
 8004028:	e043      	b.n	80040b2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d119      	bne.n	8004064 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6858      	ldr	r0, [r3, #4]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004038:	461a      	mov	r2, r3
 800403a:	68b9      	ldr	r1, [r7, #8]
 800403c:	f002 f9ca 	bl	80063d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004048:	441a      	add	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	429a      	cmp	r2, r3
 8004058:	d32b      	bcc.n	80040b2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	605a      	str	r2, [r3, #4]
 8004062:	e026      	b.n	80040b2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	68d8      	ldr	r0, [r3, #12]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406c:	461a      	mov	r2, r3
 800406e:	68b9      	ldr	r1, [r7, #8]
 8004070:	f002 f9b0 	bl	80063d4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	68da      	ldr	r2, [r3, #12]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407c:	425b      	negs	r3, r3
 800407e:	441a      	add	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	68da      	ldr	r2, [r3, #12]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	429a      	cmp	r2, r3
 800408e:	d207      	bcs.n	80040a0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	689a      	ldr	r2, [r3, #8]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004098:	425b      	negs	r3, r3
 800409a:	441a      	add	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d105      	bne.n	80040b2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d002      	beq.n	80040b2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	3b01      	subs	r3, #1
 80040b0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	1c5a      	adds	r2, r3, #1
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80040ba:	697b      	ldr	r3, [r7, #20]
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3718      	adds	r7, #24
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d018      	beq.n	8004108 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	68da      	ldr	r2, [r3, #12]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040de:	441a      	add	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	68da      	ldr	r2, [r3, #12]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d303      	bcc.n	80040f8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	68d9      	ldr	r1, [r3, #12]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004100:	461a      	mov	r2, r3
 8004102:	6838      	ldr	r0, [r7, #0]
 8004104:	f002 f966 	bl	80063d4 <memcpy>
	}
}
 8004108:	bf00      	nop
 800410a:	3708      	adds	r7, #8
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004118:	f001 fe24 	bl	8005d64 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004122:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004124:	e01e      	b.n	8004164 <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800412a:	2b00      	cmp	r3, #0
 800412c:	d008      	beq.n	8004140 <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f91d 	bl	800436e <prvNotifyQueueSetContainer>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d010      	beq.n	800415c <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 800413a:	f000 fed3 	bl	8004ee4 <vTaskMissedYield>
 800413e:	e00d      	b.n	800415c <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004144:	2b00      	cmp	r3, #0
 8004146:	d012      	beq.n	800416e <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	3324      	adds	r3, #36	; 0x24
 800414c:	4618      	mov	r0, r3
 800414e:	f000 fded 	bl	8004d2c <xTaskRemoveFromEventList>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8004158:	f000 fec4 	bl	8004ee4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800415c:	7bfb      	ldrb	r3, [r7, #15]
 800415e:	3b01      	subs	r3, #1
 8004160:	b2db      	uxtb	r3, r3
 8004162:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004164:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004168:	2b00      	cmp	r3, #0
 800416a:	dcdc      	bgt.n	8004126 <prvUnlockQueue+0x16>
 800416c:	e000      	b.n	8004170 <prvUnlockQueue+0x60>
						break;
 800416e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	22ff      	movs	r2, #255	; 0xff
 8004174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004178:	f001 fe24 	bl	8005dc4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800417c:	f001 fdf2 	bl	8005d64 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004186:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004188:	e011      	b.n	80041ae <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d012      	beq.n	80041b8 <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	3310      	adds	r3, #16
 8004196:	4618      	mov	r0, r3
 8004198:	f000 fdc8 	bl	8004d2c <xTaskRemoveFromEventList>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d001      	beq.n	80041a6 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 80041a2:	f000 fe9f 	bl	8004ee4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80041a6:	7bbb      	ldrb	r3, [r7, #14]
 80041a8:	3b01      	subs	r3, #1
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80041ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	dce9      	bgt.n	800418a <prvUnlockQueue+0x7a>
 80041b6:	e000      	b.n	80041ba <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 80041b8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	22ff      	movs	r2, #255	; 0xff
 80041be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80041c2:	f001 fdff 	bl	8005dc4 <vPortExitCritical>
}
 80041c6:	bf00      	nop
 80041c8:	3710      	adds	r7, #16
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80041ce:	b580      	push	{r7, lr}
 80041d0:	b084      	sub	sp, #16
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80041d6:	f001 fdc5 	bl	8005d64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d102      	bne.n	80041e8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80041e2:	2301      	movs	r3, #1
 80041e4:	60fb      	str	r3, [r7, #12]
 80041e6:	e001      	b.n	80041ec <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80041e8:	2300      	movs	r3, #0
 80041ea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80041ec:	f001 fdea 	bl	8005dc4 <vPortExitCritical>

	return xReturn;
 80041f0:	68fb      	ldr	r3, [r7, #12]
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3710      	adds	r7, #16
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80041fa:	b580      	push	{r7, lr}
 80041fc:	b084      	sub	sp, #16
 80041fe:	af00      	add	r7, sp, #0
 8004200:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004202:	f001 fdaf 	bl	8005d64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800420e:	429a      	cmp	r2, r3
 8004210:	d102      	bne.n	8004218 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004212:	2301      	movs	r3, #1
 8004214:	60fb      	str	r3, [r7, #12]
 8004216:	e001      	b.n	800421c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004218:	2300      	movs	r3, #0
 800421a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800421c:	f001 fdd2 	bl	8005dc4 <vPortExitCritical>

	return xReturn;
 8004220:	68fb      	ldr	r3, [r7, #12]
}
 8004222:	4618      	mov	r0, r3
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
	...

0800422c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800422c:	b480      	push	{r7}
 800422e:	b085      	sub	sp, #20
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004236:	2300      	movs	r3, #0
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	e014      	b.n	8004266 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800423c:	4a0f      	ldr	r2, [pc, #60]	; (800427c <vQueueAddToRegistry+0x50>)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10b      	bne.n	8004260 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004248:	490c      	ldr	r1, [pc, #48]	; (800427c <vQueueAddToRegistry+0x50>)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004252:	4a0a      	ldr	r2, [pc, #40]	; (800427c <vQueueAddToRegistry+0x50>)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	4413      	add	r3, r2
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800425e:	e006      	b.n	800426e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	3301      	adds	r3, #1
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2b07      	cmp	r3, #7
 800426a:	d9e7      	bls.n	800423c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800426c:	bf00      	nop
 800426e:	bf00      	nop
 8004270:	3714      	adds	r7, #20
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	200008b0 	.word	0x200008b0

08004280 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004280:	b580      	push	{r7, lr}
 8004282:	b086      	sub	sp, #24
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004290:	f001 fd68 	bl	8005d64 <vPortEnterCritical>
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800429a:	b25b      	sxtb	r3, r3
 800429c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a0:	d103      	bne.n	80042aa <vQueueWaitForMessageRestricted+0x2a>
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80042b0:	b25b      	sxtb	r3, r3
 80042b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b6:	d103      	bne.n	80042c0 <vQueueWaitForMessageRestricted+0x40>
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80042c0:	f001 fd80 	bl	8005dc4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d106      	bne.n	80042da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	3324      	adds	r3, #36	; 0x24
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	68b9      	ldr	r1, [r7, #8]
 80042d4:	4618      	mov	r0, r3
 80042d6:	f000 fcfd 	bl	8004cd4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80042da:	6978      	ldr	r0, [r7, #20]
 80042dc:	f7ff ff18 	bl	8004110 <prvUnlockQueue>
	}
 80042e0:	bf00      	nop
 80042e2:	3718      	adds	r7, #24
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}

080042e8 <xQueueCreateSet>:
/*-----------------------------------------------------------*/

#if( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )
	{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
	QueueSetHandle_t pxQueue;

		pxQueue = xQueueGenericCreate( uxEventQueueLength, ( UBaseType_t ) sizeof( Queue_t * ), queueQUEUE_TYPE_SET );
 80042f0:	2200      	movs	r2, #0
 80042f2:	2104      	movs	r1, #4
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f7ff fa4b 	bl	8003790 <xQueueGenericCreate>
 80042fa:	60f8      	str	r0, [r7, #12]

		return pxQueue;
 80042fc:	68fb      	ldr	r3, [r7, #12]
	}
 80042fe:	4618      	mov	r0, r3
 8004300:	3710      	adds	r7, #16
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}

08004306 <xQueueAddToSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )
	{
 8004306:	b580      	push	{r7, lr}
 8004308:	b084      	sub	sp, #16
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
 800430e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8004310:	f001 fd28 	bl	8005d64 <vPortEnterCritical>
		{
			if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004318:	2b00      	cmp	r3, #0
 800431a:	d002      	beq.n	8004322 <xQueueAddToSet+0x1c>
			{
				/* Cannot add a queue/semaphore to more than one queue set. */
				xReturn = pdFAIL;
 800431c:	2300      	movs	r3, #0
 800431e:	60fb      	str	r3, [r7, #12]
 8004320:	e00b      	b.n	800433a <xQueueAddToSet+0x34>
			}
			else if( ( ( Queue_t * ) xQueueOrSemaphore )->uxMessagesWaiting != ( UBaseType_t ) 0 )
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004326:	2b00      	cmp	r3, #0
 8004328:	d002      	beq.n	8004330 <xQueueAddToSet+0x2a>
			{
				/* Cannot add a queue/semaphore to a queue set if there are already
				items in the queue/semaphore. */
				xReturn = pdFAIL;
 800432a:	2300      	movs	r3, #0
 800432c:	60fb      	str	r3, [r7, #12]
 800432e:	e004      	b.n	800433a <xQueueAddToSet+0x34>
			}
			else
			{
				( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer = xQueueSet;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	649a      	str	r2, [r3, #72]	; 0x48
				xReturn = pdPASS;
 8004336:	2301      	movs	r3, #1
 8004338:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800433a:	f001 fd43 	bl	8005dc4 <vPortExitCritical>

		return xReturn;
 800433e:	68fb      	ldr	r3, [r7, #12]
	}
 8004340:	4618      	mov	r0, r3
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <xQueueSelectFromSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )
	{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
	QueueSetMemberHandle_t xReturn = NULL;
 8004352:	2300      	movs	r3, #0
 8004354:	60fb      	str	r3, [r7, #12]

		( void ) xQueueReceive( ( QueueHandle_t ) xQueueSet, &xReturn, xTicksToWait ); /*lint !e961 Casting from one typedef to another is not redundant. */
 8004356:	f107 030c 	add.w	r3, r7, #12
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	4619      	mov	r1, r3
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f7ff fc42 	bl	8003be8 <xQueueReceive>
		return xReturn;
 8004364:	68fb      	ldr	r3, [r7, #12]
	}
 8004366:	4618      	mov	r0, r3
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}

0800436e <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 800436e:	b580      	push	{r7, lr}
 8004370:	b088      	sub	sp, #32
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800437a:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 800437c:	2300      	movs	r3, #0
 800437e:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10a      	bne.n	800439c <prvNotifyQueueSetContainer+0x2e>
	__asm volatile
 8004386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800438a:	f383 8811 	msr	BASEPRI, r3
 800438e:	f3bf 8f6f 	isb	sy
 8004392:	f3bf 8f4f 	dsb	sy
 8004396:	613b      	str	r3, [r7, #16]
}
 8004398:	bf00      	nop
 800439a:	e7fe      	b.n	800439a <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d30a      	bcc.n	80043be <prvNotifyQueueSetContainer+0x50>
	__asm volatile
 80043a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ac:	f383 8811 	msr	BASEPRI, r3
 80043b0:	f3bf 8f6f 	isb	sy
 80043b4:	f3bf 8f4f 	dsb	sy
 80043b8:	60fb      	str	r3, [r7, #12]
}
 80043ba:	bf00      	nop
 80043bc:	e7fe      	b.n	80043bc <prvNotifyQueueSetContainer+0x4e>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d225      	bcs.n	8004416 <prvNotifyQueueSetContainer+0xa8>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80043d0:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 80043d2:	1d3b      	adds	r3, r7, #4
 80043d4:	2200      	movs	r2, #0
 80043d6:	4619      	mov	r1, r3
 80043d8:	69b8      	ldr	r0, [r7, #24]
 80043da:	f7ff fe09 	bl	8003ff0 <prvCopyDataToQueue>
 80043de:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 80043e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80043e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e8:	d10e      	bne.n	8004408 <prvNotifyQueueSetContainer+0x9a>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d011      	beq.n	8004416 <prvNotifyQueueSetContainer+0xa8>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	3324      	adds	r3, #36	; 0x24
 80043f6:	4618      	mov	r0, r3
 80043f8:	f000 fc98 	bl	8004d2c <xTaskRemoveFromEventList>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d009      	beq.n	8004416 <prvNotifyQueueSetContainer+0xa8>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 8004402:	2301      	movs	r3, #1
 8004404:	61fb      	str	r3, [r7, #28]
 8004406:	e006      	b.n	8004416 <prvNotifyQueueSetContainer+0xa8>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004408:	7dfb      	ldrb	r3, [r7, #23]
 800440a:	3301      	adds	r3, #1
 800440c:	b2db      	uxtb	r3, r3
 800440e:	b25a      	sxtb	r2, r3
 8004410:	69bb      	ldr	r3, [r7, #24]
 8004412:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004416:	69fb      	ldr	r3, [r7, #28]
	}
 8004418:	4618      	mov	r0, r3
 800441a:	3720      	adds	r7, #32
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004420:	b580      	push	{r7, lr}
 8004422:	b08e      	sub	sp, #56	; 0x38
 8004424:	af04      	add	r7, sp, #16
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
 800442c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800442e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004430:	2b00      	cmp	r3, #0
 8004432:	d10a      	bne.n	800444a <xTaskCreateStatic+0x2a>
	__asm volatile
 8004434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004438:	f383 8811 	msr	BASEPRI, r3
 800443c:	f3bf 8f6f 	isb	sy
 8004440:	f3bf 8f4f 	dsb	sy
 8004444:	623b      	str	r3, [r7, #32]
}
 8004446:	bf00      	nop
 8004448:	e7fe      	b.n	8004448 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800444a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10a      	bne.n	8004466 <xTaskCreateStatic+0x46>
	__asm volatile
 8004450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004454:	f383 8811 	msr	BASEPRI, r3
 8004458:	f3bf 8f6f 	isb	sy
 800445c:	f3bf 8f4f 	dsb	sy
 8004460:	61fb      	str	r3, [r7, #28]
}
 8004462:	bf00      	nop
 8004464:	e7fe      	b.n	8004464 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004466:	23bc      	movs	r3, #188	; 0xbc
 8004468:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	2bbc      	cmp	r3, #188	; 0xbc
 800446e:	d00a      	beq.n	8004486 <xTaskCreateStatic+0x66>
	__asm volatile
 8004470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004474:	f383 8811 	msr	BASEPRI, r3
 8004478:	f3bf 8f6f 	isb	sy
 800447c:	f3bf 8f4f 	dsb	sy
 8004480:	61bb      	str	r3, [r7, #24]
}
 8004482:	bf00      	nop
 8004484:	e7fe      	b.n	8004484 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004486:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800448a:	2b00      	cmp	r3, #0
 800448c:	d01e      	beq.n	80044cc <xTaskCreateStatic+0xac>
 800448e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004490:	2b00      	cmp	r3, #0
 8004492:	d01b      	beq.n	80044cc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004496:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800449c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800449e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a0:	2202      	movs	r2, #2
 80044a2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80044a6:	2300      	movs	r3, #0
 80044a8:	9303      	str	r3, [sp, #12]
 80044aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ac:	9302      	str	r3, [sp, #8]
 80044ae:	f107 0314 	add.w	r3, r7, #20
 80044b2:	9301      	str	r3, [sp, #4]
 80044b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	68b9      	ldr	r1, [r7, #8]
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f000 f850 	bl	8004564 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80044c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80044c6:	f000 f8f3 	bl	80046b0 <prvAddNewTaskToReadyList>
 80044ca:	e001      	b.n	80044d0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80044cc:	2300      	movs	r3, #0
 80044ce:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80044d0:	697b      	ldr	r3, [r7, #20]
	}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3728      	adds	r7, #40	; 0x28
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b08c      	sub	sp, #48	; 0x30
 80044de:	af04      	add	r7, sp, #16
 80044e0:	60f8      	str	r0, [r7, #12]
 80044e2:	60b9      	str	r1, [r7, #8]
 80044e4:	603b      	str	r3, [r7, #0]
 80044e6:	4613      	mov	r3, r2
 80044e8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80044ea:	88fb      	ldrh	r3, [r7, #6]
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	4618      	mov	r0, r3
 80044f0:	f001 fd5a 	bl	8005fa8 <pvPortMalloc>
 80044f4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00e      	beq.n	800451a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80044fc:	20bc      	movs	r0, #188	; 0xbc
 80044fe:	f001 fd53 	bl	8005fa8 <pvPortMalloc>
 8004502:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d003      	beq.n	8004512 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	697a      	ldr	r2, [r7, #20]
 800450e:	631a      	str	r2, [r3, #48]	; 0x30
 8004510:	e005      	b.n	800451e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004512:	6978      	ldr	r0, [r7, #20]
 8004514:	f001 fe14 	bl	8006140 <vPortFree>
 8004518:	e001      	b.n	800451e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800451a:	2300      	movs	r3, #0
 800451c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800451e:	69fb      	ldr	r3, [r7, #28]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d017      	beq.n	8004554 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800452c:	88fa      	ldrh	r2, [r7, #6]
 800452e:	2300      	movs	r3, #0
 8004530:	9303      	str	r3, [sp, #12]
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	9302      	str	r3, [sp, #8]
 8004536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004538:	9301      	str	r3, [sp, #4]
 800453a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	68b9      	ldr	r1, [r7, #8]
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f000 f80e 	bl	8004564 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004548:	69f8      	ldr	r0, [r7, #28]
 800454a:	f000 f8b1 	bl	80046b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800454e:	2301      	movs	r3, #1
 8004550:	61bb      	str	r3, [r7, #24]
 8004552:	e002      	b.n	800455a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004554:	f04f 33ff 	mov.w	r3, #4294967295
 8004558:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800455a:	69bb      	ldr	r3, [r7, #24]
	}
 800455c:	4618      	mov	r0, r3
 800455e:	3720      	adds	r7, #32
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b088      	sub	sp, #32
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
 8004570:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004574:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	461a      	mov	r2, r3
 800457c:	21a5      	movs	r1, #165	; 0xa5
 800457e:	f001 ff37 	bl	80063f0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004584:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800458c:	3b01      	subs	r3, #1
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	4413      	add	r3, r2
 8004592:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	f023 0307 	bic.w	r3, r3, #7
 800459a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	f003 0307 	and.w	r3, r3, #7
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00a      	beq.n	80045bc <prvInitialiseNewTask+0x58>
	__asm volatile
 80045a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045aa:	f383 8811 	msr	BASEPRI, r3
 80045ae:	f3bf 8f6f 	isb	sy
 80045b2:	f3bf 8f4f 	dsb	sy
 80045b6:	617b      	str	r3, [r7, #20]
}
 80045b8:	bf00      	nop
 80045ba:	e7fe      	b.n	80045ba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d01f      	beq.n	8004602 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80045c2:	2300      	movs	r3, #0
 80045c4:	61fb      	str	r3, [r7, #28]
 80045c6:	e012      	b.n	80045ee <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80045c8:	68ba      	ldr	r2, [r7, #8]
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	4413      	add	r3, r2
 80045ce:	7819      	ldrb	r1, [r3, #0]
 80045d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	4413      	add	r3, r2
 80045d6:	3334      	adds	r3, #52	; 0x34
 80045d8:	460a      	mov	r2, r1
 80045da:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80045dc:	68ba      	ldr	r2, [r7, #8]
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	4413      	add	r3, r2
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d006      	beq.n	80045f6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	3301      	adds	r3, #1
 80045ec:	61fb      	str	r3, [r7, #28]
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	2b0f      	cmp	r3, #15
 80045f2:	d9e9      	bls.n	80045c8 <prvInitialiseNewTask+0x64>
 80045f4:	e000      	b.n	80045f8 <prvInitialiseNewTask+0x94>
			{
				break;
 80045f6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80045f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045fa:	2200      	movs	r2, #0
 80045fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004600:	e003      	b.n	800460a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004604:	2200      	movs	r2, #0
 8004606:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800460a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800460c:	2b37      	cmp	r3, #55	; 0x37
 800460e:	d901      	bls.n	8004614 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004610:	2337      	movs	r3, #55	; 0x37
 8004612:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004616:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004618:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800461a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800461c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800461e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004622:	2200      	movs	r2, #0
 8004624:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004628:	3304      	adds	r3, #4
 800462a:	4618      	mov	r0, r3
 800462c:	f7fe ff3c 	bl	80034a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004632:	3318      	adds	r3, #24
 8004634:	4618      	mov	r0, r3
 8004636:	f7fe ff37 	bl	80034a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800463a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800463c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800463e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004642:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004648:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800464a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800464c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800464e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004652:	2200      	movs	r2, #0
 8004654:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800465a:	2200      	movs	r2, #0
 800465c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004662:	3354      	adds	r3, #84	; 0x54
 8004664:	2260      	movs	r2, #96	; 0x60
 8004666:	2100      	movs	r1, #0
 8004668:	4618      	mov	r0, r3
 800466a:	f001 fec1 	bl	80063f0 <memset>
 800466e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004670:	4a0c      	ldr	r2, [pc, #48]	; (80046a4 <prvInitialiseNewTask+0x140>)
 8004672:	659a      	str	r2, [r3, #88]	; 0x58
 8004674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004676:	4a0c      	ldr	r2, [pc, #48]	; (80046a8 <prvInitialiseNewTask+0x144>)
 8004678:	65da      	str	r2, [r3, #92]	; 0x5c
 800467a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800467c:	4a0b      	ldr	r2, [pc, #44]	; (80046ac <prvInitialiseNewTask+0x148>)
 800467e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	68f9      	ldr	r1, [r7, #12]
 8004684:	69b8      	ldr	r0, [r7, #24]
 8004686:	f001 fa3f 	bl	8005b08 <pxPortInitialiseStack>
 800468a:	4602      	mov	r2, r0
 800468c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004692:	2b00      	cmp	r3, #0
 8004694:	d002      	beq.n	800469c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004698:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800469a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800469c:	bf00      	nop
 800469e:	3720      	adds	r7, #32
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	08006eb8 	.word	0x08006eb8
 80046a8:	08006ed8 	.word	0x08006ed8
 80046ac:	08006e98 	.word	0x08006e98

080046b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80046b8:	f001 fb54 	bl	8005d64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80046bc:	4b2d      	ldr	r3, [pc, #180]	; (8004774 <prvAddNewTaskToReadyList+0xc4>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	3301      	adds	r3, #1
 80046c2:	4a2c      	ldr	r2, [pc, #176]	; (8004774 <prvAddNewTaskToReadyList+0xc4>)
 80046c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80046c6:	4b2c      	ldr	r3, [pc, #176]	; (8004778 <prvAddNewTaskToReadyList+0xc8>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d109      	bne.n	80046e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80046ce:	4a2a      	ldr	r2, [pc, #168]	; (8004778 <prvAddNewTaskToReadyList+0xc8>)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80046d4:	4b27      	ldr	r3, [pc, #156]	; (8004774 <prvAddNewTaskToReadyList+0xc4>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d110      	bne.n	80046fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80046dc:	f000 fc26 	bl	8004f2c <prvInitialiseTaskLists>
 80046e0:	e00d      	b.n	80046fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80046e2:	4b26      	ldr	r3, [pc, #152]	; (800477c <prvAddNewTaskToReadyList+0xcc>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d109      	bne.n	80046fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80046ea:	4b23      	ldr	r3, [pc, #140]	; (8004778 <prvAddNewTaskToReadyList+0xc8>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d802      	bhi.n	80046fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80046f8:	4a1f      	ldr	r2, [pc, #124]	; (8004778 <prvAddNewTaskToReadyList+0xc8>)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80046fe:	4b20      	ldr	r3, [pc, #128]	; (8004780 <prvAddNewTaskToReadyList+0xd0>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	3301      	adds	r3, #1
 8004704:	4a1e      	ldr	r2, [pc, #120]	; (8004780 <prvAddNewTaskToReadyList+0xd0>)
 8004706:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004708:	4b1d      	ldr	r3, [pc, #116]	; (8004780 <prvAddNewTaskToReadyList+0xd0>)
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004714:	4b1b      	ldr	r3, [pc, #108]	; (8004784 <prvAddNewTaskToReadyList+0xd4>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	429a      	cmp	r2, r3
 800471a:	d903      	bls.n	8004724 <prvAddNewTaskToReadyList+0x74>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004720:	4a18      	ldr	r2, [pc, #96]	; (8004784 <prvAddNewTaskToReadyList+0xd4>)
 8004722:	6013      	str	r3, [r2, #0]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004728:	4613      	mov	r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	4a15      	ldr	r2, [pc, #84]	; (8004788 <prvAddNewTaskToReadyList+0xd8>)
 8004732:	441a      	add	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	3304      	adds	r3, #4
 8004738:	4619      	mov	r1, r3
 800473a:	4610      	mov	r0, r2
 800473c:	f7fe fec1 	bl	80034c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004740:	f001 fb40 	bl	8005dc4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004744:	4b0d      	ldr	r3, [pc, #52]	; (800477c <prvAddNewTaskToReadyList+0xcc>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00e      	beq.n	800476a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800474c:	4b0a      	ldr	r3, [pc, #40]	; (8004778 <prvAddNewTaskToReadyList+0xc8>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004756:	429a      	cmp	r2, r3
 8004758:	d207      	bcs.n	800476a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800475a:	4b0c      	ldr	r3, [pc, #48]	; (800478c <prvAddNewTaskToReadyList+0xdc>)
 800475c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004760:	601a      	str	r2, [r3, #0]
 8004762:	f3bf 8f4f 	dsb	sy
 8004766:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800476a:	bf00      	nop
 800476c:	3708      	adds	r7, #8
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	20000dc4 	.word	0x20000dc4
 8004778:	200008f0 	.word	0x200008f0
 800477c:	20000dd0 	.word	0x20000dd0
 8004780:	20000de0 	.word	0x20000de0
 8004784:	20000dcc 	.word	0x20000dcc
 8004788:	200008f4 	.word	0x200008f4
 800478c:	e000ed04 	.word	0xe000ed04

08004790 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004798:	2300      	movs	r3, #0
 800479a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d017      	beq.n	80047d2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80047a2:	4b13      	ldr	r3, [pc, #76]	; (80047f0 <vTaskDelay+0x60>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00a      	beq.n	80047c0 <vTaskDelay+0x30>
	__asm volatile
 80047aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ae:	f383 8811 	msr	BASEPRI, r3
 80047b2:	f3bf 8f6f 	isb	sy
 80047b6:	f3bf 8f4f 	dsb	sy
 80047ba:	60bb      	str	r3, [r7, #8]
}
 80047bc:	bf00      	nop
 80047be:	e7fe      	b.n	80047be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80047c0:	f000 f88a 	bl	80048d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80047c4:	2100      	movs	r1, #0
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 fdfc 	bl	80053c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80047cc:	f000 f892 	bl	80048f4 <xTaskResumeAll>
 80047d0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d107      	bne.n	80047e8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80047d8:	4b06      	ldr	r3, [pc, #24]	; (80047f4 <vTaskDelay+0x64>)
 80047da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	f3bf 8f4f 	dsb	sy
 80047e4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80047e8:	bf00      	nop
 80047ea:	3710      	adds	r7, #16
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	20000dec 	.word	0x20000dec
 80047f4:	e000ed04 	.word	0xe000ed04

080047f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b08a      	sub	sp, #40	; 0x28
 80047fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80047fe:	2300      	movs	r3, #0
 8004800:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004802:	2300      	movs	r3, #0
 8004804:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004806:	463a      	mov	r2, r7
 8004808:	1d39      	adds	r1, r7, #4
 800480a:	f107 0308 	add.w	r3, r7, #8
 800480e:	4618      	mov	r0, r3
 8004810:	f7fe fdf6 	bl	8003400 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004814:	6839      	ldr	r1, [r7, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	68ba      	ldr	r2, [r7, #8]
 800481a:	9202      	str	r2, [sp, #8]
 800481c:	9301      	str	r3, [sp, #4]
 800481e:	2300      	movs	r3, #0
 8004820:	9300      	str	r3, [sp, #0]
 8004822:	2300      	movs	r3, #0
 8004824:	460a      	mov	r2, r1
 8004826:	4924      	ldr	r1, [pc, #144]	; (80048b8 <vTaskStartScheduler+0xc0>)
 8004828:	4824      	ldr	r0, [pc, #144]	; (80048bc <vTaskStartScheduler+0xc4>)
 800482a:	f7ff fdf9 	bl	8004420 <xTaskCreateStatic>
 800482e:	4603      	mov	r3, r0
 8004830:	4a23      	ldr	r2, [pc, #140]	; (80048c0 <vTaskStartScheduler+0xc8>)
 8004832:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004834:	4b22      	ldr	r3, [pc, #136]	; (80048c0 <vTaskStartScheduler+0xc8>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d002      	beq.n	8004842 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800483c:	2301      	movs	r3, #1
 800483e:	617b      	str	r3, [r7, #20]
 8004840:	e001      	b.n	8004846 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004842:	2300      	movs	r3, #0
 8004844:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d102      	bne.n	8004852 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800484c:	f000 fe0e 	bl	800546c <xTimerCreateTimerTask>
 8004850:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d11b      	bne.n	8004890 <vTaskStartScheduler+0x98>
	__asm volatile
 8004858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485c:	f383 8811 	msr	BASEPRI, r3
 8004860:	f3bf 8f6f 	isb	sy
 8004864:	f3bf 8f4f 	dsb	sy
 8004868:	613b      	str	r3, [r7, #16]
}
 800486a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800486c:	4b15      	ldr	r3, [pc, #84]	; (80048c4 <vTaskStartScheduler+0xcc>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	3354      	adds	r3, #84	; 0x54
 8004872:	4a15      	ldr	r2, [pc, #84]	; (80048c8 <vTaskStartScheduler+0xd0>)
 8004874:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004876:	4b15      	ldr	r3, [pc, #84]	; (80048cc <vTaskStartScheduler+0xd4>)
 8004878:	f04f 32ff 	mov.w	r2, #4294967295
 800487c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800487e:	4b14      	ldr	r3, [pc, #80]	; (80048d0 <vTaskStartScheduler+0xd8>)
 8004880:	2201      	movs	r2, #1
 8004882:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004884:	4b13      	ldr	r3, [pc, #76]	; (80048d4 <vTaskStartScheduler+0xdc>)
 8004886:	2200      	movs	r2, #0
 8004888:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800488a:	f001 f9c9 	bl	8005c20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800488e:	e00e      	b.n	80048ae <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004896:	d10a      	bne.n	80048ae <vTaskStartScheduler+0xb6>
	__asm volatile
 8004898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800489c:	f383 8811 	msr	BASEPRI, r3
 80048a0:	f3bf 8f6f 	isb	sy
 80048a4:	f3bf 8f4f 	dsb	sy
 80048a8:	60fb      	str	r3, [r7, #12]
}
 80048aa:	bf00      	nop
 80048ac:	e7fe      	b.n	80048ac <vTaskStartScheduler+0xb4>
}
 80048ae:	bf00      	nop
 80048b0:	3718      	adds	r7, #24
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	08006e68 	.word	0x08006e68
 80048bc:	08004efd 	.word	0x08004efd
 80048c0:	20000de8 	.word	0x20000de8
 80048c4:	200008f0 	.word	0x200008f0
 80048c8:	20000010 	.word	0x20000010
 80048cc:	20000de4 	.word	0x20000de4
 80048d0:	20000dd0 	.word	0x20000dd0
 80048d4:	20000dc8 	.word	0x20000dc8

080048d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80048d8:	b480      	push	{r7}
 80048da:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80048dc:	4b04      	ldr	r3, [pc, #16]	; (80048f0 <vTaskSuspendAll+0x18>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	3301      	adds	r3, #1
 80048e2:	4a03      	ldr	r2, [pc, #12]	; (80048f0 <vTaskSuspendAll+0x18>)
 80048e4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80048e6:	bf00      	nop
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr
 80048f0:	20000dec 	.word	0x20000dec

080048f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80048fa:	2300      	movs	r3, #0
 80048fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80048fe:	2300      	movs	r3, #0
 8004900:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004902:	4b42      	ldr	r3, [pc, #264]	; (8004a0c <xTaskResumeAll+0x118>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d10a      	bne.n	8004920 <xTaskResumeAll+0x2c>
	__asm volatile
 800490a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800490e:	f383 8811 	msr	BASEPRI, r3
 8004912:	f3bf 8f6f 	isb	sy
 8004916:	f3bf 8f4f 	dsb	sy
 800491a:	603b      	str	r3, [r7, #0]
}
 800491c:	bf00      	nop
 800491e:	e7fe      	b.n	800491e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004920:	f001 fa20 	bl	8005d64 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004924:	4b39      	ldr	r3, [pc, #228]	; (8004a0c <xTaskResumeAll+0x118>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	3b01      	subs	r3, #1
 800492a:	4a38      	ldr	r2, [pc, #224]	; (8004a0c <xTaskResumeAll+0x118>)
 800492c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800492e:	4b37      	ldr	r3, [pc, #220]	; (8004a0c <xTaskResumeAll+0x118>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d162      	bne.n	80049fc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004936:	4b36      	ldr	r3, [pc, #216]	; (8004a10 <xTaskResumeAll+0x11c>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d05e      	beq.n	80049fc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800493e:	e02f      	b.n	80049a0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004940:	4b34      	ldr	r3, [pc, #208]	; (8004a14 <xTaskResumeAll+0x120>)
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	3318      	adds	r3, #24
 800494c:	4618      	mov	r0, r3
 800494e:	f7fe fe15 	bl	800357c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	3304      	adds	r3, #4
 8004956:	4618      	mov	r0, r3
 8004958:	f7fe fe10 	bl	800357c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004960:	4b2d      	ldr	r3, [pc, #180]	; (8004a18 <xTaskResumeAll+0x124>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	429a      	cmp	r2, r3
 8004966:	d903      	bls.n	8004970 <xTaskResumeAll+0x7c>
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800496c:	4a2a      	ldr	r2, [pc, #168]	; (8004a18 <xTaskResumeAll+0x124>)
 800496e:	6013      	str	r3, [r2, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004974:	4613      	mov	r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	4413      	add	r3, r2
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	4a27      	ldr	r2, [pc, #156]	; (8004a1c <xTaskResumeAll+0x128>)
 800497e:	441a      	add	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	3304      	adds	r3, #4
 8004984:	4619      	mov	r1, r3
 8004986:	4610      	mov	r0, r2
 8004988:	f7fe fd9b 	bl	80034c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004990:	4b23      	ldr	r3, [pc, #140]	; (8004a20 <xTaskResumeAll+0x12c>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004996:	429a      	cmp	r2, r3
 8004998:	d302      	bcc.n	80049a0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800499a:	4b22      	ldr	r3, [pc, #136]	; (8004a24 <xTaskResumeAll+0x130>)
 800499c:	2201      	movs	r2, #1
 800499e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80049a0:	4b1c      	ldr	r3, [pc, #112]	; (8004a14 <xTaskResumeAll+0x120>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d1cb      	bne.n	8004940 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d001      	beq.n	80049b2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80049ae:	f000 fb5f 	bl	8005070 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80049b2:	4b1d      	ldr	r3, [pc, #116]	; (8004a28 <xTaskResumeAll+0x134>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d010      	beq.n	80049e0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80049be:	f000 f847 	bl	8004a50 <xTaskIncrementTick>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d002      	beq.n	80049ce <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80049c8:	4b16      	ldr	r3, [pc, #88]	; (8004a24 <xTaskResumeAll+0x130>)
 80049ca:	2201      	movs	r2, #1
 80049cc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	3b01      	subs	r3, #1
 80049d2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1f1      	bne.n	80049be <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80049da:	4b13      	ldr	r3, [pc, #76]	; (8004a28 <xTaskResumeAll+0x134>)
 80049dc:	2200      	movs	r2, #0
 80049de:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80049e0:	4b10      	ldr	r3, [pc, #64]	; (8004a24 <xTaskResumeAll+0x130>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d009      	beq.n	80049fc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80049e8:	2301      	movs	r3, #1
 80049ea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80049ec:	4b0f      	ldr	r3, [pc, #60]	; (8004a2c <xTaskResumeAll+0x138>)
 80049ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049f2:	601a      	str	r2, [r3, #0]
 80049f4:	f3bf 8f4f 	dsb	sy
 80049f8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80049fc:	f001 f9e2 	bl	8005dc4 <vPortExitCritical>

	return xAlreadyYielded;
 8004a00:	68bb      	ldr	r3, [r7, #8]
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	20000dec 	.word	0x20000dec
 8004a10:	20000dc4 	.word	0x20000dc4
 8004a14:	20000d84 	.word	0x20000d84
 8004a18:	20000dcc 	.word	0x20000dcc
 8004a1c:	200008f4 	.word	0x200008f4
 8004a20:	200008f0 	.word	0x200008f0
 8004a24:	20000dd8 	.word	0x20000dd8
 8004a28:	20000dd4 	.word	0x20000dd4
 8004a2c:	e000ed04 	.word	0xe000ed04

08004a30 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004a36:	4b05      	ldr	r3, [pc, #20]	; (8004a4c <xTaskGetTickCount+0x1c>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004a3c:	687b      	ldr	r3, [r7, #4]
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	20000dc8 	.word	0x20000dc8

08004a50 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004a56:	2300      	movs	r3, #0
 8004a58:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a5a:	4b4f      	ldr	r3, [pc, #316]	; (8004b98 <xTaskIncrementTick+0x148>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	f040 808f 	bne.w	8004b82 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004a64:	4b4d      	ldr	r3, [pc, #308]	; (8004b9c <xTaskIncrementTick+0x14c>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004a6c:	4a4b      	ldr	r2, [pc, #300]	; (8004b9c <xTaskIncrementTick+0x14c>)
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d120      	bne.n	8004aba <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004a78:	4b49      	ldr	r3, [pc, #292]	; (8004ba0 <xTaskIncrementTick+0x150>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00a      	beq.n	8004a98 <xTaskIncrementTick+0x48>
	__asm volatile
 8004a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a86:	f383 8811 	msr	BASEPRI, r3
 8004a8a:	f3bf 8f6f 	isb	sy
 8004a8e:	f3bf 8f4f 	dsb	sy
 8004a92:	603b      	str	r3, [r7, #0]
}
 8004a94:	bf00      	nop
 8004a96:	e7fe      	b.n	8004a96 <xTaskIncrementTick+0x46>
 8004a98:	4b41      	ldr	r3, [pc, #260]	; (8004ba0 <xTaskIncrementTick+0x150>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	60fb      	str	r3, [r7, #12]
 8004a9e:	4b41      	ldr	r3, [pc, #260]	; (8004ba4 <xTaskIncrementTick+0x154>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a3f      	ldr	r2, [pc, #252]	; (8004ba0 <xTaskIncrementTick+0x150>)
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	4a3f      	ldr	r2, [pc, #252]	; (8004ba4 <xTaskIncrementTick+0x154>)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6013      	str	r3, [r2, #0]
 8004aac:	4b3e      	ldr	r3, [pc, #248]	; (8004ba8 <xTaskIncrementTick+0x158>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	4a3d      	ldr	r2, [pc, #244]	; (8004ba8 <xTaskIncrementTick+0x158>)
 8004ab4:	6013      	str	r3, [r2, #0]
 8004ab6:	f000 fadb 	bl	8005070 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004aba:	4b3c      	ldr	r3, [pc, #240]	; (8004bac <xTaskIncrementTick+0x15c>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d349      	bcc.n	8004b58 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ac4:	4b36      	ldr	r3, [pc, #216]	; (8004ba0 <xTaskIncrementTick+0x150>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d104      	bne.n	8004ad8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ace:	4b37      	ldr	r3, [pc, #220]	; (8004bac <xTaskIncrementTick+0x15c>)
 8004ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ad4:	601a      	str	r2, [r3, #0]
					break;
 8004ad6:	e03f      	b.n	8004b58 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ad8:	4b31      	ldr	r3, [pc, #196]	; (8004ba0 <xTaskIncrementTick+0x150>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d203      	bcs.n	8004af8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004af0:	4a2e      	ldr	r2, [pc, #184]	; (8004bac <xTaskIncrementTick+0x15c>)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004af6:	e02f      	b.n	8004b58 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	3304      	adds	r3, #4
 8004afc:	4618      	mov	r0, r3
 8004afe:	f7fe fd3d 	bl	800357c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d004      	beq.n	8004b14 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	3318      	adds	r3, #24
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fe fd34 	bl	800357c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b18:	4b25      	ldr	r3, [pc, #148]	; (8004bb0 <xTaskIncrementTick+0x160>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d903      	bls.n	8004b28 <xTaskIncrementTick+0xd8>
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b24:	4a22      	ldr	r2, [pc, #136]	; (8004bb0 <xTaskIncrementTick+0x160>)
 8004b26:	6013      	str	r3, [r2, #0]
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	4413      	add	r3, r2
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	4a1f      	ldr	r2, [pc, #124]	; (8004bb4 <xTaskIncrementTick+0x164>)
 8004b36:	441a      	add	r2, r3
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	3304      	adds	r3, #4
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	4610      	mov	r0, r2
 8004b40:	f7fe fcbf 	bl	80034c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b48:	4b1b      	ldr	r3, [pc, #108]	; (8004bb8 <xTaskIncrementTick+0x168>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d3b8      	bcc.n	8004ac4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004b52:	2301      	movs	r3, #1
 8004b54:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b56:	e7b5      	b.n	8004ac4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004b58:	4b17      	ldr	r3, [pc, #92]	; (8004bb8 <xTaskIncrementTick+0x168>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b5e:	4915      	ldr	r1, [pc, #84]	; (8004bb4 <xTaskIncrementTick+0x164>)
 8004b60:	4613      	mov	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4413      	add	r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	440b      	add	r3, r1
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d901      	bls.n	8004b74 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004b70:	2301      	movs	r3, #1
 8004b72:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004b74:	4b11      	ldr	r3, [pc, #68]	; (8004bbc <xTaskIncrementTick+0x16c>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d007      	beq.n	8004b8c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	e004      	b.n	8004b8c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004b82:	4b0f      	ldr	r3, [pc, #60]	; (8004bc0 <xTaskIncrementTick+0x170>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	3301      	adds	r3, #1
 8004b88:	4a0d      	ldr	r2, [pc, #52]	; (8004bc0 <xTaskIncrementTick+0x170>)
 8004b8a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004b8c:	697b      	ldr	r3, [r7, #20]
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3718      	adds	r7, #24
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	20000dec 	.word	0x20000dec
 8004b9c:	20000dc8 	.word	0x20000dc8
 8004ba0:	20000d7c 	.word	0x20000d7c
 8004ba4:	20000d80 	.word	0x20000d80
 8004ba8:	20000ddc 	.word	0x20000ddc
 8004bac:	20000de4 	.word	0x20000de4
 8004bb0:	20000dcc 	.word	0x20000dcc
 8004bb4:	200008f4 	.word	0x200008f4
 8004bb8:	200008f0 	.word	0x200008f0
 8004bbc:	20000dd8 	.word	0x20000dd8
 8004bc0:	20000dd4 	.word	0x20000dd4

08004bc4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004bca:	4b2a      	ldr	r3, [pc, #168]	; (8004c74 <vTaskSwitchContext+0xb0>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d003      	beq.n	8004bda <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004bd2:	4b29      	ldr	r3, [pc, #164]	; (8004c78 <vTaskSwitchContext+0xb4>)
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004bd8:	e046      	b.n	8004c68 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8004bda:	4b27      	ldr	r3, [pc, #156]	; (8004c78 <vTaskSwitchContext+0xb4>)
 8004bdc:	2200      	movs	r2, #0
 8004bde:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004be0:	4b26      	ldr	r3, [pc, #152]	; (8004c7c <vTaskSwitchContext+0xb8>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	60fb      	str	r3, [r7, #12]
 8004be6:	e010      	b.n	8004c0a <vTaskSwitchContext+0x46>
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d10a      	bne.n	8004c04 <vTaskSwitchContext+0x40>
	__asm volatile
 8004bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf2:	f383 8811 	msr	BASEPRI, r3
 8004bf6:	f3bf 8f6f 	isb	sy
 8004bfa:	f3bf 8f4f 	dsb	sy
 8004bfe:	607b      	str	r3, [r7, #4]
}
 8004c00:	bf00      	nop
 8004c02:	e7fe      	b.n	8004c02 <vTaskSwitchContext+0x3e>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	3b01      	subs	r3, #1
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	491d      	ldr	r1, [pc, #116]	; (8004c80 <vTaskSwitchContext+0xbc>)
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	4413      	add	r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d0e4      	beq.n	8004be8 <vTaskSwitchContext+0x24>
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	4613      	mov	r3, r2
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4413      	add	r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	4a15      	ldr	r2, [pc, #84]	; (8004c80 <vTaskSwitchContext+0xbc>)
 8004c2a:	4413      	add	r3, r2
 8004c2c:	60bb      	str	r3, [r7, #8]
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	605a      	str	r2, [r3, #4]
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	685a      	ldr	r2, [r3, #4]
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	3308      	adds	r3, #8
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d104      	bne.n	8004c4e <vTaskSwitchContext+0x8a>
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	685a      	ldr	r2, [r3, #4]
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	605a      	str	r2, [r3, #4]
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	4a0b      	ldr	r2, [pc, #44]	; (8004c84 <vTaskSwitchContext+0xc0>)
 8004c56:	6013      	str	r3, [r2, #0]
 8004c58:	4a08      	ldr	r2, [pc, #32]	; (8004c7c <vTaskSwitchContext+0xb8>)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004c5e:	4b09      	ldr	r3, [pc, #36]	; (8004c84 <vTaskSwitchContext+0xc0>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	3354      	adds	r3, #84	; 0x54
 8004c64:	4a08      	ldr	r2, [pc, #32]	; (8004c88 <vTaskSwitchContext+0xc4>)
 8004c66:	6013      	str	r3, [r2, #0]
}
 8004c68:	bf00      	nop
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr
 8004c74:	20000dec 	.word	0x20000dec
 8004c78:	20000dd8 	.word	0x20000dd8
 8004c7c:	20000dcc 	.word	0x20000dcc
 8004c80:	200008f4 	.word	0x200008f4
 8004c84:	200008f0 	.word	0x200008f0
 8004c88:	20000010 	.word	0x20000010

08004c8c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b084      	sub	sp, #16
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d10a      	bne.n	8004cb2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca0:	f383 8811 	msr	BASEPRI, r3
 8004ca4:	f3bf 8f6f 	isb	sy
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	60fb      	str	r3, [r7, #12]
}
 8004cae:	bf00      	nop
 8004cb0:	e7fe      	b.n	8004cb0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004cb2:	4b07      	ldr	r3, [pc, #28]	; (8004cd0 <vTaskPlaceOnEventList+0x44>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	3318      	adds	r3, #24
 8004cb8:	4619      	mov	r1, r3
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f7fe fc25 	bl	800350a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004cc0:	2101      	movs	r1, #1
 8004cc2:	6838      	ldr	r0, [r7, #0]
 8004cc4:	f000 fb7e 	bl	80053c4 <prvAddCurrentTaskToDelayedList>
}
 8004cc8:	bf00      	nop
 8004cca:	3710      	adds	r7, #16
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	200008f0 	.word	0x200008f0

08004cd4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b086      	sub	sp, #24
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d10a      	bne.n	8004cfc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8004ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cea:	f383 8811 	msr	BASEPRI, r3
 8004cee:	f3bf 8f6f 	isb	sy
 8004cf2:	f3bf 8f4f 	dsb	sy
 8004cf6:	617b      	str	r3, [r7, #20]
}
 8004cf8:	bf00      	nop
 8004cfa:	e7fe      	b.n	8004cfa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004cfc:	4b0a      	ldr	r3, [pc, #40]	; (8004d28 <vTaskPlaceOnEventListRestricted+0x54>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	3318      	adds	r3, #24
 8004d02:	4619      	mov	r1, r3
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f7fe fbdc 	bl	80034c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d002      	beq.n	8004d16 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004d10:	f04f 33ff 	mov.w	r3, #4294967295
 8004d14:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004d16:	6879      	ldr	r1, [r7, #4]
 8004d18:	68b8      	ldr	r0, [r7, #8]
 8004d1a:	f000 fb53 	bl	80053c4 <prvAddCurrentTaskToDelayedList>
	}
 8004d1e:	bf00      	nop
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	200008f0 	.word	0x200008f0

08004d2c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d10a      	bne.n	8004d58 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d46:	f383 8811 	msr	BASEPRI, r3
 8004d4a:	f3bf 8f6f 	isb	sy
 8004d4e:	f3bf 8f4f 	dsb	sy
 8004d52:	60fb      	str	r3, [r7, #12]
}
 8004d54:	bf00      	nop
 8004d56:	e7fe      	b.n	8004d56 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	3318      	adds	r3, #24
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f7fe fc0d 	bl	800357c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d62:	4b1e      	ldr	r3, [pc, #120]	; (8004ddc <xTaskRemoveFromEventList+0xb0>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d11d      	bne.n	8004da6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	3304      	adds	r3, #4
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7fe fc04 	bl	800357c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d78:	4b19      	ldr	r3, [pc, #100]	; (8004de0 <xTaskRemoveFromEventList+0xb4>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d903      	bls.n	8004d88 <xTaskRemoveFromEventList+0x5c>
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d84:	4a16      	ldr	r2, [pc, #88]	; (8004de0 <xTaskRemoveFromEventList+0xb4>)
 8004d86:	6013      	str	r3, [r2, #0]
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	4413      	add	r3, r2
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	4a13      	ldr	r2, [pc, #76]	; (8004de4 <xTaskRemoveFromEventList+0xb8>)
 8004d96:	441a      	add	r2, r3
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	3304      	adds	r3, #4
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	4610      	mov	r0, r2
 8004da0:	f7fe fb8f 	bl	80034c2 <vListInsertEnd>
 8004da4:	e005      	b.n	8004db2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	3318      	adds	r3, #24
 8004daa:	4619      	mov	r1, r3
 8004dac:	480e      	ldr	r0, [pc, #56]	; (8004de8 <xTaskRemoveFromEventList+0xbc>)
 8004dae:	f7fe fb88 	bl	80034c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004db6:	4b0d      	ldr	r3, [pc, #52]	; (8004dec <xTaskRemoveFromEventList+0xc0>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d905      	bls.n	8004dcc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004dc4:	4b0a      	ldr	r3, [pc, #40]	; (8004df0 <xTaskRemoveFromEventList+0xc4>)
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	e001      	b.n	8004dd0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004dd0:	697b      	ldr	r3, [r7, #20]
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3718      	adds	r7, #24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	20000dec 	.word	0x20000dec
 8004de0:	20000dcc 	.word	0x20000dcc
 8004de4:	200008f4 	.word	0x200008f4
 8004de8:	20000d84 	.word	0x20000d84
 8004dec:	200008f0 	.word	0x200008f0
 8004df0:	20000dd8 	.word	0x20000dd8

08004df4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004dfc:	4b06      	ldr	r3, [pc, #24]	; (8004e18 <vTaskInternalSetTimeOutState+0x24>)
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004e04:	4b05      	ldr	r3, [pc, #20]	; (8004e1c <vTaskInternalSetTimeOutState+0x28>)
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	605a      	str	r2, [r3, #4]
}
 8004e0c:	bf00      	nop
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr
 8004e18:	20000ddc 	.word	0x20000ddc
 8004e1c:	20000dc8 	.word	0x20000dc8

08004e20 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b088      	sub	sp, #32
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d10a      	bne.n	8004e46 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e34:	f383 8811 	msr	BASEPRI, r3
 8004e38:	f3bf 8f6f 	isb	sy
 8004e3c:	f3bf 8f4f 	dsb	sy
 8004e40:	613b      	str	r3, [r7, #16]
}
 8004e42:	bf00      	nop
 8004e44:	e7fe      	b.n	8004e44 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d10a      	bne.n	8004e62 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e50:	f383 8811 	msr	BASEPRI, r3
 8004e54:	f3bf 8f6f 	isb	sy
 8004e58:	f3bf 8f4f 	dsb	sy
 8004e5c:	60fb      	str	r3, [r7, #12]
}
 8004e5e:	bf00      	nop
 8004e60:	e7fe      	b.n	8004e60 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004e62:	f000 ff7f 	bl	8005d64 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004e66:	4b1d      	ldr	r3, [pc, #116]	; (8004edc <xTaskCheckForTimeOut+0xbc>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	1ad3      	subs	r3, r2, r3
 8004e74:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e7e:	d102      	bne.n	8004e86 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004e80:	2300      	movs	r3, #0
 8004e82:	61fb      	str	r3, [r7, #28]
 8004e84:	e023      	b.n	8004ece <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	4b15      	ldr	r3, [pc, #84]	; (8004ee0 <xTaskCheckForTimeOut+0xc0>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d007      	beq.n	8004ea2 <xTaskCheckForTimeOut+0x82>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d302      	bcc.n	8004ea2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	61fb      	str	r3, [r7, #28]
 8004ea0:	e015      	b.n	8004ece <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d20b      	bcs.n	8004ec4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	1ad2      	subs	r2, r2, r3
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f7ff ff9b 	bl	8004df4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	61fb      	str	r3, [r7, #28]
 8004ec2:	e004      	b.n	8004ece <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004ece:	f000 ff79 	bl	8005dc4 <vPortExitCritical>

	return xReturn;
 8004ed2:	69fb      	ldr	r3, [r7, #28]
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3720      	adds	r7, #32
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	20000dc8 	.word	0x20000dc8
 8004ee0:	20000ddc 	.word	0x20000ddc

08004ee4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004ee8:	4b03      	ldr	r3, [pc, #12]	; (8004ef8 <vTaskMissedYield+0x14>)
 8004eea:	2201      	movs	r2, #1
 8004eec:	601a      	str	r2, [r3, #0]
}
 8004eee:	bf00      	nop
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr
 8004ef8:	20000dd8 	.word	0x20000dd8

08004efc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004f04:	f000 f852 	bl	8004fac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004f08:	4b06      	ldr	r3, [pc, #24]	; (8004f24 <prvIdleTask+0x28>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d9f9      	bls.n	8004f04 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004f10:	4b05      	ldr	r3, [pc, #20]	; (8004f28 <prvIdleTask+0x2c>)
 8004f12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f16:	601a      	str	r2, [r3, #0]
 8004f18:	f3bf 8f4f 	dsb	sy
 8004f1c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004f20:	e7f0      	b.n	8004f04 <prvIdleTask+0x8>
 8004f22:	bf00      	nop
 8004f24:	200008f4 	.word	0x200008f4
 8004f28:	e000ed04 	.word	0xe000ed04

08004f2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f32:	2300      	movs	r3, #0
 8004f34:	607b      	str	r3, [r7, #4]
 8004f36:	e00c      	b.n	8004f52 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	4413      	add	r3, r2
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	4a12      	ldr	r2, [pc, #72]	; (8004f8c <prvInitialiseTaskLists+0x60>)
 8004f44:	4413      	add	r3, r2
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7fe fa8e 	bl	8003468 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	3301      	adds	r3, #1
 8004f50:	607b      	str	r3, [r7, #4]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2b37      	cmp	r3, #55	; 0x37
 8004f56:	d9ef      	bls.n	8004f38 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004f58:	480d      	ldr	r0, [pc, #52]	; (8004f90 <prvInitialiseTaskLists+0x64>)
 8004f5a:	f7fe fa85 	bl	8003468 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004f5e:	480d      	ldr	r0, [pc, #52]	; (8004f94 <prvInitialiseTaskLists+0x68>)
 8004f60:	f7fe fa82 	bl	8003468 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004f64:	480c      	ldr	r0, [pc, #48]	; (8004f98 <prvInitialiseTaskLists+0x6c>)
 8004f66:	f7fe fa7f 	bl	8003468 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004f6a:	480c      	ldr	r0, [pc, #48]	; (8004f9c <prvInitialiseTaskLists+0x70>)
 8004f6c:	f7fe fa7c 	bl	8003468 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004f70:	480b      	ldr	r0, [pc, #44]	; (8004fa0 <prvInitialiseTaskLists+0x74>)
 8004f72:	f7fe fa79 	bl	8003468 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004f76:	4b0b      	ldr	r3, [pc, #44]	; (8004fa4 <prvInitialiseTaskLists+0x78>)
 8004f78:	4a05      	ldr	r2, [pc, #20]	; (8004f90 <prvInitialiseTaskLists+0x64>)
 8004f7a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004f7c:	4b0a      	ldr	r3, [pc, #40]	; (8004fa8 <prvInitialiseTaskLists+0x7c>)
 8004f7e:	4a05      	ldr	r2, [pc, #20]	; (8004f94 <prvInitialiseTaskLists+0x68>)
 8004f80:	601a      	str	r2, [r3, #0]
}
 8004f82:	bf00      	nop
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	200008f4 	.word	0x200008f4
 8004f90:	20000d54 	.word	0x20000d54
 8004f94:	20000d68 	.word	0x20000d68
 8004f98:	20000d84 	.word	0x20000d84
 8004f9c:	20000d98 	.word	0x20000d98
 8004fa0:	20000db0 	.word	0x20000db0
 8004fa4:	20000d7c 	.word	0x20000d7c
 8004fa8:	20000d80 	.word	0x20000d80

08004fac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004fb2:	e019      	b.n	8004fe8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004fb4:	f000 fed6 	bl	8005d64 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fb8:	4b10      	ldr	r3, [pc, #64]	; (8004ffc <prvCheckTasksWaitingTermination+0x50>)
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	3304      	adds	r3, #4
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7fe fad9 	bl	800357c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004fca:	4b0d      	ldr	r3, [pc, #52]	; (8005000 <prvCheckTasksWaitingTermination+0x54>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	4a0b      	ldr	r2, [pc, #44]	; (8005000 <prvCheckTasksWaitingTermination+0x54>)
 8004fd2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004fd4:	4b0b      	ldr	r3, [pc, #44]	; (8005004 <prvCheckTasksWaitingTermination+0x58>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	4a0a      	ldr	r2, [pc, #40]	; (8005004 <prvCheckTasksWaitingTermination+0x58>)
 8004fdc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004fde:	f000 fef1 	bl	8005dc4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 f810 	bl	8005008 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004fe8:	4b06      	ldr	r3, [pc, #24]	; (8005004 <prvCheckTasksWaitingTermination+0x58>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d1e1      	bne.n	8004fb4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004ff0:	bf00      	nop
 8004ff2:	bf00      	nop
 8004ff4:	3708      	adds	r7, #8
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	20000d98 	.word	0x20000d98
 8005000:	20000dc4 	.word	0x20000dc4
 8005004:	20000dac 	.word	0x20000dac

08005008 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	3354      	adds	r3, #84	; 0x54
 8005014:	4618      	mov	r0, r3
 8005016:	f001 fa95 	bl	8006544 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005020:	2b00      	cmp	r3, #0
 8005022:	d108      	bne.n	8005036 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005028:	4618      	mov	r0, r3
 800502a:	f001 f889 	bl	8006140 <vPortFree>
				vPortFree( pxTCB );
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f001 f886 	bl	8006140 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005034:	e018      	b.n	8005068 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800503c:	2b01      	cmp	r3, #1
 800503e:	d103      	bne.n	8005048 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f001 f87d 	bl	8006140 <vPortFree>
	}
 8005046:	e00f      	b.n	8005068 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800504e:	2b02      	cmp	r3, #2
 8005050:	d00a      	beq.n	8005068 <prvDeleteTCB+0x60>
	__asm volatile
 8005052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005056:	f383 8811 	msr	BASEPRI, r3
 800505a:	f3bf 8f6f 	isb	sy
 800505e:	f3bf 8f4f 	dsb	sy
 8005062:	60fb      	str	r3, [r7, #12]
}
 8005064:	bf00      	nop
 8005066:	e7fe      	b.n	8005066 <prvDeleteTCB+0x5e>
	}
 8005068:	bf00      	nop
 800506a:	3710      	adds	r7, #16
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}

08005070 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005076:	4b0c      	ldr	r3, [pc, #48]	; (80050a8 <prvResetNextTaskUnblockTime+0x38>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d104      	bne.n	800508a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005080:	4b0a      	ldr	r3, [pc, #40]	; (80050ac <prvResetNextTaskUnblockTime+0x3c>)
 8005082:	f04f 32ff 	mov.w	r2, #4294967295
 8005086:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005088:	e008      	b.n	800509c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800508a:	4b07      	ldr	r3, [pc, #28]	; (80050a8 <prvResetNextTaskUnblockTime+0x38>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	4a04      	ldr	r2, [pc, #16]	; (80050ac <prvResetNextTaskUnblockTime+0x3c>)
 800509a:	6013      	str	r3, [r2, #0]
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr
 80050a8:	20000d7c 	.word	0x20000d7c
 80050ac:	20000de4 	.word	0x20000de4

080050b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80050b6:	4b0b      	ldr	r3, [pc, #44]	; (80050e4 <xTaskGetSchedulerState+0x34>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d102      	bne.n	80050c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80050be:	2301      	movs	r3, #1
 80050c0:	607b      	str	r3, [r7, #4]
 80050c2:	e008      	b.n	80050d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050c4:	4b08      	ldr	r3, [pc, #32]	; (80050e8 <xTaskGetSchedulerState+0x38>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d102      	bne.n	80050d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80050cc:	2302      	movs	r3, #2
 80050ce:	607b      	str	r3, [r7, #4]
 80050d0:	e001      	b.n	80050d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80050d2:	2300      	movs	r3, #0
 80050d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80050d6:	687b      	ldr	r3, [r7, #4]
	}
 80050d8:	4618      	mov	r0, r3
 80050da:	370c      	adds	r7, #12
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr
 80050e4:	20000dd0 	.word	0x20000dd0
 80050e8:	20000dec 	.word	0x20000dec

080050ec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80050f8:	2300      	movs	r3, #0
 80050fa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d051      	beq.n	80051a6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005106:	4b2a      	ldr	r3, [pc, #168]	; (80051b0 <xTaskPriorityInherit+0xc4>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800510c:	429a      	cmp	r2, r3
 800510e:	d241      	bcs.n	8005194 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	2b00      	cmp	r3, #0
 8005116:	db06      	blt.n	8005126 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005118:	4b25      	ldr	r3, [pc, #148]	; (80051b0 <xTaskPriorityInherit+0xc4>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800511e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	6959      	ldr	r1, [r3, #20]
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800512e:	4613      	mov	r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	4413      	add	r3, r2
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	4a1f      	ldr	r2, [pc, #124]	; (80051b4 <xTaskPriorityInherit+0xc8>)
 8005138:	4413      	add	r3, r2
 800513a:	4299      	cmp	r1, r3
 800513c:	d122      	bne.n	8005184 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	3304      	adds	r3, #4
 8005142:	4618      	mov	r0, r3
 8005144:	f7fe fa1a 	bl	800357c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005148:	4b19      	ldr	r3, [pc, #100]	; (80051b0 <xTaskPriorityInherit+0xc4>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005156:	4b18      	ldr	r3, [pc, #96]	; (80051b8 <xTaskPriorityInherit+0xcc>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	429a      	cmp	r2, r3
 800515c:	d903      	bls.n	8005166 <xTaskPriorityInherit+0x7a>
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005162:	4a15      	ldr	r2, [pc, #84]	; (80051b8 <xTaskPriorityInherit+0xcc>)
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800516a:	4613      	mov	r3, r2
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	4413      	add	r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	4a10      	ldr	r2, [pc, #64]	; (80051b4 <xTaskPriorityInherit+0xc8>)
 8005174:	441a      	add	r2, r3
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	3304      	adds	r3, #4
 800517a:	4619      	mov	r1, r3
 800517c:	4610      	mov	r0, r2
 800517e:	f7fe f9a0 	bl	80034c2 <vListInsertEnd>
 8005182:	e004      	b.n	800518e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005184:	4b0a      	ldr	r3, [pc, #40]	; (80051b0 <xTaskPriorityInherit+0xc4>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800518e:	2301      	movs	r3, #1
 8005190:	60fb      	str	r3, [r7, #12]
 8005192:	e008      	b.n	80051a6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005198:	4b05      	ldr	r3, [pc, #20]	; (80051b0 <xTaskPriorityInherit+0xc4>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519e:	429a      	cmp	r2, r3
 80051a0:	d201      	bcs.n	80051a6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80051a2:	2301      	movs	r3, #1
 80051a4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80051a6:	68fb      	ldr	r3, [r7, #12]
	}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3710      	adds	r7, #16
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	200008f0 	.word	0x200008f0
 80051b4:	200008f4 	.word	0x200008f4
 80051b8:	20000dcc 	.word	0x20000dcc

080051bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80051c8:	2300      	movs	r3, #0
 80051ca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d056      	beq.n	8005280 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80051d2:	4b2e      	ldr	r3, [pc, #184]	; (800528c <xTaskPriorityDisinherit+0xd0>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	429a      	cmp	r2, r3
 80051da:	d00a      	beq.n	80051f2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80051dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e0:	f383 8811 	msr	BASEPRI, r3
 80051e4:	f3bf 8f6f 	isb	sy
 80051e8:	f3bf 8f4f 	dsb	sy
 80051ec:	60fb      	str	r3, [r7, #12]
}
 80051ee:	bf00      	nop
 80051f0:	e7fe      	b.n	80051f0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10a      	bne.n	8005210 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80051fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fe:	f383 8811 	msr	BASEPRI, r3
 8005202:	f3bf 8f6f 	isb	sy
 8005206:	f3bf 8f4f 	dsb	sy
 800520a:	60bb      	str	r3, [r7, #8]
}
 800520c:	bf00      	nop
 800520e:	e7fe      	b.n	800520e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005214:	1e5a      	subs	r2, r3, #1
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005222:	429a      	cmp	r2, r3
 8005224:	d02c      	beq.n	8005280 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800522a:	2b00      	cmp	r3, #0
 800522c:	d128      	bne.n	8005280 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	3304      	adds	r3, #4
 8005232:	4618      	mov	r0, r3
 8005234:	f7fe f9a2 	bl	800357c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005244:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005250:	4b0f      	ldr	r3, [pc, #60]	; (8005290 <xTaskPriorityDisinherit+0xd4>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	429a      	cmp	r2, r3
 8005256:	d903      	bls.n	8005260 <xTaskPriorityDisinherit+0xa4>
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800525c:	4a0c      	ldr	r2, [pc, #48]	; (8005290 <xTaskPriorityDisinherit+0xd4>)
 800525e:	6013      	str	r3, [r2, #0]
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005264:	4613      	mov	r3, r2
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4413      	add	r3, r2
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	4a09      	ldr	r2, [pc, #36]	; (8005294 <xTaskPriorityDisinherit+0xd8>)
 800526e:	441a      	add	r2, r3
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	3304      	adds	r3, #4
 8005274:	4619      	mov	r1, r3
 8005276:	4610      	mov	r0, r2
 8005278:	f7fe f923 	bl	80034c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800527c:	2301      	movs	r3, #1
 800527e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005280:	697b      	ldr	r3, [r7, #20]
	}
 8005282:	4618      	mov	r0, r3
 8005284:	3718      	adds	r7, #24
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	200008f0 	.word	0x200008f0
 8005290:	20000dcc 	.word	0x20000dcc
 8005294:	200008f4 	.word	0x200008f4

08005298 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005298:	b580      	push	{r7, lr}
 800529a:	b088      	sub	sp, #32
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80052a6:	2301      	movs	r3, #1
 80052a8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d06a      	beq.n	8005386 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d10a      	bne.n	80052ce <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80052b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052bc:	f383 8811 	msr	BASEPRI, r3
 80052c0:	f3bf 8f6f 	isb	sy
 80052c4:	f3bf 8f4f 	dsb	sy
 80052c8:	60fb      	str	r3, [r7, #12]
}
 80052ca:	bf00      	nop
 80052cc:	e7fe      	b.n	80052cc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052d2:	683a      	ldr	r2, [r7, #0]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d902      	bls.n	80052de <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	61fb      	str	r3, [r7, #28]
 80052dc:	e002      	b.n	80052e4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80052de:	69bb      	ldr	r3, [r7, #24]
 80052e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052e2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e8:	69fa      	ldr	r2, [r7, #28]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d04b      	beq.n	8005386 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d146      	bne.n	8005386 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80052f8:	4b25      	ldr	r3, [pc, #148]	; (8005390 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	69ba      	ldr	r2, [r7, #24]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d10a      	bne.n	8005318 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8005302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005306:	f383 8811 	msr	BASEPRI, r3
 800530a:	f3bf 8f6f 	isb	sy
 800530e:	f3bf 8f4f 	dsb	sy
 8005312:	60bb      	str	r3, [r7, #8]
}
 8005314:	bf00      	nop
 8005316:	e7fe      	b.n	8005316 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800531c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	69fa      	ldr	r2, [r7, #28]
 8005322:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	2b00      	cmp	r3, #0
 800532a:	db04      	blt.n	8005336 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	6959      	ldr	r1, [r3, #20]
 800533a:	693a      	ldr	r2, [r7, #16]
 800533c:	4613      	mov	r3, r2
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	4413      	add	r3, r2
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	4a13      	ldr	r2, [pc, #76]	; (8005394 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005346:	4413      	add	r3, r2
 8005348:	4299      	cmp	r1, r3
 800534a:	d11c      	bne.n	8005386 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	3304      	adds	r3, #4
 8005350:	4618      	mov	r0, r3
 8005352:	f7fe f913 	bl	800357c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800535a:	4b0f      	ldr	r3, [pc, #60]	; (8005398 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	429a      	cmp	r2, r3
 8005360:	d903      	bls.n	800536a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005366:	4a0c      	ldr	r2, [pc, #48]	; (8005398 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005368:	6013      	str	r3, [r2, #0]
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800536e:	4613      	mov	r3, r2
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	4413      	add	r3, r2
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	4a07      	ldr	r2, [pc, #28]	; (8005394 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005378:	441a      	add	r2, r3
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	3304      	adds	r3, #4
 800537e:	4619      	mov	r1, r3
 8005380:	4610      	mov	r0, r2
 8005382:	f7fe f89e 	bl	80034c2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005386:	bf00      	nop
 8005388:	3720      	adds	r7, #32
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	200008f0 	.word	0x200008f0
 8005394:	200008f4 	.word	0x200008f4
 8005398:	20000dcc 	.word	0x20000dcc

0800539c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800539c:	b480      	push	{r7}
 800539e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80053a0:	4b07      	ldr	r3, [pc, #28]	; (80053c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d004      	beq.n	80053b2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80053a8:	4b05      	ldr	r3, [pc, #20]	; (80053c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053ae:	3201      	adds	r2, #1
 80053b0:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80053b2:	4b03      	ldr	r3, [pc, #12]	; (80053c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80053b4:	681b      	ldr	r3, [r3, #0]
	}
 80053b6:	4618      	mov	r0, r3
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr
 80053c0:	200008f0 	.word	0x200008f0

080053c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b084      	sub	sp, #16
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80053ce:	4b21      	ldr	r3, [pc, #132]	; (8005454 <prvAddCurrentTaskToDelayedList+0x90>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053d4:	4b20      	ldr	r3, [pc, #128]	; (8005458 <prvAddCurrentTaskToDelayedList+0x94>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	3304      	adds	r3, #4
 80053da:	4618      	mov	r0, r3
 80053dc:	f7fe f8ce 	bl	800357c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e6:	d10a      	bne.n	80053fe <prvAddCurrentTaskToDelayedList+0x3a>
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d007      	beq.n	80053fe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80053ee:	4b1a      	ldr	r3, [pc, #104]	; (8005458 <prvAddCurrentTaskToDelayedList+0x94>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	3304      	adds	r3, #4
 80053f4:	4619      	mov	r1, r3
 80053f6:	4819      	ldr	r0, [pc, #100]	; (800545c <prvAddCurrentTaskToDelayedList+0x98>)
 80053f8:	f7fe f863 	bl	80034c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80053fc:	e026      	b.n	800544c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4413      	add	r3, r2
 8005404:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005406:	4b14      	ldr	r3, [pc, #80]	; (8005458 <prvAddCurrentTaskToDelayedList+0x94>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68ba      	ldr	r2, [r7, #8]
 800540c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800540e:	68ba      	ldr	r2, [r7, #8]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	429a      	cmp	r2, r3
 8005414:	d209      	bcs.n	800542a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005416:	4b12      	ldr	r3, [pc, #72]	; (8005460 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	4b0f      	ldr	r3, [pc, #60]	; (8005458 <prvAddCurrentTaskToDelayedList+0x94>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	3304      	adds	r3, #4
 8005420:	4619      	mov	r1, r3
 8005422:	4610      	mov	r0, r2
 8005424:	f7fe f871 	bl	800350a <vListInsert>
}
 8005428:	e010      	b.n	800544c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800542a:	4b0e      	ldr	r3, [pc, #56]	; (8005464 <prvAddCurrentTaskToDelayedList+0xa0>)
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	4b0a      	ldr	r3, [pc, #40]	; (8005458 <prvAddCurrentTaskToDelayedList+0x94>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	3304      	adds	r3, #4
 8005434:	4619      	mov	r1, r3
 8005436:	4610      	mov	r0, r2
 8005438:	f7fe f867 	bl	800350a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800543c:	4b0a      	ldr	r3, [pc, #40]	; (8005468 <prvAddCurrentTaskToDelayedList+0xa4>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68ba      	ldr	r2, [r7, #8]
 8005442:	429a      	cmp	r2, r3
 8005444:	d202      	bcs.n	800544c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005446:	4a08      	ldr	r2, [pc, #32]	; (8005468 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	6013      	str	r3, [r2, #0]
}
 800544c:	bf00      	nop
 800544e:	3710      	adds	r7, #16
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	20000dc8 	.word	0x20000dc8
 8005458:	200008f0 	.word	0x200008f0
 800545c:	20000db0 	.word	0x20000db0
 8005460:	20000d80 	.word	0x20000d80
 8005464:	20000d7c 	.word	0x20000d7c
 8005468:	20000de4 	.word	0x20000de4

0800546c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b08a      	sub	sp, #40	; 0x28
 8005470:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005472:	2300      	movs	r3, #0
 8005474:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005476:	f000 fb07 	bl	8005a88 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800547a:	4b1c      	ldr	r3, [pc, #112]	; (80054ec <xTimerCreateTimerTask+0x80>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d021      	beq.n	80054c6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005482:	2300      	movs	r3, #0
 8005484:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005486:	2300      	movs	r3, #0
 8005488:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800548a:	1d3a      	adds	r2, r7, #4
 800548c:	f107 0108 	add.w	r1, r7, #8
 8005490:	f107 030c 	add.w	r3, r7, #12
 8005494:	4618      	mov	r0, r3
 8005496:	f7fd ffcd 	bl	8003434 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800549a:	6879      	ldr	r1, [r7, #4]
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	9202      	str	r2, [sp, #8]
 80054a2:	9301      	str	r3, [sp, #4]
 80054a4:	2302      	movs	r3, #2
 80054a6:	9300      	str	r3, [sp, #0]
 80054a8:	2300      	movs	r3, #0
 80054aa:	460a      	mov	r2, r1
 80054ac:	4910      	ldr	r1, [pc, #64]	; (80054f0 <xTimerCreateTimerTask+0x84>)
 80054ae:	4811      	ldr	r0, [pc, #68]	; (80054f4 <xTimerCreateTimerTask+0x88>)
 80054b0:	f7fe ffb6 	bl	8004420 <xTaskCreateStatic>
 80054b4:	4603      	mov	r3, r0
 80054b6:	4a10      	ldr	r2, [pc, #64]	; (80054f8 <xTimerCreateTimerTask+0x8c>)
 80054b8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80054ba:	4b0f      	ldr	r3, [pc, #60]	; (80054f8 <xTimerCreateTimerTask+0x8c>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d001      	beq.n	80054c6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80054c2:	2301      	movs	r3, #1
 80054c4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d10a      	bne.n	80054e2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80054cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d0:	f383 8811 	msr	BASEPRI, r3
 80054d4:	f3bf 8f6f 	isb	sy
 80054d8:	f3bf 8f4f 	dsb	sy
 80054dc:	613b      	str	r3, [r7, #16]
}
 80054de:	bf00      	nop
 80054e0:	e7fe      	b.n	80054e0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80054e2:	697b      	ldr	r3, [r7, #20]
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3718      	adds	r7, #24
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	20000e20 	.word	0x20000e20
 80054f0:	08006e70 	.word	0x08006e70
 80054f4:	08005631 	.word	0x08005631
 80054f8:	20000e24 	.word	0x20000e24

080054fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b08a      	sub	sp, #40	; 0x28
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
 8005508:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800550a:	2300      	movs	r3, #0
 800550c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d10a      	bne.n	800552a <xTimerGenericCommand+0x2e>
	__asm volatile
 8005514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005518:	f383 8811 	msr	BASEPRI, r3
 800551c:	f3bf 8f6f 	isb	sy
 8005520:	f3bf 8f4f 	dsb	sy
 8005524:	623b      	str	r3, [r7, #32]
}
 8005526:	bf00      	nop
 8005528:	e7fe      	b.n	8005528 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800552a:	4b1a      	ldr	r3, [pc, #104]	; (8005594 <xTimerGenericCommand+0x98>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d02a      	beq.n	8005588 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	2b05      	cmp	r3, #5
 8005542:	dc18      	bgt.n	8005576 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005544:	f7ff fdb4 	bl	80050b0 <xTaskGetSchedulerState>
 8005548:	4603      	mov	r3, r0
 800554a:	2b02      	cmp	r3, #2
 800554c:	d109      	bne.n	8005562 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800554e:	4b11      	ldr	r3, [pc, #68]	; (8005594 <xTimerGenericCommand+0x98>)
 8005550:	6818      	ldr	r0, [r3, #0]
 8005552:	f107 0110 	add.w	r1, r7, #16
 8005556:	2300      	movs	r3, #0
 8005558:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800555a:	f7fe f979 	bl	8003850 <xQueueGenericSend>
 800555e:	6278      	str	r0, [r7, #36]	; 0x24
 8005560:	e012      	b.n	8005588 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005562:	4b0c      	ldr	r3, [pc, #48]	; (8005594 <xTimerGenericCommand+0x98>)
 8005564:	6818      	ldr	r0, [r3, #0]
 8005566:	f107 0110 	add.w	r1, r7, #16
 800556a:	2300      	movs	r3, #0
 800556c:	2200      	movs	r2, #0
 800556e:	f7fe f96f 	bl	8003850 <xQueueGenericSend>
 8005572:	6278      	str	r0, [r7, #36]	; 0x24
 8005574:	e008      	b.n	8005588 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005576:	4b07      	ldr	r3, [pc, #28]	; (8005594 <xTimerGenericCommand+0x98>)
 8005578:	6818      	ldr	r0, [r3, #0]
 800557a:	f107 0110 	add.w	r1, r7, #16
 800557e:	2300      	movs	r3, #0
 8005580:	683a      	ldr	r2, [r7, #0]
 8005582:	f7fe fa7f 	bl	8003a84 <xQueueGenericSendFromISR>
 8005586:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800558a:	4618      	mov	r0, r3
 800558c:	3728      	adds	r7, #40	; 0x28
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	20000e20 	.word	0x20000e20

08005598 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af02      	add	r7, sp, #8
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055a2:	4b22      	ldr	r3, [pc, #136]	; (800562c <prvProcessExpiredTimer+0x94>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	3304      	adds	r3, #4
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7fd ffe3 	bl	800357c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80055bc:	f003 0304 	and.w	r3, r3, #4
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d022      	beq.n	800560a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	699a      	ldr	r2, [r3, #24]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	18d1      	adds	r1, r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	683a      	ldr	r2, [r7, #0]
 80055d0:	6978      	ldr	r0, [r7, #20]
 80055d2:	f000 f8d1 	bl	8005778 <prvInsertTimerInActiveList>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d01f      	beq.n	800561c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80055dc:	2300      	movs	r3, #0
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	2300      	movs	r3, #0
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	2100      	movs	r1, #0
 80055e6:	6978      	ldr	r0, [r7, #20]
 80055e8:	f7ff ff88 	bl	80054fc <xTimerGenericCommand>
 80055ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d113      	bne.n	800561c <prvProcessExpiredTimer+0x84>
	__asm volatile
 80055f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f8:	f383 8811 	msr	BASEPRI, r3
 80055fc:	f3bf 8f6f 	isb	sy
 8005600:	f3bf 8f4f 	dsb	sy
 8005604:	60fb      	str	r3, [r7, #12]
}
 8005606:	bf00      	nop
 8005608:	e7fe      	b.n	8005608 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005610:	f023 0301 	bic.w	r3, r3, #1
 8005614:	b2da      	uxtb	r2, r3
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	6978      	ldr	r0, [r7, #20]
 8005622:	4798      	blx	r3
}
 8005624:	bf00      	nop
 8005626:	3718      	adds	r7, #24
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}
 800562c:	20000e18 	.word	0x20000e18

08005630 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005638:	f107 0308 	add.w	r3, r7, #8
 800563c:	4618      	mov	r0, r3
 800563e:	f000 f857 	bl	80056f0 <prvGetNextExpireTime>
 8005642:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	4619      	mov	r1, r3
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f000 f803 	bl	8005654 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800564e:	f000 f8d5 	bl	80057fc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005652:	e7f1      	b.n	8005638 <prvTimerTask+0x8>

08005654 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800565e:	f7ff f93b 	bl	80048d8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005662:	f107 0308 	add.w	r3, r7, #8
 8005666:	4618      	mov	r0, r3
 8005668:	f000 f866 	bl	8005738 <prvSampleTimeNow>
 800566c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d130      	bne.n	80056d6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d10a      	bne.n	8005690 <prvProcessTimerOrBlockTask+0x3c>
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	429a      	cmp	r2, r3
 8005680:	d806      	bhi.n	8005690 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005682:	f7ff f937 	bl	80048f4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005686:	68f9      	ldr	r1, [r7, #12]
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f7ff ff85 	bl	8005598 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800568e:	e024      	b.n	80056da <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d008      	beq.n	80056a8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005696:	4b13      	ldr	r3, [pc, #76]	; (80056e4 <prvProcessTimerOrBlockTask+0x90>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <prvProcessTimerOrBlockTask+0x50>
 80056a0:	2301      	movs	r3, #1
 80056a2:	e000      	b.n	80056a6 <prvProcessTimerOrBlockTask+0x52>
 80056a4:	2300      	movs	r3, #0
 80056a6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80056a8:	4b0f      	ldr	r3, [pc, #60]	; (80056e8 <prvProcessTimerOrBlockTask+0x94>)
 80056aa:	6818      	ldr	r0, [r3, #0]
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	683a      	ldr	r2, [r7, #0]
 80056b4:	4619      	mov	r1, r3
 80056b6:	f7fe fde3 	bl	8004280 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80056ba:	f7ff f91b 	bl	80048f4 <xTaskResumeAll>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d10a      	bne.n	80056da <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80056c4:	4b09      	ldr	r3, [pc, #36]	; (80056ec <prvProcessTimerOrBlockTask+0x98>)
 80056c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056ca:	601a      	str	r2, [r3, #0]
 80056cc:	f3bf 8f4f 	dsb	sy
 80056d0:	f3bf 8f6f 	isb	sy
}
 80056d4:	e001      	b.n	80056da <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80056d6:	f7ff f90d 	bl	80048f4 <xTaskResumeAll>
}
 80056da:	bf00      	nop
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	20000e1c 	.word	0x20000e1c
 80056e8:	20000e20 	.word	0x20000e20
 80056ec:	e000ed04 	.word	0xe000ed04

080056f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80056f8:	4b0e      	ldr	r3, [pc, #56]	; (8005734 <prvGetNextExpireTime+0x44>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d101      	bne.n	8005706 <prvGetNextExpireTime+0x16>
 8005702:	2201      	movs	r2, #1
 8005704:	e000      	b.n	8005708 <prvGetNextExpireTime+0x18>
 8005706:	2200      	movs	r2, #0
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d105      	bne.n	8005720 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005714:	4b07      	ldr	r3, [pc, #28]	; (8005734 <prvGetNextExpireTime+0x44>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	60fb      	str	r3, [r7, #12]
 800571e:	e001      	b.n	8005724 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005720:	2300      	movs	r3, #0
 8005722:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005724:	68fb      	ldr	r3, [r7, #12]
}
 8005726:	4618      	mov	r0, r3
 8005728:	3714      	adds	r7, #20
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
 8005732:	bf00      	nop
 8005734:	20000e18 	.word	0x20000e18

08005738 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005740:	f7ff f976 	bl	8004a30 <xTaskGetTickCount>
 8005744:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005746:	4b0b      	ldr	r3, [pc, #44]	; (8005774 <prvSampleTimeNow+0x3c>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	429a      	cmp	r2, r3
 800574e:	d205      	bcs.n	800575c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005750:	f000 f936 	bl	80059c0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	601a      	str	r2, [r3, #0]
 800575a:	e002      	b.n	8005762 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005762:	4a04      	ldr	r2, [pc, #16]	; (8005774 <prvSampleTimeNow+0x3c>)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005768:	68fb      	ldr	r3, [r7, #12]
}
 800576a:	4618      	mov	r0, r3
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	20000e28 	.word	0x20000e28

08005778 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
 8005784:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005786:	2300      	movs	r3, #0
 8005788:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	68ba      	ldr	r2, [r7, #8]
 800578e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	429a      	cmp	r2, r3
 800579c:	d812      	bhi.n	80057c4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	1ad2      	subs	r2, r2, r3
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d302      	bcc.n	80057b2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80057ac:	2301      	movs	r3, #1
 80057ae:	617b      	str	r3, [r7, #20]
 80057b0:	e01b      	b.n	80057ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80057b2:	4b10      	ldr	r3, [pc, #64]	; (80057f4 <prvInsertTimerInActiveList+0x7c>)
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	3304      	adds	r3, #4
 80057ba:	4619      	mov	r1, r3
 80057bc:	4610      	mov	r0, r2
 80057be:	f7fd fea4 	bl	800350a <vListInsert>
 80057c2:	e012      	b.n	80057ea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d206      	bcs.n	80057da <prvInsertTimerInActiveList+0x62>
 80057cc:	68ba      	ldr	r2, [r7, #8]
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d302      	bcc.n	80057da <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80057d4:	2301      	movs	r3, #1
 80057d6:	617b      	str	r3, [r7, #20]
 80057d8:	e007      	b.n	80057ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80057da:	4b07      	ldr	r3, [pc, #28]	; (80057f8 <prvInsertTimerInActiveList+0x80>)
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	3304      	adds	r3, #4
 80057e2:	4619      	mov	r1, r3
 80057e4:	4610      	mov	r0, r2
 80057e6:	f7fd fe90 	bl	800350a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80057ea:	697b      	ldr	r3, [r7, #20]
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3718      	adds	r7, #24
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}
 80057f4:	20000e1c 	.word	0x20000e1c
 80057f8:	20000e18 	.word	0x20000e18

080057fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b08e      	sub	sp, #56	; 0x38
 8005800:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005802:	e0ca      	b.n	800599a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2b00      	cmp	r3, #0
 8005808:	da18      	bge.n	800583c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800580a:	1d3b      	adds	r3, r7, #4
 800580c:	3304      	adds	r3, #4
 800580e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005812:	2b00      	cmp	r3, #0
 8005814:	d10a      	bne.n	800582c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800581a:	f383 8811 	msr	BASEPRI, r3
 800581e:	f3bf 8f6f 	isb	sy
 8005822:	f3bf 8f4f 	dsb	sy
 8005826:	61fb      	str	r3, [r7, #28]
}
 8005828:	bf00      	nop
 800582a:	e7fe      	b.n	800582a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800582c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005832:	6850      	ldr	r0, [r2, #4]
 8005834:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005836:	6892      	ldr	r2, [r2, #8]
 8005838:	4611      	mov	r1, r2
 800583a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	f2c0 80aa 	blt.w	8005998 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800584a:	695b      	ldr	r3, [r3, #20]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d004      	beq.n	800585a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005852:	3304      	adds	r3, #4
 8005854:	4618      	mov	r0, r3
 8005856:	f7fd fe91 	bl	800357c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800585a:	463b      	mov	r3, r7
 800585c:	4618      	mov	r0, r3
 800585e:	f7ff ff6b 	bl	8005738 <prvSampleTimeNow>
 8005862:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b09      	cmp	r3, #9
 8005868:	f200 8097 	bhi.w	800599a <prvProcessReceivedCommands+0x19e>
 800586c:	a201      	add	r2, pc, #4	; (adr r2, 8005874 <prvProcessReceivedCommands+0x78>)
 800586e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005872:	bf00      	nop
 8005874:	0800589d 	.word	0x0800589d
 8005878:	0800589d 	.word	0x0800589d
 800587c:	0800589d 	.word	0x0800589d
 8005880:	08005911 	.word	0x08005911
 8005884:	08005925 	.word	0x08005925
 8005888:	0800596f 	.word	0x0800596f
 800588c:	0800589d 	.word	0x0800589d
 8005890:	0800589d 	.word	0x0800589d
 8005894:	08005911 	.word	0x08005911
 8005898:	08005925 	.word	0x08005925
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800589c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800589e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80058a2:	f043 0301 	orr.w	r3, r3, #1
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80058ae:	68ba      	ldr	r2, [r7, #8]
 80058b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	18d1      	adds	r1, r2, r3
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058bc:	f7ff ff5c 	bl	8005778 <prvInsertTimerInActiveList>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d069      	beq.n	800599a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80058c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c8:	6a1b      	ldr	r3, [r3, #32]
 80058ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058cc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80058ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80058d4:	f003 0304 	and.w	r3, r3, #4
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d05e      	beq.n	800599a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	441a      	add	r2, r3
 80058e4:	2300      	movs	r3, #0
 80058e6:	9300      	str	r3, [sp, #0]
 80058e8:	2300      	movs	r3, #0
 80058ea:	2100      	movs	r1, #0
 80058ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058ee:	f7ff fe05 	bl	80054fc <xTimerGenericCommand>
 80058f2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80058f4:	6a3b      	ldr	r3, [r7, #32]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d14f      	bne.n	800599a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80058fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058fe:	f383 8811 	msr	BASEPRI, r3
 8005902:	f3bf 8f6f 	isb	sy
 8005906:	f3bf 8f4f 	dsb	sy
 800590a:	61bb      	str	r3, [r7, #24]
}
 800590c:	bf00      	nop
 800590e:	e7fe      	b.n	800590e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005912:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005916:	f023 0301 	bic.w	r3, r3, #1
 800591a:	b2da      	uxtb	r2, r3
 800591c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800591e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005922:	e03a      	b.n	800599a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005926:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800592a:	f043 0301 	orr.w	r3, r3, #1
 800592e:	b2da      	uxtb	r2, r3
 8005930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005932:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005936:	68ba      	ldr	r2, [r7, #8]
 8005938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800593a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800593c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800593e:	699b      	ldr	r3, [r3, #24]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d10a      	bne.n	800595a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005948:	f383 8811 	msr	BASEPRI, r3
 800594c:	f3bf 8f6f 	isb	sy
 8005950:	f3bf 8f4f 	dsb	sy
 8005954:	617b      	str	r3, [r7, #20]
}
 8005956:	bf00      	nop
 8005958:	e7fe      	b.n	8005958 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800595a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800595c:	699a      	ldr	r2, [r3, #24]
 800595e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005960:	18d1      	adds	r1, r2, r3
 8005962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005964:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005966:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005968:	f7ff ff06 	bl	8005778 <prvInsertTimerInActiveList>
					break;
 800596c:	e015      	b.n	800599a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800596e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005970:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005974:	f003 0302 	and.w	r3, r3, #2
 8005978:	2b00      	cmp	r3, #0
 800597a:	d103      	bne.n	8005984 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800597c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800597e:	f000 fbdf 	bl	8006140 <vPortFree>
 8005982:	e00a      	b.n	800599a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005986:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800598a:	f023 0301 	bic.w	r3, r3, #1
 800598e:	b2da      	uxtb	r2, r3
 8005990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005992:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005996:	e000      	b.n	800599a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005998:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800599a:	4b08      	ldr	r3, [pc, #32]	; (80059bc <prvProcessReceivedCommands+0x1c0>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	1d39      	adds	r1, r7, #4
 80059a0:	2200      	movs	r2, #0
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7fe f920 	bl	8003be8 <xQueueReceive>
 80059a8:	4603      	mov	r3, r0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f47f af2a 	bne.w	8005804 <prvProcessReceivedCommands+0x8>
	}
}
 80059b0:	bf00      	nop
 80059b2:	bf00      	nop
 80059b4:	3730      	adds	r7, #48	; 0x30
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	20000e20 	.word	0x20000e20

080059c0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b088      	sub	sp, #32
 80059c4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80059c6:	e048      	b.n	8005a5a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80059c8:	4b2d      	ldr	r3, [pc, #180]	; (8005a80 <prvSwitchTimerLists+0xc0>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059d2:	4b2b      	ldr	r3, [pc, #172]	; (8005a80 <prvSwitchTimerLists+0xc0>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	3304      	adds	r3, #4
 80059e0:	4618      	mov	r0, r3
 80059e2:	f7fd fdcb 	bl	800357c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6a1b      	ldr	r3, [r3, #32]
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80059f4:	f003 0304 	and.w	r3, r3, #4
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d02e      	beq.n	8005a5a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	4413      	add	r3, r2
 8005a04:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005a06:	68ba      	ldr	r2, [r7, #8]
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d90e      	bls.n	8005a2c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	68ba      	ldr	r2, [r7, #8]
 8005a12:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005a1a:	4b19      	ldr	r3, [pc, #100]	; (8005a80 <prvSwitchTimerLists+0xc0>)
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	3304      	adds	r3, #4
 8005a22:	4619      	mov	r1, r3
 8005a24:	4610      	mov	r0, r2
 8005a26:	f7fd fd70 	bl	800350a <vListInsert>
 8005a2a:	e016      	b.n	8005a5a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	9300      	str	r3, [sp, #0]
 8005a30:	2300      	movs	r3, #0
 8005a32:	693a      	ldr	r2, [r7, #16]
 8005a34:	2100      	movs	r1, #0
 8005a36:	68f8      	ldr	r0, [r7, #12]
 8005a38:	f7ff fd60 	bl	80054fc <xTimerGenericCommand>
 8005a3c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d10a      	bne.n	8005a5a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a48:	f383 8811 	msr	BASEPRI, r3
 8005a4c:	f3bf 8f6f 	isb	sy
 8005a50:	f3bf 8f4f 	dsb	sy
 8005a54:	603b      	str	r3, [r7, #0]
}
 8005a56:	bf00      	nop
 8005a58:	e7fe      	b.n	8005a58 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005a5a:	4b09      	ldr	r3, [pc, #36]	; (8005a80 <prvSwitchTimerLists+0xc0>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1b1      	bne.n	80059c8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005a64:	4b06      	ldr	r3, [pc, #24]	; (8005a80 <prvSwitchTimerLists+0xc0>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005a6a:	4b06      	ldr	r3, [pc, #24]	; (8005a84 <prvSwitchTimerLists+0xc4>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a04      	ldr	r2, [pc, #16]	; (8005a80 <prvSwitchTimerLists+0xc0>)
 8005a70:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005a72:	4a04      	ldr	r2, [pc, #16]	; (8005a84 <prvSwitchTimerLists+0xc4>)
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	6013      	str	r3, [r2, #0]
}
 8005a78:	bf00      	nop
 8005a7a:	3718      	adds	r7, #24
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	20000e18 	.word	0x20000e18
 8005a84:	20000e1c 	.word	0x20000e1c

08005a88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005a8e:	f000 f969 	bl	8005d64 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005a92:	4b15      	ldr	r3, [pc, #84]	; (8005ae8 <prvCheckForValidListAndQueue+0x60>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d120      	bne.n	8005adc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005a9a:	4814      	ldr	r0, [pc, #80]	; (8005aec <prvCheckForValidListAndQueue+0x64>)
 8005a9c:	f7fd fce4 	bl	8003468 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005aa0:	4813      	ldr	r0, [pc, #76]	; (8005af0 <prvCheckForValidListAndQueue+0x68>)
 8005aa2:	f7fd fce1 	bl	8003468 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005aa6:	4b13      	ldr	r3, [pc, #76]	; (8005af4 <prvCheckForValidListAndQueue+0x6c>)
 8005aa8:	4a10      	ldr	r2, [pc, #64]	; (8005aec <prvCheckForValidListAndQueue+0x64>)
 8005aaa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005aac:	4b12      	ldr	r3, [pc, #72]	; (8005af8 <prvCheckForValidListAndQueue+0x70>)
 8005aae:	4a10      	ldr	r2, [pc, #64]	; (8005af0 <prvCheckForValidListAndQueue+0x68>)
 8005ab0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	9300      	str	r3, [sp, #0]
 8005ab6:	4b11      	ldr	r3, [pc, #68]	; (8005afc <prvCheckForValidListAndQueue+0x74>)
 8005ab8:	4a11      	ldr	r2, [pc, #68]	; (8005b00 <prvCheckForValidListAndQueue+0x78>)
 8005aba:	2110      	movs	r1, #16
 8005abc:	200a      	movs	r0, #10
 8005abe:	f7fd fdef 	bl	80036a0 <xQueueGenericCreateStatic>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	4a08      	ldr	r2, [pc, #32]	; (8005ae8 <prvCheckForValidListAndQueue+0x60>)
 8005ac6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005ac8:	4b07      	ldr	r3, [pc, #28]	; (8005ae8 <prvCheckForValidListAndQueue+0x60>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d005      	beq.n	8005adc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005ad0:	4b05      	ldr	r3, [pc, #20]	; (8005ae8 <prvCheckForValidListAndQueue+0x60>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	490b      	ldr	r1, [pc, #44]	; (8005b04 <prvCheckForValidListAndQueue+0x7c>)
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f7fe fba8 	bl	800422c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005adc:	f000 f972 	bl	8005dc4 <vPortExitCritical>
}
 8005ae0:	bf00      	nop
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
 8005ae6:	bf00      	nop
 8005ae8:	20000e20 	.word	0x20000e20
 8005aec:	20000df0 	.word	0x20000df0
 8005af0:	20000e04 	.word	0x20000e04
 8005af4:	20000e18 	.word	0x20000e18
 8005af8:	20000e1c 	.word	0x20000e1c
 8005afc:	20000ecc 	.word	0x20000ecc
 8005b00:	20000e2c 	.word	0x20000e2c
 8005b04:	08006e78 	.word	0x08006e78

08005b08 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b085      	sub	sp, #20
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	60f8      	str	r0, [r7, #12]
 8005b10:	60b9      	str	r1, [r7, #8]
 8005b12:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	3b04      	subs	r3, #4
 8005b18:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005b20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	3b04      	subs	r3, #4
 8005b26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	f023 0201 	bic.w	r2, r3, #1
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	3b04      	subs	r3, #4
 8005b36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005b38:	4a0c      	ldr	r2, [pc, #48]	; (8005b6c <pxPortInitialiseStack+0x64>)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	3b14      	subs	r3, #20
 8005b42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	3b04      	subs	r3, #4
 8005b4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f06f 0202 	mvn.w	r2, #2
 8005b56:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	3b20      	subs	r3, #32
 8005b5c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3714      	adds	r7, #20
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr
 8005b6c:	08005b71 	.word	0x08005b71

08005b70 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005b70:	b480      	push	{r7}
 8005b72:	b085      	sub	sp, #20
 8005b74:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005b76:	2300      	movs	r3, #0
 8005b78:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005b7a:	4b12      	ldr	r3, [pc, #72]	; (8005bc4 <prvTaskExitError+0x54>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b82:	d00a      	beq.n	8005b9a <prvTaskExitError+0x2a>
	__asm volatile
 8005b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b88:	f383 8811 	msr	BASEPRI, r3
 8005b8c:	f3bf 8f6f 	isb	sy
 8005b90:	f3bf 8f4f 	dsb	sy
 8005b94:	60fb      	str	r3, [r7, #12]
}
 8005b96:	bf00      	nop
 8005b98:	e7fe      	b.n	8005b98 <prvTaskExitError+0x28>
	__asm volatile
 8005b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b9e:	f383 8811 	msr	BASEPRI, r3
 8005ba2:	f3bf 8f6f 	isb	sy
 8005ba6:	f3bf 8f4f 	dsb	sy
 8005baa:	60bb      	str	r3, [r7, #8]
}
 8005bac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005bae:	bf00      	nop
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d0fc      	beq.n	8005bb0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005bb6:	bf00      	nop
 8005bb8:	bf00      	nop
 8005bba:	3714      	adds	r7, #20
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr
 8005bc4:	2000000c 	.word	0x2000000c
	...

08005bd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005bd0:	4b07      	ldr	r3, [pc, #28]	; (8005bf0 <pxCurrentTCBConst2>)
 8005bd2:	6819      	ldr	r1, [r3, #0]
 8005bd4:	6808      	ldr	r0, [r1, #0]
 8005bd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bda:	f380 8809 	msr	PSP, r0
 8005bde:	f3bf 8f6f 	isb	sy
 8005be2:	f04f 0000 	mov.w	r0, #0
 8005be6:	f380 8811 	msr	BASEPRI, r0
 8005bea:	4770      	bx	lr
 8005bec:	f3af 8000 	nop.w

08005bf0 <pxCurrentTCBConst2>:
 8005bf0:	200008f0 	.word	0x200008f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005bf4:	bf00      	nop
 8005bf6:	bf00      	nop

08005bf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005bf8:	4808      	ldr	r0, [pc, #32]	; (8005c1c <prvPortStartFirstTask+0x24>)
 8005bfa:	6800      	ldr	r0, [r0, #0]
 8005bfc:	6800      	ldr	r0, [r0, #0]
 8005bfe:	f380 8808 	msr	MSP, r0
 8005c02:	f04f 0000 	mov.w	r0, #0
 8005c06:	f380 8814 	msr	CONTROL, r0
 8005c0a:	b662      	cpsie	i
 8005c0c:	b661      	cpsie	f
 8005c0e:	f3bf 8f4f 	dsb	sy
 8005c12:	f3bf 8f6f 	isb	sy
 8005c16:	df00      	svc	0
 8005c18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005c1a:	bf00      	nop
 8005c1c:	e000ed08 	.word	0xe000ed08

08005c20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b086      	sub	sp, #24
 8005c24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005c26:	4b46      	ldr	r3, [pc, #280]	; (8005d40 <xPortStartScheduler+0x120>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a46      	ldr	r2, [pc, #280]	; (8005d44 <xPortStartScheduler+0x124>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d10a      	bne.n	8005c46 <xPortStartScheduler+0x26>
	__asm volatile
 8005c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c34:	f383 8811 	msr	BASEPRI, r3
 8005c38:	f3bf 8f6f 	isb	sy
 8005c3c:	f3bf 8f4f 	dsb	sy
 8005c40:	613b      	str	r3, [r7, #16]
}
 8005c42:	bf00      	nop
 8005c44:	e7fe      	b.n	8005c44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005c46:	4b3e      	ldr	r3, [pc, #248]	; (8005d40 <xPortStartScheduler+0x120>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a3f      	ldr	r2, [pc, #252]	; (8005d48 <xPortStartScheduler+0x128>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d10a      	bne.n	8005c66 <xPortStartScheduler+0x46>
	__asm volatile
 8005c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c54:	f383 8811 	msr	BASEPRI, r3
 8005c58:	f3bf 8f6f 	isb	sy
 8005c5c:	f3bf 8f4f 	dsb	sy
 8005c60:	60fb      	str	r3, [r7, #12]
}
 8005c62:	bf00      	nop
 8005c64:	e7fe      	b.n	8005c64 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005c66:	4b39      	ldr	r3, [pc, #228]	; (8005d4c <xPortStartScheduler+0x12c>)
 8005c68:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	781b      	ldrb	r3, [r3, #0]
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	22ff      	movs	r2, #255	; 0xff
 8005c76:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	781b      	ldrb	r3, [r3, #0]
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005c80:	78fb      	ldrb	r3, [r7, #3]
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005c88:	b2da      	uxtb	r2, r3
 8005c8a:	4b31      	ldr	r3, [pc, #196]	; (8005d50 <xPortStartScheduler+0x130>)
 8005c8c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005c8e:	4b31      	ldr	r3, [pc, #196]	; (8005d54 <xPortStartScheduler+0x134>)
 8005c90:	2207      	movs	r2, #7
 8005c92:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c94:	e009      	b.n	8005caa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005c96:	4b2f      	ldr	r3, [pc, #188]	; (8005d54 <xPortStartScheduler+0x134>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	4a2d      	ldr	r2, [pc, #180]	; (8005d54 <xPortStartScheduler+0x134>)
 8005c9e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005ca0:	78fb      	ldrb	r3, [r7, #3]
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	005b      	lsls	r3, r3, #1
 8005ca6:	b2db      	uxtb	r3, r3
 8005ca8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005caa:	78fb      	ldrb	r3, [r7, #3]
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cb2:	2b80      	cmp	r3, #128	; 0x80
 8005cb4:	d0ef      	beq.n	8005c96 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005cb6:	4b27      	ldr	r3, [pc, #156]	; (8005d54 <xPortStartScheduler+0x134>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f1c3 0307 	rsb	r3, r3, #7
 8005cbe:	2b04      	cmp	r3, #4
 8005cc0:	d00a      	beq.n	8005cd8 <xPortStartScheduler+0xb8>
	__asm volatile
 8005cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cc6:	f383 8811 	msr	BASEPRI, r3
 8005cca:	f3bf 8f6f 	isb	sy
 8005cce:	f3bf 8f4f 	dsb	sy
 8005cd2:	60bb      	str	r3, [r7, #8]
}
 8005cd4:	bf00      	nop
 8005cd6:	e7fe      	b.n	8005cd6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005cd8:	4b1e      	ldr	r3, [pc, #120]	; (8005d54 <xPortStartScheduler+0x134>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	021b      	lsls	r3, r3, #8
 8005cde:	4a1d      	ldr	r2, [pc, #116]	; (8005d54 <xPortStartScheduler+0x134>)
 8005ce0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005ce2:	4b1c      	ldr	r3, [pc, #112]	; (8005d54 <xPortStartScheduler+0x134>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005cea:	4a1a      	ldr	r2, [pc, #104]	; (8005d54 <xPortStartScheduler+0x134>)
 8005cec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	b2da      	uxtb	r2, r3
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005cf6:	4b18      	ldr	r3, [pc, #96]	; (8005d58 <xPortStartScheduler+0x138>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a17      	ldr	r2, [pc, #92]	; (8005d58 <xPortStartScheduler+0x138>)
 8005cfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005d00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005d02:	4b15      	ldr	r3, [pc, #84]	; (8005d58 <xPortStartScheduler+0x138>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a14      	ldr	r2, [pc, #80]	; (8005d58 <xPortStartScheduler+0x138>)
 8005d08:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005d0c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005d0e:	f000 f8dd 	bl	8005ecc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005d12:	4b12      	ldr	r3, [pc, #72]	; (8005d5c <xPortStartScheduler+0x13c>)
 8005d14:	2200      	movs	r2, #0
 8005d16:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005d18:	f000 f8fc 	bl	8005f14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005d1c:	4b10      	ldr	r3, [pc, #64]	; (8005d60 <xPortStartScheduler+0x140>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a0f      	ldr	r2, [pc, #60]	; (8005d60 <xPortStartScheduler+0x140>)
 8005d22:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005d26:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005d28:	f7ff ff66 	bl	8005bf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005d2c:	f7fe ff4a 	bl	8004bc4 <vTaskSwitchContext>
	prvTaskExitError();
 8005d30:	f7ff ff1e 	bl	8005b70 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005d34:	2300      	movs	r3, #0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3718      	adds	r7, #24
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	e000ed00 	.word	0xe000ed00
 8005d44:	410fc271 	.word	0x410fc271
 8005d48:	410fc270 	.word	0x410fc270
 8005d4c:	e000e400 	.word	0xe000e400
 8005d50:	20000f20 	.word	0x20000f20
 8005d54:	20000f24 	.word	0x20000f24
 8005d58:	e000ed20 	.word	0xe000ed20
 8005d5c:	2000000c 	.word	0x2000000c
 8005d60:	e000ef34 	.word	0xe000ef34

08005d64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
	__asm volatile
 8005d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d6e:	f383 8811 	msr	BASEPRI, r3
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	f3bf 8f4f 	dsb	sy
 8005d7a:	607b      	str	r3, [r7, #4]
}
 8005d7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005d7e:	4b0f      	ldr	r3, [pc, #60]	; (8005dbc <vPortEnterCritical+0x58>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	3301      	adds	r3, #1
 8005d84:	4a0d      	ldr	r2, [pc, #52]	; (8005dbc <vPortEnterCritical+0x58>)
 8005d86:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005d88:	4b0c      	ldr	r3, [pc, #48]	; (8005dbc <vPortEnterCritical+0x58>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d10f      	bne.n	8005db0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005d90:	4b0b      	ldr	r3, [pc, #44]	; (8005dc0 <vPortEnterCritical+0x5c>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00a      	beq.n	8005db0 <vPortEnterCritical+0x4c>
	__asm volatile
 8005d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d9e:	f383 8811 	msr	BASEPRI, r3
 8005da2:	f3bf 8f6f 	isb	sy
 8005da6:	f3bf 8f4f 	dsb	sy
 8005daa:	603b      	str	r3, [r7, #0]
}
 8005dac:	bf00      	nop
 8005dae:	e7fe      	b.n	8005dae <vPortEnterCritical+0x4a>
	}
}
 8005db0:	bf00      	nop
 8005db2:	370c      	adds	r7, #12
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr
 8005dbc:	2000000c 	.word	0x2000000c
 8005dc0:	e000ed04 	.word	0xe000ed04

08005dc4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005dca:	4b12      	ldr	r3, [pc, #72]	; (8005e14 <vPortExitCritical+0x50>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10a      	bne.n	8005de8 <vPortExitCritical+0x24>
	__asm volatile
 8005dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd6:	f383 8811 	msr	BASEPRI, r3
 8005dda:	f3bf 8f6f 	isb	sy
 8005dde:	f3bf 8f4f 	dsb	sy
 8005de2:	607b      	str	r3, [r7, #4]
}
 8005de4:	bf00      	nop
 8005de6:	e7fe      	b.n	8005de6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005de8:	4b0a      	ldr	r3, [pc, #40]	; (8005e14 <vPortExitCritical+0x50>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	3b01      	subs	r3, #1
 8005dee:	4a09      	ldr	r2, [pc, #36]	; (8005e14 <vPortExitCritical+0x50>)
 8005df0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005df2:	4b08      	ldr	r3, [pc, #32]	; (8005e14 <vPortExitCritical+0x50>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d105      	bne.n	8005e06 <vPortExitCritical+0x42>
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	f383 8811 	msr	BASEPRI, r3
}
 8005e04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005e06:	bf00      	nop
 8005e08:	370c      	adds	r7, #12
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	2000000c 	.word	0x2000000c
	...

08005e20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005e20:	f3ef 8009 	mrs	r0, PSP
 8005e24:	f3bf 8f6f 	isb	sy
 8005e28:	4b15      	ldr	r3, [pc, #84]	; (8005e80 <pxCurrentTCBConst>)
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	f01e 0f10 	tst.w	lr, #16
 8005e30:	bf08      	it	eq
 8005e32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005e36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e3a:	6010      	str	r0, [r2, #0]
 8005e3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005e40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005e44:	f380 8811 	msr	BASEPRI, r0
 8005e48:	f3bf 8f4f 	dsb	sy
 8005e4c:	f3bf 8f6f 	isb	sy
 8005e50:	f7fe feb8 	bl	8004bc4 <vTaskSwitchContext>
 8005e54:	f04f 0000 	mov.w	r0, #0
 8005e58:	f380 8811 	msr	BASEPRI, r0
 8005e5c:	bc09      	pop	{r0, r3}
 8005e5e:	6819      	ldr	r1, [r3, #0]
 8005e60:	6808      	ldr	r0, [r1, #0]
 8005e62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e66:	f01e 0f10 	tst.w	lr, #16
 8005e6a:	bf08      	it	eq
 8005e6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005e70:	f380 8809 	msr	PSP, r0
 8005e74:	f3bf 8f6f 	isb	sy
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	f3af 8000 	nop.w

08005e80 <pxCurrentTCBConst>:
 8005e80:	200008f0 	.word	0x200008f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005e84:	bf00      	nop
 8005e86:	bf00      	nop

08005e88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
	__asm volatile
 8005e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e92:	f383 8811 	msr	BASEPRI, r3
 8005e96:	f3bf 8f6f 	isb	sy
 8005e9a:	f3bf 8f4f 	dsb	sy
 8005e9e:	607b      	str	r3, [r7, #4]
}
 8005ea0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ea2:	f7fe fdd5 	bl	8004a50 <xTaskIncrementTick>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d003      	beq.n	8005eb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005eac:	4b06      	ldr	r3, [pc, #24]	; (8005ec8 <xPortSysTickHandler+0x40>)
 8005eae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005eb2:	601a      	str	r2, [r3, #0]
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	f383 8811 	msr	BASEPRI, r3
}
 8005ebe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005ec0:	bf00      	nop
 8005ec2:	3708      	adds	r7, #8
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	e000ed04 	.word	0xe000ed04

08005ecc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005ecc:	b480      	push	{r7}
 8005ece:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005ed0:	4b0b      	ldr	r3, [pc, #44]	; (8005f00 <vPortSetupTimerInterrupt+0x34>)
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005ed6:	4b0b      	ldr	r3, [pc, #44]	; (8005f04 <vPortSetupTimerInterrupt+0x38>)
 8005ed8:	2200      	movs	r2, #0
 8005eda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005edc:	4b0a      	ldr	r3, [pc, #40]	; (8005f08 <vPortSetupTimerInterrupt+0x3c>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a0a      	ldr	r2, [pc, #40]	; (8005f0c <vPortSetupTimerInterrupt+0x40>)
 8005ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee6:	099b      	lsrs	r3, r3, #6
 8005ee8:	4a09      	ldr	r2, [pc, #36]	; (8005f10 <vPortSetupTimerInterrupt+0x44>)
 8005eea:	3b01      	subs	r3, #1
 8005eec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005eee:	4b04      	ldr	r3, [pc, #16]	; (8005f00 <vPortSetupTimerInterrupt+0x34>)
 8005ef0:	2207      	movs	r2, #7
 8005ef2:	601a      	str	r2, [r3, #0]
}
 8005ef4:	bf00      	nop
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr
 8005efe:	bf00      	nop
 8005f00:	e000e010 	.word	0xe000e010
 8005f04:	e000e018 	.word	0xe000e018
 8005f08:	20000000 	.word	0x20000000
 8005f0c:	10624dd3 	.word	0x10624dd3
 8005f10:	e000e014 	.word	0xe000e014

08005f14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005f14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005f24 <vPortEnableVFP+0x10>
 8005f18:	6801      	ldr	r1, [r0, #0]
 8005f1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005f1e:	6001      	str	r1, [r0, #0]
 8005f20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005f22:	bf00      	nop
 8005f24:	e000ed88 	.word	0xe000ed88

08005f28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005f28:	b480      	push	{r7}
 8005f2a:	b085      	sub	sp, #20
 8005f2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005f2e:	f3ef 8305 	mrs	r3, IPSR
 8005f32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2b0f      	cmp	r3, #15
 8005f38:	d914      	bls.n	8005f64 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005f3a:	4a17      	ldr	r2, [pc, #92]	; (8005f98 <vPortValidateInterruptPriority+0x70>)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	4413      	add	r3, r2
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005f44:	4b15      	ldr	r3, [pc, #84]	; (8005f9c <vPortValidateInterruptPriority+0x74>)
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	7afa      	ldrb	r2, [r7, #11]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d20a      	bcs.n	8005f64 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f52:	f383 8811 	msr	BASEPRI, r3
 8005f56:	f3bf 8f6f 	isb	sy
 8005f5a:	f3bf 8f4f 	dsb	sy
 8005f5e:	607b      	str	r3, [r7, #4]
}
 8005f60:	bf00      	nop
 8005f62:	e7fe      	b.n	8005f62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005f64:	4b0e      	ldr	r3, [pc, #56]	; (8005fa0 <vPortValidateInterruptPriority+0x78>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005f6c:	4b0d      	ldr	r3, [pc, #52]	; (8005fa4 <vPortValidateInterruptPriority+0x7c>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d90a      	bls.n	8005f8a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f78:	f383 8811 	msr	BASEPRI, r3
 8005f7c:	f3bf 8f6f 	isb	sy
 8005f80:	f3bf 8f4f 	dsb	sy
 8005f84:	603b      	str	r3, [r7, #0]
}
 8005f86:	bf00      	nop
 8005f88:	e7fe      	b.n	8005f88 <vPortValidateInterruptPriority+0x60>
	}
 8005f8a:	bf00      	nop
 8005f8c:	3714      	adds	r7, #20
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr
 8005f96:	bf00      	nop
 8005f98:	e000e3f0 	.word	0xe000e3f0
 8005f9c:	20000f20 	.word	0x20000f20
 8005fa0:	e000ed0c 	.word	0xe000ed0c
 8005fa4:	20000f24 	.word	0x20000f24

08005fa8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b08a      	sub	sp, #40	; 0x28
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005fb4:	f7fe fc90 	bl	80048d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005fb8:	4b5b      	ldr	r3, [pc, #364]	; (8006128 <pvPortMalloc+0x180>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005fc0:	f000 f920 	bl	8006204 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005fc4:	4b59      	ldr	r3, [pc, #356]	; (800612c <pvPortMalloc+0x184>)
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	4013      	ands	r3, r2
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f040 8093 	bne.w	80060f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d01d      	beq.n	8006014 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005fd8:	2208      	movs	r2, #8
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4413      	add	r3, r2
 8005fde:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f003 0307 	and.w	r3, r3, #7
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d014      	beq.n	8006014 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f023 0307 	bic.w	r3, r3, #7
 8005ff0:	3308      	adds	r3, #8
 8005ff2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f003 0307 	and.w	r3, r3, #7
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00a      	beq.n	8006014 <pvPortMalloc+0x6c>
	__asm volatile
 8005ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006002:	f383 8811 	msr	BASEPRI, r3
 8006006:	f3bf 8f6f 	isb	sy
 800600a:	f3bf 8f4f 	dsb	sy
 800600e:	617b      	str	r3, [r7, #20]
}
 8006010:	bf00      	nop
 8006012:	e7fe      	b.n	8006012 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d06e      	beq.n	80060f8 <pvPortMalloc+0x150>
 800601a:	4b45      	ldr	r3, [pc, #276]	; (8006130 <pvPortMalloc+0x188>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	429a      	cmp	r2, r3
 8006022:	d869      	bhi.n	80060f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006024:	4b43      	ldr	r3, [pc, #268]	; (8006134 <pvPortMalloc+0x18c>)
 8006026:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006028:	4b42      	ldr	r3, [pc, #264]	; (8006134 <pvPortMalloc+0x18c>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800602e:	e004      	b.n	800603a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006032:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800603a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	429a      	cmp	r2, r3
 8006042:	d903      	bls.n	800604c <pvPortMalloc+0xa4>
 8006044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1f1      	bne.n	8006030 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800604c:	4b36      	ldr	r3, [pc, #216]	; (8006128 <pvPortMalloc+0x180>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006052:	429a      	cmp	r2, r3
 8006054:	d050      	beq.n	80060f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006056:	6a3b      	ldr	r3, [r7, #32]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2208      	movs	r2, #8
 800605c:	4413      	add	r3, r2
 800605e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	6a3b      	ldr	r3, [r7, #32]
 8006066:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	1ad2      	subs	r2, r2, r3
 8006070:	2308      	movs	r3, #8
 8006072:	005b      	lsls	r3, r3, #1
 8006074:	429a      	cmp	r2, r3
 8006076:	d91f      	bls.n	80060b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4413      	add	r3, r2
 800607e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	f003 0307 	and.w	r3, r3, #7
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00a      	beq.n	80060a0 <pvPortMalloc+0xf8>
	__asm volatile
 800608a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800608e:	f383 8811 	msr	BASEPRI, r3
 8006092:	f3bf 8f6f 	isb	sy
 8006096:	f3bf 8f4f 	dsb	sy
 800609a:	613b      	str	r3, [r7, #16]
}
 800609c:	bf00      	nop
 800609e:	e7fe      	b.n	800609e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80060a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a2:	685a      	ldr	r2, [r3, #4]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	1ad2      	subs	r2, r2, r3
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80060ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80060b2:	69b8      	ldr	r0, [r7, #24]
 80060b4:	f000 f908 	bl	80062c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80060b8:	4b1d      	ldr	r3, [pc, #116]	; (8006130 <pvPortMalloc+0x188>)
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	4a1b      	ldr	r2, [pc, #108]	; (8006130 <pvPortMalloc+0x188>)
 80060c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80060c6:	4b1a      	ldr	r3, [pc, #104]	; (8006130 <pvPortMalloc+0x188>)
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	4b1b      	ldr	r3, [pc, #108]	; (8006138 <pvPortMalloc+0x190>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d203      	bcs.n	80060da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80060d2:	4b17      	ldr	r3, [pc, #92]	; (8006130 <pvPortMalloc+0x188>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a18      	ldr	r2, [pc, #96]	; (8006138 <pvPortMalloc+0x190>)
 80060d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80060da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	4b13      	ldr	r3, [pc, #76]	; (800612c <pvPortMalloc+0x184>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	431a      	orrs	r2, r3
 80060e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80060e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ea:	2200      	movs	r2, #0
 80060ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80060ee:	4b13      	ldr	r3, [pc, #76]	; (800613c <pvPortMalloc+0x194>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	3301      	adds	r3, #1
 80060f4:	4a11      	ldr	r2, [pc, #68]	; (800613c <pvPortMalloc+0x194>)
 80060f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80060f8:	f7fe fbfc 	bl	80048f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	f003 0307 	and.w	r3, r3, #7
 8006102:	2b00      	cmp	r3, #0
 8006104:	d00a      	beq.n	800611c <pvPortMalloc+0x174>
	__asm volatile
 8006106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800610a:	f383 8811 	msr	BASEPRI, r3
 800610e:	f3bf 8f6f 	isb	sy
 8006112:	f3bf 8f4f 	dsb	sy
 8006116:	60fb      	str	r3, [r7, #12]
}
 8006118:	bf00      	nop
 800611a:	e7fe      	b.n	800611a <pvPortMalloc+0x172>
	return pvReturn;
 800611c:	69fb      	ldr	r3, [r7, #28]
}
 800611e:	4618      	mov	r0, r3
 8006120:	3728      	adds	r7, #40	; 0x28
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	20004b30 	.word	0x20004b30
 800612c:	20004b44 	.word	0x20004b44
 8006130:	20004b34 	.word	0x20004b34
 8006134:	20004b28 	.word	0x20004b28
 8006138:	20004b38 	.word	0x20004b38
 800613c:	20004b3c 	.word	0x20004b3c

08006140 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b086      	sub	sp, #24
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d04d      	beq.n	80061ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006152:	2308      	movs	r3, #8
 8006154:	425b      	negs	r3, r3
 8006156:	697a      	ldr	r2, [r7, #20]
 8006158:	4413      	add	r3, r2
 800615a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	4b24      	ldr	r3, [pc, #144]	; (80061f8 <vPortFree+0xb8>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4013      	ands	r3, r2
 800616a:	2b00      	cmp	r3, #0
 800616c:	d10a      	bne.n	8006184 <vPortFree+0x44>
	__asm volatile
 800616e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006172:	f383 8811 	msr	BASEPRI, r3
 8006176:	f3bf 8f6f 	isb	sy
 800617a:	f3bf 8f4f 	dsb	sy
 800617e:	60fb      	str	r3, [r7, #12]
}
 8006180:	bf00      	nop
 8006182:	e7fe      	b.n	8006182 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d00a      	beq.n	80061a2 <vPortFree+0x62>
	__asm volatile
 800618c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006190:	f383 8811 	msr	BASEPRI, r3
 8006194:	f3bf 8f6f 	isb	sy
 8006198:	f3bf 8f4f 	dsb	sy
 800619c:	60bb      	str	r3, [r7, #8]
}
 800619e:	bf00      	nop
 80061a0:	e7fe      	b.n	80061a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	4b14      	ldr	r3, [pc, #80]	; (80061f8 <vPortFree+0xb8>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4013      	ands	r3, r2
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d01e      	beq.n	80061ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d11a      	bne.n	80061ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	685a      	ldr	r2, [r3, #4]
 80061bc:	4b0e      	ldr	r3, [pc, #56]	; (80061f8 <vPortFree+0xb8>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	43db      	mvns	r3, r3
 80061c2:	401a      	ands	r2, r3
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80061c8:	f7fe fb86 	bl	80048d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	685a      	ldr	r2, [r3, #4]
 80061d0:	4b0a      	ldr	r3, [pc, #40]	; (80061fc <vPortFree+0xbc>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4413      	add	r3, r2
 80061d6:	4a09      	ldr	r2, [pc, #36]	; (80061fc <vPortFree+0xbc>)
 80061d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80061da:	6938      	ldr	r0, [r7, #16]
 80061dc:	f000 f874 	bl	80062c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80061e0:	4b07      	ldr	r3, [pc, #28]	; (8006200 <vPortFree+0xc0>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	3301      	adds	r3, #1
 80061e6:	4a06      	ldr	r2, [pc, #24]	; (8006200 <vPortFree+0xc0>)
 80061e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80061ea:	f7fe fb83 	bl	80048f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80061ee:	bf00      	nop
 80061f0:	3718      	adds	r7, #24
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop
 80061f8:	20004b44 	.word	0x20004b44
 80061fc:	20004b34 	.word	0x20004b34
 8006200:	20004b40 	.word	0x20004b40

08006204 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800620a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800620e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006210:	4b27      	ldr	r3, [pc, #156]	; (80062b0 <prvHeapInit+0xac>)
 8006212:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f003 0307 	and.w	r3, r3, #7
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00c      	beq.n	8006238 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	3307      	adds	r3, #7
 8006222:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f023 0307 	bic.w	r3, r3, #7
 800622a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800622c:	68ba      	ldr	r2, [r7, #8]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	4a1f      	ldr	r2, [pc, #124]	; (80062b0 <prvHeapInit+0xac>)
 8006234:	4413      	add	r3, r2
 8006236:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800623c:	4a1d      	ldr	r2, [pc, #116]	; (80062b4 <prvHeapInit+0xb0>)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006242:	4b1c      	ldr	r3, [pc, #112]	; (80062b4 <prvHeapInit+0xb0>)
 8006244:	2200      	movs	r2, #0
 8006246:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	68ba      	ldr	r2, [r7, #8]
 800624c:	4413      	add	r3, r2
 800624e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006250:	2208      	movs	r2, #8
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	1a9b      	subs	r3, r3, r2
 8006256:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f023 0307 	bic.w	r3, r3, #7
 800625e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	4a15      	ldr	r2, [pc, #84]	; (80062b8 <prvHeapInit+0xb4>)
 8006264:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006266:	4b14      	ldr	r3, [pc, #80]	; (80062b8 <prvHeapInit+0xb4>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2200      	movs	r2, #0
 800626c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800626e:	4b12      	ldr	r3, [pc, #72]	; (80062b8 <prvHeapInit+0xb4>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	2200      	movs	r2, #0
 8006274:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	68fa      	ldr	r2, [r7, #12]
 800627e:	1ad2      	subs	r2, r2, r3
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006284:	4b0c      	ldr	r3, [pc, #48]	; (80062b8 <prvHeapInit+0xb4>)
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	4a0a      	ldr	r2, [pc, #40]	; (80062bc <prvHeapInit+0xb8>)
 8006292:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	4a09      	ldr	r2, [pc, #36]	; (80062c0 <prvHeapInit+0xbc>)
 800629a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800629c:	4b09      	ldr	r3, [pc, #36]	; (80062c4 <prvHeapInit+0xc0>)
 800629e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80062a2:	601a      	str	r2, [r3, #0]
}
 80062a4:	bf00      	nop
 80062a6:	3714      	adds	r7, #20
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr
 80062b0:	20000f28 	.word	0x20000f28
 80062b4:	20004b28 	.word	0x20004b28
 80062b8:	20004b30 	.word	0x20004b30
 80062bc:	20004b38 	.word	0x20004b38
 80062c0:	20004b34 	.word	0x20004b34
 80062c4:	20004b44 	.word	0x20004b44

080062c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80062c8:	b480      	push	{r7}
 80062ca:	b085      	sub	sp, #20
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80062d0:	4b28      	ldr	r3, [pc, #160]	; (8006374 <prvInsertBlockIntoFreeList+0xac>)
 80062d2:	60fb      	str	r3, [r7, #12]
 80062d4:	e002      	b.n	80062dc <prvInsertBlockIntoFreeList+0x14>
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	60fb      	str	r3, [r7, #12]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	687a      	ldr	r2, [r7, #4]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d8f7      	bhi.n	80062d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	4413      	add	r3, r2
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d108      	bne.n	800630a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	441a      	add	r2, r3
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	68ba      	ldr	r2, [r7, #8]
 8006314:	441a      	add	r2, r3
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	429a      	cmp	r2, r3
 800631c:	d118      	bne.n	8006350 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	4b15      	ldr	r3, [pc, #84]	; (8006378 <prvInsertBlockIntoFreeList+0xb0>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	429a      	cmp	r2, r3
 8006328:	d00d      	beq.n	8006346 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685a      	ldr	r2, [r3, #4]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	441a      	add	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	601a      	str	r2, [r3, #0]
 8006344:	e008      	b.n	8006358 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006346:	4b0c      	ldr	r3, [pc, #48]	; (8006378 <prvInsertBlockIntoFreeList+0xb0>)
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	601a      	str	r2, [r3, #0]
 800634e:	e003      	b.n	8006358 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	429a      	cmp	r2, r3
 800635e:	d002      	beq.n	8006366 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006366:	bf00      	nop
 8006368:	3714      	adds	r7, #20
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr
 8006372:	bf00      	nop
 8006374:	20004b28 	.word	0x20004b28
 8006378:	20004b30 	.word	0x20004b30

0800637c <__errno>:
 800637c:	4b01      	ldr	r3, [pc, #4]	; (8006384 <__errno+0x8>)
 800637e:	6818      	ldr	r0, [r3, #0]
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	20000010 	.word	0x20000010

08006388 <__libc_init_array>:
 8006388:	b570      	push	{r4, r5, r6, lr}
 800638a:	4d0d      	ldr	r5, [pc, #52]	; (80063c0 <__libc_init_array+0x38>)
 800638c:	4c0d      	ldr	r4, [pc, #52]	; (80063c4 <__libc_init_array+0x3c>)
 800638e:	1b64      	subs	r4, r4, r5
 8006390:	10a4      	asrs	r4, r4, #2
 8006392:	2600      	movs	r6, #0
 8006394:	42a6      	cmp	r6, r4
 8006396:	d109      	bne.n	80063ac <__libc_init_array+0x24>
 8006398:	4d0b      	ldr	r5, [pc, #44]	; (80063c8 <__libc_init_array+0x40>)
 800639a:	4c0c      	ldr	r4, [pc, #48]	; (80063cc <__libc_init_array+0x44>)
 800639c:	f000 fcf8 	bl	8006d90 <_init>
 80063a0:	1b64      	subs	r4, r4, r5
 80063a2:	10a4      	asrs	r4, r4, #2
 80063a4:	2600      	movs	r6, #0
 80063a6:	42a6      	cmp	r6, r4
 80063a8:	d105      	bne.n	80063b6 <__libc_init_array+0x2e>
 80063aa:	bd70      	pop	{r4, r5, r6, pc}
 80063ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80063b0:	4798      	blx	r3
 80063b2:	3601      	adds	r6, #1
 80063b4:	e7ee      	b.n	8006394 <__libc_init_array+0xc>
 80063b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80063ba:	4798      	blx	r3
 80063bc:	3601      	adds	r6, #1
 80063be:	e7f2      	b.n	80063a6 <__libc_init_array+0x1e>
 80063c0:	08006f34 	.word	0x08006f34
 80063c4:	08006f34 	.word	0x08006f34
 80063c8:	08006f34 	.word	0x08006f34
 80063cc:	08006f38 	.word	0x08006f38

080063d0 <__retarget_lock_acquire_recursive>:
 80063d0:	4770      	bx	lr

080063d2 <__retarget_lock_release_recursive>:
 80063d2:	4770      	bx	lr

080063d4 <memcpy>:
 80063d4:	440a      	add	r2, r1
 80063d6:	4291      	cmp	r1, r2
 80063d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80063dc:	d100      	bne.n	80063e0 <memcpy+0xc>
 80063de:	4770      	bx	lr
 80063e0:	b510      	push	{r4, lr}
 80063e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063ea:	4291      	cmp	r1, r2
 80063ec:	d1f9      	bne.n	80063e2 <memcpy+0xe>
 80063ee:	bd10      	pop	{r4, pc}

080063f0 <memset>:
 80063f0:	4402      	add	r2, r0
 80063f2:	4603      	mov	r3, r0
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d100      	bne.n	80063fa <memset+0xa>
 80063f8:	4770      	bx	lr
 80063fa:	f803 1b01 	strb.w	r1, [r3], #1
 80063fe:	e7f9      	b.n	80063f4 <memset+0x4>

08006400 <sbrk_aligned>:
 8006400:	b570      	push	{r4, r5, r6, lr}
 8006402:	4e0e      	ldr	r6, [pc, #56]	; (800643c <sbrk_aligned+0x3c>)
 8006404:	460c      	mov	r4, r1
 8006406:	6831      	ldr	r1, [r6, #0]
 8006408:	4605      	mov	r5, r0
 800640a:	b911      	cbnz	r1, 8006412 <sbrk_aligned+0x12>
 800640c:	f000 f8f6 	bl	80065fc <_sbrk_r>
 8006410:	6030      	str	r0, [r6, #0]
 8006412:	4621      	mov	r1, r4
 8006414:	4628      	mov	r0, r5
 8006416:	f000 f8f1 	bl	80065fc <_sbrk_r>
 800641a:	1c43      	adds	r3, r0, #1
 800641c:	d00a      	beq.n	8006434 <sbrk_aligned+0x34>
 800641e:	1cc4      	adds	r4, r0, #3
 8006420:	f024 0403 	bic.w	r4, r4, #3
 8006424:	42a0      	cmp	r0, r4
 8006426:	d007      	beq.n	8006438 <sbrk_aligned+0x38>
 8006428:	1a21      	subs	r1, r4, r0
 800642a:	4628      	mov	r0, r5
 800642c:	f000 f8e6 	bl	80065fc <_sbrk_r>
 8006430:	3001      	adds	r0, #1
 8006432:	d101      	bne.n	8006438 <sbrk_aligned+0x38>
 8006434:	f04f 34ff 	mov.w	r4, #4294967295
 8006438:	4620      	mov	r0, r4
 800643a:	bd70      	pop	{r4, r5, r6, pc}
 800643c:	20004b50 	.word	0x20004b50

08006440 <_malloc_r>:
 8006440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006444:	1ccd      	adds	r5, r1, #3
 8006446:	f025 0503 	bic.w	r5, r5, #3
 800644a:	3508      	adds	r5, #8
 800644c:	2d0c      	cmp	r5, #12
 800644e:	bf38      	it	cc
 8006450:	250c      	movcc	r5, #12
 8006452:	2d00      	cmp	r5, #0
 8006454:	4607      	mov	r7, r0
 8006456:	db01      	blt.n	800645c <_malloc_r+0x1c>
 8006458:	42a9      	cmp	r1, r5
 800645a:	d905      	bls.n	8006468 <_malloc_r+0x28>
 800645c:	230c      	movs	r3, #12
 800645e:	603b      	str	r3, [r7, #0]
 8006460:	2600      	movs	r6, #0
 8006462:	4630      	mov	r0, r6
 8006464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006468:	4e2e      	ldr	r6, [pc, #184]	; (8006524 <_malloc_r+0xe4>)
 800646a:	f000 f8f7 	bl	800665c <__malloc_lock>
 800646e:	6833      	ldr	r3, [r6, #0]
 8006470:	461c      	mov	r4, r3
 8006472:	bb34      	cbnz	r4, 80064c2 <_malloc_r+0x82>
 8006474:	4629      	mov	r1, r5
 8006476:	4638      	mov	r0, r7
 8006478:	f7ff ffc2 	bl	8006400 <sbrk_aligned>
 800647c:	1c43      	adds	r3, r0, #1
 800647e:	4604      	mov	r4, r0
 8006480:	d14d      	bne.n	800651e <_malloc_r+0xde>
 8006482:	6834      	ldr	r4, [r6, #0]
 8006484:	4626      	mov	r6, r4
 8006486:	2e00      	cmp	r6, #0
 8006488:	d140      	bne.n	800650c <_malloc_r+0xcc>
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	4631      	mov	r1, r6
 800648e:	4638      	mov	r0, r7
 8006490:	eb04 0803 	add.w	r8, r4, r3
 8006494:	f000 f8b2 	bl	80065fc <_sbrk_r>
 8006498:	4580      	cmp	r8, r0
 800649a:	d13a      	bne.n	8006512 <_malloc_r+0xd2>
 800649c:	6821      	ldr	r1, [r4, #0]
 800649e:	3503      	adds	r5, #3
 80064a0:	1a6d      	subs	r5, r5, r1
 80064a2:	f025 0503 	bic.w	r5, r5, #3
 80064a6:	3508      	adds	r5, #8
 80064a8:	2d0c      	cmp	r5, #12
 80064aa:	bf38      	it	cc
 80064ac:	250c      	movcc	r5, #12
 80064ae:	4629      	mov	r1, r5
 80064b0:	4638      	mov	r0, r7
 80064b2:	f7ff ffa5 	bl	8006400 <sbrk_aligned>
 80064b6:	3001      	adds	r0, #1
 80064b8:	d02b      	beq.n	8006512 <_malloc_r+0xd2>
 80064ba:	6823      	ldr	r3, [r4, #0]
 80064bc:	442b      	add	r3, r5
 80064be:	6023      	str	r3, [r4, #0]
 80064c0:	e00e      	b.n	80064e0 <_malloc_r+0xa0>
 80064c2:	6822      	ldr	r2, [r4, #0]
 80064c4:	1b52      	subs	r2, r2, r5
 80064c6:	d41e      	bmi.n	8006506 <_malloc_r+0xc6>
 80064c8:	2a0b      	cmp	r2, #11
 80064ca:	d916      	bls.n	80064fa <_malloc_r+0xba>
 80064cc:	1961      	adds	r1, r4, r5
 80064ce:	42a3      	cmp	r3, r4
 80064d0:	6025      	str	r5, [r4, #0]
 80064d2:	bf18      	it	ne
 80064d4:	6059      	strne	r1, [r3, #4]
 80064d6:	6863      	ldr	r3, [r4, #4]
 80064d8:	bf08      	it	eq
 80064da:	6031      	streq	r1, [r6, #0]
 80064dc:	5162      	str	r2, [r4, r5]
 80064de:	604b      	str	r3, [r1, #4]
 80064e0:	4638      	mov	r0, r7
 80064e2:	f104 060b 	add.w	r6, r4, #11
 80064e6:	f000 f8bf 	bl	8006668 <__malloc_unlock>
 80064ea:	f026 0607 	bic.w	r6, r6, #7
 80064ee:	1d23      	adds	r3, r4, #4
 80064f0:	1af2      	subs	r2, r6, r3
 80064f2:	d0b6      	beq.n	8006462 <_malloc_r+0x22>
 80064f4:	1b9b      	subs	r3, r3, r6
 80064f6:	50a3      	str	r3, [r4, r2]
 80064f8:	e7b3      	b.n	8006462 <_malloc_r+0x22>
 80064fa:	6862      	ldr	r2, [r4, #4]
 80064fc:	42a3      	cmp	r3, r4
 80064fe:	bf0c      	ite	eq
 8006500:	6032      	streq	r2, [r6, #0]
 8006502:	605a      	strne	r2, [r3, #4]
 8006504:	e7ec      	b.n	80064e0 <_malloc_r+0xa0>
 8006506:	4623      	mov	r3, r4
 8006508:	6864      	ldr	r4, [r4, #4]
 800650a:	e7b2      	b.n	8006472 <_malloc_r+0x32>
 800650c:	4634      	mov	r4, r6
 800650e:	6876      	ldr	r6, [r6, #4]
 8006510:	e7b9      	b.n	8006486 <_malloc_r+0x46>
 8006512:	230c      	movs	r3, #12
 8006514:	603b      	str	r3, [r7, #0]
 8006516:	4638      	mov	r0, r7
 8006518:	f000 f8a6 	bl	8006668 <__malloc_unlock>
 800651c:	e7a1      	b.n	8006462 <_malloc_r+0x22>
 800651e:	6025      	str	r5, [r4, #0]
 8006520:	e7de      	b.n	80064e0 <_malloc_r+0xa0>
 8006522:	bf00      	nop
 8006524:	20004b4c 	.word	0x20004b4c

08006528 <cleanup_glue>:
 8006528:	b538      	push	{r3, r4, r5, lr}
 800652a:	460c      	mov	r4, r1
 800652c:	6809      	ldr	r1, [r1, #0]
 800652e:	4605      	mov	r5, r0
 8006530:	b109      	cbz	r1, 8006536 <cleanup_glue+0xe>
 8006532:	f7ff fff9 	bl	8006528 <cleanup_glue>
 8006536:	4621      	mov	r1, r4
 8006538:	4628      	mov	r0, r5
 800653a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800653e:	f000 b899 	b.w	8006674 <_free_r>
	...

08006544 <_reclaim_reent>:
 8006544:	4b2c      	ldr	r3, [pc, #176]	; (80065f8 <_reclaim_reent+0xb4>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4283      	cmp	r3, r0
 800654a:	b570      	push	{r4, r5, r6, lr}
 800654c:	4604      	mov	r4, r0
 800654e:	d051      	beq.n	80065f4 <_reclaim_reent+0xb0>
 8006550:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006552:	b143      	cbz	r3, 8006566 <_reclaim_reent+0x22>
 8006554:	68db      	ldr	r3, [r3, #12]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d14a      	bne.n	80065f0 <_reclaim_reent+0xac>
 800655a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800655c:	6819      	ldr	r1, [r3, #0]
 800655e:	b111      	cbz	r1, 8006566 <_reclaim_reent+0x22>
 8006560:	4620      	mov	r0, r4
 8006562:	f000 f887 	bl	8006674 <_free_r>
 8006566:	6961      	ldr	r1, [r4, #20]
 8006568:	b111      	cbz	r1, 8006570 <_reclaim_reent+0x2c>
 800656a:	4620      	mov	r0, r4
 800656c:	f000 f882 	bl	8006674 <_free_r>
 8006570:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006572:	b111      	cbz	r1, 800657a <_reclaim_reent+0x36>
 8006574:	4620      	mov	r0, r4
 8006576:	f000 f87d 	bl	8006674 <_free_r>
 800657a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800657c:	b111      	cbz	r1, 8006584 <_reclaim_reent+0x40>
 800657e:	4620      	mov	r0, r4
 8006580:	f000 f878 	bl	8006674 <_free_r>
 8006584:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006586:	b111      	cbz	r1, 800658e <_reclaim_reent+0x4a>
 8006588:	4620      	mov	r0, r4
 800658a:	f000 f873 	bl	8006674 <_free_r>
 800658e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006590:	b111      	cbz	r1, 8006598 <_reclaim_reent+0x54>
 8006592:	4620      	mov	r0, r4
 8006594:	f000 f86e 	bl	8006674 <_free_r>
 8006598:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800659a:	b111      	cbz	r1, 80065a2 <_reclaim_reent+0x5e>
 800659c:	4620      	mov	r0, r4
 800659e:	f000 f869 	bl	8006674 <_free_r>
 80065a2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80065a4:	b111      	cbz	r1, 80065ac <_reclaim_reent+0x68>
 80065a6:	4620      	mov	r0, r4
 80065a8:	f000 f864 	bl	8006674 <_free_r>
 80065ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065ae:	b111      	cbz	r1, 80065b6 <_reclaim_reent+0x72>
 80065b0:	4620      	mov	r0, r4
 80065b2:	f000 f85f 	bl	8006674 <_free_r>
 80065b6:	69a3      	ldr	r3, [r4, #24]
 80065b8:	b1e3      	cbz	r3, 80065f4 <_reclaim_reent+0xb0>
 80065ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80065bc:	4620      	mov	r0, r4
 80065be:	4798      	blx	r3
 80065c0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80065c2:	b1b9      	cbz	r1, 80065f4 <_reclaim_reent+0xb0>
 80065c4:	4620      	mov	r0, r4
 80065c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80065ca:	f7ff bfad 	b.w	8006528 <cleanup_glue>
 80065ce:	5949      	ldr	r1, [r1, r5]
 80065d0:	b941      	cbnz	r1, 80065e4 <_reclaim_reent+0xa0>
 80065d2:	3504      	adds	r5, #4
 80065d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065d6:	2d80      	cmp	r5, #128	; 0x80
 80065d8:	68d9      	ldr	r1, [r3, #12]
 80065da:	d1f8      	bne.n	80065ce <_reclaim_reent+0x8a>
 80065dc:	4620      	mov	r0, r4
 80065de:	f000 f849 	bl	8006674 <_free_r>
 80065e2:	e7ba      	b.n	800655a <_reclaim_reent+0x16>
 80065e4:	680e      	ldr	r6, [r1, #0]
 80065e6:	4620      	mov	r0, r4
 80065e8:	f000 f844 	bl	8006674 <_free_r>
 80065ec:	4631      	mov	r1, r6
 80065ee:	e7ef      	b.n	80065d0 <_reclaim_reent+0x8c>
 80065f0:	2500      	movs	r5, #0
 80065f2:	e7ef      	b.n	80065d4 <_reclaim_reent+0x90>
 80065f4:	bd70      	pop	{r4, r5, r6, pc}
 80065f6:	bf00      	nop
 80065f8:	20000010 	.word	0x20000010

080065fc <_sbrk_r>:
 80065fc:	b538      	push	{r3, r4, r5, lr}
 80065fe:	4d06      	ldr	r5, [pc, #24]	; (8006618 <_sbrk_r+0x1c>)
 8006600:	2300      	movs	r3, #0
 8006602:	4604      	mov	r4, r0
 8006604:	4608      	mov	r0, r1
 8006606:	602b      	str	r3, [r5, #0]
 8006608:	f7fa fb80 	bl	8000d0c <_sbrk>
 800660c:	1c43      	adds	r3, r0, #1
 800660e:	d102      	bne.n	8006616 <_sbrk_r+0x1a>
 8006610:	682b      	ldr	r3, [r5, #0]
 8006612:	b103      	cbz	r3, 8006616 <_sbrk_r+0x1a>
 8006614:	6023      	str	r3, [r4, #0]
 8006616:	bd38      	pop	{r3, r4, r5, pc}
 8006618:	20004b54 	.word	0x20004b54

0800661c <siprintf>:
 800661c:	b40e      	push	{r1, r2, r3}
 800661e:	b500      	push	{lr}
 8006620:	b09c      	sub	sp, #112	; 0x70
 8006622:	ab1d      	add	r3, sp, #116	; 0x74
 8006624:	9002      	str	r0, [sp, #8]
 8006626:	9006      	str	r0, [sp, #24]
 8006628:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800662c:	4809      	ldr	r0, [pc, #36]	; (8006654 <siprintf+0x38>)
 800662e:	9107      	str	r1, [sp, #28]
 8006630:	9104      	str	r1, [sp, #16]
 8006632:	4909      	ldr	r1, [pc, #36]	; (8006658 <siprintf+0x3c>)
 8006634:	f853 2b04 	ldr.w	r2, [r3], #4
 8006638:	9105      	str	r1, [sp, #20]
 800663a:	6800      	ldr	r0, [r0, #0]
 800663c:	9301      	str	r3, [sp, #4]
 800663e:	a902      	add	r1, sp, #8
 8006640:	f000 f8c0 	bl	80067c4 <_svfiprintf_r>
 8006644:	9b02      	ldr	r3, [sp, #8]
 8006646:	2200      	movs	r2, #0
 8006648:	701a      	strb	r2, [r3, #0]
 800664a:	b01c      	add	sp, #112	; 0x70
 800664c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006650:	b003      	add	sp, #12
 8006652:	4770      	bx	lr
 8006654:	20000010 	.word	0x20000010
 8006658:	ffff0208 	.word	0xffff0208

0800665c <__malloc_lock>:
 800665c:	4801      	ldr	r0, [pc, #4]	; (8006664 <__malloc_lock+0x8>)
 800665e:	f7ff beb7 	b.w	80063d0 <__retarget_lock_acquire_recursive>
 8006662:	bf00      	nop
 8006664:	20004b48 	.word	0x20004b48

08006668 <__malloc_unlock>:
 8006668:	4801      	ldr	r0, [pc, #4]	; (8006670 <__malloc_unlock+0x8>)
 800666a:	f7ff beb2 	b.w	80063d2 <__retarget_lock_release_recursive>
 800666e:	bf00      	nop
 8006670:	20004b48 	.word	0x20004b48

08006674 <_free_r>:
 8006674:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006676:	2900      	cmp	r1, #0
 8006678:	d044      	beq.n	8006704 <_free_r+0x90>
 800667a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800667e:	9001      	str	r0, [sp, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	f1a1 0404 	sub.w	r4, r1, #4
 8006686:	bfb8      	it	lt
 8006688:	18e4      	addlt	r4, r4, r3
 800668a:	f7ff ffe7 	bl	800665c <__malloc_lock>
 800668e:	4a1e      	ldr	r2, [pc, #120]	; (8006708 <_free_r+0x94>)
 8006690:	9801      	ldr	r0, [sp, #4]
 8006692:	6813      	ldr	r3, [r2, #0]
 8006694:	b933      	cbnz	r3, 80066a4 <_free_r+0x30>
 8006696:	6063      	str	r3, [r4, #4]
 8006698:	6014      	str	r4, [r2, #0]
 800669a:	b003      	add	sp, #12
 800669c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80066a0:	f7ff bfe2 	b.w	8006668 <__malloc_unlock>
 80066a4:	42a3      	cmp	r3, r4
 80066a6:	d908      	bls.n	80066ba <_free_r+0x46>
 80066a8:	6825      	ldr	r5, [r4, #0]
 80066aa:	1961      	adds	r1, r4, r5
 80066ac:	428b      	cmp	r3, r1
 80066ae:	bf01      	itttt	eq
 80066b0:	6819      	ldreq	r1, [r3, #0]
 80066b2:	685b      	ldreq	r3, [r3, #4]
 80066b4:	1949      	addeq	r1, r1, r5
 80066b6:	6021      	streq	r1, [r4, #0]
 80066b8:	e7ed      	b.n	8006696 <_free_r+0x22>
 80066ba:	461a      	mov	r2, r3
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	b10b      	cbz	r3, 80066c4 <_free_r+0x50>
 80066c0:	42a3      	cmp	r3, r4
 80066c2:	d9fa      	bls.n	80066ba <_free_r+0x46>
 80066c4:	6811      	ldr	r1, [r2, #0]
 80066c6:	1855      	adds	r5, r2, r1
 80066c8:	42a5      	cmp	r5, r4
 80066ca:	d10b      	bne.n	80066e4 <_free_r+0x70>
 80066cc:	6824      	ldr	r4, [r4, #0]
 80066ce:	4421      	add	r1, r4
 80066d0:	1854      	adds	r4, r2, r1
 80066d2:	42a3      	cmp	r3, r4
 80066d4:	6011      	str	r1, [r2, #0]
 80066d6:	d1e0      	bne.n	800669a <_free_r+0x26>
 80066d8:	681c      	ldr	r4, [r3, #0]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	6053      	str	r3, [r2, #4]
 80066de:	4421      	add	r1, r4
 80066e0:	6011      	str	r1, [r2, #0]
 80066e2:	e7da      	b.n	800669a <_free_r+0x26>
 80066e4:	d902      	bls.n	80066ec <_free_r+0x78>
 80066e6:	230c      	movs	r3, #12
 80066e8:	6003      	str	r3, [r0, #0]
 80066ea:	e7d6      	b.n	800669a <_free_r+0x26>
 80066ec:	6825      	ldr	r5, [r4, #0]
 80066ee:	1961      	adds	r1, r4, r5
 80066f0:	428b      	cmp	r3, r1
 80066f2:	bf04      	itt	eq
 80066f4:	6819      	ldreq	r1, [r3, #0]
 80066f6:	685b      	ldreq	r3, [r3, #4]
 80066f8:	6063      	str	r3, [r4, #4]
 80066fa:	bf04      	itt	eq
 80066fc:	1949      	addeq	r1, r1, r5
 80066fe:	6021      	streq	r1, [r4, #0]
 8006700:	6054      	str	r4, [r2, #4]
 8006702:	e7ca      	b.n	800669a <_free_r+0x26>
 8006704:	b003      	add	sp, #12
 8006706:	bd30      	pop	{r4, r5, pc}
 8006708:	20004b4c 	.word	0x20004b4c

0800670c <__ssputs_r>:
 800670c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006710:	688e      	ldr	r6, [r1, #8]
 8006712:	429e      	cmp	r6, r3
 8006714:	4682      	mov	sl, r0
 8006716:	460c      	mov	r4, r1
 8006718:	4690      	mov	r8, r2
 800671a:	461f      	mov	r7, r3
 800671c:	d838      	bhi.n	8006790 <__ssputs_r+0x84>
 800671e:	898a      	ldrh	r2, [r1, #12]
 8006720:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006724:	d032      	beq.n	800678c <__ssputs_r+0x80>
 8006726:	6825      	ldr	r5, [r4, #0]
 8006728:	6909      	ldr	r1, [r1, #16]
 800672a:	eba5 0901 	sub.w	r9, r5, r1
 800672e:	6965      	ldr	r5, [r4, #20]
 8006730:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006734:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006738:	3301      	adds	r3, #1
 800673a:	444b      	add	r3, r9
 800673c:	106d      	asrs	r5, r5, #1
 800673e:	429d      	cmp	r5, r3
 8006740:	bf38      	it	cc
 8006742:	461d      	movcc	r5, r3
 8006744:	0553      	lsls	r3, r2, #21
 8006746:	d531      	bpl.n	80067ac <__ssputs_r+0xa0>
 8006748:	4629      	mov	r1, r5
 800674a:	f7ff fe79 	bl	8006440 <_malloc_r>
 800674e:	4606      	mov	r6, r0
 8006750:	b950      	cbnz	r0, 8006768 <__ssputs_r+0x5c>
 8006752:	230c      	movs	r3, #12
 8006754:	f8ca 3000 	str.w	r3, [sl]
 8006758:	89a3      	ldrh	r3, [r4, #12]
 800675a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800675e:	81a3      	strh	r3, [r4, #12]
 8006760:	f04f 30ff 	mov.w	r0, #4294967295
 8006764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006768:	6921      	ldr	r1, [r4, #16]
 800676a:	464a      	mov	r2, r9
 800676c:	f7ff fe32 	bl	80063d4 <memcpy>
 8006770:	89a3      	ldrh	r3, [r4, #12]
 8006772:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006776:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800677a:	81a3      	strh	r3, [r4, #12]
 800677c:	6126      	str	r6, [r4, #16]
 800677e:	6165      	str	r5, [r4, #20]
 8006780:	444e      	add	r6, r9
 8006782:	eba5 0509 	sub.w	r5, r5, r9
 8006786:	6026      	str	r6, [r4, #0]
 8006788:	60a5      	str	r5, [r4, #8]
 800678a:	463e      	mov	r6, r7
 800678c:	42be      	cmp	r6, r7
 800678e:	d900      	bls.n	8006792 <__ssputs_r+0x86>
 8006790:	463e      	mov	r6, r7
 8006792:	6820      	ldr	r0, [r4, #0]
 8006794:	4632      	mov	r2, r6
 8006796:	4641      	mov	r1, r8
 8006798:	f000 faa8 	bl	8006cec <memmove>
 800679c:	68a3      	ldr	r3, [r4, #8]
 800679e:	1b9b      	subs	r3, r3, r6
 80067a0:	60a3      	str	r3, [r4, #8]
 80067a2:	6823      	ldr	r3, [r4, #0]
 80067a4:	4433      	add	r3, r6
 80067a6:	6023      	str	r3, [r4, #0]
 80067a8:	2000      	movs	r0, #0
 80067aa:	e7db      	b.n	8006764 <__ssputs_r+0x58>
 80067ac:	462a      	mov	r2, r5
 80067ae:	f000 fab7 	bl	8006d20 <_realloc_r>
 80067b2:	4606      	mov	r6, r0
 80067b4:	2800      	cmp	r0, #0
 80067b6:	d1e1      	bne.n	800677c <__ssputs_r+0x70>
 80067b8:	6921      	ldr	r1, [r4, #16]
 80067ba:	4650      	mov	r0, sl
 80067bc:	f7ff ff5a 	bl	8006674 <_free_r>
 80067c0:	e7c7      	b.n	8006752 <__ssputs_r+0x46>
	...

080067c4 <_svfiprintf_r>:
 80067c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c8:	4698      	mov	r8, r3
 80067ca:	898b      	ldrh	r3, [r1, #12]
 80067cc:	061b      	lsls	r3, r3, #24
 80067ce:	b09d      	sub	sp, #116	; 0x74
 80067d0:	4607      	mov	r7, r0
 80067d2:	460d      	mov	r5, r1
 80067d4:	4614      	mov	r4, r2
 80067d6:	d50e      	bpl.n	80067f6 <_svfiprintf_r+0x32>
 80067d8:	690b      	ldr	r3, [r1, #16]
 80067da:	b963      	cbnz	r3, 80067f6 <_svfiprintf_r+0x32>
 80067dc:	2140      	movs	r1, #64	; 0x40
 80067de:	f7ff fe2f 	bl	8006440 <_malloc_r>
 80067e2:	6028      	str	r0, [r5, #0]
 80067e4:	6128      	str	r0, [r5, #16]
 80067e6:	b920      	cbnz	r0, 80067f2 <_svfiprintf_r+0x2e>
 80067e8:	230c      	movs	r3, #12
 80067ea:	603b      	str	r3, [r7, #0]
 80067ec:	f04f 30ff 	mov.w	r0, #4294967295
 80067f0:	e0d1      	b.n	8006996 <_svfiprintf_r+0x1d2>
 80067f2:	2340      	movs	r3, #64	; 0x40
 80067f4:	616b      	str	r3, [r5, #20]
 80067f6:	2300      	movs	r3, #0
 80067f8:	9309      	str	r3, [sp, #36]	; 0x24
 80067fa:	2320      	movs	r3, #32
 80067fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006800:	f8cd 800c 	str.w	r8, [sp, #12]
 8006804:	2330      	movs	r3, #48	; 0x30
 8006806:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80069b0 <_svfiprintf_r+0x1ec>
 800680a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800680e:	f04f 0901 	mov.w	r9, #1
 8006812:	4623      	mov	r3, r4
 8006814:	469a      	mov	sl, r3
 8006816:	f813 2b01 	ldrb.w	r2, [r3], #1
 800681a:	b10a      	cbz	r2, 8006820 <_svfiprintf_r+0x5c>
 800681c:	2a25      	cmp	r2, #37	; 0x25
 800681e:	d1f9      	bne.n	8006814 <_svfiprintf_r+0x50>
 8006820:	ebba 0b04 	subs.w	fp, sl, r4
 8006824:	d00b      	beq.n	800683e <_svfiprintf_r+0x7a>
 8006826:	465b      	mov	r3, fp
 8006828:	4622      	mov	r2, r4
 800682a:	4629      	mov	r1, r5
 800682c:	4638      	mov	r0, r7
 800682e:	f7ff ff6d 	bl	800670c <__ssputs_r>
 8006832:	3001      	adds	r0, #1
 8006834:	f000 80aa 	beq.w	800698c <_svfiprintf_r+0x1c8>
 8006838:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800683a:	445a      	add	r2, fp
 800683c:	9209      	str	r2, [sp, #36]	; 0x24
 800683e:	f89a 3000 	ldrb.w	r3, [sl]
 8006842:	2b00      	cmp	r3, #0
 8006844:	f000 80a2 	beq.w	800698c <_svfiprintf_r+0x1c8>
 8006848:	2300      	movs	r3, #0
 800684a:	f04f 32ff 	mov.w	r2, #4294967295
 800684e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006852:	f10a 0a01 	add.w	sl, sl, #1
 8006856:	9304      	str	r3, [sp, #16]
 8006858:	9307      	str	r3, [sp, #28]
 800685a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800685e:	931a      	str	r3, [sp, #104]	; 0x68
 8006860:	4654      	mov	r4, sl
 8006862:	2205      	movs	r2, #5
 8006864:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006868:	4851      	ldr	r0, [pc, #324]	; (80069b0 <_svfiprintf_r+0x1ec>)
 800686a:	f7f9 fcb9 	bl	80001e0 <memchr>
 800686e:	9a04      	ldr	r2, [sp, #16]
 8006870:	b9d8      	cbnz	r0, 80068aa <_svfiprintf_r+0xe6>
 8006872:	06d0      	lsls	r0, r2, #27
 8006874:	bf44      	itt	mi
 8006876:	2320      	movmi	r3, #32
 8006878:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800687c:	0711      	lsls	r1, r2, #28
 800687e:	bf44      	itt	mi
 8006880:	232b      	movmi	r3, #43	; 0x2b
 8006882:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006886:	f89a 3000 	ldrb.w	r3, [sl]
 800688a:	2b2a      	cmp	r3, #42	; 0x2a
 800688c:	d015      	beq.n	80068ba <_svfiprintf_r+0xf6>
 800688e:	9a07      	ldr	r2, [sp, #28]
 8006890:	4654      	mov	r4, sl
 8006892:	2000      	movs	r0, #0
 8006894:	f04f 0c0a 	mov.w	ip, #10
 8006898:	4621      	mov	r1, r4
 800689a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800689e:	3b30      	subs	r3, #48	; 0x30
 80068a0:	2b09      	cmp	r3, #9
 80068a2:	d94e      	bls.n	8006942 <_svfiprintf_r+0x17e>
 80068a4:	b1b0      	cbz	r0, 80068d4 <_svfiprintf_r+0x110>
 80068a6:	9207      	str	r2, [sp, #28]
 80068a8:	e014      	b.n	80068d4 <_svfiprintf_r+0x110>
 80068aa:	eba0 0308 	sub.w	r3, r0, r8
 80068ae:	fa09 f303 	lsl.w	r3, r9, r3
 80068b2:	4313      	orrs	r3, r2
 80068b4:	9304      	str	r3, [sp, #16]
 80068b6:	46a2      	mov	sl, r4
 80068b8:	e7d2      	b.n	8006860 <_svfiprintf_r+0x9c>
 80068ba:	9b03      	ldr	r3, [sp, #12]
 80068bc:	1d19      	adds	r1, r3, #4
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	9103      	str	r1, [sp, #12]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	bfbb      	ittet	lt
 80068c6:	425b      	neglt	r3, r3
 80068c8:	f042 0202 	orrlt.w	r2, r2, #2
 80068cc:	9307      	strge	r3, [sp, #28]
 80068ce:	9307      	strlt	r3, [sp, #28]
 80068d0:	bfb8      	it	lt
 80068d2:	9204      	strlt	r2, [sp, #16]
 80068d4:	7823      	ldrb	r3, [r4, #0]
 80068d6:	2b2e      	cmp	r3, #46	; 0x2e
 80068d8:	d10c      	bne.n	80068f4 <_svfiprintf_r+0x130>
 80068da:	7863      	ldrb	r3, [r4, #1]
 80068dc:	2b2a      	cmp	r3, #42	; 0x2a
 80068de:	d135      	bne.n	800694c <_svfiprintf_r+0x188>
 80068e0:	9b03      	ldr	r3, [sp, #12]
 80068e2:	1d1a      	adds	r2, r3, #4
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	9203      	str	r2, [sp, #12]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	bfb8      	it	lt
 80068ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80068f0:	3402      	adds	r4, #2
 80068f2:	9305      	str	r3, [sp, #20]
 80068f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80069c0 <_svfiprintf_r+0x1fc>
 80068f8:	7821      	ldrb	r1, [r4, #0]
 80068fa:	2203      	movs	r2, #3
 80068fc:	4650      	mov	r0, sl
 80068fe:	f7f9 fc6f 	bl	80001e0 <memchr>
 8006902:	b140      	cbz	r0, 8006916 <_svfiprintf_r+0x152>
 8006904:	2340      	movs	r3, #64	; 0x40
 8006906:	eba0 000a 	sub.w	r0, r0, sl
 800690a:	fa03 f000 	lsl.w	r0, r3, r0
 800690e:	9b04      	ldr	r3, [sp, #16]
 8006910:	4303      	orrs	r3, r0
 8006912:	3401      	adds	r4, #1
 8006914:	9304      	str	r3, [sp, #16]
 8006916:	f814 1b01 	ldrb.w	r1, [r4], #1
 800691a:	4826      	ldr	r0, [pc, #152]	; (80069b4 <_svfiprintf_r+0x1f0>)
 800691c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006920:	2206      	movs	r2, #6
 8006922:	f7f9 fc5d 	bl	80001e0 <memchr>
 8006926:	2800      	cmp	r0, #0
 8006928:	d038      	beq.n	800699c <_svfiprintf_r+0x1d8>
 800692a:	4b23      	ldr	r3, [pc, #140]	; (80069b8 <_svfiprintf_r+0x1f4>)
 800692c:	bb1b      	cbnz	r3, 8006976 <_svfiprintf_r+0x1b2>
 800692e:	9b03      	ldr	r3, [sp, #12]
 8006930:	3307      	adds	r3, #7
 8006932:	f023 0307 	bic.w	r3, r3, #7
 8006936:	3308      	adds	r3, #8
 8006938:	9303      	str	r3, [sp, #12]
 800693a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800693c:	4433      	add	r3, r6
 800693e:	9309      	str	r3, [sp, #36]	; 0x24
 8006940:	e767      	b.n	8006812 <_svfiprintf_r+0x4e>
 8006942:	fb0c 3202 	mla	r2, ip, r2, r3
 8006946:	460c      	mov	r4, r1
 8006948:	2001      	movs	r0, #1
 800694a:	e7a5      	b.n	8006898 <_svfiprintf_r+0xd4>
 800694c:	2300      	movs	r3, #0
 800694e:	3401      	adds	r4, #1
 8006950:	9305      	str	r3, [sp, #20]
 8006952:	4619      	mov	r1, r3
 8006954:	f04f 0c0a 	mov.w	ip, #10
 8006958:	4620      	mov	r0, r4
 800695a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800695e:	3a30      	subs	r2, #48	; 0x30
 8006960:	2a09      	cmp	r2, #9
 8006962:	d903      	bls.n	800696c <_svfiprintf_r+0x1a8>
 8006964:	2b00      	cmp	r3, #0
 8006966:	d0c5      	beq.n	80068f4 <_svfiprintf_r+0x130>
 8006968:	9105      	str	r1, [sp, #20]
 800696a:	e7c3      	b.n	80068f4 <_svfiprintf_r+0x130>
 800696c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006970:	4604      	mov	r4, r0
 8006972:	2301      	movs	r3, #1
 8006974:	e7f0      	b.n	8006958 <_svfiprintf_r+0x194>
 8006976:	ab03      	add	r3, sp, #12
 8006978:	9300      	str	r3, [sp, #0]
 800697a:	462a      	mov	r2, r5
 800697c:	4b0f      	ldr	r3, [pc, #60]	; (80069bc <_svfiprintf_r+0x1f8>)
 800697e:	a904      	add	r1, sp, #16
 8006980:	4638      	mov	r0, r7
 8006982:	f3af 8000 	nop.w
 8006986:	1c42      	adds	r2, r0, #1
 8006988:	4606      	mov	r6, r0
 800698a:	d1d6      	bne.n	800693a <_svfiprintf_r+0x176>
 800698c:	89ab      	ldrh	r3, [r5, #12]
 800698e:	065b      	lsls	r3, r3, #25
 8006990:	f53f af2c 	bmi.w	80067ec <_svfiprintf_r+0x28>
 8006994:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006996:	b01d      	add	sp, #116	; 0x74
 8006998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800699c:	ab03      	add	r3, sp, #12
 800699e:	9300      	str	r3, [sp, #0]
 80069a0:	462a      	mov	r2, r5
 80069a2:	4b06      	ldr	r3, [pc, #24]	; (80069bc <_svfiprintf_r+0x1f8>)
 80069a4:	a904      	add	r1, sp, #16
 80069a6:	4638      	mov	r0, r7
 80069a8:	f000 f87a 	bl	8006aa0 <_printf_i>
 80069ac:	e7eb      	b.n	8006986 <_svfiprintf_r+0x1c2>
 80069ae:	bf00      	nop
 80069b0:	08006ef8 	.word	0x08006ef8
 80069b4:	08006f02 	.word	0x08006f02
 80069b8:	00000000 	.word	0x00000000
 80069bc:	0800670d 	.word	0x0800670d
 80069c0:	08006efe 	.word	0x08006efe

080069c4 <_printf_common>:
 80069c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069c8:	4616      	mov	r6, r2
 80069ca:	4699      	mov	r9, r3
 80069cc:	688a      	ldr	r2, [r1, #8]
 80069ce:	690b      	ldr	r3, [r1, #16]
 80069d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80069d4:	4293      	cmp	r3, r2
 80069d6:	bfb8      	it	lt
 80069d8:	4613      	movlt	r3, r2
 80069da:	6033      	str	r3, [r6, #0]
 80069dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80069e0:	4607      	mov	r7, r0
 80069e2:	460c      	mov	r4, r1
 80069e4:	b10a      	cbz	r2, 80069ea <_printf_common+0x26>
 80069e6:	3301      	adds	r3, #1
 80069e8:	6033      	str	r3, [r6, #0]
 80069ea:	6823      	ldr	r3, [r4, #0]
 80069ec:	0699      	lsls	r1, r3, #26
 80069ee:	bf42      	ittt	mi
 80069f0:	6833      	ldrmi	r3, [r6, #0]
 80069f2:	3302      	addmi	r3, #2
 80069f4:	6033      	strmi	r3, [r6, #0]
 80069f6:	6825      	ldr	r5, [r4, #0]
 80069f8:	f015 0506 	ands.w	r5, r5, #6
 80069fc:	d106      	bne.n	8006a0c <_printf_common+0x48>
 80069fe:	f104 0a19 	add.w	sl, r4, #25
 8006a02:	68e3      	ldr	r3, [r4, #12]
 8006a04:	6832      	ldr	r2, [r6, #0]
 8006a06:	1a9b      	subs	r3, r3, r2
 8006a08:	42ab      	cmp	r3, r5
 8006a0a:	dc26      	bgt.n	8006a5a <_printf_common+0x96>
 8006a0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006a10:	1e13      	subs	r3, r2, #0
 8006a12:	6822      	ldr	r2, [r4, #0]
 8006a14:	bf18      	it	ne
 8006a16:	2301      	movne	r3, #1
 8006a18:	0692      	lsls	r2, r2, #26
 8006a1a:	d42b      	bmi.n	8006a74 <_printf_common+0xb0>
 8006a1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a20:	4649      	mov	r1, r9
 8006a22:	4638      	mov	r0, r7
 8006a24:	47c0      	blx	r8
 8006a26:	3001      	adds	r0, #1
 8006a28:	d01e      	beq.n	8006a68 <_printf_common+0xa4>
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	68e5      	ldr	r5, [r4, #12]
 8006a2e:	6832      	ldr	r2, [r6, #0]
 8006a30:	f003 0306 	and.w	r3, r3, #6
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	bf08      	it	eq
 8006a38:	1aad      	subeq	r5, r5, r2
 8006a3a:	68a3      	ldr	r3, [r4, #8]
 8006a3c:	6922      	ldr	r2, [r4, #16]
 8006a3e:	bf0c      	ite	eq
 8006a40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a44:	2500      	movne	r5, #0
 8006a46:	4293      	cmp	r3, r2
 8006a48:	bfc4      	itt	gt
 8006a4a:	1a9b      	subgt	r3, r3, r2
 8006a4c:	18ed      	addgt	r5, r5, r3
 8006a4e:	2600      	movs	r6, #0
 8006a50:	341a      	adds	r4, #26
 8006a52:	42b5      	cmp	r5, r6
 8006a54:	d11a      	bne.n	8006a8c <_printf_common+0xc8>
 8006a56:	2000      	movs	r0, #0
 8006a58:	e008      	b.n	8006a6c <_printf_common+0xa8>
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	4652      	mov	r2, sl
 8006a5e:	4649      	mov	r1, r9
 8006a60:	4638      	mov	r0, r7
 8006a62:	47c0      	blx	r8
 8006a64:	3001      	adds	r0, #1
 8006a66:	d103      	bne.n	8006a70 <_printf_common+0xac>
 8006a68:	f04f 30ff 	mov.w	r0, #4294967295
 8006a6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a70:	3501      	adds	r5, #1
 8006a72:	e7c6      	b.n	8006a02 <_printf_common+0x3e>
 8006a74:	18e1      	adds	r1, r4, r3
 8006a76:	1c5a      	adds	r2, r3, #1
 8006a78:	2030      	movs	r0, #48	; 0x30
 8006a7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a7e:	4422      	add	r2, r4
 8006a80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a88:	3302      	adds	r3, #2
 8006a8a:	e7c7      	b.n	8006a1c <_printf_common+0x58>
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	4622      	mov	r2, r4
 8006a90:	4649      	mov	r1, r9
 8006a92:	4638      	mov	r0, r7
 8006a94:	47c0      	blx	r8
 8006a96:	3001      	adds	r0, #1
 8006a98:	d0e6      	beq.n	8006a68 <_printf_common+0xa4>
 8006a9a:	3601      	adds	r6, #1
 8006a9c:	e7d9      	b.n	8006a52 <_printf_common+0x8e>
	...

08006aa0 <_printf_i>:
 8006aa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aa4:	7e0f      	ldrb	r7, [r1, #24]
 8006aa6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006aa8:	2f78      	cmp	r7, #120	; 0x78
 8006aaa:	4691      	mov	r9, r2
 8006aac:	4680      	mov	r8, r0
 8006aae:	460c      	mov	r4, r1
 8006ab0:	469a      	mov	sl, r3
 8006ab2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006ab6:	d807      	bhi.n	8006ac8 <_printf_i+0x28>
 8006ab8:	2f62      	cmp	r7, #98	; 0x62
 8006aba:	d80a      	bhi.n	8006ad2 <_printf_i+0x32>
 8006abc:	2f00      	cmp	r7, #0
 8006abe:	f000 80d8 	beq.w	8006c72 <_printf_i+0x1d2>
 8006ac2:	2f58      	cmp	r7, #88	; 0x58
 8006ac4:	f000 80a3 	beq.w	8006c0e <_printf_i+0x16e>
 8006ac8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006acc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006ad0:	e03a      	b.n	8006b48 <_printf_i+0xa8>
 8006ad2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006ad6:	2b15      	cmp	r3, #21
 8006ad8:	d8f6      	bhi.n	8006ac8 <_printf_i+0x28>
 8006ada:	a101      	add	r1, pc, #4	; (adr r1, 8006ae0 <_printf_i+0x40>)
 8006adc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ae0:	08006b39 	.word	0x08006b39
 8006ae4:	08006b4d 	.word	0x08006b4d
 8006ae8:	08006ac9 	.word	0x08006ac9
 8006aec:	08006ac9 	.word	0x08006ac9
 8006af0:	08006ac9 	.word	0x08006ac9
 8006af4:	08006ac9 	.word	0x08006ac9
 8006af8:	08006b4d 	.word	0x08006b4d
 8006afc:	08006ac9 	.word	0x08006ac9
 8006b00:	08006ac9 	.word	0x08006ac9
 8006b04:	08006ac9 	.word	0x08006ac9
 8006b08:	08006ac9 	.word	0x08006ac9
 8006b0c:	08006c59 	.word	0x08006c59
 8006b10:	08006b7d 	.word	0x08006b7d
 8006b14:	08006c3b 	.word	0x08006c3b
 8006b18:	08006ac9 	.word	0x08006ac9
 8006b1c:	08006ac9 	.word	0x08006ac9
 8006b20:	08006c7b 	.word	0x08006c7b
 8006b24:	08006ac9 	.word	0x08006ac9
 8006b28:	08006b7d 	.word	0x08006b7d
 8006b2c:	08006ac9 	.word	0x08006ac9
 8006b30:	08006ac9 	.word	0x08006ac9
 8006b34:	08006c43 	.word	0x08006c43
 8006b38:	682b      	ldr	r3, [r5, #0]
 8006b3a:	1d1a      	adds	r2, r3, #4
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	602a      	str	r2, [r5, #0]
 8006b40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e0a3      	b.n	8006c94 <_printf_i+0x1f4>
 8006b4c:	6820      	ldr	r0, [r4, #0]
 8006b4e:	6829      	ldr	r1, [r5, #0]
 8006b50:	0606      	lsls	r6, r0, #24
 8006b52:	f101 0304 	add.w	r3, r1, #4
 8006b56:	d50a      	bpl.n	8006b6e <_printf_i+0xce>
 8006b58:	680e      	ldr	r6, [r1, #0]
 8006b5a:	602b      	str	r3, [r5, #0]
 8006b5c:	2e00      	cmp	r6, #0
 8006b5e:	da03      	bge.n	8006b68 <_printf_i+0xc8>
 8006b60:	232d      	movs	r3, #45	; 0x2d
 8006b62:	4276      	negs	r6, r6
 8006b64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b68:	485e      	ldr	r0, [pc, #376]	; (8006ce4 <_printf_i+0x244>)
 8006b6a:	230a      	movs	r3, #10
 8006b6c:	e019      	b.n	8006ba2 <_printf_i+0x102>
 8006b6e:	680e      	ldr	r6, [r1, #0]
 8006b70:	602b      	str	r3, [r5, #0]
 8006b72:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006b76:	bf18      	it	ne
 8006b78:	b236      	sxthne	r6, r6
 8006b7a:	e7ef      	b.n	8006b5c <_printf_i+0xbc>
 8006b7c:	682b      	ldr	r3, [r5, #0]
 8006b7e:	6820      	ldr	r0, [r4, #0]
 8006b80:	1d19      	adds	r1, r3, #4
 8006b82:	6029      	str	r1, [r5, #0]
 8006b84:	0601      	lsls	r1, r0, #24
 8006b86:	d501      	bpl.n	8006b8c <_printf_i+0xec>
 8006b88:	681e      	ldr	r6, [r3, #0]
 8006b8a:	e002      	b.n	8006b92 <_printf_i+0xf2>
 8006b8c:	0646      	lsls	r6, r0, #25
 8006b8e:	d5fb      	bpl.n	8006b88 <_printf_i+0xe8>
 8006b90:	881e      	ldrh	r6, [r3, #0]
 8006b92:	4854      	ldr	r0, [pc, #336]	; (8006ce4 <_printf_i+0x244>)
 8006b94:	2f6f      	cmp	r7, #111	; 0x6f
 8006b96:	bf0c      	ite	eq
 8006b98:	2308      	moveq	r3, #8
 8006b9a:	230a      	movne	r3, #10
 8006b9c:	2100      	movs	r1, #0
 8006b9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ba2:	6865      	ldr	r5, [r4, #4]
 8006ba4:	60a5      	str	r5, [r4, #8]
 8006ba6:	2d00      	cmp	r5, #0
 8006ba8:	bfa2      	ittt	ge
 8006baa:	6821      	ldrge	r1, [r4, #0]
 8006bac:	f021 0104 	bicge.w	r1, r1, #4
 8006bb0:	6021      	strge	r1, [r4, #0]
 8006bb2:	b90e      	cbnz	r6, 8006bb8 <_printf_i+0x118>
 8006bb4:	2d00      	cmp	r5, #0
 8006bb6:	d04d      	beq.n	8006c54 <_printf_i+0x1b4>
 8006bb8:	4615      	mov	r5, r2
 8006bba:	fbb6 f1f3 	udiv	r1, r6, r3
 8006bbe:	fb03 6711 	mls	r7, r3, r1, r6
 8006bc2:	5dc7      	ldrb	r7, [r0, r7]
 8006bc4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006bc8:	4637      	mov	r7, r6
 8006bca:	42bb      	cmp	r3, r7
 8006bcc:	460e      	mov	r6, r1
 8006bce:	d9f4      	bls.n	8006bba <_printf_i+0x11a>
 8006bd0:	2b08      	cmp	r3, #8
 8006bd2:	d10b      	bne.n	8006bec <_printf_i+0x14c>
 8006bd4:	6823      	ldr	r3, [r4, #0]
 8006bd6:	07de      	lsls	r6, r3, #31
 8006bd8:	d508      	bpl.n	8006bec <_printf_i+0x14c>
 8006bda:	6923      	ldr	r3, [r4, #16]
 8006bdc:	6861      	ldr	r1, [r4, #4]
 8006bde:	4299      	cmp	r1, r3
 8006be0:	bfde      	ittt	le
 8006be2:	2330      	movle	r3, #48	; 0x30
 8006be4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006be8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006bec:	1b52      	subs	r2, r2, r5
 8006bee:	6122      	str	r2, [r4, #16]
 8006bf0:	f8cd a000 	str.w	sl, [sp]
 8006bf4:	464b      	mov	r3, r9
 8006bf6:	aa03      	add	r2, sp, #12
 8006bf8:	4621      	mov	r1, r4
 8006bfa:	4640      	mov	r0, r8
 8006bfc:	f7ff fee2 	bl	80069c4 <_printf_common>
 8006c00:	3001      	adds	r0, #1
 8006c02:	d14c      	bne.n	8006c9e <_printf_i+0x1fe>
 8006c04:	f04f 30ff 	mov.w	r0, #4294967295
 8006c08:	b004      	add	sp, #16
 8006c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c0e:	4835      	ldr	r0, [pc, #212]	; (8006ce4 <_printf_i+0x244>)
 8006c10:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006c14:	6829      	ldr	r1, [r5, #0]
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	f851 6b04 	ldr.w	r6, [r1], #4
 8006c1c:	6029      	str	r1, [r5, #0]
 8006c1e:	061d      	lsls	r5, r3, #24
 8006c20:	d514      	bpl.n	8006c4c <_printf_i+0x1ac>
 8006c22:	07df      	lsls	r7, r3, #31
 8006c24:	bf44      	itt	mi
 8006c26:	f043 0320 	orrmi.w	r3, r3, #32
 8006c2a:	6023      	strmi	r3, [r4, #0]
 8006c2c:	b91e      	cbnz	r6, 8006c36 <_printf_i+0x196>
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	f023 0320 	bic.w	r3, r3, #32
 8006c34:	6023      	str	r3, [r4, #0]
 8006c36:	2310      	movs	r3, #16
 8006c38:	e7b0      	b.n	8006b9c <_printf_i+0xfc>
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	f043 0320 	orr.w	r3, r3, #32
 8006c40:	6023      	str	r3, [r4, #0]
 8006c42:	2378      	movs	r3, #120	; 0x78
 8006c44:	4828      	ldr	r0, [pc, #160]	; (8006ce8 <_printf_i+0x248>)
 8006c46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006c4a:	e7e3      	b.n	8006c14 <_printf_i+0x174>
 8006c4c:	0659      	lsls	r1, r3, #25
 8006c4e:	bf48      	it	mi
 8006c50:	b2b6      	uxthmi	r6, r6
 8006c52:	e7e6      	b.n	8006c22 <_printf_i+0x182>
 8006c54:	4615      	mov	r5, r2
 8006c56:	e7bb      	b.n	8006bd0 <_printf_i+0x130>
 8006c58:	682b      	ldr	r3, [r5, #0]
 8006c5a:	6826      	ldr	r6, [r4, #0]
 8006c5c:	6961      	ldr	r1, [r4, #20]
 8006c5e:	1d18      	adds	r0, r3, #4
 8006c60:	6028      	str	r0, [r5, #0]
 8006c62:	0635      	lsls	r5, r6, #24
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	d501      	bpl.n	8006c6c <_printf_i+0x1cc>
 8006c68:	6019      	str	r1, [r3, #0]
 8006c6a:	e002      	b.n	8006c72 <_printf_i+0x1d2>
 8006c6c:	0670      	lsls	r0, r6, #25
 8006c6e:	d5fb      	bpl.n	8006c68 <_printf_i+0x1c8>
 8006c70:	8019      	strh	r1, [r3, #0]
 8006c72:	2300      	movs	r3, #0
 8006c74:	6123      	str	r3, [r4, #16]
 8006c76:	4615      	mov	r5, r2
 8006c78:	e7ba      	b.n	8006bf0 <_printf_i+0x150>
 8006c7a:	682b      	ldr	r3, [r5, #0]
 8006c7c:	1d1a      	adds	r2, r3, #4
 8006c7e:	602a      	str	r2, [r5, #0]
 8006c80:	681d      	ldr	r5, [r3, #0]
 8006c82:	6862      	ldr	r2, [r4, #4]
 8006c84:	2100      	movs	r1, #0
 8006c86:	4628      	mov	r0, r5
 8006c88:	f7f9 faaa 	bl	80001e0 <memchr>
 8006c8c:	b108      	cbz	r0, 8006c92 <_printf_i+0x1f2>
 8006c8e:	1b40      	subs	r0, r0, r5
 8006c90:	6060      	str	r0, [r4, #4]
 8006c92:	6863      	ldr	r3, [r4, #4]
 8006c94:	6123      	str	r3, [r4, #16]
 8006c96:	2300      	movs	r3, #0
 8006c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c9c:	e7a8      	b.n	8006bf0 <_printf_i+0x150>
 8006c9e:	6923      	ldr	r3, [r4, #16]
 8006ca0:	462a      	mov	r2, r5
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	4640      	mov	r0, r8
 8006ca6:	47d0      	blx	sl
 8006ca8:	3001      	adds	r0, #1
 8006caa:	d0ab      	beq.n	8006c04 <_printf_i+0x164>
 8006cac:	6823      	ldr	r3, [r4, #0]
 8006cae:	079b      	lsls	r3, r3, #30
 8006cb0:	d413      	bmi.n	8006cda <_printf_i+0x23a>
 8006cb2:	68e0      	ldr	r0, [r4, #12]
 8006cb4:	9b03      	ldr	r3, [sp, #12]
 8006cb6:	4298      	cmp	r0, r3
 8006cb8:	bfb8      	it	lt
 8006cba:	4618      	movlt	r0, r3
 8006cbc:	e7a4      	b.n	8006c08 <_printf_i+0x168>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	4632      	mov	r2, r6
 8006cc2:	4649      	mov	r1, r9
 8006cc4:	4640      	mov	r0, r8
 8006cc6:	47d0      	blx	sl
 8006cc8:	3001      	adds	r0, #1
 8006cca:	d09b      	beq.n	8006c04 <_printf_i+0x164>
 8006ccc:	3501      	adds	r5, #1
 8006cce:	68e3      	ldr	r3, [r4, #12]
 8006cd0:	9903      	ldr	r1, [sp, #12]
 8006cd2:	1a5b      	subs	r3, r3, r1
 8006cd4:	42ab      	cmp	r3, r5
 8006cd6:	dcf2      	bgt.n	8006cbe <_printf_i+0x21e>
 8006cd8:	e7eb      	b.n	8006cb2 <_printf_i+0x212>
 8006cda:	2500      	movs	r5, #0
 8006cdc:	f104 0619 	add.w	r6, r4, #25
 8006ce0:	e7f5      	b.n	8006cce <_printf_i+0x22e>
 8006ce2:	bf00      	nop
 8006ce4:	08006f09 	.word	0x08006f09
 8006ce8:	08006f1a 	.word	0x08006f1a

08006cec <memmove>:
 8006cec:	4288      	cmp	r0, r1
 8006cee:	b510      	push	{r4, lr}
 8006cf0:	eb01 0402 	add.w	r4, r1, r2
 8006cf4:	d902      	bls.n	8006cfc <memmove+0x10>
 8006cf6:	4284      	cmp	r4, r0
 8006cf8:	4623      	mov	r3, r4
 8006cfa:	d807      	bhi.n	8006d0c <memmove+0x20>
 8006cfc:	1e43      	subs	r3, r0, #1
 8006cfe:	42a1      	cmp	r1, r4
 8006d00:	d008      	beq.n	8006d14 <memmove+0x28>
 8006d02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006d0a:	e7f8      	b.n	8006cfe <memmove+0x12>
 8006d0c:	4402      	add	r2, r0
 8006d0e:	4601      	mov	r1, r0
 8006d10:	428a      	cmp	r2, r1
 8006d12:	d100      	bne.n	8006d16 <memmove+0x2a>
 8006d14:	bd10      	pop	{r4, pc}
 8006d16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006d1e:	e7f7      	b.n	8006d10 <memmove+0x24>

08006d20 <_realloc_r>:
 8006d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d24:	4680      	mov	r8, r0
 8006d26:	4614      	mov	r4, r2
 8006d28:	460e      	mov	r6, r1
 8006d2a:	b921      	cbnz	r1, 8006d36 <_realloc_r+0x16>
 8006d2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d30:	4611      	mov	r1, r2
 8006d32:	f7ff bb85 	b.w	8006440 <_malloc_r>
 8006d36:	b92a      	cbnz	r2, 8006d44 <_realloc_r+0x24>
 8006d38:	f7ff fc9c 	bl	8006674 <_free_r>
 8006d3c:	4625      	mov	r5, r4
 8006d3e:	4628      	mov	r0, r5
 8006d40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d44:	f000 f81b 	bl	8006d7e <_malloc_usable_size_r>
 8006d48:	4284      	cmp	r4, r0
 8006d4a:	4607      	mov	r7, r0
 8006d4c:	d802      	bhi.n	8006d54 <_realloc_r+0x34>
 8006d4e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006d52:	d812      	bhi.n	8006d7a <_realloc_r+0x5a>
 8006d54:	4621      	mov	r1, r4
 8006d56:	4640      	mov	r0, r8
 8006d58:	f7ff fb72 	bl	8006440 <_malloc_r>
 8006d5c:	4605      	mov	r5, r0
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	d0ed      	beq.n	8006d3e <_realloc_r+0x1e>
 8006d62:	42bc      	cmp	r4, r7
 8006d64:	4622      	mov	r2, r4
 8006d66:	4631      	mov	r1, r6
 8006d68:	bf28      	it	cs
 8006d6a:	463a      	movcs	r2, r7
 8006d6c:	f7ff fb32 	bl	80063d4 <memcpy>
 8006d70:	4631      	mov	r1, r6
 8006d72:	4640      	mov	r0, r8
 8006d74:	f7ff fc7e 	bl	8006674 <_free_r>
 8006d78:	e7e1      	b.n	8006d3e <_realloc_r+0x1e>
 8006d7a:	4635      	mov	r5, r6
 8006d7c:	e7df      	b.n	8006d3e <_realloc_r+0x1e>

08006d7e <_malloc_usable_size_r>:
 8006d7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d82:	1f18      	subs	r0, r3, #4
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	bfbc      	itt	lt
 8006d88:	580b      	ldrlt	r3, [r1, r0]
 8006d8a:	18c0      	addlt	r0, r0, r3
 8006d8c:	4770      	bx	lr
	...

08006d90 <_init>:
 8006d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d92:	bf00      	nop
 8006d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d96:	bc08      	pop	{r3}
 8006d98:	469e      	mov	lr, r3
 8006d9a:	4770      	bx	lr

08006d9c <_fini>:
 8006d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d9e:	bf00      	nop
 8006da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006da2:	bc08      	pop	{r3}
 8006da4:	469e      	mov	lr, r3
 8006da6:	4770      	bx	lr
