{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610683983591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610683983591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 15 07:13:03 2021 " "Processing started: Fri Jan 15 07:13:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610683983591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610683983591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CrossBar -c CrossBar " "Command: quartus_map --read_settings_files=on --write_settings_files=off CrossBar -c CrossBar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610683983591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610683984011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610683984011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossbar.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossbar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CrossBar " "Found entity 1: CrossBar" {  } { { "CrossBar.sv" "" { Text "D:/Personal data 2/Coding practic/Quartus/CrossBar/CrossBar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610683993071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610683993071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "D:/Personal data 2/Coding practic/Quartus/CrossBar/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610683993071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610683993071 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplex.sv(46) " "Verilog HDL warning at Multiplex.sv(46): extended using \"x\" or \"z\"" {  } { { "Multiplex.sv" "" { Text "D:/Personal data 2/Coding practic/Quartus/CrossBar/Multiplex.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1610683993081 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplex.sv(47) " "Verilog HDL warning at Multiplex.sv(47): extended using \"x\" or \"z\"" {  } { { "Multiplex.sv" "" { Text "D:/Personal data 2/Coding practic/Quartus/CrossBar/Multiplex.sv" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1610683993081 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplex.sv(48) " "Verilog HDL warning at Multiplex.sv(48): extended using \"x\" or \"z\"" {  } { { "Multiplex.sv" "" { Text "D:/Personal data 2/Coding practic/Quartus/CrossBar/Multiplex.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1610683993081 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplex.sv(49) " "Verilog HDL warning at Multiplex.sv(49): extended using \"x\" or \"z\"" {  } { { "Multiplex.sv" "" { Text "D:/Personal data 2/Coding practic/Quartus/CrossBar/Multiplex.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1610683993081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplex " "Found entity 1: Multiplex" {  } { { "Multiplex.sv" "" { Text "D:/Personal data 2/Coding practic/Quartus/CrossBar/Multiplex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610683993081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610683993081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CrossBar " "Elaborating entity \"CrossBar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610683993181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Cntrl1 " "Elaborating entity \"Control\" for hierarchy \"Control:Cntrl1\"" {  } { { "CrossBar.sv" "Cntrl1" { Text "D:/Personal data 2/Coding practic/Quartus/CrossBar/CrossBar.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610683993281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Cntrl2 " "Elaborating entity \"Control\" for hierarchy \"Control:Cntrl2\"" {  } { { "CrossBar.sv" "Cntrl2" { Text "D:/Personal data 2/Coding practic/Quartus/CrossBar/CrossBar.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610683993471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplex Multiplex:Communication " "Elaborating entity \"Multiplex\" for hierarchy \"Multiplex:Communication\"" {  } { { "CrossBar.sv" "Communication" { Text "D:/Personal data 2/Coding practic/Quartus/CrossBar/CrossBar.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610683993511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "628 " "Implemented 628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610683994352 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610683994352 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "128 " "Implemented 128 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1610683994352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "358 " "Implemented 358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610683994352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610683994352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Personal data 2/Coding practic/Quartus/CrossBar/output_files/CrossBar.map.smsg " "Generated suppressed messages file D:/Personal data 2/Coding practic/Quartus/CrossBar/output_files/CrossBar.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610683995116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610683995201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 15 07:13:15 2021 " "Processing ended: Fri Jan 15 07:13:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610683995201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610683995201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610683995201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610683995201 ""}
