\hypertarget{struct_l_p_c___s_p_i___type_def}{\section{\-L\-P\-C\-\_\-\-S\-P\-I\-\_\-\-Type\-Def \-Struct \-Reference}
\label{struct_l_p_c___s_p_i___type_def}\index{\-L\-P\-C\-\_\-\-S\-P\-I\-\_\-\-Type\-Def@{\-L\-P\-C\-\_\-\-S\-P\-I\-\_\-\-Type\-Def}}
}


\-Serial \-Peripheral \-Interface (\-S\-P\-I) register structure definition.  




{\ttfamily \#include $<$\-L\-P\-C17xx.\-h$>$}

\subsection*{\-Public \-Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_l_p_c___s_p_i___type_def_a2ce61227161a66342c0dce924d0321fb}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-S\-P\-C\-R}}\label{struct_l_p_c___s_p_i___type_def_a2ce61227161a66342c0dce924d0321fb}

\item 
\hypertarget{struct_l_p_c___s_p_i___type_def_aebaf5d2e15c80b727a52076ebdfe2f03}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-S\-P\-S\-R}}\label{struct_l_p_c___s_p_i___type_def_aebaf5d2e15c80b727a52076ebdfe2f03}

\item 
\hypertarget{struct_l_p_c___s_p_i___type_def_a558ae704365ae5678d2f08a4e5074ec3}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-S\-P\-D\-R}}\label{struct_l_p_c___s_p_i___type_def_a558ae704365ae5678d2f08a4e5074ec3}

\item 
\hypertarget{struct_l_p_c___s_p_i___type_def_a1d5ce3ea68c2dfaec14d3597cdff996e}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-S\-P\-C\-C\-R}}\label{struct_l_p_c___s_p_i___type_def_a1d5ce3ea68c2dfaec14d3597cdff996e}

\item 
\hypertarget{struct_l_p_c___s_p_i___type_def_ab3810e1580fe80ed0b3651cf5c035ab7}{uint32\-\_\-t {\bfseries \-R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}3\mbox{]}}\label{struct_l_p_c___s_p_i___type_def_ab3810e1580fe80ed0b3651cf5c035ab7}

\item 
\hypertarget{struct_l_p_c___s_p_i___type_def_a44a40dbc05125566c6f8426daa13254a}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-S\-P\-I\-N\-T}}\label{struct_l_p_c___s_p_i___type_def_a44a40dbc05125566c6f8426daa13254a}

\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-Serial \-Peripheral \-Interface (\-S\-P\-I) register structure definition. 

\-Definition at line 443 of file \-L\-P\-C17xx.\-h.



\-The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\-C\-:/tesis/localwork/workspace/\-Flight\-Computer/src/board/\-L\-P\-C\-Xpresso/\-L\-P\-C17\-X\-X\-\_\-\-C\-M\-S\-I\-S\-\_\-\-Drivers/\-Core/\-C\-M3/\-Device\-Support/\-N\-X\-P/\-L\-P\-C17xx/\hyperlink{_l_p_c17xx_8h}{\-L\-P\-C17xx.\-h}\end{DoxyCompactItemize}
