Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Jul 08 22:39:04 2021
| Host         : RayBeast running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file onBoard_control_sets_placed.rpt
| Design       : onBoard
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    66 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           25 |
| No           | No                    | Yes                    |              89 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            2016 |          862 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------+------------------+------------------+----------------+
|  seg/seg7_clk  |                                             | reset_IBUF       |                1 |              3 |
| ~clk_IBUF_BUFG | scc/dmem_1/memory[31][31]_i_1_n_1           | reset_IBUF       |               22 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[10][31]_i_1_n_1 | reset_IBUF       |               11 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[11][31]_i_1_n_1 | reset_IBUF       |               12 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[12][31]_i_1_n_1 | reset_IBUF       |               11 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[13][31]_i_1_n_1 | reset_IBUF       |               15 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[14][31]_i_1_n_1 | reset_IBUF       |               16 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[15][31]_i_1_n_1 | reset_IBUF       |               19 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[16][31]_i_1_n_1 | reset_IBUF       |                8 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[17][31]_i_1_n_1 | reset_IBUF       |               15 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[18][31]_i_1_n_1 | reset_IBUF       |               10 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[19][31]_i_1_n_1 | reset_IBUF       |               13 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[1][31]_i_1_n_1  | reset_IBUF       |               19 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[20][31]_i_1_n_1 | reset_IBUF       |               10 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[21][31]_i_1_n_1 | reset_IBUF       |               13 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[22][31]_i_1_n_1 | reset_IBUF       |               12 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[23][31]_i_1_n_1 | reset_IBUF       |               20 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[24][31]_i_1_n_1 | reset_IBUF       |               11 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[25][31]_i_1_n_1 | reset_IBUF       |               10 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[26][31]_i_1_n_1 | reset_IBUF       |                8 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[27][31]_i_1_n_1 | reset_IBUF       |                9 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[28][31]_i_1_n_1 | reset_IBUF       |                8 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[29][31]_i_1_n_1 | reset_IBUF       |               12 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[2][31]_i_1_n_1  | reset_IBUF       |               15 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[30][31]_i_1_n_1 | reset_IBUF       |               15 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[3][31]_i_1_n_1  | reset_IBUF       |               15 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[4][31]_i_1_n_1  | reset_IBUF       |               12 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[5][31]_i_1_n_1  | reset_IBUF       |                8 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[6][31]_i_1_n_1  | reset_IBUF       |               14 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[7][31]_i_1_n_1  | reset_IBUF       |               14 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[8][31]_i_1_n_1  | reset_IBUF       |               16 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg[9][31]_i_1_n_1  | reset_IBUF       |               26 |             32 |
|  clk_IBUF_BUFG | scc/sccpu/cpu_ref/array_reg_reg[31]0        | reset_IBUF       |               12 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/E[0]                        | reset_IBUF       |               16 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[10][31][0]       | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[11][31][0]       | reset_IBUF       |               13 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[12][31][0]       | reset_IBUF       |               16 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[16][31][0]       | reset_IBUF       |                9 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[13][31][0]       | reset_IBUF       |               12 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[14][31][0]       | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[17][31][0]       | reset_IBUF       |               12 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[18][31][0]       | reset_IBUF       |               11 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[19][31][0]       | reset_IBUF       |               10 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[1][31][0]        | reset_IBUF       |               17 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[20][31][0]       | reset_IBUF       |               12 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[21][31][0]       | reset_IBUF       |               10 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[22][31][0]       | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[24][31][0]       | reset_IBUF       |               13 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[25][31][0]       | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[26][31][0]       | reset_IBUF       |               13 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[27][31][0]       | reset_IBUF       |               12 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[28][31][0]       | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[29][31][0]       | reset_IBUF       |               16 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[2][31][0]        | reset_IBUF       |                9 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[30][31][0]       | reset_IBUF       |               15 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[3][31][0]        | reset_IBUF       |               16 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[4][31][0]        | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[5][31][0]        | reset_IBUF       |               13 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[6][31][0]        | reset_IBUF       |               15 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[7][31][0]        | reset_IBUF       |               22 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[8][31]_0[0]      | reset_IBUF       |               13 |             32 |
| ~clk_IBUF_BUFG | scc/sccpu/alu_1/memory_reg[9][31][0]        | reset_IBUF       |               20 |             32 |
| ~clk_IBUF_BUFG | scc/dmem_1/memory[15][31]_i_1_n_1           | reset_IBUF       |               14 |             32 |
| ~clk_IBUF_BUFG | scc/dmem_1/memory[23][31]_i_1_n_1           | reset_IBUF       |               18 |             32 |
|  n_0_32_BUFG   |                                             |                  |               25 |             36 |
|  clk_IBUF_BUFG |                                             | reset_IBUF       |               27 |             86 |
+----------------+---------------------------------------------+------------------+------------------+----------------+


