/*
 *  TMC4330_Mask_Shift.h
 *  Author: LK
 *  Generated by MaskShiftConverter (unchecked)
 */

#ifndef TMC4330_MASK_SHIFT_H
#define TMC4330_MASK_SHIFT_H

	#define TMC4330_USE_ASTART_AND_VSTART_MASK               0x01 // GENERAL_CONF // Sets AACTUAL = ASTART or -ASTART at ramp start and in the case of VSTART ? 0
	#define TMC4330_USE_ASTART_AND_VSTART_SHIFT              0 // min.: 0, max.: 1, default: 0
	#define TMC4330_DIRECT_ACC_VAL_EN_MASK                   0x02 // GENERAL_CONF // Acceleration values are set directly as steps per clock cycle.
	#define TMC4330_DIRECT_ACC_VAL_EN_SHIFT                  1 // min.: 0, max.: 1, default: 0
	#define TMC4330_DIRECT_BOW_VAL_EN_MASK                   0x04 // GENERAL_CONF // Bow values are set directly as steps per clock cycle
	#define TMC4330_DIRECT_BOW_VAL_EN_SHIFT                  2 // min.: 0, max.: 1, default: 0
	#define TMC4330_STEP_INACTIVE_POL_MASK                   0x08 // GENERAL_CONF // Inactive STPOUT polarity
	#define TMC4330_STEP_INACTIVE_POL_SHIFT                  3 // min.: 0, max.: 1, default: 0
	#define TMC4330_TOGGLE_STEP_MASK                         0x10 // GENERAL_CONF // Every level change of STPOUT indicates a step
	#define TMC4330_TOGGLE_STEP_SHIFT                        4 // min.: 0, max.: 1, default: 0
	#define TMC4330_POL_DIR_OUT_MASK                         0x20 // GENERAL_CONF // DIROUT negative direction polarity
	#define TMC4330_POL_DIR_OUT_SHIFT                        5 // min.: 0, max.: 1, default: 0
	#define TMC4330_SDIN_MODE_MASK                           0xC0 // GENERAL_CONF // External step control configuration
	#define TMC4330_SDIN_MODE_SHIFT                          6 // min.: 0, max.: 3, default: 0
	#define TMC4330_POL_DIR_IN_MASK                          0x0100 // GENERAL_CONF // DIRIN negative direction polarity
	#define TMC4330_POL_DIR_IN_SHIFT                         8 // min.: 0, max.: 1, default: 0
	#define TMC4330_SD_INDIRECT_CONTROL_MASK                 0x0200 // GENERAL_CONF // STPIN/DIRIN input signals will manipulate XTARGET register value, the internal ramp generator is used
	#define TMC4330_SD_INDIRECT_CONTROL_SHIFT                9 // min.: 0, max.: 1, default: 0
	#define TMC4330_SERIAL_ENC_IN_MODE_MASK                  0x0C00 // GENERAL_CONF // Connected encoder type
	#define TMC4330_SERIAL_ENC_IN_MODE_SHIFT                 10 // min.: 0, max.: 3, default: 0
	#define TMC4330_DIFF_ENC_IN_DISABLE_MASK                 0x1000 // GENERAL_CONF // Differential encoder interface inputs is disabled
	#define TMC4330_DIFF_ENC_IN_DISABLE_SHIFT                12 // min.: 0, max.: 1, default: 0
	#define TMC4330_INTR_POL_MASK                            0x8000 // GENERAL_CONF // Active INTR pin polarity
	#define TMC4330_INTR_POL_SHIFT                           15 // min.: 0, max.: 1, default: 0
	#define TMC4330_INVERT_POL_TARGET_REACHED_MASK           0x010000 // GENERAL_CONF // Inactive TARGET_REACHED pin polarity
	#define TMC4330_INVERT_POL_TARGET_REACHED_SHIFT          16 // min.: 0, max.: 1, default: 0
	#define TMC4330_PWM_OUT_EN_MASK                          0x800000 // GENERAL_CONF // Enabling Volatage controlled PWM
	#define TMC4330_PWM_OUT_EN_SHIFT                         23 // min.: 0, max.: 1, default: 0
	#define TMC4330_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_MASK    0x04000000 // GENERAL_CONF // VACTUAL = VSTART and AACTUAL = ASTART after switching off direct external step control
	#define TMC4330_AUTOMATIC_DIRECT_SDIN_SWITCH_OFF_SHIFT   26 // min.: 0, max.: 1, default: 0
	#define TMC4330_CIRCULAR_CNT_AS_XLATCH_MASK              0x08000000 // GENERAL_CONF // The register value of REV_CNT (#internal revolutions) is forwarded at register 0x36
	#define TMC4330_CIRCULAR_CNT_AS_XLATCH_SHIFT             27 // min.: 0, max.: 1, default: 0
	#define TMC4330_REVERSE_MOTOR_DIR_MASK                   0x10000000 // GENERAL_CONF // Reverse internal MSLUT direction
	#define TMC4330_REVERSE_MOTOR_DIR_SHIFT                  28 // min.: 0, max.: 1, default: 0
	#define TMC4330_INTR_TR_PU_PD_EN_MASK                    0x20000000 // GENERAL_CONF // INTR and TARGET_REACHED are used as outputs with gated pull-up and / or pull-down functionality
	#define TMC4330_INTR_TR_PU_PD_EN_SHIFT                   29 // min.: 0, max.: 1, default: 0
	#define TMC4330_INTR_AS_WIRED_AND_MASK                   0x40000000 // GENERAL_CONF // INTR output function is used as Wired-And
	#define TMC4330_INTR_AS_WIRED_AND_SHIFT                  30 // min.: 0, max.: 1, default: 0
	#define TMC4330_TR_AS_WIRED_AND_MASK                     0x80000000 // GENERAL_CONF // TARGET_REACHED output function is used as Wired-And
	#define TMC4330_TR_AS_WIRED_AND_SHIFT                    31 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOP_LEFT_EN_MASK                        0x01 // REFERENCE_CONF // Enabling STOPL reference pin
	#define TMC4330_STOP_LEFT_EN_SHIFT                       0 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOP_RIGHT_EN_MASK                       0x02 // REFERENCE_CONF // Enabling STOPR reference pin
	#define TMC4330_STOP_RIGHT_EN_SHIFT                      1 // min.: 0, max.: 1, default: 0
	#define TMC4330_POL_STOP_LEFT_MASK                       0x04 // REFERENCE_CONF // Active STOPL polarity
	#define TMC4330_POL_STOP_LEFT_SHIFT                      2 // min.: 0, max.: 1, default: 0
	#define TMC4330_POL_STOP_RIGHT_MASK                      0x08 // REFERENCE_CONF // Active STOPR polarity
	#define TMC4330_POL_STOP_RIGHT_SHIFT                     3 // min.: 0, max.: 1, default: 0
	#define TMC4330_INVERT_STOP_DIRECTION_MASK               0x10 // REFERENCE_CONF // Inverts STOPL/STOPR
	#define TMC4330_INVERT_STOP_DIRECTION_SHIFT              4 // min.: 0, max.: 1, default: 0
	#define TMC4330_SOFT_STOP_EN_MASK                        0x20 // REFERENCE_CONF // Enabling soft stop
	#define TMC4330_SOFT_STOP_EN_SHIFT                       5 // min.: 0, max.: 1, default: 0
	#define TMC4330_VIRTUAL_LEFT_LIMIT_EN_MASK               0x40 // REFERENCE_CONF // Enabling position limit VIRT_STOP_LEFT
	#define TMC4330_VIRTUAL_LEFT_LIMIT_EN_SHIFT              6 // min.: 0, max.: 1, default: 0
	#define TMC4330_VIRTUAL_RIGHT_LIMIT_EN_MASK              0x80 // REFERENCE_CONF // Enabling position limit VIRT_STOP_RIGHT
	#define TMC4330_VIRTUAL_RIGHT_LIMIT_EN_SHIFT             7 // min.: 0, max.: 1, default: 0
	#define TMC4330_VIRT_STOP_MODE_MASK                      0x0300 // REFERENCE_CONF // Virtual StopMode
	#define TMC4330_VIRT_STOP_MODE_SHIFT                     8 // min.: 1, max.: 2, default: 0
	#define TMC4330_LATCH_X_ON_INACTIVE_L_MASK               0x0400 // REFERENCE_CONF // X_LATCH = XACTUAL is stored in the case STOPL becomes inactive
	#define TMC4330_LATCH_X_ON_INACTIVE_L_SHIFT              10 // min.: 0, max.: 1, default: 0
	#define TMC4330_LATCH_X_ON_ACTIVE_L_MASK                 0x0800 // REFERENCE_CONF // X_LATCH = XACTUAL is stored in the case STOPL becomes active
	#define TMC4330_LATCH_X_ON_ACTIVE_L_SHIFT                11 // min.: 0, max.: 1, default: 0
	#define TMC4330_LATCH_X_ON_INACTIVE_R_MASK               0x1000 // REFERENCE_CONF // X_LATCH = XACTUAL is stored in the case STOPR becomes inactive
	#define TMC4330_LATCH_X_ON_INACTIVE_R_SHIFT              12 // min.: 0, max.: 1, default: 0
	#define TMC4330_LATCH_X_ON_ACTIVE_R_MASK                 0x2000 // REFERENCE_CONF // X_LATCH = XACTUAL is stored in the case STOPR becomes active
	#define TMC4330_LATCH_X_ON_ACTIVE_R_SHIFT                13 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOP_LEFT_IS_HOME_MASK                   0x4000 // REFERENCE_CONF // STOPL input signal is also the HOME position
	#define TMC4330_STOP_LEFT_IS_HOME_SHIFT                  14 // min.: 0, max.: 1, default: 0
	//#define TMC4330_STOP_LEFT_IS_HOME_MASK                 0x8000 // REFERENCE_CONF // STOPR input signal is also the HOME position
	//#define TMC4330_STOP_LEFT_IS_HOME_SHIFT                15 // min.: 0, max.: 1, default: 0
	#define TMC4330_HOME_EVENT_MASK                          0x0F0000 // REFERENCE_CONF // Home event
	#define TMC4330_HOME_EVENT_SHIFT                         16 // min.: 0, max.: 13, default: 0
	#define TMC4330_START_HOME_TRACKING_MASK                 0x100000 // REFERENCE_CONF // Storage of XACTUAL as X_HOME at next regular home event. This switch is reset after an executed homing. An XLATCH_DONE event will be also released then
	#define TMC4330_START_HOME_TRACKING_SHIFT                20 // min.: 0, max.: 1, default: 0
	#define TMC4330_CLR_POS_AT_TARGET_MASK                   0x200000 // REFERENCE_CONF // Set XACTUAL = 0 after XTARGET has been reached. The next ramp starts immediately
	#define TMC4330_CLR_POS_AT_TARGET_SHIFT                  21 // min.: 0, max.: 1, default: 0
	#define TMC4330_CIRCULAR_MOVEMENT_EN_MASK                0x400000 // REFERENCE_CONF // Range of XACTUAL is limited by X_RANGE: -X_RANGE = XACTUAL = X_RANGE - 1
	#define TMC4330_CIRCULAR_MOVEMENT_EN_SHIFT               22 // min.: 0, max.: 1, default: 0
	#define TMC4330_POS_COMP_OUTPUT_MASK                     0x01800000 // REFERENCE_CONF // TR pin output assignment
	#define TMC4330_POS_COMP_OUTPUT_SHIFT                    23 // min.: 0, max.: 3, default: 0
	#define TMC4330_POS_COMP_SOURCE_MASK                     0x02000000 // REFERENCE_CONF // POS_COMP vs. XACTUAL (=0) or POS_COMP vs. ENC_POS (=1)
	#define TMC4330_POS_COMP_SOURCE_SHIFT                    25 // min.: 0, max.: 1, default: 0
	#define TMC4330_MODIFIED_POS_COPARE_MASK                 0x30000000 // REFERENCE_CONF // POS_COMP_REACHED based on XACTUAL/ENC_POS vs.:
	#define TMC4330_MODIFIED_POS_COPARE_SHIFT                28 // min.: 0, max.: 3, default: 0
	#define TMC4330_CIRCULAR_ENC_EN_MASK                     0x80000000 // REFERENCE_CONF // Range of ENC_POS is limited by X_RANGE: -X_RANGE = XACTUAL = X_RANGE - 1
	#define TMC4330_CIRCULAR_ENC_EN_SHIFT                    31 // min.: 0, max.: 1, default: 0
	#define TMC4330_START_EN0_MASK                           0x01 // START_CONF // Alteration of XTARGET value requires distinct start signal
	#define TMC4330_START_EN0_SHIFT                          0 // min.: 0, max.: 1, default: 0
	#define TMC4330_START_EN1_MASK                           0x02 // START_CONF // Alteration of VMAX value requires distinct start signal
	#define TMC4330_START_EN1_SHIFT                          1 // min.: 0, max.: 1, default: 0
	#define TMC4330_START_EN2_MASK                           0x04 // START_CONF // Alteration of RAMPMODE value requires distinct start signal
	#define TMC4330_START_EN2_SHIFT                          2 // min.: 0, max.: 1, default: 0
	#define TMC4330_START_EN3_MASK                           0x08 // START_CONF // Alteration of GEAR_RATIO value requires distinct start signal
	#define TMC4330_START_EN3_SHIFT                          3 // min.: 0, max.: 1, default: 0
	#define TMC4330_START_EN4_MASK                           0x10 // START_CONF // Activation of shadow register feature set
	#define TMC4330_START_EN4_SHIFT                          4 // min.: 0, max.: 1, default: 0
	#define TMC4330_TRIGGER_EVENTS0_MASK                     0x20 // START_CONF // External start signal is enabled as timer trigger. START pin is assigned as input
	#define TMC4330_TRIGGER_EVENTS0_SHIFT                    5 // min.: 0, max.: 1, default: 0
	#define TMC4330_TRIGGER_EVENTS1_MASK                     0x40 // START_CONF // TARGET_REACHED event is assigned as start signal trigger
	#define TMC4330_TRIGGER_EVENTS1_SHIFT                    6 // min.: 0, max.: 1, default: 0
	#define TMC4330_TRIGGER_EVENTS2_MASK                     0x80 // START_CONF // VELOCITY_REACHED event is assigned as start signal trigger
	#define TMC4330_TRIGGER_EVENTS2_SHIFT                    7 // min.: 0, max.: 1, default: 0
	#define TMC4330_TRIGGER_EVENTS3_MASK                     0x0100 // START_CONF // POSCOMP_REACHED event is assigned as start signal trigger
	#define TMC4330_TRIGGER_EVENTS3_SHIFT                    8 // min.: 0, max.: 1, default: 0
	#define TMC4330_POL_START_SIGNAL_MASK                    0x0200 // START_CONF // Active START pin polarity
	#define TMC4330_POL_START_SIGNAL_SHIFT                   9 // min.: 0, max.: 1, default: 0
	#define TMC4330_IMMEDIATE_START_IN_MASK                  0x0400 // START_CONF // Immediate external START signal processing
	#define TMC4330_IMMEDIATE_START_IN_SHIFT                 10 // min.: 0, max.: 1, default: 0
	#define TMC4330_BUSY_STATE_EN_MASK                       0x0800 // START_CONF // Busy state enable switch
	#define TMC4330_BUSY_STATE_EN_SHIFT                      11 // min.: 0, max.: 1, default: 0
	#define TMC4330_PIPELINE_EN0_MASK                        0x1000 // START_CONF // XTARGET is considered for pipelining
	#define TMC4330_PIPELINE_EN0_SHIFT                       12 // min.: 0, max.: 1, default: 0
	#define TMC4330_PIPELINE_EN1_MASK                        0x2000 // START_CONF // POS_COMP is considered for pipelining
	#define TMC4330_PIPELINE_EN1_SHIFT                       13 // min.: 0, max.: 1, default: 0
	#define TMC4330_PIPELINE_EN2_MASK                        0x4000 // START_CONF // GEAR_RATIO is considered for pipelining
	#define TMC4330_PIPELINE_EN2_SHIFT                       14 // min.: 0, max.: 1, default: 0
	#define TMC4330_PIPELINE_EN3_MASK                        0x8000 // START_CONF // GENERAL_CONF is considered for pipelining
	#define TMC4330_PIPELINE_EN3_SHIFT                       15 // min.: 0, max.: 1, default: 0
	#define TMC4330_SHADOW_OPTION_MASK                       0x030000 // START_CONF // Shadow registers options
	#define TMC4330_SHADOW_OPTION_SHIFT                      16 // min.: 0, max.: 3, default: 0
	#define TMC4330_CYCLIC_SHADOW_REGS_MASK                  0x040000 // START_CONF // Cyclic shadow register switch
	#define TMC4330_CYCLIC_SHADOW_REGS_SHIFT                 18 // min.: 0, max.: 1, default: 0
	#define TMC4330_SHADOW_MISS_CNT_MASK                     0xF00000 // START_CONF // Number of unused internal start signals between two consecutive shadow register transfers
	#define TMC4330_SHADOW_MISS_CNT_SHIFT                    20 // min.: 0, max.: 15, default: 0
	#define TMC4330_XPIPE_REWRITE_REG0_MASK                  0x01000000 // START_CONF // X_PIPE0 is selected for rewriting
	#define TMC4330_XPIPE_REWRITE_REG0_SHIFT                 24 // min.: 0, max.: 1, default: 0
	#define TMC4330_XPIPE_REWRITE_REG1_MASK                  0x02000000 // START_CONF // X_PIPE1 is selected for rewriting
	#define TMC4330_XPIPE_REWRITE_REG1_SHIFT                 25 // min.: 0, max.: 1, default: 0
	#define TMC4330_XPIPE_REWRITE_REG2_MASK                  0x04000000 // START_CONF // X_PIPE2 is selected for rewriting
	#define TMC4330_XPIPE_REWRITE_REG2_SHIFT                 26 // min.: 0, max.: 1, default: 0
	#define TMC4330_XPIPE_REWRITE_REG3_MASK                  0x08000000 // START_CONF // X_PIPE3 is selected for rewriting
	#define TMC4330_XPIPE_REWRITE_REG3_SHIFT                 27 // min.: 0, max.: 1, default: 0
	#define TMC4330_XPIPE_REWRITE_REG4_MASK                  0x10000000 // START_CONF // X_PIPE4 is selected for rewriting
	#define TMC4330_XPIPE_REWRITE_REG4_SHIFT                 28 // min.: 0, max.: 1, default: 0
	#define TMC4330_XPIPE_REWRITE_REG5_MASK                  0x20000000 // START_CONF // X_PIPE5 is selected for rewriting
	#define TMC4330_XPIPE_REWRITE_REG5_SHIFT                 29 // min.: 0, max.: 1, default: 0
	#define TMC4330_XPIPE_REWRITE_REG6_MASK                  0x40000000 // START_CONF // X_PIPE6 is selected for rewriting
	#define TMC4330_XPIPE_REWRITE_REG6_SHIFT                 30 // min.: 0, max.: 1, default: 0
	#define TMC4330_XPIPE_REWRITE_REG7_MASK                  0x80000000 // START_CONF // X_PIPE7 is selected for rewriting
	#define TMC4330_XPIPE_REWRITE_REG7_SHIFT                 31 // min.: 0, max.: 1, default: 0
	#define TMC4330_SR_ENC_IN_MASK                           0x07 // INPUT_FILT_CONF // SR of Encoder input group: A, ANEG, B, BNEG, N, NNEG
	#define TMC4330_SR_ENC_IN_SHIFT                          0 // min.: 0, max.: 7, default: 0
	#define TMC4330_FILT_L_ENC_IN_MASK                       0x70 // INPUT_FILT_CONF // FILT_L of Encoder input group
	#define TMC4330_FILT_L_ENC_IN_SHIFT                      4 // min.: 0, max.: 7, default: 0
	#define TMC4330_SR_REF_MASK                              0x0700 // INPUT_FILT_CONF // SR of reference input group: STOPL, HOME_REF, STOPL
	#define TMC4330_SR_REF_SHIFT                             8 // min.: 0, max.: 7, default: 0
	#define TMC4330_FILT_L_REF_MASK                          0x7000 // INPUT_FILT_CONF // FILT_L of reference input group
	#define TMC4330_FILT_L_REF_SHIFT                         12 // min.: 0, max.: 7, default: 0
	#define TMC4330_SR_S_MASK                                0x070000 // INPUT_FILT_CONF // SR of START input pin
	#define TMC4330_SR_S_SHIFT                               16 // min.: 0, max.: 7, default: 0
	#define TMC4330_FILT_L_S_MASK                            0x700000 // INPUT_FILT_CONF // FILT_L of START input pin
	#define TMC4330_FILT_L_S_SHIFT                           20 // min.: 0, max.: 7, default: 0
	#define TMC4330_SR_SD_IN_MASK                            0x07000000 // INPUT_FILT_CONF // SR of S/D input group: STPIN, DIRIN
	#define TMC4330_SR_SD_IN_SHIFT                           24 // min.: 0, max.: 7, default: 0
	#define TMC4330_FILT_L_SD_IN_MASK                        0x70000000 // INPUT_FILT_CONF // FILT_L of S/D input group: STPIN, DIRIN
	#define TMC4330_FILT_L_SD_IN_SHIFT                       28 // min.: 0, max.: 7, default: 0
	#define TMC4330_SD_FILT_ON_MASK                          0x80000000 // INPUT_FILT_CONF // Choose Encoder output filter group for SD input pins
	#define TMC4330_SD_FILT_ON_SHIFT                         31 // min.: 0, max.: 1, default: 0
	#define TMC4330_STDBY_EN_MASK                            0x01 // SCALE_CONF // Enabling internal stdby phase standstill
	#define TMC4330_STDBY_EN_SHIFT                           0 // min.: 0, max.: 1, default: 0
	#define TMC4330_PWM_SCALE_EN_MASK                        0x0100 // SCALE_CONF // Enabling PWM scaling
	#define TMC4330_PWM_SCALE_EN_SHIFT                       8 // min.: 0, max.: 1, default: 0
	#define TMC4330_PWM_AMPL_MASK                            0xFFFF0000 // SCALE_CONF // PWM amplitude at VACTUAL=0
	#define TMC4330_PWM_AMPL_SHIFT                           16 // min.: 0, max.: 65535, default: 0
	#define TMC4330_ENC_SEL_DECIMAL_MASK                     0x01 // ENC_IN_CONF // Encoder constant is binary/decimal
	#define TMC4330_ENC_SEL_DECIMAL_SHIFT                    0 // min.: 0, max.: 1, default: 0
	#define TMC4330_CLEAR_ON_N_MASK                          0x02 // ENC_IN_CONF // ENC_POS is reset to ENC_RESET_VAL at every/next N event
	#define TMC4330_CLEAR_ON_N_SHIFT                         1 // min.: 0, max.: 1, default: 0
	#define TMC4330_CLR_LATCH_CONT_ON_N_MASK                 0x04 // ENC_IN_CONF // Every active N input signal generates an active N event
	#define TMC4330_CLR_LATCH_CONT_ON_N_SHIFT                2 // min.: 0, max.: 1, default: 0
	#define TMC4330_CLR_LATCH_ONCE_ON_N_MASK                 0x08 // ENC_IN_CONF // Only next active N input signal generates an active N event. This bit is autmatically cleared
	#define TMC4330_CLR_LATCH_ONCE_ON_N_SHIFT                3 // min.: 0, max.: 1, default: 0
	#define TMC4330_POL_N_MASK                               0x10 // ENC_IN_CONF // Active polarity of N input signal
	#define TMC4330_POL_N_SHIFT                              4 // min.: 0, max.: 1, default: 0
	#define TMC4330_N_CHAN_SENSITIVITY_MASK                  0x60 // ENC_IN_CONF // N event trigger
	#define TMC4330_N_CHAN_SENSITIVITY_SHIFT                 5 // min.: 0, max.: 3, default: 0
	#define TMC4330_POL_A_FOR_N_MASK                         0x80 // ENC_IN_CONF // Active polarity of A for valid N event
	#define TMC4330_POL_A_FOR_N_SHIFT                        7 // min.: 0, max.: 1, default: 0
	#define TMC4330_POL_B_FOR_N_MASK                         0x0100 // ENC_IN_CONF // Active polarity of B for valid N event
	#define TMC4330_POL_B_FOR_N_SHIFT                        8 // min.: 0, max.: 1, default: 0
	#define TMC4330_IGNORE_AB_MASK                           0x0200 // ENC_IN_CONF // No valid AB polarity required for valid N event
	#define TMC4330_IGNORE_AB_SHIFT                          9 // min.: 0, max.: 1, default: 0
	#define TMC4330_LATCH_ENC_ON_N_MASK                      0x0400 // ENC_IN_CONF // ENC_POS is latched to ENC_LATCH at every/next N event
	#define TMC4330_LATCH_ENC_ON_N_SHIFT                     10 // min.: 0, max.: 1, default: 0
	#define TMC4330_LATCH_X_ON_N_MASK                        0x0800 // ENC_IN_CONF // XACTUAL is latched to X_LATCH at every/next N event
	#define TMC4330_LATCH_X_ON_N_SHIFT                       11 // min.: 0, max.: 1, default: 0
	#define TMC4330_MULTI_TURN_IN_EN_MASK                    0x1000 // ENC_IN_CONF // Enabling multiturn encoder
	#define TMC4330_MULTI_TURN_IN_EN_SHIFT                   12 // min.: 0, max.: 1, default: 0
	#define TMC4330_MULTI_TURN_IN_SIGNED_MASK                0x2000 // ENC_IN_CONF // Multiturn data is signed
	#define TMC4330_MULTI_TURN_IN_SIGNED_SHIFT               13 // min.: 0, max.: 1, default: 0
	#define TMC4330_USE_USTEPS_INSTEAD_OF_XRANGE_MASK        0x8000 // ENC_IN_CONF // USTEPS_PER_REV limits cirular motion
	#define TMC4330_USE_USTEPS_INSTEAD_OF_XRANGE_SHIFT       15 // min.: 0, max.: 1, default: 0
	#define TMC4330_CALC_MULTI_TURN_BEHAV_MASK               0x010000 // ENC_IN_CONF // Internal calculation of multiturn data
	#define TMC4330_CALC_MULTI_TURN_BEHAV_SHIFT              16 // min.: 0, max.: 1, default: 0
	#define TMC4330_SSI_MULTI_CYCLE_DATA_MASK                0x020000 // ENC_IN_CONF // Multicycle SSI requests
	#define TMC4330_SSI_MULTI_CYCLE_DATA_SHIFT               17 // min.: 0, max.: 1, default: 0
	#define TMC4330_SSI_GRAY_CODE_EN_MASK                    0x040000 // ENC_IN_CONF // SSI data is gray-coded
	#define TMC4330_SSI_GRAY_CODE_EN_SHIFT                   18 // min.: 0, max.: 1, default: 0
	#define TMC4330_LEFT_ALIGNED_DATA_MASK                   0x080000 // ENC_IN_CONF // Serial input data is left aligned (first data, then flags)
	#define TMC4330_LEFT_ALIGNED_DATA_SHIFT                  19 // min.: 0, max.: 1, default: 0
	#define TMC4330_SPI_DATA_ON_CS_MASK                      0x100000 // ENC_IN_CONF // SPI Data is provided immediately when NSCLK (=NCS) switches low
	#define TMC4330_SPI_DATA_ON_CS_SHIFT                     20 // min.: 0, max.: 1, default: 0
	#define TMC4330_SPI_LOW_BEFORE_CS_MASK                   0x200000 // ENC_IN_CONF // SCLK switches low before NSCLK (=NCS)
	#define TMC4330_SPI_LOW_BEFORE_CS_SHIFT                  21 // min.: 0, max.: 1, default: 0
	#define TMC4330_REGULATION_MODUS_MASK                    0xC00000 // ENC_IN_CONF // Closed-loop or PID
	#define TMC4330_REGULATION_MODUS_SHIFT                   22 // min.: 0, max.: 3, default: 0
	#define TMC4330_CL_CALIBRATION_EN_MASK                   0x01000000 // ENC_IN_CONF // Enabling closed-loop calibration
	#define TMC4330_CL_CALIBRATION_EN_SHIFT                  24 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_EMF_EN_MASK                           0x02000000 // ENC_IN_CONF // Enabling closed-loop back-emf compensation
	#define TMC4330_CL_EMF_EN_SHIFT                          25 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_CLR_XACT_MASK                         0x04000000 // ENC_IN_CONF // XACTUAL = ENC_POS in case |ENC_POS_DEV| > ENC_POS_DEV_TOL
	#define TMC4330_CL_CLR_XACT_SHIFT                        26 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_VLIMIT_EN_MASK                        0x08000000 // ENC_IN_CONF // Enabling limit for closed-loop catch-up velocity
	#define TMC4330_CL_VLIMIT_EN_SHIFT                       27 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_VELOCITY_MODE_EN_MASK                 0x10000000 // ENC_IN_CONF // Enabling closed-loop velocity mode
	#define TMC4330_CL_VELOCITY_MODE_EN_SHIFT                28 // min.: 0, max.: 1, default: 0
	#define TMC4330_INVERT_ENC_DIR_MASK                      0x20000000 // ENC_IN_CONF // Internal encoder direction is inverted
	#define TMC4330_INVERT_ENC_DIR_SHIFT                     29 // min.: 0, max.: 1, default: 0
	#define TMC4330_NO_ENC_VEL_PREPROC_MASK                  0x80000000 // ENC_IN_CONF // Disabling AB preprocessing for encoder velocity calculation
	#define TMC4330_NO_ENC_VEL_PREPROC_SHIFT                 31 // min.: 0, max.: 1, default: 0
	#define TMC4330_SERIAL_ENC_VARIATION_LIMIT_MASK          0x80000000 // ENC_IN_CONF // Limiting the deviation between two consecutive encoder values for valid input data
	#define TMC4330_SERIAL_ENC_VARIATION_LIMIT_SHIFT         31 // min.: 0, max.: 1, default: 0
	#define TMC4330_SINGLE_TURN_RES_MASK                     0x1F // ENC_IN_DATA // Number of angle data bits per revolution - 1
	#define TMC4330_SINGLE_TURN_RES_SHIFT                    0 // min.: 0, max.: 31, default: 0
	#define TMC4330_MULTI_TURN_RES_MASK                      0x03E0 // ENC_IN_DATA // Number of data bits of revolution cnt - 1
	#define TMC4330_MULTI_TURN_RES_SHIFT                     5 // min.: 0, max.: 31, default: 0
	#define TMC4330_STATUS_BIT_CNT_MASK                      0x0C00 // ENC_IN_DATA // Number of status bits
	#define TMC4330_STATUS_BIT_CNT_SHIFT                     10 // min.: 0, max.: 3, default: 0
	#define TMC4330_SERIAL_ADDR_BITS_MASK                    0xFF0000 // ENC_IN_DATA // Number of address bits within one SPI datagram
	#define TMC4330_SERIAL_ADDR_BITS_SHIFT                   16 // min.: 0, max.: 256, default: 0
	#define TMC4330_SERIAL_DATA_BITS_MASK                    0xFF000000 // ENC_IN_DATA // Number of data bits within one SPI datagram
	#define TMC4330_SERIAL_DATA_BITS_SHIFT                   24 // min.: 0, max.: 256, default: 0
	#define TMC4330_SINGLE_TURN_RES_MASK                     0x1F // ENC_IN_DATA // Number of angle data bits per revolution - 1
	#define TMC4330_SINGLE_TURN_RES_SHIFT                    0 // min.: 0, max.: 31, default: 0
	#define TMC4330_MULTI_TURN_RES_MASK                      0x03E0 // ENC_IN_DATA // Number of data bits of revolution cnt - 1
	#define TMC4330_MULTI_TURN_RES_SHIFT                     5 // min.: 0, max.: 31, default: 0
	#define TMC4330_STATUS_BIT_CNT_MASK                      0x0C00 // ENC_IN_DATA // Number of status bits
	#define TMC4330_STATUS_BIT_CNT_SHIFT                     10 // min.: 0, max.: 3, default: 0
	#define TMC4330_SINGLE_TURN_RES_MASK                     0x1F // ENC_IN_DATA // Number of angle data bits per revolution - 1
	#define TMC4330_SINGLE_TURN_RES_SHIFT                    0 // min.: 0, max.: 31, default: 0
	#define TMC4330_MULTI_TURN_RES_MASK                      0x03E0 // ENC_IN_DATA // Number of data bits of revolution cnt - 1
	#define TMC4330_MULTI_TURN_RES_SHIFT                     5 // min.: 0, max.: 31, default: 0
	#define TMC4330_STATUS_BIT_CNT_MASK                      0x0C00 // ENC_IN_DATA // Number of status bits
	#define TMC4330_STATUS_BIT_CNT_SHIFT                     10 // min.: 0, max.: 3, default: 0
	#define TMC4330_SERIAL_ADDR_BITS_MASK                    0xFF0000 // ENC_IN_DATA // Number of address bits within one SPI datagram
	#define TMC4330_SERIAL_ADDR_BITS_SHIFT                   16 // min.: 0, max.: 256, default: 0
	#define TMC4330_SERIAL_DATA_BITS_MASK                    0xFF000000 // ENC_IN_DATA // Number of data bits within one SPI datagram
	#define TMC4330_SERIAL_DATA_BITS_SHIFT                   24 // min.: 0, max.: 256, default: 0
	#define TMC4330_MSTEP_PER_FS_MASK                        0x0F // STEP_CONF // microstep per revolution
	#define TMC4330_MSTEP_PER_FS_SHIFT                       0 // min.: 0, max.: 8, default: 0
	#define TMC4330_MSTEP_PER_FS_MASK                        0x0F // STEP_CONF // microstep per revolution
	#define TMC4330_MSTEP_PER_FS_SHIFT                       0 // min.: 0, max.: 0, default: 0
	#define TMC4330_MSTEP_PER_FS_MASK                        0x0F // STEP_CONF // microstep per revolution
	#define TMC4330_MSTEP_PER_FS_SHIFT                       0 // min.: 0, max.: 8, default: 0
	#define TMC4330_FS_PER_REV_MASK                          0xFFF0 // STEP_CONF // Fullsteps per motor axis revolution
	#define TMC4330_FS_PER_REV_SHIFT                         4 // min.: 0, max.: 4095, default: 0
	#define TMC4330_TARGET_REACHED_MASK                      0x01 // SPI_STATUS_SELECTION // ---
	#define TMC4330_TARGET_REACHED_SHIFT                     0 // min.: 0, max.: 1, default: 0
	#define TMC4330_POS_COMP_REACHED_MASK                    0x02 // SPI_STATUS_SELECTION // ---
	#define TMC4330_POS_COMP_REACHED_SHIFT                   1 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_REACHED_MASK                         0x04 // SPI_STATUS_SELECTION // ---
	#define TMC4330_VEL_REACHED_SHIFT                        2 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_00_MASK                        0x08 // SPI_STATUS_SELECTION // ---
	#define TMC4330_VEL_STATE_00_SHIFT                       3 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_01_MASK                        0x10 // SPI_STATUS_SELECTION // ---
	#define TMC4330_VEL_STATE_01_SHIFT                       4 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_10_MASK                        0x20 // SPI_STATUS_SELECTION // ---
	#define TMC4330_VEL_STATE_10_SHIFT                       5 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_00_MASK                       0x40 // SPI_STATUS_SELECTION // ---
	#define TMC4330_RAMP_STATE_00_SHIFT                      6 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_01_MASK                       0x80 // SPI_STATUS_SELECTION // ---
	#define TMC4330_RAMP_STATE_01_SHIFT                      7 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_10_MASK                       0x0100 // SPI_STATUS_SELECTION // ---
	#define TMC4330_RAMP_STATE_10_SHIFT                      8 // min.: 0, max.: 1, default: 0
	#define TMC4330_MAX_PHASE_TRAP_MASK                      0x0200 // SPI_STATUS_SELECTION // ---
	#define TMC4330_MAX_PHASE_TRAP_SHIFT                     9 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOPL_EVENT_MASK                         0x0800 // SPI_STATUS_SELECTION // ---
	#define TMC4330_STOPL_EVENT_SHIFT                        11 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOPR_EVENT_MASK                         0x1000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_STOPR_EVENT_SHIFT                        12 // min.: 0, max.: 1, default: 0
	#define TMC4330_VSTOPL_ACTIVE_MASK                       0x2000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_VSTOPL_ACTIVE_SHIFT                      13 // min.: 0, max.: 1, default: 0
	//#define TMC4330_VSTOPL_ACTIVE_MASK                     0x4000 // SPI_STATUS_SELECTION // ---
	//#define TMC4330_VSTOPL_ACTIVE_SHIFT                    14 // min.: 0, max.: 1, default: 0
	#define TMC4330_HOME_ERROR_MASK                          0x8000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_HOME_ERROR_SHIFT                         15 // min.: 0, max.: 1, default: 0
	#define TMC4330_XLATCH_DONE_MASK                         0x010000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_XLATCH_DONE_SHIFT                        16 // min.: 0, max.: 1, default: 0
	#define TMC4330_FS_ACTIVE_MASK                           0x020000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_FS_ACTIVE_SHIFT                          17 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_FAIL_MASK                            0x040000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_ENC_FAIL_SHIFT                           18 // min.: 0, max.: 1, default: 0
	#define TMC4330_N_ACTIVE_MASK                            0x080000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_N_ACTIVE_SHIFT                           19 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_DONE_MASK                            0x100000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_ENC_DONE_SHIFT                           20 // min.: 0, max.: 1, default: 0
	#define TMC4330_SER_ENC_DATA_FAIL_MASK                   0x200000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_SER_ENC_DATA_FAIL_SHIFT                  21 // min.: 0, max.: 1, default: 0
	#define TMC4330_SER_DATA_DONE_MASK                       0x800000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_SER_DATA_DONE_SHIFT                      23 // min.: 0, max.: 1, default: 0
	#define TMC4330_SERIAL_ENC_FLAGS_MASK                    0x01000000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_SERIAL_ENC_FLAGS_SHIFT                   24 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_VEL0_MASK                            0x04000000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_ENC_VEL0_SHIFT                           26 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_MAX_MASK                              0x08000000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_CL_MAX_SHIFT                             27 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_FIT_MASK                              0x10000000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_CL_FIT_SHIFT                             28 // min.: 0, max.: 1, default: 0
	#define TMC4330_RST_EV_MASK                              0x80000000 // SPI_STATUS_SELECTION // ---
	#define TMC4330_RST_EV_SHIFT                             31 // min.: 0, max.: 1, default: 0
	#define TMC4330_TARGET_REACHED_MASK                      0x01 // EVENT_CLEAR_CONF // ---
	#define TMC4330_TARGET_REACHED_SHIFT                     0 // min.: 0, max.: 1, default: 0
	#define TMC4330_POS_COMP_REACHED_MASK                    0x02 // EVENT_CLEAR_CONF // ---
	#define TMC4330_POS_COMP_REACHED_SHIFT                   1 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_REACHED_MASK                         0x04 // EVENT_CLEAR_CONF // ---
	#define TMC4330_VEL_REACHED_SHIFT                        2 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_00_MASK                        0x08 // EVENT_CLEAR_CONF // ---
	#define TMC4330_VEL_STATE_00_SHIFT                       3 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_01_MASK                        0x10 // EVENT_CLEAR_CONF // ---
	#define TMC4330_VEL_STATE_01_SHIFT                       4 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_10_MASK                        0x20 // EVENT_CLEAR_CONF // ---
	#define TMC4330_VEL_STATE_10_SHIFT                       5 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_00_MASK                       0x40 // EVENT_CLEAR_CONF // ---
	#define TMC4330_RAMP_STATE_00_SHIFT                      6 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_01_MASK                       0x80 // EVENT_CLEAR_CONF // ---
	#define TMC4330_RAMP_STATE_01_SHIFT                      7 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_10_MASK                       0x0100 // EVENT_CLEAR_CONF // ---
	#define TMC4330_RAMP_STATE_10_SHIFT                      8 // min.: 0, max.: 1, default: 0
	#define TMC4330_MAX_PHASE_TRAP_MASK                      0x0200 // EVENT_CLEAR_CONF // ---
	#define TMC4330_MAX_PHASE_TRAP_SHIFT                     9 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOPL_EVENT_MASK                         0x0800 // EVENT_CLEAR_CONF // ---
	#define TMC4330_STOPL_EVENT_SHIFT                        11 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOPR_EVENT_MASK                         0x1000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_STOPR_EVENT_SHIFT                        12 // min.: 0, max.: 1, default: 0
	#define TMC4330_VSTOPL_ACTIVE_MASK                       0x2000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_VSTOPL_ACTIVE_SHIFT                      13 // min.: 0, max.: 1, default: 0
	//#define TMC4330_VSTOPL_ACTIVE_MASK                     0x4000 // EVENT_CLEAR_CONF // ---
	//#define TMC4330_VSTOPL_ACTIVE_SHIFT                    14 // min.: 0, max.: 1, default: 0
	#define TMC4330_HOME_ERROR_MASK                          0x8000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_HOME_ERROR_SHIFT                         15 // min.: 0, max.: 1, default: 0
	#define TMC4330_XLATCH_DONE_MASK                         0x010000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_XLATCH_DONE_SHIFT                        16 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_FAIL_MASK                            0x040000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_ENC_FAIL_SHIFT                           18 // min.: 0, max.: 1, default: 0
	#define TMC4330_N_ACTIVE_MASK                            0x080000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_N_ACTIVE_SHIFT                           19 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_DONE_MASK                            0x100000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_ENC_DONE_SHIFT                           20 // min.: 0, max.: 1, default: 0
	#define TMC4330_SER_ENC_DATA_FAIL_MASK                   0x200000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_SER_ENC_DATA_FAIL_SHIFT                  21 // min.: 0, max.: 1, default: 0
	#define TMC4330_SER_DATA_DONE_MASK                       0x800000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_SER_DATA_DONE_SHIFT                      23 // min.: 0, max.: 1, default: 0
	#define TMC4330_SERIAL_ENC_FLAGS_MASK                    0x01000000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_SERIAL_ENC_FLAGS_SHIFT                   24 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_VEL0_MASK                            0x04000000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_ENC_VEL0_SHIFT                           26 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_MAX_MASK                              0x08000000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_CL_MAX_SHIFT                             27 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_FIT_MASK                              0x10000000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_CL_FIT_SHIFT                             28 // min.: 0, max.: 1, default: 0
	#define TMC4330_RST_EV_MASK                              0x80000000 // EVENT_CLEAR_CONF // ---
	#define TMC4330_RST_EV_SHIFT                             31 // min.: 0, max.: 1, default: 0
	#define TMC4330_TARGET_REACHED_MASK                      0x01 // INTR_CONF // ---
	#define TMC4330_TARGET_REACHED_SHIFT                     0 // min.: 0, max.: 1, default: 0
	#define TMC4330_POS_COMP_REACHED_MASK                    0x02 // INTR_CONF // ---
	#define TMC4330_POS_COMP_REACHED_SHIFT                   1 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_REACHED_MASK                         0x04 // INTR_CONF // ---
	#define TMC4330_VEL_REACHED_SHIFT                        2 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_00_MASK                        0x08 // INTR_CONF // ---
	#define TMC4330_VEL_STATE_00_SHIFT                       3 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_01_MASK                        0x10 // INTR_CONF // ---
	#define TMC4330_VEL_STATE_01_SHIFT                       4 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_10_MASK                        0x20 // INTR_CONF // ---
	#define TMC4330_VEL_STATE_10_SHIFT                       5 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_00_MASK                       0x40 // INTR_CONF // ---
	#define TMC4330_RAMP_STATE_00_SHIFT                      6 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_01_MASK                       0x80 // INTR_CONF // ---
	#define TMC4330_RAMP_STATE_01_SHIFT                      7 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_10_MASK                       0x0100 // INTR_CONF // ---
	#define TMC4330_RAMP_STATE_10_SHIFT                      8 // min.: 0, max.: 1, default: 0
	#define TMC4330_MAX_PHASE_TRAP_MASK                      0x0200 // INTR_CONF // ---
	#define TMC4330_MAX_PHASE_TRAP_SHIFT                     9 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOPL_EVENT_MASK                         0x0800 // INTR_CONF // ---
	#define TMC4330_STOPL_EVENT_SHIFT                        11 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOPR_EVENT_MASK                         0x1000 // INTR_CONF // ---
	#define TMC4330_STOPR_EVENT_SHIFT                        12 // min.: 0, max.: 1, default: 0
	#define TMC4330_VSTOPL_ACTIVE_MASK                       0x2000 // INTR_CONF // ---
	#define TMC4330_VSTOPL_ACTIVE_SHIFT                      13 // min.: 0, max.: 1, default: 0
	//#define TMC4330_VSTOPL_ACTIVE_MASK                     0x4000 // INTR_CONF // ---
	//#define TMC4330_VSTOPL_ACTIVE_SHIFT                    14 // min.: 0, max.: 1, default: 0
	#define TMC4330_HOME_ERROR_MASK                          0x8000 // INTR_CONF // ---
	#define TMC4330_HOME_ERROR_SHIFT                         15 // min.: 0, max.: 1, default: 0
	#define TMC4330_XLATCH_DONE_MASK                         0x010000 // INTR_CONF // ---
	#define TMC4330_XLATCH_DONE_SHIFT                        16 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_FAIL_MASK                            0x040000 // INTR_CONF // ---
	#define TMC4330_ENC_FAIL_SHIFT                           18 // min.: 0, max.: 1, default: 0
	#define TMC4330_N_ACTIVE_MASK                            0x080000 // INTR_CONF // ---
	#define TMC4330_N_ACTIVE_SHIFT                           19 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_DONE_MASK                            0x100000 // INTR_CONF // ---
	#define TMC4330_ENC_DONE_SHIFT                           20 // min.: 0, max.: 1, default: 0
	#define TMC4330_SER_ENC_DATA_FAIL_MASK                   0x200000 // INTR_CONF // ---
	#define TMC4330_SER_ENC_DATA_FAIL_SHIFT                  21 // min.: 0, max.: 1, default: 0
	#define TMC4330_SER_DATA_DONE_MASK                       0x800000 // INTR_CONF // ---
	#define TMC4330_SER_DATA_DONE_SHIFT                      23 // min.: 0, max.: 1, default: 0
	#define TMC4330_SERIAL_ENC_FLAGS_MASK                    0x01000000 // INTR_CONF // ---
	#define TMC4330_SERIAL_ENC_FLAGS_SHIFT                   24 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_VEL0_MASK                            0x04000000 // INTR_CONF // ---
	#define TMC4330_ENC_VEL0_SHIFT                           26 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_MAX_MASK                              0x08000000 // INTR_CONF // ---
	#define TMC4330_CL_MAX_SHIFT                             27 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_FIT_MASK                              0x10000000 // INTR_CONF // ---
	#define TMC4330_CL_FIT_SHIFT                             28 // min.: 0, max.: 1, default: 0
	#define TMC4330_RST_EV_MASK                              0x80000000 // INTR_CONF // ---
	#define TMC4330_RST_EV_SHIFT                             31 // min.: 0, max.: 1, default: 0
	#define TMC4330_TARGET_REACHED_MASK                      0x01 // EVENTS // XACTUAL has matched XTARGET
	#define TMC4330_TARGET_REACHED_SHIFT                     0 // min.: 0, max.: 1, default: 0
	#define TMC4330_POS_COMP_REACHED_MASK                    0x02 // EVENTS // XACTUAL has matched POS_COMP
	#define TMC4330_POS_COMP_REACHED_SHIFT                   1 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_REACHED_MASK                         0x04 // EVENTS // VACTUAL has reached VMAX
	#define TMC4330_VEL_REACHED_SHIFT                        2 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_00_MASK                        0x08 // EVENTS // VEL_STATE_F = 00 was triggered
	#define TMC4330_VEL_STATE_00_SHIFT                       3 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_01_MASK                        0x10 // EVENTS // VEL_STATE_F = 01 was triggered
	#define TMC4330_VEL_STATE_01_SHIFT                       4 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_10_MASK                        0x20 // EVENTS // VEL_STATE_F = 10 was triggered
	#define TMC4330_VEL_STATE_10_SHIFT                       5 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_00_MASK                       0x40 // EVENTS // RAMP_STATE_F = 00 was triggered
	#define TMC4330_RAMP_STATE_00_SHIFT                      6 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_01_MASK                       0x80 // EVENTS // RAMP_STATE_F = 01 was triggered
	#define TMC4330_RAMP_STATE_01_SHIFT                      7 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_STATE_10_MASK                       0x0100 // EVENTS // RAMP_STATE_F = 10 was triggered
	#define TMC4330_RAMP_STATE_10_SHIFT                      8 // min.: 0, max.: 1, default: 0
	#define TMC4330_MAX_PHASE_TRAP_MASK                      0x0200 // EVENTS // abs(VACTUAL) > VBREAK
	#define TMC4330_MAX_PHASE_TRAP_SHIFT                     9 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOPL_EVENT_MASK                         0x0800 // EVENTS // STOPL was triggered
	#define TMC4330_STOPL_EVENT_SHIFT                        11 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOPR_EVENT_MASK                         0x1000 // EVENTS // STOPR was triggered
	#define TMC4330_STOPR_EVENT_SHIFT                        12 // min.: 0, max.: 1, default: 0
	#define TMC4330_VSTOPL_ACTIVE_MASK                       0x2000 // EVENTS // Left virtual switch was triggered
	#define TMC4330_VSTOPL_ACTIVE_SHIFT                      13 // min.: 0, max.: 1, default: 0
	//#define TMC4330_VSTOPL_ACTIVE_MASK                     0x4000 // EVENTS // Right virtual switch was triggered
	//#define TMC4330_VSTOPL_ACTIVE_SHIFT                    14 // min.: 0, max.: 1, default: 0
	#define TMC4330_HOME_ERROR_MASK                          0x8000 // EVENTS // Unmatched HOME_REF polarity
	#define TMC4330_HOME_ERROR_SHIFT                         15 // min.: 0, max.: 1, default: 0
	#define TMC4330_XLATCH_DONE_MASK                         0x010000 // EVENTS // Homing process finished or X_LATCH was rewritten
	#define TMC4330_XLATCH_DONE_SHIFT                        16 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_FAIL_MASK                            0x040000 // EVENTS // Mismatch between ENC_POS and XACTUAL has exceeded ENC_POS_DEV_TOL
	#define TMC4330_ENC_FAIL_SHIFT                           18 // min.: 0, max.: 1, default: 0
	#define TMC4330_N_ACTIVE_MASK                            0x080000 // EVENTS // N event was triggered
	#define TMC4330_N_ACTIVE_SHIFT                           19 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_DONE_MASK                            0x100000 // EVENTS // ENC_LATCH was rewritten
	#define TMC4330_ENC_DONE_SHIFT                           20 // min.: 0, max.: 1, default: 0
	#define TMC4330_SER_ENC_DATA_FAIL_MASK                   0x200000 // EVENTS // Serial encoder data fail
	#define TMC4330_SER_ENC_DATA_FAIL_SHIFT                  21 // min.: 0, max.: 1, default: 0
	#define TMC4330_SER_DATA_DONE_MASK                       0x800000 // EVENTS // Conf data from serial SPI encoderwas received
	#define TMC4330_SER_DATA_DONE_SHIFT                      23 // min.: 0, max.: 1, default: 0
	#define TMC4330_SERIAL_ENC_FLAGS_MASK                    0x01000000 // EVENTS // One or more of the four serial encoder flags were set
	#define TMC4330_SERIAL_ENC_FLAGS_SHIFT                   24 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_VEL0_MASK                            0x04000000 // EVENTS // Encoder velocity has reached 0
	#define TMC4330_ENC_VEL0_SHIFT                           26 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_MAX_MASK                              0x08000000 // EVENTS // Closed-loop commutation angle has reached maximum value
	#define TMC4330_CL_MAX_SHIFT                             27 // min.: 0, max.: 1, default: 0
	#define TMC4330_CL_FIT_MASK                              0x10000000 // EVENTS // Closed-loop deviation has reached inner limit
	#define TMC4330_CL_FIT_SHIFT                             28 // min.: 0, max.: 1, default: 0
	#define TMC4330_RST_EV_MASK                              0x80000000 // EVENTS // Motion controller was reset
	#define TMC4330_RST_EV_SHIFT                             31 // min.: 0, max.: 1, default: 0
	#define TMC4330_TARGET_REACHED_F_MASK                    0x01 // STATUS //
	#define TMC4330_TARGET_REACHED_F_SHIFT                   0 // min.: 0, max.: 1, default: 0
	#define TMC4330_POS_COMP_REACHED_F_MASK                  0x02 // STATUS //
	#define TMC4330_POS_COMP_REACHED_F_SHIFT                 1 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_REACHED_F_MASK                       0x04 // STATUS //
	#define TMC4330_VEL_REACHED_F_SHIFT                      2 // min.: 0, max.: 1, default: 0
	#define TMC4330_VEL_STATE_F_MASK                         0x18 // STATUS // Actual velocity status
	#define TMC4330_VEL_STATE_F_SHIFT                        3 // min.: 0, max.: 2, default: 0
	#define TMC4330_RAMP_STATE_F_MASK                        0x60 // STATUS // Actual ramp status
	#define TMC4330_RAMP_STATE_F_SHIFT                       5 // min.: 0, max.: 2, default: 0
	#define TMC4330_STOPL_ACTIVE_F_MASK                      0x80 // STATUS //
	#define TMC4330_STOPL_ACTIVE_F_SHIFT                     7 // min.: 0, max.: 1, default: 0
	#define TMC4330_STOPR_ACTIVE_F_MASK                      0x0100 // STATUS //
	#define TMC4330_STOPR_ACTIVE_F_SHIFT                     8 // min.: 0, max.: 1, default: 0
	#define TMC4330_VSTOPL_ACTIVE_F_MASK                     0x0200 // STATUS //
	#define TMC4330_VSTOPL_ACTIVE_F_SHIFT                    9 // min.: 0, max.: 1, default: 0
	#define TMC4330_VSTOPR_ACTIVE_F_MASK                     0x0400 // STATUS //
	#define TMC4330_VSTOPR_ACTIVE_F_SHIFT                    10 // min.: 0, max.: 1, default: 0
	#define TMC4330_HOME_ERROR_F_MASK                        0x1000 // STATUS //
	#define TMC4330_HOME_ERROR_F_SHIFT                       12 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_FAIL_F_MASK                          0x4000 // STATUS //
	#define TMC4330_ENC_FAIL_F_SHIFT                         14 // min.: 0, max.: 1, default: 0
	#define TMC4330_N_ACTIVE_F_MASK                          0x8000 // STATUS //
	#define TMC4330_N_ACTIVE_F_SHIFT                         15 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_LATCH_F_MASK                         0x010000 // STATUS //
	#define TMC4330_ENC_LATCH_F_SHIFT                        16 // min.: 0, max.: 1, default: 0
	//#define TMC4330_CL_FIT_MASK                            0x080000 // STATUS //
	//#define TMC4330_CL_FIT_SHIFT                           19 // min.: 0, max.: 1, default: 0
	#define TMC4330_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_MASK   0x020000 // STATUS //
	#define TMC4330_MULTI_CYCLE_FAIL_F__SER_ENC_VAR_F_SHIFT  17 // min.: 0, max.: 1, default: 0
	//#define TMC4330_CL_FIT_MASK                            0x080000 // STATUS //
	//#define TMC4330_CL_FIT_SHIFT                           19 // min.: 0, max.: 1, default: 0
	#define TMC4330_SERIAL_ENC_FLAG_0_MASK                   0x100000 // STATUS //
	#define TMC4330_SERIAL_ENC_FLAG_0_SHIFT                  20 // min.: 0, max.: 1, default: 0
	#define TMC4330_SERIAL_ENC_FLAG_1_MASK                   0x200000 // STATUS //
	#define TMC4330_SERIAL_ENC_FLAG_1_SHIFT                  21 // min.: 0, max.: 1, default: 0
	#define TMC4330_SERIAL_ENC_FLAG_2_MASK                   0x400000 // STATUS //
	#define TMC4330_SERIAL_ENC_FLAG_2_SHIFT                  22 // min.: 0, max.: 1, default: 0
	#define TMC4330_SERIAL_ENC_FLAG_3_MASK                   0x800000 // STATUS //
	#define TMC4330_SERIAL_ENC_FLAG_3_SHIFT                  23 // min.: 0, max.: 1, default: 0
	#define TMC4330_STP_LENGTH_ADD_MASK                      0xFFFF // STP_LENGTH_ADD / DIR_SETUP_TIME // Additional length [# clock cycles] for active step polarity to indicate an active output step at STPOUT
	#define TMC4330_STP_LENGTH_ADD_SHIFT                     0 // min.: 0, max.: 65535, default: 0
	#define TMC4330_DIR_SETUP_TIME_MASK                      0xFFFF0000 // STP_LENGTH_ADD / DIR_SETUP_TIME // Delay [# clock cycles] between DIROUT and STPOUT voltage level changes
	#define TMC4330_DIR_SETUP_TIME_SHIFT                     16 // min.: 0, max.: 65535, default: 0
	#define TMC4330_START_OUT_ADD_MASK                       0xFFFFFFFF // START_OUT_ADD // Active start signal length = 1+START_OUT_ADD
	#define TMC4330_START_OUT_ADD_SHIFT                      0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_GEAR_RATIO_MASK                          0xFFFFFFFF // GEAR_RATIO // integer, 8 digits, 24 decimals
	#define TMC4330_GEAR_RATIO_SHIFT                         0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_START_DELAY_MASK                         0xFFFFFFFF // START_DELAY //
	#define TMC4330_START_DELAY_SHIFT                        0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_CLK_GATING_DELAY_MASK                    0xFFFFFFFF // CLK_GATING_DELAY //
	#define TMC4330_CLK_GATING_DELAY_SHIFT                   0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_STDBY_DELAY_MASK                         0xFFFFFFFF // STDBY_DELAY //
	#define TMC4330_STDBY_DELAY_SHIFT                        0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_PWM_VMAX_MASK                            0xFFFFFF // PWM_VMAX //
	#define TMC4330_PWM_VMAX_SHIFT                           0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_CL_BETA_MASK                             0x01FF // CL ANGLES // Maximum commutation angle
	#define TMC4330_CL_BETA_SHIFT                            0 // min.: 0, max.: 511, default: 0
	#define TMC4330_CL_BETA_MASK                             0x01FF // CL ANGLES // Maximum commutation angle. Be careful setting beyond 255
	#define TMC4330_CL_BETA_SHIFT                            0 // min.: 0, max.: 511, default: 0
	#define TMC4330_CL_GAMMA_MASK                            0xFF0000 // CL ANGLES // Maximum commutation angle for back-emf compensation
	#define TMC4330_CL_GAMMA_SHIFT                           16 // min.: 0, max.: 255, default: 0
	#define TMC4330_HOME_SAFETY_MARGIN_MASK                  0xFFFF // HOME_SAFETY_MARGIN //
	#define TMC4330_HOME_SAFETY_MARGIN_SHIFT                 0 // min.: 0, max.: 65535, default: 0
	#define TMC4330_PWM_FREQ_MASK                            0xFFFF // PWM_FREQ //
	#define TMC4330_PWM_FREQ_SHIFT                           0 // min.: 0, max.: 65535, default: 0
	#define TMC4330_OPERATION_MODE_MASK                      0x04 // RAMPMODE // Operation mode
	#define TMC4330_OPERATION_MODE_SHIFT                     2 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_PROFILE_MASK                        0x03 // RAMPMODE // Ramp profile
	#define TMC4330_RAMP_PROFILE_SHIFT                       0 // min.: 0, max.: 2, default: 0
	#define TMC4330_XACTUAL_MASK                             0xFFFFFFFF // XACTUAL //
	#define TMC4330_XACTUAL_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_VACTUAL_MASK                             0xFFFFFFFF // VACTUAL //
	#define TMC4330_VACTUAL_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_AACTUAL_MASK                             0xFFFFFFFF // AACTUAL //
	#define TMC4330_AACTUAL_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_VMAX_MASK                                0xFFFFFFFF // VMAX //
	#define TMC4330_VMAX_SHIFT                               0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_VMAX_MASK                                0xFFFFFFFF // VMAX //
	#define TMC4330_VMAX_SHIFT                               0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_VSTART_MASK                              0x7FFFFFFF // VSTART //
	#define TMC4330_VSTART_SHIFT                             0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_VSTOP_MASK                               0x7FFFFFFF // VSTOP // If VBREAK /= 0, set VSTOP < VBREAK!
	#define TMC4330_VSTOP_SHIFT                              0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_VSTOP_MASK                               0x7FFFFFFF // VSTOP //
	#define TMC4330_VSTOP_SHIFT                              0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_VBREAK_MASK                              0x7FFFFFFF // VBREAK // if abs(VACTUAL)<VBREAK, ASTART/DFINAL are used, else AMAX/DMAX
	#define TMC4330_VBREAK_SHIFT                             0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_FREQUENCY_MODE_MASK                      0xFFFFFF // AMAX // [pps²]: 22 digits, 2 decimals
	#define TMC4330_FREQUENCY_MODE_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_DIRECT_MODE_MASK                         0xFFFFFF // AMAX // [delta_v per clock cycle]: AMAX[pps²]=AMAX/2^37*f_clk²
	#define TMC4330_DIRECT_MODE_SHIFT                        0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_FREQUENCY_MODE_MASK                      0xFFFFFF // DMAX // [pps²]: 22 digits, 2 decimals
	#define TMC4330_FREQUENCY_MODE_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_DIRECT_MODE_MASK                         0xFFFFFF // DMAX // [delta_v per clock cycle]: DMAX[pps²]=DMAX/2^37*f_clk²
	#define TMC4330_DIRECT_MODE_SHIFT                        0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_FREQUENCY_MODE_MASK                      0xFFFFFF // ASTART // [pps²]: 22 digits, 2 decimals
	#define TMC4330_FREQUENCY_MODE_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SIGN_AACT_MASK                           0x10000000 // ASTART // Sign of AACTUAL after switching from external to internal step control
	#define TMC4330_SIGN_AACT_SHIFT                          32 // min.: 0, max.: 1, default: 0
	#define TMC4330_DIRECT_MODE_MASK                         0xFFFFFF // ASTART // [delta_v per clock cycle]: ASTART[pps²]=ASTART/2^37*f_clk²
	#define TMC4330_DIRECT_MODE_SHIFT                        0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SIGN_AACT_MASK                           0x10000000 // ASTART // Sign of AACTUAL after switching from external to internal step control
	#define TMC4330_SIGN_AACT_SHIFT                          32 // min.: 0, max.: 1, default: 0
	#define TMC4330_FREQUENCY_MODE_MASK                      0xFFFFFF // DFINAL // [pps²]: 22 digits, 2 decimals
	#define TMC4330_FREQUENCY_MODE_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_DIRECT_MODE_MASK                         0xFFFFFF // DFINAL // [delta_v per clock cycle]: DFINAL[pps²]=DFINAL/2^37*f_clk²
	#define TMC4330_DIRECT_MODE_SHIFT                        0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_FREQUENCY_MODE_MASK                      0xFFFFFF // DSTOP // [pps²]: 22 digits, 2 decimals
	#define TMC4330_FREQUENCY_MODE_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_DIRECT_MODE_MASK                         0xFFFFFF // DSTOP // [delta_v per clock cycle]: DSTOP[pps²]=DSTOP/2^37*f_clk²
	#define TMC4330_DIRECT_MODE_SHIFT                        0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_FREQUENCY_MODE_MASK                      0xFFFFFF // BOW1 // [pps³]: 24 digits, no decimals
	#define TMC4330_FREQUENCY_MODE_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_DIRECT_MODE_MASK                         0xFFFFFF // BOW1 // [delta_a per clock cycle]: BOW1[pps³]=BOW1/2^53*f_clk³
	#define TMC4330_DIRECT_MODE_SHIFT                        0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_FREQUENCY_MODE_MASK                      0xFFFFFF // BOW2 // [pps³]: 24 digits, no decimals
	#define TMC4330_FREQUENCY_MODE_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_DIRECT_MODE_MASK                         0xFFFFFF // BOW2 // [delta_a per clock cycle]: BOW2[pps³]=BOW2/2^53*f_clk³
	#define TMC4330_DIRECT_MODE_SHIFT                        0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_FREQUENCY_MODE_MASK                      0xFFFFFF // BOW3 // [pps³]: 24 digits, no decimals
	#define TMC4330_FREQUENCY_MODE_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_DIRECT_MODE_MASK                         0xFFFFFF // BOW3 // [delta_a per clock cycle]: BOW3[pps³]=BOW3/2^53*f_clk³
	#define TMC4330_DIRECT_MODE_SHIFT                        0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_FREQUENCY_MODE_MASK                      0xFFFFFF // BOW4 // [pps³]: 24 digits, no decimals
	#define TMC4330_FREQUENCY_MODE_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_DIRECT_MODE_MASK                         0xFFFFFF // BOW4 // [delta_a per clock cycle]: BOW4[pps³]=BOW4/2^53*f_clk³
	#define TMC4330_DIRECT_MODE_SHIFT                        0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_CLK_FREQ_MASK                            0x01FFFFFF // CLK_FREQ // [Hz]
	#define TMC4330_CLK_FREQ_SHIFT                           0 // min.: 4000000, max.: 32000000, default: 0
	#define TMC4330_POS_COMP_MASK                            0xFFFFFFFF // POS_COMP //
	#define TMC4330_POS_COMP_SHIFT                           0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_VIRT_STOP_LEFT_MASK                      0xFFFFFFFF // VIRT_STOP_LEFT //
	#define TMC4330_VIRT_STOP_LEFT_SHIFT                     0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_VIRT_STOP_RIGHT_MASK                     0xFFFFFFFF // VIRT_STOP_RIGHT //
	#define TMC4330_VIRT_STOP_RIGHT_SHIFT                    0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_X_HOME_MASK                              0xFFFFFFFF // X_HOME //
	#define TMC4330_X_HOME_SHIFT                             0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_X_LATCH_MASK                             0xFFFFFFFF // X_LATCH / REV_CNT / X_RANGE //
	#define TMC4330_X_LATCH_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_REV_CNT_MASK                             0xFFFFFFFF // X_LATCH / REV_CNT / X_RANGE //
	#define TMC4330_REV_CNT_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_X_RANGE_MASK                             0xFFFFFFFF // X_LATCH / REV_CNT / X_RANGE // -X_RANGE = X_ACTUAL = X_RANGE - 1
	#define TMC4330_X_RANGE_SHIFT                            0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_XTARGET_MASK                             0xFFFFFFFF // XTARGET //
	#define TMC4330_XTARGET_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_X_PIPE0_MASK                             0xFFFFFFFF // X_PIPE0 //
	#define TMC4330_X_PIPE0_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_X_PIPE1_MASK                             0xFFFFFFFF // X_PIPE1 //
	#define TMC4330_X_PIPE1_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_X_PIPE2_MASK                             0xFFFFFFFF // X_PIPE2 //
	#define TMC4330_X_PIPE2_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_X_PIPE3_MASK                             0xFFFFFFFF // X_PIPE3 //
	#define TMC4330_X_PIPE3_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_X_PIPE4_MASK                             0xFFFFFFFF // X_PIPE4 //
	#define TMC4330_X_PIPE4_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_X_PIPE5_MASK                             0xFFFFFFFF // X_PIPE5 //
	#define TMC4330_X_PIPE5_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_X_PIPE6_MASK                             0xFFFFFFFF // X_PIPE6 //
	#define TMC4330_X_PIPE6_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_X_PIPE7_MASK                             0xFFFFFFFF // X_PIPE7 //
	#define TMC4330_X_PIPE7_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_SH_REG0_VMAX_MASK                        0xFFFFFFFF // SH_REG0 // 1st VMAX shadow register
	#define TMC4330_SH_REG0_VMAX_SHIFT                       0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_SH_REG1_AMAX_MASK                        0xFFFFFF // SH_REG1 // [pps²]: 22 digits, 2 decimals
	#define TMC4330_SH_REG1_AMAX_SHIFT                       0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG1_AMAX_MASK                        0xFFFFFF // SH_REG1 // [delta_v per clock cycle]: AMAX[pps²]=AMAX/2^37*f_clk²
	#define TMC4330_SH_REG1_AMAX_SHIFT                       0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG2_DMAX_MASK                        0xFFFFFF // SH_REG2 // [pps²]: 22 digits, 2 decimals
	#define TMC4330_SH_REG2_DMAX_SHIFT                       0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG2_DMAX_MASK                        0xFFFFFF // SH_REG2 // [delta_v per clock cycle]: DMAX[pps²]=DMAX/2^37*f_clk²
	#define TMC4330_SH_REG2_DMAX_SHIFT                       0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG3_ASTART_MASK                      0xFFFFFF // SH_REG3 // [pps²]: 22 digits, 2 decimals
	#define TMC4330_SH_REG3_ASTART_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG3_ASTART_MASK                      0xFFFFFF // SH_REG3 // [delta_v per clock cycle]: ASTART[pps²]=ASTART/2^37*f_clk²
	#define TMC4330_SH_REG3_ASTART_SHIFT                     0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG3_BOW1_MASK                        0xFFFFFF // SH_REG3 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG3_BOW1_SHIFT                       0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG3_BOW1_MASK                        0xFFFFFF // SH_REG3 // [delta_a per clock cycle]: BOW1[pps³]=BOW1/2^53*f_clk³
	#define TMC4330_SH_REG3_BOW1_SHIFT                       0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG3_ASTART_MASK                      0xFFFFFF // SH_REG3 // [pps²]: 22 digits, 2 decimals
	#define TMC4330_SH_REG3_ASTART_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG3_ASTART_MASK                      0xFFFFFF // SH_REG3 // [delta_v per clock cycle]: ASTART[pps²]=ASTART/2^37*f_clk²
	#define TMC4330_SH_REG3_ASTART_SHIFT                     0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG4_DFINAL_MASK                      0xFFFFFF // SH_REG4 // [pps²]: 22 digits, 2 decimals
	#define TMC4330_SH_REG4_DFINAL_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG4_DFINAL_MASK                      0xFFFFFF // SH_REG4 // [delta_v per clock cycle]: DFINAL[pps²]=DFINAL/2^37*f_clk²
	#define TMC4330_SH_REG4_DFINAL_SHIFT                     0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG4_BOW2_MASK                        0xFFFFFF // SH_REG4 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG4_BOW2_SHIFT                       0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG4_BOW2_MASK                        0xFFFFFF // SH_REG4 // [delta_a per clock cycle]: BOW2[pps³]=BOW2/2^53*f_clk³
	#define TMC4330_SH_REG4_BOW2_SHIFT                       0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG4_DFINAL_MASK                      0xFFFFFF // SH_REG4 // [pps²]: 22 digits, 2 decimals
	#define TMC4330_SH_REG4_DFINAL_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG4_DFINAL_MASK                      0xFFFFFF // SH_REG4 // [delta_v per clock cycle]: DFINAL[pps²]=DFINAL/2^37*f_clk²
	#define TMC4330_SH_REG4_DFINAL_SHIFT                     0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG5_VBREAK_MASK                      0x7FFFFFFF // SH_REG5 // 1st VBREAK shadow register
	#define TMC4330_SH_REG5_VBREAK_SHIFT                     0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_SH_REG5_BOW3_MASK                        0xFFFFFF // SH_REG5 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG5_BOW3_SHIFT                       0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG5_BOW3_MASK                        0xFFFFFF // SH_REG5 // [delta_a per clock cycle]: BOW3[pps³]=BOW3/2^53*f_clk³
	#define TMC4330_SH_REG5_BOW3_SHIFT                       0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG5_VBREAK_MASK                      0x7FFFFFFF // SH_REG5 // 1st VBREAK shadow register
	#define TMC4330_SH_REG5_VBREAK_SHIFT                     0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_SH_REG6_VSTART_MASK                      0x7FFFFFFF // SH_REG6 // 1st VSTART shadow register
	#define TMC4330_SH_REG6_VSTART_SHIFT                     0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_SH_REG6_BOW4_MASK                        0xFFFFFF // SH_REG6 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG6_BOW4_SHIFT                       0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG6_BOW4_MASK                        0xFFFFFF // SH_REG6 // [delta_a per clock cycle]: BOW4[pps³]=BOW4/2^53*f_clk³
	#define TMC4330_SH_REG6_BOW4_SHIFT                       0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG6_VSTART_MASK                      0x7FFFFFFF // SH_REG6 // 1st VSTART shadow register
	#define TMC4330_SH_REG6_VSTART_SHIFT                     0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_SH_REG6_VSTOP_MASK                       0x7FFFFFFF // SH_REG6 // 1st VSTOP shadow register
	#define TMC4330_SH_REG6_VSTOP_SHIFT                      0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_SH_REG7_VSTOP_MASK                       0xFFFFFFFF // SH_REG7 // VSTOP shadow register
	#define TMC4330_SH_REG7_VSTOP_SHIFT                      0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_SH_REG7_VMAX_MASK                        0xFFFFFFFF // SH_REG7 // 2nd VMAX shadow register
	#define TMC4330_SH_REG7_VMAX_SHIFT                       0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_SH_REG8_BOW1_MASK                        0xFFFFFF // SH_REG8 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG8_BOW1_SHIFT                       0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG8_BOW1_MASK                        0xFFFFFF // SH_REG8 // [delta_a per clock cycle]: BOW1[pps³]=BOW1/2^53*f_clk³
	#define TMC4330_SH_REG8_BOW1_SHIFT                       0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG8_AMAX_MASK                        0xFFFFFF // SH_REG8 // [pps²]: 22 digits, 2 decimals
	#define TMC4330_SH_REG8_AMAX_SHIFT                       0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG8_AMAX_MASK                        0xFFFFFF // SH_REG8 // [delta_v per clock cycle]: AMAX[pps²]=AMAX/2^37*f_clk²
	#define TMC4330_SH_REG8_AMAX_SHIFT                       0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG9_BOW2_MASK                        0xFFFFFF // SH_REG9 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG9_BOW2_SHIFT                       0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG9_BOW2_MASK                        0xFFFFFF // SH_REG9 // [delta_a per clock cycle]: BOW2[pps³]=BOW2/2^53*f_clk³
	#define TMC4330_SH_REG9_BOW2_SHIFT                       0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG9_DMAX_MASK                        0xFFFFFF // SH_REG9 // [pps²]: 22 digits, 2 decimals
	#define TMC4330_SH_REG9_DMAX_SHIFT                       0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG9_DMAX_MASK                        0xFFFFFF // SH_REG9 // [delta_v per clock cycle]: DMAX[pps²]=DMAX/2^37*f_clk²
	#define TMC4330_SH_REG9_DMAX_SHIFT                       0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG10_BOW3_MASK                       0xFFFFFF // SH_REG10 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG10_BOW3_SHIFT                      0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG10_BOW3_MASK                       0xFFFFFF // SH_REG10 // [delta_a per clock cycle]: BOW3[pps³]=BOW3/2^53*f_clk³
	#define TMC4330_SH_REG10_BOW3_SHIFT                      0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG10_BOW1_MASK                       0xFFFFFF // SH_REG10 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG10_BOW1_SHIFT                      0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG10_BOW1_MASK                       0xFFFFFF // SH_REG10 // [delta_a per clock cycle]: BOW1[pps³]=BOW1/2^53*f_clk³
	#define TMC4330_SH_REG10_BOW1_SHIFT                      0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG10_ASTART_MASK                     0xFFFFFF // SH_REG10 // [pps²]: 22 digits, 2 decimals
	#define TMC4330_SH_REG10_ASTART_SHIFT                    0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG10_ASTART_MASK                     0xFFFFFF // SH_REG10 // [delta_v per clock cycle]: ASTART[pps²]=ASTART/2^37*f_clk²
	#define TMC4330_SH_REG10_ASTART_SHIFT                    0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG11_BOW4_MASK                       0xFFFFFF // SH_REG11 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG11_BOW4_SHIFT                      0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG11_BOW4_MASK                       0xFFFFFF // SH_REG11 // [delta_a per clock cycle]: BOW4[pps³]=BOW4/2^53*f_clk³
	#define TMC4330_SH_REG11_BOW4_SHIFT                      0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG11_BOW2_MASK                       0xFFFFFF // SH_REG11 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG11_BOW2_SHIFT                      0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG11_BOW2_MASK                       0xFFFFFF // SH_REG11 // [delta_a per clock cycle]: BOW2[pps³]=BOW2/2^53*f_clk³
	#define TMC4330_SH_REG11_BOW2_SHIFT                      0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG11_DFINAL_MASK                     0xFFFFFF // SH_REG11 // [pps²]: 22 digits, 2 decimals
	#define TMC4330_SH_REG11_DFINAL_SHIFT                    0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG11_DFINAL_MASK                     0xFFFFFF // SH_REG11 // [delta_v per clock cycle]: DFINAL[pps²]=DFINAL/2^37*f_clk²
	#define TMC4330_SH_REG11_DFINAL_SHIFT                    0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_OPERATION_MODE_MASK                      0x04 // SH_REG12 // Operation mode
	#define TMC4330_OPERATION_MODE_SHIFT                     2 // min.: 0, max.: 1, default: 0
	#define TMC4330_RAMP_PROFILE_MASK                        0x03 // SH_REG12 // Ramp profile
	#define TMC4330_RAMP_PROFILE_SHIFT                       0 // min.: 0, max.: 2, default: 0
	#define TMC4330_SH_REG12_BOW3_MASK                       0xFFFFFF // SH_REG12 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG12_BOW3_SHIFT                      0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG12_BOW3_MASK                       0xFFFFFF // SH_REG12 // [delta_a per clock cycle]: BOW3[pps³]=BOW3/2^53*f_clk³
	#define TMC4330_SH_REG12_BOW3_SHIFT                      0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG12_VBREAK_MASK                     0x7FFFFFFF // SH_REG12 // 2nd VBREAK shadow register
	#define TMC4330_SH_REG12_VBREAK_SHIFT                    0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_SH_REG13_BOW4_MASK                       0xFFFFFF // SH_REG13 // [pps³]: 24 digits, no decimals
	#define TMC4330_SH_REG13_BOW4_SHIFT                      0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_SH_REG13_BOW4_MASK                       0xFFFFFF // SH_REG13 // [delta_a per clock cycle]: BOW4[pps³]=BOW4/2^53*f_clk³
	#define TMC4330_SH_REG13_BOW4_SHIFT                      0 // min.: 0, max.: 1048576, default: 0
	#define TMC4330_SH_REG13_VSTART_MASK                     0x7FFFFFFF // SH_REG13 // 2nd VSTART shadow register
	#define TMC4330_SH_REG13_VSTART_SHIFT                    0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_SH_REG13_VSTOP_MASK                      0x7FFFFFFF // SH_REG13 // 2nd VSTOP shadow register
	#define TMC4330_SH_REG13_VSTOP_SHIFT                     0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_CLK_GATING_REG_MASK                      0x07 // CLK Gating / SW Reset // Clk Gating Activation
	#define TMC4330_CLK_GATING_REG_SHIFT                     0 // min.: 0, max.: 7, default: 0
	#define TMC4330_RESET_REG_MASK                           0xFFFFFF00 // CLK Gating / SW Reset // SW Reset
	#define TMC4330_RESET_REG_SHIFT                          8 // min.: 0, max.: 5395284, default: 0
	#define TMC4330_ENC_POS_MASK                             0xFFFFFFFF // ENC_POS // represented in internal microsteps!
	#define TMC4330_ENC_POS_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_ENC_LATCH_MASK                           0xFFFFFFFF // ENC_LATCH / ENC_RESET_VAL // Latched encoder position
	#define TMC4330_ENC_LATCH_SHIFT                          0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_ENC_RESET_VAL_MASK                       0xFFFFFFFF // ENC_LATCH / ENC_RESET_VAL // Encoder reset value in case encoder is cleared
	#define TMC4330_ENC_RESET_VAL_SHIFT                      0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_ENC_POS_DEV_MASK                         0xFFFFFFFF // ENC_POS_DEV / CL_TR_TOLERANCE // Deviation between ENC_POS and XACTUAL
	#define TMC4330_ENC_POS_DEV_SHIFT                        0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_CL_TR_TOLERANCE_MASK                     0x7FFFFFFF // ENC_POS_DEV / CL_TR_TOLERANCE // Tolerated deviation for valid TR event during CL
	#define TMC4330_CL_TR_TOLERANCE_SHIFT                    0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_ENC_POS_DEV_TOL_MASK                     0x7FFFFFFF // ENC_POS_DEV_TOL // Maximum tolerated value for ENC_POS_DEV
	#define TMC4330_ENC_POS_DEV_TOL_SHIFT                    0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_ENC_CONST_MASK                           0x7FFFFFFF // ENC_IN_RES / ENC_CONST // Encoder constant: 15 digits, 16 decimals
	#define TMC4330_ENC_CONST_SHIFT                          0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_ENC_IN_RES_MASK                          0x7FFFFFFF // ENC_IN_RES / ENC_CONST // Encoder steps per motor revolution
	#define TMC4330_ENC_IN_RES_SHIFT                         0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_MANUAL_ENC_CONST_MASK                    0x80000000 // ENC_IN_RES / ENC_CONST // manually set ENC_CONST: if set, ENC_CONST=ENC_IN_RES
	#define TMC4330_MANUAL_ENC_CONST_SHIFT                   31 // min.: 0, max.: 1, default: 0
	#define TMC4330_ENC_OUT_RES_MASK                         0x7FFFFFFF // ENC_OUT_RES // Serial encoder output steps per motor revolution
	#define TMC4330_ENC_OUT_RES_SHIFT                        0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_SER_CLK_IN_HIGH_MASK                     0xFFFF // SER_CLK_IN_HIGH/LOW // High voltage level time [#Clock cycles]
	#define TMC4330_SER_CLK_IN_HIGH_SHIFT                    0 // min.: 0, max.: 65535, default: 0
	#define TMC4330_SER_CLK_IN_LOW_MASK                      0xFFFF0000 // SER_CLK_IN_HIGH/LOW // Low voltage level time [#Clock cycles]
	#define TMC4330_SER_CLK_IN_LOW_SHIFT                     16 // min.: 0, max.: 65535, default: 0
	#define TMC4330_SSI_IN_CLK_DELAY_MASK                    0xFFFF // SSI_IN_CLK_DELAY / SSI_IN_WTIME // Delay time [# clock cycles] between next data transfer after a rising edge
	#define TMC4330_SSI_IN_CLK_DELAY_SHIFT                   0 // min.: 0, max.: 65535, default: 0
	#define TMC4330_SSI_IN_WTIME_MASK                        0xFFFF0000 // SSI_IN_CLK_DELAY / SSI_IN_WTIME // Delay parameter tw [# clock cycles] between two clock sequences for a multiple data transfer (of the same data)
	#define TMC4330_SSI_IN_WTIME_SHIFT                       16 // min.: 0, max.: 65535, default: 0
	#define TMC4330_SSI_IN_CLK_DELAY_MASK                    0xFFFF // SSI_IN_CLK_DELAY / SSI_IN_WTIME // Delay [# clock cycles] at start and end of data transfer between serial clock output and negated chip select
	#define TMC4330_SSI_IN_CLK_DELAY_SHIFT                   0 // min.: 0, max.: 65535, default: 0
	#define TMC4330_SSI_IN_WTIME_MASK                        0xFFFF0000 // SSI_IN_CLK_DELAY / SSI_IN_WTIME // Delay parameter tw [# clock cycles] between two clock sequences for a multiple data transfer (of the same data)
	#define TMC4330_SSI_IN_WTIME_SHIFT                       16 // min.: 0, max.: 65535, default: 0
	#define TMC4330_SER_PTIME_MASK                           0x0FFFFF // SER_PTIME //  Delay time period tp [# clock cycles] between two consecutive clock sequences for new data request
	#define TMC4330_SER_PTIME_SHIFT                          0 // min.: 0, max.: 1048575, default: 0
	#define TMC4330_CL_OFFSET_MASK                           0xFFFFFFFF // CL_OFFSET // [microsteps]
	#define TMC4330_CL_OFFSET_SHIFT                          0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_PID_VEL_MASK                             0xFFFFFFFF // PID_VEL / PID_P / CL_VMAX_CALC_P // Actual PID output velocity
	#define TMC4330_PID_VEL_SHIFT                            0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_CL_VMAX_CALC_P_MASK                      0xFFFFFF // PID_VEL / PID_P / CL_VMAX_CALC_P // Proportional term = PID_E*CL_VMAX_CALC_P/256
	#define TMC4330_CL_VMAX_CALC_P_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_PID_P_MASK                               0xFFFFFF // PID_VEL / PID_P / CL_VMAX_CALC_P // Proportional term = PID_E*PID_P/256
	#define TMC4330_PID_P_SHIFT                              0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_PID_ISUM_RD_MASK                         0xFFFFFFFF // PID_ISUM_RD / PID_I / CL_VMAX_CALC_I // Update frequency = fCLK/128
	#define TMC4330_PID_ISUM_RD_SHIFT                        0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_CL_VMAX_CALC_I_MASK                      0xFFFFFF // PID_ISUM_RD / PID_I / CL_VMAX_CALC_I // Integral term = PID_ISUM/256*CL_VMAX_CALC_I/256
	#define TMC4330_CL_VMAX_CALC_I_SHIFT                     0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_PID_I_MASK                               0xFFFFFF // PID_ISUM_RD / PID_I / CL_VMAX_CALC_I // Integral term = PID_ISUM/256*PID_I/256
	#define TMC4330_PID_I_SHIFT                              0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_CL_DELTA_P_MASK                          0xFFFFFF // PID_D / CL_DELTA_P // 8 digits; 16 decimals
	#define TMC4330_CL_DELTA_P_SHIFT                         0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_PID_D_MASK                               0xFFFFFF // PID_D / CL_DELTA_P // Derivative term = (PID_E_LAST-PID_E_ACTUAL)*PID_D
	#define TMC4330_PID_D_SHIFT                              0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_PID_E_MASK                               0xFFFFFFFF // PID_E / PID_I_CLIP / PID_D_CLKDIV // Update frequency = fCLK/128
	#define TMC4330_PID_E_SHIFT                              0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_PID_I_CLIP_MASK                          0x7FFF // PID_E / PID_I_CLIP / PID_D_CLKDIV // Real value = PID_ISUM*2^16*PID_ICLIP
	#define TMC4330_PID_I_CLIP_SHIFT                         0 // min.: 0, max.: 32767, default: 0
	#define TMC4330_PID_D_CLKDIV_MASK                        0xFF0000 // PID_E / PID_I_CLIP / PID_D_CLKDIV // Clock divider for D part calculation
	#define TMC4330_PID_D_CLKDIV_SHIFT                       16 // min.: 0, max.: 255, default: 0
	#define TMC4330_PID_DV_CLIP_MASK                         0x7FFFFFFF // PID_DV_CLIP //
	#define TMC4330_PID_DV_CLIP_SHIFT                        0 // min.: 0, max.: 2147483647, default: 0
	#define TMC4330_CL_TOLERANCE_MASK                        0xFF // PID_TOLERANCE / CL_TOLERANCE // CL_DELTA_P=1 in case abs(ENC_POS_DEV)>CL_TOLERANCE
	#define TMC4330_CL_TOLERANCE_SHIFT                       0 // min.: 0, max.: 255, default: 0
	#define TMC4330_PID_TOLERANCE_MASK                       0x0FFFFF // PID_TOLERANCE / CL_TOLERANCE // PID_E=0 in case abs(PID_E)>PID_TOLERANCE
	#define TMC4330_PID_TOLERANCE_SHIFT                      0 // min.: 0, max.: 1048575, default: 0
	#define TMC4330_CL_VMIN_EMF_MASK                         0xFFFFFF // CL_VMIN_EMF //  at which back-EMF compensation starts
	#define TMC4330_CL_VMIN_EMF_SHIFT                        0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_CL_VADD_EMF_MASK                         0xFFFFFF // CL_VADD_EMF // at which back-EMF compensation reaches the maximum angle
	#define TMC4330_CL_VADD_EMF_SHIFT                        0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_ENC_VEL_ZERO_MASK                        0xFFFFFF // ENC_VEL_ZERO // after the last incremental encoder change to set V_ENC_MEAN=0
	#define TMC4330_ENC_VEL_ZERO_SHIFT                       0 // min.: 0, max.: 16777215, default: 0
	#define TMC4330_ENC_VMEAN_WAIT_MASK                      0xFF // ENC_VMEAN_... / SER_ENC_VARIATION / CL_CYCLE // Delay period [# clock cycles] between two consecutive actual encoder velocity values that account for calculaton of mean encoder velocity
	#define TMC4330_ENC_VMEAN_WAIT_SHIFT                     0 // min.: 32, max.: 255, default: 0
	#define TMC4330_ENC_VMEAN_FILTER_MASK                    0x0F00 // ENC_VMEAN_... / SER_ENC_VARIATION / CL_CYCLE // Delay Filter exponent to calculate mean encoder velocity
	#define TMC4330_ENC_VMEAN_FILTER_SHIFT                   8 // min.: 0, max.: 15, default: 0
	#define TMC4330_ENC_VMEAN_INT_MASK                       0xFFFF0000 // ENC_VMEAN_... / SER_ENC_VARIATION / CL_CYCLE // Encoder velocity update time [# clock cycles]
	#define TMC4330_ENC_VMEAN_INT_SHIFT                      16 // min.: 256, max.: 65535, default: 0
	#define TMC4330_SER_ENC_VARIATION_MASK                   0xFF // ENC_VMEAN_... / SER_ENC_VARIATION / CL_CYCLE // Multiplier for maximum permitted serial encoder variation between consecutive absolute encoder requests
	#define TMC4330_SER_ENC_VARIATION_SHIFT                  0 // min.: 0, max.: 255, default: 0
	#define TMC4330_ENC_VMEAN_FILTER_MASK                    0x0F00 // ENC_VMEAN_... / SER_ENC_VARIATION / CL_CYCLE // Delay Filter exponent to calculate mean encoder velocity
	#define TMC4330_ENC_VMEAN_FILTER_SHIFT                   8 // min.: 0, max.: 15, default: 0
	#define TMC4330_CL_CYCLE_MASK                            0xFFFF0000 // ENC_VMEAN_... / SER_ENC_VARIATION / CL_CYCLE // Closed-loop control cycle  [# clock cycles]
	#define TMC4330_CL_CYCLE_SHIFT                           16 // min.: 0, max.: 65535, default: 0
	#define TMC4330_V_ENC_MASK                               0xFFFFFFFF // V_ENC // [pps]
	#define TMC4330_V_ENC_SHIFT                              0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_V_ENC_MEAN_MASK                          0xFFFFFFFF // V_ENC_MEAN // [pps]
	#define TMC4330_V_ENC_MEAN_SHIFT                         0 // min.: -2147483648, max.: 2147483647, default: 0
	#define TMC4330_ADDR_TO_ENC_MASK                         0xFFFFFFFF // ADDR_TO_ENC //
	#define TMC4330_ADDR_TO_ENC_SHIFT                        0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_DATA_TO_ENC_MASK                         0xFFFFFFFF // DATA_TO_ENC //
	#define TMC4330_DATA_TO_ENC_SHIFT                        0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_ADDR_FROM_ENC_MASK                       0xFFFFFFFF // ADDR_FROM_ENC //
	#define TMC4330_ADDR_FROM_ENC_SHIFT                      0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_DATA_FROM_ENC_MASK                       0xFFFFFFFF // DATA_FROM_ENC //
	#define TMC4330_DATA_FROM_ENC_SHIFT                      0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_MSLUT_0_MASK                             0xFFFFFFFF // MSLUT[0] //
	#define TMC4330_MSLUT_0_SHIFT                            0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_MSLUT_1_MASK                             0xFFFFFFFF // MSLUT[1] //
	#define TMC4330_MSLUT_1_SHIFT                            0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_MSLUT_2_MASK                             0xFFFFFFFF // MSLUT[2] //
	#define TMC4330_MSLUT_2_SHIFT                            0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_MSLUT_3_MASK                             0xFFFFFFFF // MSLUT[3] //
	#define TMC4330_MSLUT_3_SHIFT                            0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_MSLUT_4_MASK                             0xFFFFFFFF // MSLUT[4] //
	#define TMC4330_MSLUT_4_SHIFT                            0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_MSLUT_5_MASK                             0xFFFFFFFF // MSLUT[5] //
	#define TMC4330_MSLUT_5_SHIFT                            0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_MSLUT_6_MASK                             0xFFFFFFFF // MSLUT[6] //
	#define TMC4330_MSLUT_6_SHIFT                            0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_MSLUT_7_MASK                             0xFFFFFFFF // MSLUT[7] //
	#define TMC4330_MSLUT_7_SHIFT                            0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_MSLUTSEL_MASK                            0xFFFFFFFF // MSLUTSEL //
	#define TMC4330_MSLUTSEL_SHIFT                           0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_MSCNT_MASK                               0x03FF // MSCNT //
	#define TMC4330_MSCNT_SHIFT                              0 // min.: 0, max.: 1023, default: 0
	#define TMC4330_CURRENTA_MASK                            0x01FF // USTEPTA/B // coilA
	#define TMC4330_CURRENTA_SHIFT                           0 // min.: -256, max.: 255, default: 0
	#define TMC4330_CURRENTB_MASK                            0x01FF0000 // USTEPTA/B // coilB
	#define TMC4330_CURRENTB_SHIFT                           16 // min.: -256, max.: 255, default: 0
	#define TMC4330_CURRENTA_SPI_MASK                        0x01FF // USTEPA/B_SCALE // coilA
	#define TMC4330_CURRENTA_SPI_SHIFT                       0 // min.: -256, max.: 255, default: 0
	#define TMC4330_CURRENTB_SPI_MASK                        0x01FF0000 // USTEPA/B_SCALE // coilB
	#define TMC4330_CURRENTB_SPI_SHIFT                       16 // min.: -256, max.: 255, default: 0
	#define TMC4330_TZEROWAIT_MASK                           0xFFFFFFFF // USTEPA/B_SCALE // Standstill phase after reaching v=0
	#define TMC4330_TZEROWAIT_SHIFT                          0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_CIRCULAR_DEC_MASK                        0xFFFFFFFF // CIRCULAR_DEC // if one revolution is not exactly mapped to an even number of µSteps per revolution
	#define TMC4330_CIRCULAR_DEC_SHIFT                       0 // min.: 0, max.: 4294967295, default: 0
	#define TMC4330_ENC_COMP_XOFFSET_MASK                    0xFFFF // ENC_COMP_... // Start offset for triangular compensation in horizontal direction
	#define TMC4330_ENC_COMP_XOFFSET_SHIFT                   0 // min.: 0, max.: 65535, default: 0
	#define TMC4330_ENC_COMP_YOFFSET_MASK                    0xFF0000 // ENC_COMP_... // Start offset for triangular compensation in vertical direction
	#define TMC4330_ENC_COMP_YOFFSET_SHIFT                   16 // min.: -128, max.: 127, default: 0
	//#define TMC4330_ENC_VMEAN_INT_MASK                     0xFF000000 // ENC_COMP_... // Maximum amplitude for encoder compensation
	//#define TMC4330_ENC_VMEAN_INT_SHIFT                    24 // min.: 0, max.: 255, default: 0
	#define TMC4330_START_SIN_MASK                           0xFF // START_SIN... // Start value for sine waveform
	#define TMC4330_START_SIN_SHIFT                          0 // min.: 0, max.: 255, default: 0
	#define TMC4330_START_SIN90_120_MASK                     0xFF0000 // START_SIN... // Start value for cosine waveform
	#define TMC4330_START_SIN90_120_SHIFT                    16 // min.: 0, max.: 255, default: 0
	#define TMC4330_VERSION_NO_MASK                          0x0F // VERSION_NO //
	#define TMC4330_VERSION_NO_SHIFT                         0 // min.: 0, max.: 15, default: 0


#endif /* TMC4330_MASK_SHIFT_H */
