#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../cmucal.h"

/*=================CMUCAL version: LASSEN================================*/

/*=================Q-channel information================================*/

enum qch_id {
	APBIF_GPIO_ALIVE_QCH = QCH_TYPE,
	APBIF_PMU_ALIVE_QCH,
	APBIF_RTC_QCH,
	APBIF_TOP_RTC_QCH,
	APM_QCH_CPU,
	APM_QCH_INTMEM,
	APM_QCH_DBG,
	APM_QCH_SYS,
	APM_CMU_APM_QCH,
	I2C_APM_QCH,
	IP_BATCHER_AP_QCH,
	IP_BATCHER_CP_QCH,
	LHM_AXI_P_ALIVE_QCH,
	LHS_AXI_D_ALIVE_QCH,
	MAILBOX_APM2AP_QCH,
	MAILBOX_APM2CP_QCH,
	MAILBOX_APM2GNSS_QCH,
	MAILBOX_APM2WLBT_QCH,
	MP_APBSEMA_HWACG_2CH_QCH,
	SPEEDY_QCH,
	SYSREG_APM_QCH,
	WDT_APM_QCH,
	CAM_CMU_CAM_QCH,
	LHM_AXI_P_CAM_QCH_S_LH,
	LHS_ATB_CAMISP_QCH_S_LH,
	LHS_AXI_D_CAM_QCH_S_LH,
	SYSREG_CAM_QCH_S,
	IS6P20P0_CAM_QCH_S_CAM_SMMU,
	IS6P20P0_CAM_QCH_S_CAM_PPMU,
	IS6P20P0_CAM_QCH_S_CAM_3AA1,
	IS6P20P0_CAM_QCH_S_CAM_3AA0,
	IS6P20P0_CAM_QCH_S_CAM_CSIS_DMA,
	IS6P20P0_CAM_QCH_S_CAM_CSIS3,
	IS6P20P0_CAM_QCH_S_CAM_CSIS2,
	IS6P20P0_CAM_QCH_S_CAM_CSIS1,
	IS6P20P0_CAM_QCH_S_CAM_CSIS0,
	CMU_CMU_CMUREF_QCH,
	DFTMUX_TOP_QCH_CLK_CSIS0,
	DFTMUX_TOP_QCH_CLK_CSIS1,
	DFTMUX_TOP_QCH_CLK_CSIS2,
	ASYNCSFR_WR_DMC_QCH,
	AXI2AHB_CORE_CSSYS_QCH,
	CCI_550_QCH,
	CORE_CMU_CORE_QCH,
	GIC400_AIHWACG_QCH,
	LHM_ACE_D_CPUCL0_QCH,
	LHM_ACE_D_CPUCL1_QCH,
	LHM_ACE_D_CPUCL2_QCH,
	LHM_AXI_D0_ISP_QCH,
	LHM_AXI_D1_ISP_QCH,
	LHM_AXI_D_ABOX_QCH,
	LHM_AXI_D_APM_QCH,
	LHM_AXI_D_CAM_QCH,
	LHM_AXI_D_CP_QCH,
	LHM_AXI_D_CSSYS_QCH,
	LHM_AXI_D_DPU_QCH,
	LHM_AXI_D_FSYS_QCH,
	LHM_AXI_D_G3D_QCH,
	LHM_AXI_D_GNSS_QCH,
	LHM_AXI_D_MFCMSCL_QCH,
	LHM_AXI_D_WLBT_QCH,
	LHM_AXI_P_CP_QCH,
	LHS_AXI_D0_MIF_CPU_QCH,
	LHS_AXI_D0_MIF_NRT_QCH,
	LHS_AXI_D0_MIF_RT_QCH,
	LHS_AXI_D1_MIF_CPU_QCH,
	LHS_AXI_D1_MIF_NRT_QCH,
	LHS_AXI_D1_MIF_RT_QCH,
	LHS_AXI_P_APM_QCH,
	LHS_AXI_P_CAM_QCH,
	LHS_AXI_P_CPUCL0_QCH,
	LHS_AXI_P_CPUCL1_QCH,
	LHS_AXI_P_CPUCL2_QCH,
	LHS_AXI_P_DISPAUD_QCH,
	LHS_AXI_P_FSYS_QCH,
	LHS_AXI_P_G3D_QCH,
	LHS_AXI_P_ISP_QCH,
	LHS_AXI_P_MFCMSCL_QCH,
	LHS_AXI_P_MIF0_QCH,
	LHS_AXI_P_MIF1_QCH,
	LHS_AXI_P_PERI_QCH,
	MAILBOX_ABOX_QCH,
	MAILBOX_CP_QCH,
	MAILBOX_CP_SECURE_QCH,
	MAILBOX_GNSS_QCH,
	MAILBOX_WLBT_QCH,
	MAILBOX_WLBT_CM4_QCH,
	PDMA_CORE_QCH,
	PPCFW_G3D_QCH,
	PPMU_ACE_CPUCL0_QCH,
	PPMU_ACE_CPUCL1_QCH,
	PPMU_ACE_CPUCL2_QCH,
	RSTNSYNC_CLK_CORE_CCI_OCC_QCH_OCC,
	SFR_APBIF_CMU_TOPC_QCH,
	SPDMA_CORE_QCH,
	SYSREG_CORE_QCH,
	TREX_D_CORE_QCH,
	TREX_P_CORE_QCH,
	WRAP_ADC_IF_QCH_0,
	WRAP_ADC_IF_QCH_1,
	CLUSTER0_QCH_CPU,
	CLUSTER0_QCH_DBG,
	CMU_CPUCL0_SHORTSTOP_QCH,
	CPUCL0_CMU_CPUCL0_QCH,
	CSSYS_DBG_QCH,
	DUMP_PC_CPUCL0_QCH,
	LHM_AXI_P_CPUCL0_QCH,
	LHS_ACE_D_CPUCL0_QCH,
	LHS_AXI_T_CSSYS_DBG_QCH,
	SECJTAG_QCH,
	SYSREG_CPUCL0_QCH,
	CLUSTER1_QCH_CPU,
	CLUSTER1_QCH_DBG,
	CMU_CPUCL1_SHORTSTOP_QCH,
	CPUCL1_CMU_CPUCL1_QCH,
	DUMP_PC_CPUCL1_QCH,
	LHM_AXI_P_CPUCL1_QCH,
	LHS_ACE_D_CPUCL1_QCH,
	SYSREG_CPUCL1_QCH,
	CLUSTER2_QCH_CPU,
	CLUSTER2_QCH_DBG,
	CMU_CPUCL2_SHORTSTOP_QCH,
	CPUCL2_CMU_CPUCL2_QCH,
	DUMP_PC_CPUCL2_QCH,
	LHM_AXI_P_CPUCL2_QCH,
	LHS_ACE_D_CPUCL2_QCH,
	SYSREG_QCH,
	ABOX_QCH_ABOX,
	ABOX_QCH_CPU,
	ABOX_QCH_BUS,
	ABOX_QCH_UAIF0,
	ABOX_QCH_UAIF2,
	ABOX_QCH_UAIF3,
	ABOX_QCH_FM,
	DISPAUD_CMU_DISPAUD_QCH,
	DPU_QCH_DPP,
	DPU_QCH_DMA,
	DPU_QCH_DECON0,
	GPIO_DISPAUD_QCH,
	LHM_AXI_P_DISPAUD_QCH,
	LHS_AXI_D_ABOX_QCH,
	LHS_AXI_D_DPU_QCH,
	PPMU_ABOX_QCH,
	PPMU_DPU_QCH,
	SMMU_ABOX_QCH,
	SMMU_DPU_QCH,
	SYSREG_DISPAUD_QCH,
	WDT_ABOXCPU_QCH,
	ADM_AHB_SSS_QCH,
	FSYS_CMU_FSYS_QCH,
	GPIO_FSYS_QCH,
	LHM_AXI_P_FSYS_QCH,
	LHS_AXI_D_FSYS_QCH,
	MMC_CARD_QCH,
	MMC_EMBD_QCH,
	MMC_SDIO_QCH,
	PPMU_FSYS_QCH,
	RTIC_QCH,
	SSS_QCH,
	SYSREG_FSYS_QCH,
	USB20PHY_QCH,
	USB30DRD_QCH_HSDRD,
	USB30DRD_QCH_USB20,
	USB30DRD_QCH_USB30_0,
	USB30DRD_QCH_USB30_1,
	AGPU_QCH,
	G3D_CMU_G3D_QCH,
	LHM_AXI_G3DSFR_QCH,
	LHM_AXI_P_G3D_QCH,
	LHS_AXI_D_G3D_QCH,
	LHS_AXI_G3DSFR_QCH,
	SYSREG_G3D_QCH,
	ISP_CMU_ISP_QCH,
	LHM_ATB_CAMISP_QCH_S_LH,
	LHM_AXI_P_ISP_QCH_S_LH,
	LHS_AXI_D0_ISP_QCH_S_LH,
	LHS_AXI_D1_ISP_QCH_S_LH,
	SYSREG_ISP_QCH,
	IS6P20P0_ISP_QCH_S_ISP_ISP,
	IS6P20P0_ISP_QCH_S_ISP_MCSC,
	IS6P20P0_ISP_QCH_S_ISP_VRA,
	IS6P20P0_ISP_QCH_S_ISP_GDC,
	IS6P20P0_ISP_QCH_S_ISP_PPMU_ISP0,
	IS6P20P0_ISP_QCH_S_ISP_SMMU_ISP0,
	IS6P20P0_ISP_QCH_S_ISP_PPMU_ISP1,
	IS6P20P0_ISP_QCH_S_ISP_SMMU_ISP1,
	G2D_QCH,
	JPEG_QCH,
	LHM_AXI_P_MFCMSCL_QCH,
	LHS_AXI_D_MFCMSCL_QCH,
	MFC_QCH,
	MFCMSCL_CMU_MFCMSCL_QCH,
	MSCL_QCH,
	PPMU_MFCMSCL_QCH,
	SMMU_MFCMSCL_QCH,
	SYSREG_MFCMSCL_QCH,
	CMU_MIF_CMUREF_QCH,
	DMC_QCH,
	LHM_AXI_D_MIF_CPU_QCH,
	LHM_AXI_D_MIF_NRT_QCH,
	LHM_AXI_D_MIF_RT_QCH,
	LHM_AXI_P_MIF_QCH,
	MIF_CMU_MIF_QCH,
	PPMU_DMC_CPU_QCH,
	QE_DMC_CPU_QCH,
	SFRAPB_BRIDGE_DDR_PHY_QCH,
	SFRAPB_BRIDGE_DMC_QCH,
	SFRAPB_BRIDGE_DMC_PPMPU_QCH,
	SFRAPB_BRIDGE_DMC_SECURE_QCH,
	SYSREG_MIF_QCH,
	MIF1_CMU_MIF1_QCH,
	BUSIF_TMU_QCH,
	LBLK_PERIC_QCH_I2C0,
	LBLK_PERIC_QCH_I2C1,
	LBLK_PERIC_QCH_I2C2,
	LBLK_PERIC_QCH_I2C3,
	LBLK_PERIC_QCH_I2C4,
	LBLK_PERIC_QCH_I2C5,
	LBLK_PERIC_QCH_I2C6,
	LBLK_PERIC_QCH_PWM_MOTOR,
	LBLK_PERIC_QCH_SPI0,
	LBLK_PERIC_QCH_SPI1,
	LBLK_PERIC_QCH_USI2,
	LBLK_PERIC_QCH_UART0,
	LBLK_PERIC_QCH_UART1,
	LBLK_PERIC_QCH_HSI2C0,
	LBLK_PERIC_QCH_HSI2C1,
	LBLK_PERIC_QCH_HSI2C2,
	LBLK_PERIC_QCH_HSI2C3,
	LBLK_PERIC_QCH_USI0,
	LBLK_PERIC_QCH_USI1,
	LBLK_PERIC_QCH_GPIO,
	LBLK_PERIC_QCH_UART2,
	LBLK_PERIC_QCH_USI0_PCLK,
	LBLK_PERIC_QCH_USI1_PCLK,
	LBLK_PERIC_QCH_USI2_PCLK,
	LBLK_PERIC_QCH_I2C7,
	LHM_AXI_P_PERI_QCH,
	MCT_QCH,
	OTP_CON_TOP_QCH,
	PERI_CMU_PERI_QCH,
	SECUCON_QCH,
	SYSREG_PERI_QCH,
	WDT_CLUSTER0_QCH,
	WDT_CLUSTER1_QCH,
	end_of_qch,
	num_of_qch = end_of_qch - QCH_TYPE,
};

/*=================Controller Option information================================*/

enum option_id {
	CTRL_OPTION_BLK_APM = OPTION_TYPE,
	CTRL_OPTION_BLK_CAM,
	CTRL_OPTION_BLK_CMU,
	CTRL_OPTION_BLK_CORE,
	CTRL_OPTION_BLK_CPUCL0,
	CTRL_OPTION_BLK_CPUCL1,
	CTRL_OPTION_BLK_CPUCL2,
	CTRL_OPTION_BLK_DISPAUD,
	CTRL_OPTION_BLK_FSYS,
	CTRL_OPTION_BLK_G3D,
	CTRL_OPTION_BLK_ISP,
	CTRL_OPTION_BLK_MFCMSCL,
	CTRL_OPTION_BLK_MIF,
	CTRL_OPTION_BLK_MIF1,
	CTRL_OPTION_BLK_PERI,
	end_of_option,
	num_of_option = end_of_option - OPTION_TYPE,
};

#endif
