// Seed: 114182497
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  assign id_5 = 1;
  reg id_8;
  always_ff id_8 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  not (id_3, id_2);
  module_0(
      id_2, id_2, id_2, id_1, id_2, id_2, id_2
  );
endmodule
