<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RS232_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_Controller.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="LCD_Controller.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_Controller.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LCD_Controller.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LCD_Controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="RAM.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RAM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RAM.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TestSchem.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TestSchem.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="TestSchem.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TestSchem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TestSchem.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TestSchem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TestSchem.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TestSchem.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TestSchem.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TestSchem.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TestSchem.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestSchem.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TestSchem.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TestSchem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TestSchem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TestSchem.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TestSchem.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TestSchem.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TestSchem.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="TestSchem.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TestSchem.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TestSchem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TestSchem_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TestSchem_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TestSchem_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TestSchem_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TestSchem_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TestSchem_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestSchem_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestSchem_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TestSchem_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TestSchem_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestSchem_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TestSchem_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TestSchem_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TestSchem_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestSchem_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestSchem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Data_out.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Test_Data_out.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Test_Data_out.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Test_Data_out.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Test_Data_out.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="receiver.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="receiver.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="receiver.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="receiver.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="receiver.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="testRX.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testschem.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="testschem.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="testschem.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="transmitter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="transmitter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="transmitter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="transmitter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="transmitter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1307599913" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1307599913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1309091782" xil_pn:in_ck="-6229870216664067901" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="442381517237339672" xil_pn:start_ts="1309091781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TestSchem.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1307599917" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6726891690732731572" xil_pn:start_ts="1307599917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1307599917" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1307599917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1307599917" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5716095614455553494" xil_pn:start_ts="1307599917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1307599917" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1307599917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1307599917" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2717091071024406402" xil_pn:start_ts="1307599917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1309091812" xil_pn:in_ck="2636227323928123012" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6623056777652980642" xil_pn:start_ts="1309091782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="TestSchem.jhd"/>
      <outfile xil_pn:name="TestSchem.lso"/>
      <outfile xil_pn:name="TestSchem.ngc"/>
      <outfile xil_pn:name="TestSchem.ngr"/>
      <outfile xil_pn:name="TestSchem.prj"/>
      <outfile xil_pn:name="TestSchem.stx"/>
      <outfile xil_pn:name="TestSchem.syr"/>
      <outfile xil_pn:name="TestSchem.xst"/>
      <outfile xil_pn:name="TestSchem_vhdl.prj"/>
      <outfile xil_pn:name="TestSchem_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1309091741" xil_pn:in_ck="-4839967760852967972" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119232422018821710" xil_pn:start_ts="1309091741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1309091816" xil_pn:in_ck="-7009146486885814446" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8114658858066380129" xil_pn:start_ts="1309091812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TestSchem.bld"/>
      <outfile xil_pn:name="TestSchem.ngd"/>
      <outfile xil_pn:name="TestSchem_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1309091822" xil_pn:in_ck="1541616073378749715" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7728334167582700538" xil_pn:start_ts="1309091816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestSchem.pcf"/>
      <outfile xil_pn:name="TestSchem_map.map"/>
      <outfile xil_pn:name="TestSchem_map.mrp"/>
      <outfile xil_pn:name="TestSchem_map.ncd"/>
      <outfile xil_pn:name="TestSchem_map.ngm"/>
      <outfile xil_pn:name="TestSchem_map.xrpt"/>
      <outfile xil_pn:name="TestSchem_summary.xml"/>
      <outfile xil_pn:name="TestSchem_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1309091890" xil_pn:in_ck="-6186053531259279508" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1188645837119704269" xil_pn:start_ts="1309091827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TestSchem.ncd"/>
      <outfile xil_pn:name="TestSchem.pad"/>
      <outfile xil_pn:name="TestSchem.par"/>
      <outfile xil_pn:name="TestSchem.ptwx"/>
      <outfile xil_pn:name="TestSchem.unroutes"/>
      <outfile xil_pn:name="TestSchem.xpi"/>
      <outfile xil_pn:name="TestSchem_pad.csv"/>
      <outfile xil_pn:name="TestSchem_pad.txt"/>
      <outfile xil_pn:name="TestSchem_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1309091907" xil_pn:in_ck="-2184844170705675661" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1309091890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TestSchem.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="testschem.bgn"/>
      <outfile xil_pn:name="testschem.bit"/>
      <outfile xil_pn:name="testschem.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1309091890" xil_pn:in_ck="-1907653385261070961" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1309091885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TestSchem.twr"/>
      <outfile xil_pn:name="TestSchem.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
