{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729979929808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729979929808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 17:58:49 2024 " "Processing started: Sat Oct 26 17:58:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729979929808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979929808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE550Project -c ECE550Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE550Project -c ECE550Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979929808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729979929930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729979929930 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "skeleton.v(89) " "Verilog HDL Module Instantiation warning at skeleton.v(89): ignored dangling comma in List of Port Connections" {  } { { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 89 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1729979934032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934033 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "processor processor.v(73) " "Verilog Module Declaration warning at processor.v(73): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"processor\"" {  } { { "processor.v" "" { Text "E:/Ass/ECE550/Project/processor.v" 73 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "E:/Ass/ECE550/Project/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "E:/Ass/ECE550/Project/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allbit_and_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file allbit_and_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 allbit_and_5bit " "Found entity 1: allbit_and_5bit" {  } { { "allbit_and_5bit.v" "" { Text "E:/Ass/ECE550/Project/allbit_and_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onehot_decoder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file onehot_decoder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 onehot_decoder_32bit " "Found entity 1: onehot_decoder_32bit" {  } { { "onehot_decoder_32bit.v" "" { Text "E:/Ass/ECE550/Project/onehot_decoder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32bit " "Found entity 1: reg_32bit" {  } { { "reg_32bit.v" "" { Text "E:/Ass/ECE550/Project/reg_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/Ass/ECE550/Project/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_32bit " "Found entity 1: sra_32bit" {  } { { "sra_32bit.v" "" { Text "E:/Ass/ECE550/Project/sra_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_32bit " "Found entity 1: sll_32bit" {  } { { "sll_32bit.v" "" { Text "E:/Ass/ECE550/Project/sll_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bor_32bit " "Found entity 1: bor_32bit" {  } { { "bor_32bit.v" "" { Text "E:/Ass/ECE550/Project/bor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "band_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file band_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 band_32bit " "Found entity 1: band_32bit" {  } { { "band_32bit.v" "" { Text "E:/Ass/ECE550/Project/band_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "E:/Ass/ECE550/Project/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_16bit " "Found entity 1: rca_16bit" {  } { { "rca_16bit.v" "" { Text "E:/Ass/ECE550/Project/rca_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "E:/Ass/ECE550/Project/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa_32bit " "Found entity 1: csa_32bit" {  } { { "csa_32bit.v" "" { Text "E:/Ass/ECE550/Project/csa_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Ass/ECE550/Project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "E:/Ass/ECE550/Project/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_12bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_12bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_12bit " "Found entity 1: reg_12bit" {  } { { "reg_12bit.v" "" { Text "E:/Ass/ECE550/Project/reg_12bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_tb " "Found entity 1: skeleton_tb" {  } { { "skeleton_tb.v" "" { Text "E:/Ass/ECE550/Project/skeleton_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729979934060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:div1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:div1\"" {  } { { "skeleton.v" "div1" { Text "E:/Ass/ECE550/Project/skeleton.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref clock_divider:div1\|dffe_ref:dff " "Elaborating entity \"dffe_ref\" for hierarchy \"clock_divider:div1\|dffe_ref:dff\"" {  } { { "clock_divider.v" "dff" { Text "E:/Ass/ECE550/Project/clock_divider.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./overflow_test.mif " "Parameter \"init_file\" = \"./overflow_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934077 ""}  } { { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729979934077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u7a1 " "Found entity 1: altsyncram_u7a1" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u7a1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated " "Elaborating entity \"altsyncram_u7a1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./dmem_ovf.mif " "Parameter \"init_file\" = \"./dmem_ovf.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979934105 ""}  } { { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729979934105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ing1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ing1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ing1 " "Found entity 1: altsyncram_ing1" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979934126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ing1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated " "Elaborating entity \"altsyncram_ing1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934127 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "6 4096 0 1 1 " "6 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10 15 " "Addresses ranging from 10 to 15 are not initialized" {  } { { "E:/Ass/ECE550/Project/dmem_ovf.mif" "" { Text "E:/Ass/ECE550/Project/dmem_ovf.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1729979934128 ""}  } { { "E:/Ass/ECE550/Project/dmem_ovf.mif" "" { Text "E:/Ass/ECE550/Project/dmem_ovf.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1729979934128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "E:/Ass/ECE550/Project/skeleton.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934165 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "E:/Ass/ECE550/Project/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729979934168 "|skeleton|regfile:my_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "E:/Ass/ECE550/Project/skeleton.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_rd processor.v(112) " "Verilog HDL or VHDL warning at processor.v(112): object \"i_rd\" assigned a value but never read" {  } { { "processor.v" "" { Text "E:/Ass/ECE550/Project/processor.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729979934169 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_rs processor.v(113) " "Verilog HDL or VHDL warning at processor.v(113): object \"i_rs\" assigned a value but never read" {  } { { "processor.v" "" { Text "E:/Ass/ECE550/Project/processor.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729979934169 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 processor.v(139) " "Verilog HDL assignment warning at processor.v(139): truncated value with size 32 to match size of target (12)" {  } { { "processor.v" "" { Text "E:/Ass/ECE550/Project/processor.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729979934169 "|skeleton|processor:my_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:main_alu " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:main_alu\"" {  } { { "processor.v" "main_alu" { Text "E:/Ass/ECE550/Project/processor.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934169 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/Ass/ECE550/Project/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1729979934170 "|skeleton|processor:my_processor|alu:pc_inc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_12bit processor:my_processor\|reg_12bit:pc " "Elaborating entity \"reg_12bit\" for hierarchy \"processor:my_processor\|reg_12bit:pc\"" {  } { { "processor.v" "pc" { Text "E:/Ass/ECE550/Project/processor.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934170 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[0\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[1\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[2\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[3\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[4\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[5\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[6\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[7\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[8\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[9\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[10\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[11\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[12\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[13\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[14\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[15\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[16\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[17\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[18\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[19\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[20\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[21\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[22\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[23\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[24\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[25\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[26\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[27\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[28\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[29\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 762 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[30\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[31\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_ing1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ing1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_ing1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "E:/Ass/ECE550/Project/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_ing1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[0\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[1\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[2\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[3\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[4\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[5\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[6\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[7\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[8\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[9\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[10\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[11\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[12\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[13\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[14\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[15\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[16\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[17\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[18\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[19\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[20\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[21\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[22\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[23\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[24\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[25\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[26\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[27\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[28\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 651 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[29\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[30\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[31\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "E:/Ass/ECE550/Project/db/altsyncram_u7a1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "E:/Ass/ECE550/Project/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934243 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1729979934243 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1729979934243 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729979934412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729979934453 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1036 " "1036 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729979934621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729979934672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979934672 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "skeleton.v" "" { Text "E:/Ass/ECE550/Project/skeleton.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979934690 "|skeleton|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729979934690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729979934690 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729979934690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729979934690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729979934690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729979934699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 17:58:54 2024 " "Processing ended: Sat Oct 26 17:58:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729979934699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729979934699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729979934699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979934699 ""}
