/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_16z;
  wire [25:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[27] | celloutsig_0_1z[24];
  assign celloutsig_1_12z = celloutsig_1_9z[8] | celloutsig_1_3z[13];
  assign celloutsig_1_18z = celloutsig_1_16z[14] | celloutsig_1_7z;
  assign celloutsig_1_1z = in_data[155] | celloutsig_1_0z[5];
  assign celloutsig_1_7z = celloutsig_1_5z | celloutsig_1_1z;
  assign celloutsig_0_6z = { in_data[46:45], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } == { celloutsig_0_1z[25:10], celloutsig_0_1z[14:10] };
  assign celloutsig_1_4z = celloutsig_1_3z[13:9] == celloutsig_1_0z[10:6];
  assign celloutsig_1_16z = { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_14z } % { 1'h1, celloutsig_1_8z[3:2], celloutsig_1_9z };
  assign celloutsig_0_5z = { celloutsig_0_1z[22:15], celloutsig_0_3z } % { 1'h1, in_data[86:84], celloutsig_0_0z };
  assign celloutsig_0_2z = { celloutsig_0_1z[12:10], celloutsig_0_1z[14:11] } % { 1'h1, celloutsig_0_1z[10], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[120:115] % { 1'h1, in_data[177:173] };
  assign celloutsig_1_8z = celloutsig_1_0z[8:4] % { 1'h1, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_1z[22], celloutsig_0_0z, celloutsig_0_7z } * { celloutsig_0_1z[19:14], celloutsig_0_6z };
  assign celloutsig_1_14z = - { celloutsig_1_13z[7:1], celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_25z = - { celloutsig_0_2z[3:1], celloutsig_0_11z };
  assign celloutsig_0_11z = { celloutsig_0_9z[0], celloutsig_0_9z, celloutsig_0_9z } !== { celloutsig_0_1z[16:10], celloutsig_0_1z[14], celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_3z[9:3] !== { in_data[155], celloutsig_1_2z };
  assign celloutsig_1_19z = ~ celloutsig_1_0z[11:6];
  assign celloutsig_1_0z = ~ in_data[133:121];
  assign celloutsig_1_10z = ^ celloutsig_1_3z[6:4];
  assign celloutsig_0_7z = ^ { celloutsig_0_1z[11:10], celloutsig_0_1z[14:10] };
  assign celloutsig_0_26z = ^ celloutsig_0_16z[2:0];
  assign celloutsig_1_9z = { celloutsig_1_6z[6:0], celloutsig_1_7z, celloutsig_1_8z } << { celloutsig_1_6z[7:2], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_9z[11:3] << { celloutsig_1_6z[4:0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_5z[8:1], celloutsig_0_11z } << { celloutsig_0_1z[16:10], celloutsig_0_1z[14], celloutsig_0_7z };
  assign celloutsig_1_3z = { celloutsig_1_0z[10:5], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } << { celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[64:60];
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_6z = celloutsig_1_0z[9:2];
  assign celloutsig_0_1z[25:10] = ~ { in_data[45:35], celloutsig_0_0z };
  assign celloutsig_0_1z[9:0] = { celloutsig_0_1z[14:10], celloutsig_0_1z[14:10] };
  assign { out_data[128], out_data[101:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
