xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx9-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx9-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx9-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt on -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt on -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe c -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe c -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off -k BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off -k BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off -k BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off -k BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim BRAM_TEST.ngc BRAM_TEST_synthesis.v 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -mt off -k BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -xe n -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off -k BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr b -lc auto -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim BRAM_TEST.ngc BRAM_TEST_synthesis.v 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim BRAM_TEST.ngc BRAM_TEST_synthesis.v 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim BRAM_TEST.ngc BRAM_TEST_synthesis.v 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/uart-ayya/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/uart-ayya/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version3/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
xst -intstyle ise -ifn "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.syr" 
xst -intstyle ise -ifn "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf -ucf uart.ucf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
xst -intstyle ise -ifn "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.xst" -ofn "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc uart.ucf -p xc6slx45-csg324-2 BRAM_TEST.ngc BRAM_TEST.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -smartguide "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST_guide.ncd" -power off -o BRAM_TEST_map.ncd BRAM_TEST.ngd BRAM_TEST.pcf 
par -w -intstyle ise -ol high -smartguide "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST_guide.ncd" -mt off BRAM_TEST_map.ncd BRAM_TEST.ncd BRAM_TEST.pcf 
bitgen -intstyle ise -f BRAM_TEST.ut BRAM_TEST.ncd 
