
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//BellmanFord_33750M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 3606155 heartbeat IPC: 2.77304 cumulative IPC: 2.77304 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7193507 heartbeat IPC: 2.78757 cumulative IPC: 2.78029 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10757652 heartbeat IPC: 2.80572 cumulative IPC: 2.78871 (Simulation time: 0 hr 3 min 15 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14263510 heartbeat IPC: 2.85237 cumulative IPC: 2.80436 (Simulation time: 0 hr 4 min 24 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 14263511 (Simulation time: 0 hr 4 min 24 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 35222967 heartbeat IPC: 0.477112 cumulative IPC: 0.477111 (Simulation time: 0 hr 6 min 20 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 57938201 heartbeat IPC: 0.440233 cumulative IPC: 0.457931 (Simulation time: 0 hr 8 min 4 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 78660250 heartbeat IPC: 0.482578 cumulative IPC: 0.465862 (Simulation time: 0 hr 9 min 57 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 102838896 heartbeat IPC: 0.413588 cumulative IPC: 0.451593 (Simulation time: 0 hr 11 min 51 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 128965307 heartbeat IPC: 0.382755 cumulative IPC: 0.435913 (Simulation time: 0 hr 13 min 47 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 157756081 heartbeat IPC: 0.347334 cumulative IPC: 0.41814 (Simulation time: 0 hr 15 min 41 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 188355116 heartbeat IPC: 0.326808 cumulative IPC: 0.402087 (Simulation time: 0 hr 17 min 38 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 219120607 heartbeat IPC: 0.32504 cumulative IPC: 0.390516 (Simulation time: 0 hr 19 min 34 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 249324516 heartbeat IPC: 0.331083 cumulative IPC: 0.382879 (Simulation time: 0 hr 21 min 24 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 286403331 heartbeat IPC: 0.269696 cumulative IPC: 0.367458 (Simulation time: 0 hr 23 min 22 sec) 
Finished CPU 0 instructions: 100000002 cycles: 272139821 cumulative IPC: 0.367458 (Simulation time: 0 hr 23 min 22 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.367458 instructions: 100000002 cycles: 272139821
cpu0_DTLB TOTAL     ACCESS:   25438740  HIT:   23745925  MISS:    1692815
cpu0_DTLB LOAD      ACCESS:   24747017  HIT:   23273458  MISS:    1473559
cpu0_DTLB RFO       ACCESS:     691723  HIT:     472467  MISS:     219256
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9446 cycles
cpu0_DTLB MSHR FULL EVENTS: 2 MSHR MERGE EVENTS: 312756
cpu0_ITLB TOTAL     ACCESS:    9044926  HIT:    9044926  MISS:          0
cpu0_ITLB LOAD      ACCESS:    9044926  HIT:    9044926  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    1692815  HIT:    1058373  MISS:     634442
cpu0_STLB LOAD      ACCESS:    1473559  HIT:     990501  MISS:     483058
cpu0_STLB RFO       ACCESS:     219256  HIT:      67872  MISS:     151384
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 16.4587 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   18386913  HIT:   15044612  MISS:    3342301
cpu0_L1D LOAD      ACCESS:   17127897  HIT:   13900920  MISS:    3226977
cpu0_L1D RFO       ACCESS:     671087  HIT:     558405  MISS:     112682
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     587929  HIT:     585287  MISS:       2642
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 116.468 cycles
cpu0_L1D MSHR FULL EVENTS: 9876 MSHR MERGE EVENTS: 2658750
cpu0_L2C TOTAL     ACCESS:    3736607  HIT:     726099  MISS:    3010508
cpu0_L2C LOAD      ACCESS:    3226975  HIT:     321210  MISS:    2905765
cpu0_L2C RFO       ACCESS:     112675  HIT:       8194  MISS:     104481
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     394315  HIT:     394315  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       2642  HIT:       2380  MISS:        262
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 118.027 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    6021010  HIT:    1263216  MISS:    1747292
LLC LOAD      ACCESS:    2905759  HIT:    1229687  MISS:    1676072
LLC RFO       ACCESS:     104481  HIT:      33275  MISS:      71206
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3010508  HIT:          6  MISS:    3010502
LLC TRANSLATION ACCESS:        262  HIT:        248  MISS:         14
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 168.173 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     157293  ROW_BUFFER_MISS:    1589971
 DBUS AVG_CONGESTED_CYCLE:    3.69184
 WQ ROW_BUFFER_HIT:     134189  ROW_BUFFER_MISS:      91281  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.2645% MPKI: 16.3469 Average ROB Occupancy at Mispredict: 37.4015
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 16.3469
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

