{
	"inputtext" : ["<NAME>", "<INPUT1>", "<INPUT2>","<OUTPUT>", "<NUMBER_OF_BITS>"],
	"selects" : 
	[
    		{ "name" : "<ARITHMETIC_DATA_TYPE>", "options" : [ "UNSIGNED", "SIGNED"] }
	],
  	"moduleName" : "High Level Adder and/or Subtractor",
	"moduleCode" : "-- NOVA VHDL CONFIGURATOR\n-- High Level Adder and/or Subtractor (Adapted from: https://www.allaboutcircuits.com/technical-articles/review-of-vhdl-signed-unsigned-data-types/)\n\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\n\nentity <NAME> is\n\tPort ( <INPUT1> : in <ARITHMETIC_DATA_TYPE>(<NUMBER_OF_BITS_MINUS_1> downto 0);\n\t<INPUT2> : in <ARITHMETIC_DATA_TYPE>(<NUMBER_OF_BITS_MINUS_1> downto 0);\n\t--\n\t<OUTPUT> : out <ARITHMETIC_DATA_TYPE>(<NUMBER_OF_BITS_MINUS_1> downto 0));\nend <NAME>;\n\narchitecture Behavioral of <NAME> is\n\nbegin\n\n\t<OUTPUT> <= <INPUT1> + <INPUT2>;\n\nend Behavioral;"
}
