// Seed: 3444632939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_4 <= #1 1'b0;
endmodule
module module_1 ();
  wire id_1;
  reg  id_2;
  wire id_3;
  wire id_4;
  wor  id_5;
  reg  id_6;
  module_0(
      id_3, id_1, id_3, id_2, id_1, id_4, id_5, id_5
  );
  wire id_7;
  always @(*) begin
    if (1'b0) begin
      assert (id_3);
      id_6 <= 1;
    end else begin
      id_5 = 1'h0;
      id_2 <= 1;
    end
  end
endmodule
