Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Oct 17 20:50:53 2019
| Host         : laic-ws1 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -file ./report/rt_feedback_timing_routed.rpt
| Design       : rt_feedback
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.547        0.000                      0                  136        0.133        0.000                      0                  136        1.650        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.547        0.000                      0                  136        0.133        0.000                      0                  136        1.650        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 j_reg_89_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            j_reg_89_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.352ns (16.044%)  route 1.842ns (83.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 5.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.350     1.350    ap_clk
    SLICE_X0Y185         FDRE                                         r  j_reg_89_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_fdre_C_Q)         0.223     1.573 f  j_reg_89_reg[7]/Q
                         net (fo=2, routed)           0.740     2.313    j_reg_89_reg[7]
    SLICE_X1Y185         LUT4 (Prop_lut4_I0_O)        0.043     2.356 r  ap_ready_INST_0_i_2/O
                         net (fo=2, routed)           0.452     2.809    ap_ready_INST_0_i_2_n_2
    SLICE_X1Y183         LUT6 (Prop_lut6_I2_O)        0.043     2.852 r  spk_id_out_V_V_TVALID_INST_0_i_1/O
                         net (fo=4, routed)           0.334     3.185    spk_id_out_V_V_TVALID_INST_0_i_1_n_2
    SLICE_X1Y184         LUT3 (Prop_lut3_I0_O)        0.043     3.228 r  j_reg_89[0]_i_2/O
                         net (fo=18, routed)          0.316     3.544    j_reg_8909_out
    SLICE_X0Y188         FDRE                                         r  j_reg_89_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=67, unset)           1.219     5.219    ap_clk
    SLICE_X0Y188         FDRE                                         r  j_reg_89_reg[16]/C
                         clock pessimism              0.108     5.327    
                         clock uncertainty           -0.035     5.292    
    SLICE_X0Y188         FDRE (Setup_fdre_C_CE)      -0.201     5.091    j_reg_89_reg[16]
  -------------------------------------------------------------------
                         required time                          5.091    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_reg_78_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_1_reg_166_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.771%)  route 0.076ns (37.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.616     0.616    ap_clk
    SLICE_X5Y180         FDRE                                         r  i_reg_78_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180         FDRE (Prop_fdre_C_Q)         0.100     0.716 r  i_reg_78_reg[0]/Q
                         net (fo=4, routed)           0.076     0.792    i_reg_78_reg_n_2_[0]
    SLICE_X4Y180         LUT6 (Prop_lut6_I1_O)        0.028     0.820 r  i_1_reg_166[1]_i_1/O
                         net (fo=1, routed)           0.000     0.820    i_1_reg_166[1]_i_1_n_2
    SLICE_X4Y180         FDRE                                         r  i_1_reg_166_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=67, unset)           0.815     0.815    ap_clk
    SLICE_X4Y180         FDRE                                         r  i_1_reg_166_reg[1]/C
                         clock pessimism             -0.188     0.627    
    SLICE_X4Y180         FDRE (Hold_fdre_C_D)         0.060     0.687    i_1_reg_166_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            0.700         4.000       3.300      SLICE_X2Y181  ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X2Y181  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X2Y181  ap_CS_fsm_reg[0]/C



