git clone --depth 1 --no-tags https://github.com/aurthurtang/verilog_pattern_match.git f:/verilog_sva_gh_scraper/data/full_repos/384869015
git clone --depth 1 --no-tags https://github.com/yangtao2019yt/my_oscpu.git f:/verilog_sva_gh_scraper/data/full_repos/384704586
git clone --depth 1 --no-tags https://github.com/GokselOnal/ProjectCPU.git f:/verilog_sva_gh_scraper/data/full_repos/376611990
git clone --depth 1 --no-tags https://github.com/CW-B-W/DIC-Frequency_Analysis_System.git f:/verilog_sva_gh_scraper/data/full_repos/376758706
git clone --depth 1 --no-tags https://github.com/sivadurga-web/Y-86-processor.git f:/verilog_sva_gh_scraper/data/full_repos/374656854
git clone --depth 1 --no-tags https://github.com/fuwuseba/Car_Dash.git f:/verilog_sva_gh_scraper/data/full_repos/377606361
git clone --depth 1 --no-tags https://github.com/Ahmed-H300/spi-interface_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/382927942
git clone --depth 1 --no-tags https://github.com/Jothi-krishnan/LightWeightDES-decryption.git f:/verilog_sva_gh_scraper/data/full_repos/382537844
git clone --depth 1 --no-tags https://github.com/lukemyh123/ECE201A_Circuit_Partition.git f:/verilog_sva_gh_scraper/data/full_repos/382412326
git clone --depth 1 --no-tags https://github.com/samrajdhillon/ad9467_kc705.git f:/verilog_sva_gh_scraper/data/full_repos/381738287
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-Automat_bauturi.git f:/verilog_sva_gh_scraper/data/full_repos/382107012
git clone --depth 1 --no-tags https://github.com/Bhavan-Naik/16bit_barrel_shifter.git f:/verilog_sva_gh_scraper/data/full_repos/381926035
git clone --depth 1 --no-tags https://github.com/karentp/PipelineExercise.git f:/verilog_sva_gh_scraper/data/full_repos/383938136
git clone --depth 1 --no-tags https://github.com/TACO-compressionHardware/RLE_decompression.git f:/verilog_sva_gh_scraper/data/full_repos/384419898
git clone --depth 1 --no-tags https://github.com/HosseinZaredar-AUT/Logic-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/384345412
git clone --depth 1 --no-tags https://github.com/rota505/TD4.git f:/verilog_sva_gh_scraper/data/full_repos/376467409
git clone --depth 1 --no-tags https://github.com/abdelaziz-mahdy/LC3_test_again.git f:/verilog_sva_gh_scraper/data/full_repos/383915514
git clone --depth 1 --no-tags https://github.com/tharakaWijesundara/FPGA-Processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/374898246
git clone --depth 1 --no-tags https://github.com/alu0101139456/DDP-ProcessorDesign.git f:/verilog_sva_gh_scraper/data/full_repos/375085174
git clone --depth 1 --no-tags https://github.com/zylinux/computerV8.git f:/verilog_sva_gh_scraper/data/full_repos/378219988
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL2.git f:/verilog_sva_gh_scraper/data/full_repos/381024394
git clone --depth 1 --no-tags https://github.com/priti07/Uart.git f:/verilog_sva_gh_scraper/data/full_repos/381616155
git clone --depth 1 --no-tags https://github.com/vaksick/fpga-img.git f:/verilog_sva_gh_scraper/data/full_repos/381653897
git clone --depth 1 --no-tags https://github.com/Akashay-Singla/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/377578852
git clone --depth 1 --no-tags https://github.com/prafulla8/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/377476559
git clone --depth 1 --no-tags https://github.com/stream3715/nyusitsu_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/377491542
git clone --depth 1 --no-tags https://github.com/bhaveshbareja/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/377384264
git clone --depth 1 --no-tags https://github.com/ISHKAFEL09/fpga_prj.git f:/verilog_sva_gh_scraper/data/full_repos/377521263
git clone --depth 1 --no-tags https://github.com/alexzhang/hdl-modules.git f:/verilog_sva_gh_scraper/data/full_repos/380615189
git clone --depth 1 --no-tags https://github.com/hiep2910/Trapezoidal-Filter---Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/380661536
git clone --depth 1 --no-tags https://github.com/maho0705/arch21.git f:/verilog_sva_gh_scraper/data/full_repos/381523635
git clone --depth 1 --no-tags https://github.com/linuxjbl/Altera_Nios.git f:/verilog_sva_gh_scraper/data/full_repos/381804789
git clone --depth 1 --no-tags https://github.com/JeterHwang/109-2-Digital-System-Design-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/380971845
git clone --depth 1 --no-tags https://github.com/pasxn/rtl-design-and-verification.git f:/verilog_sva_gh_scraper/data/full_repos/376127953
git clone --depth 1 --no-tags https://github.com/ToruNiina/brainfxck-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/376882588
git clone --depth 1 --no-tags https://github.com/adelmaek/Verilog-Testbenches.git f:/verilog_sva_gh_scraper/data/full_repos/377303198
git clone --depth 1 --no-tags https://github.com/siddhantv10/karatsuba.git f:/verilog_sva_gh_scraper/data/full_repos/380263054
git clone --depth 1 --no-tags https://github.com/amirshmul/Round_Rubin_Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/378893373
git clone --depth 1 --no-tags https://github.com/gorv02/des-project-ECN104.git f:/verilog_sva_gh_scraper/data/full_repos/378934628
git clone --depth 1 --no-tags https://github.com/Cris-GY/ADC0809-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/384178214
git clone --depth 1 --no-tags https://github.com/Sheelu-98/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/384924657
git clone --depth 1 --no-tags https://github.com/hn957/ALU-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/384365437
git clone --depth 1 --no-tags https://github.com/WeLoveCAD/Tic-Tac-Toe.git f:/verilog_sva_gh_scraper/data/full_repos/384943333
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-Carry_Look_Ahead_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/382109788
git clone --depth 1 --no-tags https://github.com/1brahimsaid/eggtimer.git f:/verilog_sva_gh_scraper/data/full_repos/384251868
git clone --depth 1 --no-tags https://github.com/lakshita14/Shortest-Path-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/383064650
git clone --depth 1 --no-tags https://github.com/Sakshith-1913/Voting-Machine-using-zynq.git f:/verilog_sva_gh_scraper/data/full_repos/383148983
git clone --depth 1 --no-tags https://github.com/johnMamish/verilog-common.git f:/verilog_sva_gh_scraper/data/full_repos/383319002
git clone --depth 1 --no-tags https://github.com/hao310rui140326/nvdla_hw.git f:/verilog_sva_gh_scraper/data/full_repos/383644247
git clone --depth 1 --no-tags https://github.com/mohammadmusawer/dedicated-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/382636358
git clone --depth 1 --no-tags https://github.com/We-Union/NUAA-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/374670455
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL4.git f:/verilog_sva_gh_scraper/data/full_repos/381024451
git clone --depth 1 --no-tags https://github.com/angithub34530/AN_Scripts.git f:/verilog_sva_gh_scraper/data/full_repos/381057236
git clone --depth 1 --no-tags https://github.com/wbbbbbb123/Asynchronous-fifo-ping-pong-operation-design.git f:/verilog_sva_gh_scraper/data/full_repos/374856295
git clone --depth 1 --no-tags https://github.com/jiru1997/Design-of-multi-channel-data-formater.git f:/verilog_sva_gh_scraper/data/full_repos/378774285
git clone --depth 1 --no-tags https://github.com/zulaalal/DonanimTanimlama.git f:/verilog_sva_gh_scraper/data/full_repos/380502271
git clone --depth 1 --no-tags https://github.com/buddhiheshan/single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/380112375
git clone --depth 1 --no-tags https://github.com/ChealyKim-Engr/XADC-Pot-IP-Code.git f:/verilog_sva_gh_scraper/data/full_repos/379465899
git clone --depth 1 --no-tags https://github.com/vaksick/langtons_ant.git f:/verilog_sva_gh_scraper/data/full_repos/381395254
git clone --depth 1 --no-tags https://github.com/igoxy/PBL3.git f:/verilog_sva_gh_scraper/data/full_repos/379089930
git clone --depth 1 --no-tags https://github.com/AnjaliRana20/Computer-Hardware-and-Organization-CS220.git f:/verilog_sva_gh_scraper/data/full_repos/378992347
git clone --depth 1 --no-tags https://github.com/santaboi/sequence_detector-FSM-.git f:/verilog_sva_gh_scraper/data/full_repos/378965118
git clone --depth 1 --no-tags https://github.com/aurthurtang/debounce_digital_circuit.git f:/verilog_sva_gh_scraper/data/full_repos/381856024
git clone --depth 1 --no-tags https://github.com/iitkgpshubham/HDL_Modelling_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/381236897
git clone --depth 1 --no-tags https://github.com/egegonul/traffic-light-control.git f:/verilog_sva_gh_scraper/data/full_repos/383452143
git clone --depth 1 --no-tags https://github.com/LoeWHJ/uart.git f:/verilog_sva_gh_scraper/data/full_repos/383428842
git clone --depth 1 --no-tags https://github.com/hn957/Vending-Machine-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/384364447
git clone --depth 1 --no-tags https://github.com/tishi43/div.git f:/verilog_sva_gh_scraper/data/full_repos/381882801
git clone --depth 1 --no-tags https://github.com/ErickHDdS/Processador-LAOC-II.git f:/verilog_sva_gh_scraper/data/full_repos/382124695
git clone --depth 1 --no-tags https://github.com/Leejunhee17/EE303.git f:/verilog_sva_gh_scraper/data/full_repos/383377686
git clone --depth 1 --no-tags https://github.com/aking-1708/Udp_stack.git f:/verilog_sva_gh_scraper/data/full_repos/378145466
git clone --depth 1 --no-tags https://github.com/pranjal-mittal0/NoC_Router.git f:/verilog_sva_gh_scraper/data/full_repos/378636779
git clone --depth 1 --no-tags https://github.com/microSharjeel/Timer.git f:/verilog_sva_gh_scraper/data/full_repos/377276262
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/wp01-entregafinal-grupo-06.git f:/verilog_sva_gh_scraper/data/full_repos/375432660
git clone --depth 1 --no-tags https://github.com/MarianaVargas12/Proyectotaller.git f:/verilog_sva_gh_scraper/data/full_repos/377595999
git clone --depth 1 --no-tags https://github.com/ogozcelik/ALU-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/377978580
git clone --depth 1 --no-tags https://github.com/JosePablo-CamachoCerdas/Proyecto2-Microelectronica.git f:/verilog_sva_gh_scraper/data/full_repos/378477362
git clone --depth 1 --no-tags https://github.com/vn218/image_processing.git f:/verilog_sva_gh_scraper/data/full_repos/378503945
git clone --depth 1 --no-tags https://github.com/hoenza/CALab-Final-Exam.git f:/verilog_sva_gh_scraper/data/full_repos/376548851
git clone --depth 1 --no-tags https://github.com/Anubhav3084/KRSSG-FPGA-work.git f:/verilog_sva_gh_scraper/data/full_repos/376521158
git clone --depth 1 --no-tags https://github.com/IamDestruction/I2C_Master_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/380064057
git clone --depth 1 --no-tags https://github.com/deepanshu761999/traffic-cntlr.git f:/verilog_sva_gh_scraper/data/full_repos/380107521
git clone --depth 1 --no-tags https://github.com/jstraughan21/university-projects.git f:/verilog_sva_gh_scraper/data/full_repos/374862271
git clone --depth 1 --no-tags https://github.com/justahumanBox/ISE.git f:/verilog_sva_gh_scraper/data/full_repos/379488481
git clone --depth 1 --no-tags https://github.com/lidongzegit/elevator_2floor.git f:/verilog_sva_gh_scraper/data/full_repos/379891681
git clone --depth 1 --no-tags https://github.com/keshan99/Design-of-a-single-cycle-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/378558819
git clone --depth 1 --no-tags https://github.com/KWC1/RTLs.git f:/verilog_sva_gh_scraper/data/full_repos/378325310
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL5.git f:/verilog_sva_gh_scraper/data/full_repos/381038026
git clone --depth 1 --no-tags https://github.com/santi-jose/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/380865975
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL7.git f:/verilog_sva_gh_scraper/data/full_repos/381024515
git clone --depth 1 --no-tags https://github.com/Fisher-Wang/Digital-Logical-Design.git f:/verilog_sva_gh_scraper/data/full_repos/378831355
git clone --depth 1 --no-tags https://github.com/dominic-meads/Emoji_Animation.git f:/verilog_sva_gh_scraper/data/full_repos/378725829
git clone --depth 1 --no-tags https://github.com/frankyfrank666/Fpga-graphical-game-EE2026-Project.git f:/verilog_sva_gh_scraper/data/full_repos/383496030
git clone --depth 1 --no-tags https://github.com/infini8-13/verilog-onestop.git f:/verilog_sva_gh_scraper/data/full_repos/383693877
git clone --depth 1 --no-tags https://github.com/Sivaluxan1997/Multicoreprocessor_MatrixMultiplication.git f:/verilog_sva_gh_scraper/data/full_repos/384610604
git clone --depth 1 --no-tags https://github.com/linux1299/cpu_core.git f:/verilog_sva_gh_scraper/data/full_repos/384314848
git clone --depth 1 --no-tags https://github.com/RodrigoSantosB/Projeto-SD-2020.2.git f:/verilog_sva_gh_scraper/data/full_repos/384590272
git clone --depth 1 --no-tags https://github.com/Vuong-Van-Phuc/RISC-V-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/382050027
git clone --depth 1 --no-tags https://github.com/chernheng/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/382068492
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-half_adder.git f:/verilog_sva_gh_scraper/data/full_repos/382091666
