Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov 14 23:19:52 2019
| Host         : alpha running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            4 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           15 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+--------------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------+---------------+--------------------------+------------------+----------------+
|  clk100_IBUF_BUFG |               |                          |                1 |              1 |
|  g0/clk_BUFG      |               |                          |                2 |              3 |
|  g1/led_OBUF      |               | c1/Q[3]_i_1__2_n_0       |                1 |              4 |
|  g1/led_OBUF      | c1/clk_en1    |                          |                1 |              4 |
|  g1/led_OBUF      | c2/clk_en2    |                          |                2 |              4 |
|  g1/led_OBUF      | c3/clk_en3    |                          |                1 |              4 |
|  clk100_IBUF_BUFG |               | g0/clear                 |                7 |             27 |
|  g0/clk_BUFG      |               | g1/counter[0]_i_1__0_n_0 |                7 |             27 |
+-------------------+---------------+--------------------------+------------------+----------------+


