cocci_test_suite() {
	struct mlx5_nb *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 937 */;
	struct cpu_rmap *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 875 */;
	struct cpumask *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 864 */;
	unsigned int cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 858 */;
	unsigned int *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 838 */;
	int *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 837 */;
	struct mlx5_eq_comp *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 783 */;
	__be32 __iomem *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 752 */;
	bool cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 750 */;
	struct mlx5_eq_table {
		struct list_head comp_eqs_list;
		struct mlx5_eq_async pages_eq;
		struct mlx5_eq_async cmd_eq;
		struct mlx5_eq_async async_eq;
		struct atomic_notifier_head nh[MLX5_EVENT_TYPE_MAX];
		struct mlx5_nb cq_err_nb;
		struct mutex lock;
		int num_comp_eqs;
		struct mlx5_irq_table *irq_table;
	} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 74 */;
	enum{MLX5_EQ_POLLING_BUDGET=128,} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 68 */;
	void cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 650 */;
	enum{MLX5_EQ_DOORBEL_OFFSET=0x40,} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 60 */;
	struct mlx5_eq_param cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 569 */;
	enum{MLX5_EQ_STATE_ARMED=0x9, MLX5_EQ_STATE_FIRED=0xa, MLX5_EQ_STATE_ALWAYS_ARMED=0xb,} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 54 */;
	u64 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 525 */;
	u64 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 523 */[4];
	enum{MLX5_EQE_OWNER_INIT_VAL=0x1,} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 50 */;
	struct mlx5_eq_table cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 485 */;
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 481 */;
	struct mlx5_eq *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 480 */;
	struct mlx5_eqe *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 479 */;
	struct mlx5_core_cq *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 478 */;
	struct mlx5_eq_table *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 477 */;
	void *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 475 */;
	unsigned long cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 475 */;
	struct notifier_block *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 474 */;
	int cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 474 */;
	struct mlx5_eq_param *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 445 */;
	struct mlx5_core_dev *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 444 */;
	u32 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 253 */;
	__be64 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 250 */;
	u8 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 249 */;
	struct mlx5_priv *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 248 */;
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 247 */[MLX5_ST_SZ_DW(create_eq_out)];
	struct mlx5_cq_table *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 246 */;
	struct mlx5_eq_async cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 197 */;
	struct mlx5_eq_async *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 196 */;
	struct mlx5_eq_comp cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 133 */;
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 106 */[MLX5_ST_SZ_DW(destroy_eq_in)];
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/eq.c 105 */[MLX5_ST_SZ_DW(destroy_eq_out)];
}
