
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.71

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.48 source latency wr_ptr[2]$_DFFE_PN0P_/CLK ^
  -0.47 target latency mem[4][5]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.15    0.94    1.14 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net23 (net)
                  0.15    0.00    1.14 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.19    0.19    0.22    1.36 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net11 (net)
                  0.19    0.00    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.24    0.22    1.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.00    1.58 ^ wr_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.58   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.10    0.07    0.18    0.48 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.48 ^ wr_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.25    0.73   library removal time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: din[0] (input port clocked by core_clock)
Endpoint: mem[6][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v din[0] (in)
                                         din[0] (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.19    0.18    0.19    0.39 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net2 (net)
                  0.18    0.00    0.39 v _735_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    0.61 v _735_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _108_ (net)
                  0.07    0.00    0.61 v mem[6][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.10    0.07    0.18    0.48 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.48 ^ mem[6][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.08    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.15    0.94    1.14 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net23 (net)
                  0.15    0.00    1.14 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.19    0.19    0.22    1.36 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net11 (net)
                  0.19    0.00    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.24    0.22    1.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.00    1.58 ^ rd_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.58   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.24    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.10    0.07    0.18   10.48 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.48 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                          0.09   10.57   library recovery time
                                 10.57   data required time
-----------------------------------------------------------------------------
                                 10.57   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  8.99   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.10    0.07    0.18    0.48 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.48 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.20    0.40    0.72    1.20 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[3] (net)
                  0.40    0.00    1.20 ^ _405_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.33    1.53 v _405_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.11    0.00    1.53 v _407_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.23    1.76 v _407_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _155_ (net)
                  0.10    0.00    1.76 v _408_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.32    0.22    1.98 ^ _408_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _156_ (net)
                  0.32    0.00    1.98 ^ _409_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.19    0.24    2.23 ^ _409_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _157_ (net)
                  0.19    0.00    2.23 ^ _410_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.14    0.17    0.14    2.36 v _410_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net22 (net)
                  0.17    0.00    2.36 v output21/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    3.09 v output21/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    3.09 v full (out)
                                  3.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.15    0.94    1.14 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net23 (net)
                  0.15    0.00    1.14 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.19    0.19    0.22    1.36 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net11 (net)
                  0.19    0.00    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.24    0.22    1.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.00    1.58 ^ rd_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.58   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.24    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.10    0.07    0.18   10.48 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.48 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                          0.09   10.57   library recovery time
                                 10.57   data required time
-----------------------------------------------------------------------------
                                 10.57   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  8.99   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.10    0.07    0.18    0.48 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.48 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.20    0.40    0.72    1.20 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[3] (net)
                  0.40    0.00    1.20 ^ _405_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.33    1.53 v _405_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.11    0.00    1.53 v _407_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.23    1.76 v _407_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _155_ (net)
                  0.10    0.00    1.76 v _408_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.32    0.22    1.98 ^ _408_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _156_ (net)
                  0.32    0.00    1.98 ^ _409_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.19    0.24    2.23 ^ _409_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _157_ (net)
                  0.19    0.00    2.23 ^ _410_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.14    0.17    0.14    2.36 v _410_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net22 (net)
                  0.17    0.00    2.36 v output21/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    3.09 v output21/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    3.09 v full (out)
                                  3.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.070678949356079

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7395

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.24130016565322876

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8950

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.57    1.05 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.15    1.20 v _416_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.28    1.48 v _792_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.24    1.72 v _436_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17    1.88 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.23    2.12 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.30    2.42 v _460_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.22    2.64 ^ _589_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.11    2.74 v _601_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.19    2.93 ^ _604_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.00    2.93 ^ dout[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           2.93   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18   10.48 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.48 ^ dout[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.48   clock reconvergence pessimism
  -0.16   10.32   library setup time
          10.32   data required time
---------------------------------------------------------
          10.32   data required time
          -2.93   data arrival time
---------------------------------------------------------
           7.38   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[8][5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[8][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem[8][5]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    0.83 ^ mem[8][5]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.16    0.99 ^ _759_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.99 ^ mem[8][5]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.99   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem[8][5]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.48   clock reconvergence pessimism
   0.02    0.50   library hold time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.99   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4776

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4779

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.0857

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
6.7143

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
217.594063

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.63e-02   7.49e-03   8.68e-08   3.38e-02  30.9%
Combinational          3.03e-02   1.72e-02   1.11e-07   4.75e-02  43.5%
Clock                  2.05e-02   7.58e-03   3.80e-07   2.80e-02  25.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.70e-02   3.23e-02   5.78e-07   1.09e-01 100.0%
                          70.5%      29.5%       0.0%
