;*****************************************************************************
; TSMC 45nm / 40nm Layout Editor (Virtuoso) Technology File - virtuoso_45nm_1P6M_3X1Z1U_1.3a.tf, 1/31/2011
; 1P6M PROCESS WITH 3X1Z1U METAL SCHEME
; Technology File Document: T-N45-CL-LE-002 Ver 1.3a
; Used for Virtuoso-XL environment version IC613 or higher
;*****************************************************************************

; DISCLAIMER
;
; The information contained herein is provided by TSMC on an "AS IS" basis
; without any warranty, and TSMC has no obligation to support or otherwise
; maintain the information.  TSMC disclaims any representation that the
; information does not infringe any intellectual property rights or proprietary
; rights of any third parties.  There are no other warranties given by TSMC,
; whether express, implied or statutory, including, without limitation, implied
; warranties of merchantability and fitness for a particular purpose.
;
; STATEMENT OF USE
;
; This information contains confidential and proprietary information of TSMC.
; No part of this information may be reproduced, transmitted, transcribed,
; stored in a retrieval system, or translated into any human or computer
; language, in any form or by any means, electronic, mechanical, magnetic,
; optical, chemical, manual, or otherwise, without the prior written permission
; of TSMC.  This information was prepared for informational purpose and is for
; use by TSMC's customers only.  TSMC reserves the right to make changes in the
; information at any time and without notice.
;*****************************************************************************
;
;  10/03/2005 Ver 0.0a.pre by C.T.Yao - Newly Create.
;  11/09/2005 Ver 0.0a.pre by C.T.Yao
;    1. Add OD_25(18;6,LOWLK) for low gate oxide leakage
;  12/06/2005 Ver 0.03a by C.T.Yao
;    1) Add SRM_LOP(80;0,dpsrm) for N45 dual port SRAM.
;  03/24/2006 Ver 0.03a by Allen Tsai
;    1) Modify the structure of N45 techfile.
;    2) Add M10 and VIA9 layers.
;    3) Add BJTC(113;0) for LBJT.
;    4) Add SRM_LOP(80;11,dummy1) for trim dummy layer to exclude some area in SRAM cell.
;    5) Add (254;1/2/3,plus1~3) for POS GATE CD sizing-up.
;    6) Add SRM(50,21;dummy1) to define N+ Gate Pre-doping area in SRAM.
;    7) Add ODRZ(207,1;dummy) for ODRZ LOP and blocking  P+ (SiGe) at seal ring.
;    8) Add SOI(187,21;drawing) for the photo layer of N45 high-k/metal gate process.
;    9) Add SRM(50,1~2;drawing1~2) ,SRM_LOP(80,12~14;dummy2~4) for SRAM purpose.
;   10) Reserve layer # 209 CL(209,1~2,dummy1~2) for TSMC OPC internal use.
;   11) Add CO2(100,0;drawing) for eDRAM process.
;   12) Add SRM_LOP(80;15~18,dummy5~8),SRM_DOD(82;1~16,dummy1~9,dummya~g),SRM_DPO(83;1~7,dummy1~7)
;   13) Add (187;3/4/5/6) for NLDD/PLDD implant layer of vertical/horizontal poly for SOI process.
;  07/26/2006 Ver 0.1a by Allen Tsai
;    1) Modify 28;0 --SOI_MKR(soidi) -> SOI_MKR(gated).
;    2) Remove  two layers REDUNDMY(col),REDUNDMY(row).
;  10/23/2006 Ver 0.2a by Allen Tsai
;    1) Add HV(189,31;DMYLD45),HV(189,32;DMYCAS45).
;    2) Remove dleRules,dlrRules, and lasRules obsoleted sections.
;    3) Remove FILLER(181;0).
;    4) Add new layer LVSDMY;dummy1 (208;1) for MAC device.
;    5) Follow N45 LP DRM Ver.0.1.
;    6) Add layer VTD_N(66;0) for Linear MOS capacitor.
;    7) Add layers 71:0 and 72;0 for PVAR.
;    8) Add layer SIGE(205;1,dummy) for SIGE process.
;    9) Add LDDBLK(104,0) for eDRAM bit cell.
;   10) Add layer SOI(187;7,NLD) for SOI process.
;   11) Update rule value to N45LP DRM 0.2.
;  09/25/2007 Ver 1.0a by Allen Tsai
;    1) Add 16 new layers of MOMDMY(155;1~9,drawing1~9),MOMDMY(155;10,drawinga),MOMDMY(155;20~25,dummy1~6).
;    2) Add 3 layers SRM(50;3~5,drawing3~5).
;    3) Add Mr metal scheme.
;    4) Add INDDMY(144;0-14/30,drawing0~9/drawinga~e/rad).
;    5) Add INDDMY(144;31~34,dummy1~4) for LVS purpose.
;    6) Add Mu metal scheme.
;    7) Add CTMDMY(148;21,MIM3T) for DRC dummy layer.
;    8) Add CTMDMY(148;110,dummy3),CTMDMY(148;115,dummy1),CTMDMY(148;120,dummy2),CTMDMY(148;150,dummy4),CTMDMY(148;180,dummy5) for LVS purpose.
;    9) Add CTMDMY(148;210,dummy6),CTMDMY(148;211,dummy7),CTMDMY(148;212,dummy8),CTMDMY(148;215,dummy9),CTMDMY(148;220,dummya),CTMDMY(148;255,dummyb) for LVS purpose.
;   10) ADD SR_ESD(121) and PO(17;7,dummy1).
;   11) ADD CB2(86;0,drawing),CB2(86;20,drawing1) for Passivation-2 opening.
;   12) Add PM(5;1,drawing1), PM(5;2,drawing2),AP(74;10,drawing1) for WLCSP purpose.
;   13) Reserve CDUDMY(165;1,dummy1) for TCD purpose.
;   14) Add SRM(50;6,drawing6),SRM(50;7,drawing7).
;   15) Add NW(129;1,drawing1),PW(130;1,drawing1) for Independent Low Power Plus LVT well
;   16) Add two new layers ESDDMY(121;2,dummy1) and RFDMY(161;1,drawing1).
;   17) Align mapping file with techfile streamlayers section.
;   18) Add OD1T(27;1~2,dummy1~2) for eDRAM cell.
;   19) Add INDDMY(144;35~37,dummy5~7) for LVS purpose.
;   20) Modify the definition of SRM(50;6,drawing6) and delete SRM(50;7,drawing7).
;   21) Change the translate property of streamLayers of METAL(boundary),VIA(boundary) to "t" to align mapping file.
;   22) Add OD_12(14;1,drawing) for N40G process.
;   23) Add P&R section for AV generation.
;   24) Add ESDIMP(189;0,drawing) for ESD implant;Add OD_25(18;4,udrdrv);
;   25) Add LUPWDMY(255;1,drawing) ;Add OD_25(18;3,ovrdrv)
;   26) Add NW layer to M1_NW;DFM_M1_NW device.
;   27) Add (254;4/5,plus4~5) for POS GATE CD sizing-up.
;   28) Rename ESD2DMY(146;0,drawing) to ESDREG(146;0,drawing)
;   29) Rename ESD3(147;0,drawing) to ESDHV(147;0,drawing)
;   30) Rename ESD3(147;1,drawing1) to ESDHV(147;1,drawing1)
;   31) Add DATATYPE 200-220 of M1/Mx(M1~M8) for M1.S.8,M1.S.8.1/Mx.S.8,Mx.S.8.1 rules.
;   32) Change the input of minSpacing to one layer for AV generation support.
;   33) Rule value change: NW.S.5 (0.09->0.08),CO.S.4 (0.06->0.05),M1.A.1 (0.022->0.0215).
;   34) Rule value change: VIAy.W.1 (0.13->0.14),VIAy.S.1 (0.15->0.14).
;   35) Rule value change: RV.W.1 (3.0->2.0),RV.S.1 (3.0->2.0),AP.W.1 (3.0->2.0).
;   36) Rule value change: NW.EN.1 (0.09->0.08),VIAy.EN.2 (0.05->0.045),My.EN.2 (0.05->0.045).
;   37) Rule value change: RV.EN.1 (1.5->0.5),AP.EN.1 (1.5->0.7),My.EN.2 (0.05->0.045).
;   38) Device change: M1_PO for rule change CO.EN.3 (0.3->0.2).
;   39) Device change: My_My,My_Myc, for rule change VIAy.W.1 (0.13->0.14),VIAy.S.2 (0.17->0.16),My.EN.2 (0.05->0.045),VIAy.EN.2 (0.05->0.045).
;   40) Device change: DFM_My_My,DFM_My_Myc for rule change VIAy.W.1 (0.13->0.14),VIAy.S.2 (0.17->0.16),My.EN.2R (0.08->0.075),VIAy.EN.2R (0.08->0.075).
;   41) Device change: AP_Mtop,AP_Mtopc for rule change AP.W.1 (3->2),AP.EN.1 (1.5->0.7),RV.EN.1 (1.5->0.5).
;   42) Device change: DFM_M1_NPOc,DFM_M1_PPOc,DFM_M1_NODc,DFM_M1_PODc for rule change M1.EN.1R (0.04->0.03).
;   43) Device change: DFM_Mx_Mxc for rule change Mx.EN.1R (0.04->0.03),VIAx.EN.1R (0.04->0.03).
;   44) Device change: AP_T for rule change AP.W.1 (3->2).
;  11/09/2007 Ver 1.0b.pre by Allen Tsai
;    1) Add 4 new layers RPO45(73;0,drawing),NOLDD(73;1,drawing),GATED(73;2,drawing),VAR45(73;3,drawing).
;  11/19/2007 Ver 1.0b.pre by Dinesh Baviskar
;    1) Added VTL_N_18(79;1) for I/O 1.8V LVT Device in N45GS(=40GS) process
;    2) Added layer RMDMY(116;11) for metal 11 resistor
;    3) Rename layer CB2(86;0,drawing) to CB2_FC(86;0,drawing)
;    4) Rename layer CB2(86;20,drawing1) to CB2_WB(86;20,drawing1)
;  11/21/2007 Ver 1.0b.pre by Dinesh Baviskar
;    1) Added SRM(50;7,drawing7) layer for indefying HS cell
;    2) Added RV(142;1,pin), RV(142;2,net), RV(142;3,boundary), AP(142;4,net), AP(142;5,boundary) for auto place and route purpose.
;  11/29/2007 Ver 1.0b.pre by Dinesh Baviskar
;    1) Added layer COEXCL(153;0,dummy) - Dummy layer to avoid DFM layout enhancement for contact
;    2) Added DFMEXCL(153;20,drawing) - Dummy layer to avoild DFM layout enhancements
;    3) Added M1(131;83,net),M2(132;83,net),M3(133;83,net),M4(134;83,net),M5(135;83,net),M6(136;83,net),
;         M7(137;83,net),M8(138;83,net),M9(139;83,net),M10(140;83,net),M11(141;83,net) for auto P & R.
;    4) Added CO(142;155,net) - for auto P & R purpose
;    5) Added VIA1(142;156,net),VIA2(142;157,net),VIA3(142;158,net),VIA4(142;159,net),
;        VIA5(142;160,net),VIA6(142;161,net),VIA7(142;162,net),VIA8(142;163,net),VIA9(142;164,net),
;        VIA10(142;165,net),VIA11(142;166,net) for auto P & R purpose
;    6) Change RV(142;2,net) => RV(142;168,net), RV(142;1,pin) => RV(142;63,pin), RV(142;3, boundary) => RV(142;10,boundary) for auto P & R purpose
;    7) Change AP(142;5;boundary) => AP(142;9,boundary), AP(142;4,net) => AP(142;167,net) for auto P & R purpose
;    8) Added CO(142;51,pin) for auto P & R
;    9) Added VIA1(142;52,pin),VIA2(142;53,pin),VIA3(142;54,pin),VIA4(142;55,pin),VIA5(142;56,pin),
;        VIA6(142;57,pin),VIA7(142;58,pin),VIA8(142;59,pin),VIA9(142;60,pin),VIA10(142;61,pin),
;        VIA11(142;62,pin)  for auto P & R purpose
;   10) Added PO(142;1,boundary) - POLY cell blockage layer for auto P & R purpose
;   11) Added PO(149;83,net) - POLY net layer for auto P & R purpose
; 12/11/2007 Ver 1.0b.pre by Dinesh Baviskar
;    1) Added FFCDMY(255;2;drawing2) - DRC Dummy Layer for Cu-bond pad face-to-face connection.
; 12/27/2007 Ver 1.0b.pre by Dinesh Baviskar
;    1) Added R_rule(182;4,guideline), ex_R_rule(182;11,require), ex_R_rule(182;12,recommend), ex_R_rule(182;13,analog), ex_R_rule(182;14,guideline)
; 01/07/2008 Ver 1.0b.pre by Dinesh Baviskar
;    1) Added HVD(91;3,n_b) for HVNMOS using NW approach
; 01/18/2008 Ver 1.0b.pre by Dinesh Baviskar
;    1) Added FRC(73;4,drawing) - layer for fringe capacitance. ( Reserved Layer )
; 01/21/2008 Ver 1.0b.pre by Dinesh Baviskar
;    1) Added OD_18(udrdrv,16;4) layer for 1.8V underdrive to 1.5V in N45GS process.
; 02/17/2008 Ver 1.0b.pre by Dinesh Baviskar
;    1) Added DSDDMY(190;1,drawing1) to DSDDMY(190;19,test9) for DSD internal purpose.
; 02/21/2008 Ver 1.0b.pre by Dinesh Baviskar
;    1) Added CB2(86;0) and CB2(86;20) for backward compatibility.
;    2) Added "equivalentLayers" section to state that CB2(86;0) and CB2_FC(86;0) are same as well as CB2(86;20) and CB2_WB(86;20) are same.
; 02/22/2008 Ver 1.0b.pre by Dinesh Baviskar
;    1) FFCDMY techLayer 150 is set back to 137.
; 03/14/2008 Ver 1.0b.pre by Dinesh Baviskar
;    1) 3 Letter abbreviation of techPurposes to be viewed in LSW.
; 03/25/2008 Ver 1.0c.pre by Dinesh Baviskar
;    1) Added INDDMY(144;38,dummy8) for LVS purpose
; 04/01/2008 Ver 1.1a by Dinesh Baviskar
;    1) Added OD(6;7,dummy1) - SR_DOD layer for dummy patterns
;    2) Unique Display packet has been assigned to each layer.
;    3) Additional layers are disable for viewing in LSW window. Can be enabled by setting "Valid"
;        parameter to "t" in techDisplays section for that particular layer.
; 04/29/2008 Ver 1.1b.pre by Dinesh Baviskar
;    1) Added MRAM(204;1,drawing)=MRSED, MRAM(204;2,drawing1)=MRMTJ and MRAM(204;3,drawing2)=MRPL
;    2) Added MRDMY(204;4~9,dummy1~dummy6)=MRDMY,MRDMY_2,MRDMY_3,MRDMY_4,MRDMY_5 and MRDMY_6 respectively
; 05/12/2008 Ver 1.1b.pre by Dinesh Baviskar
;    1) AP.EN.1 rule vaule changed to 0.5
;    2) Added OD(142;12,boundary), OD(142;169,net) and OD(142;64,pin) for auto P & R purpose.
; 05/16/2008 Ver 1.1b.pre by Dinesh Baviskar
;    1) Added EDRAM(104;1,drawing)
; 05/30/2008 Ver 1.1b.pre by Dinesh Baviskar
;     1) Rule change - CO.EN.1R => CO.EN.1.1R for all DFM Contact/VIA devices
; 06/06/2008 Ver 1.1b.pre by Dinesh Baviskar
;     1) Added RFDMY(161;2,drawing2~161;11,drawingb) for LVS recognition of RFCMOS devices.
; 06/09/2008 Ver 1.1b.pre by Dinesh Baviskar
;     1) Added HVD(91;6,drawing1), HVD(91;7,drawing2) for HVMOS devices
; 07/01/2008 Ver 1.1b.pre by Dinesh Baviskar
;     1) Added EDRAM_DECAP(92;1,drawing) for EDRAM process
; 07/05/2008 Ver 1.1b.pre by Dinesh Baviskar
;     1) Added Multipart path (MPP) templates : NPO, PPO, NOD, POD, NTAP, PTAP, M2_M1, M2_M1_DFM,
;        M3_M2, M3_M2_DFM, M4_M3, M4_M3_DFM, M5_M4 and M5_M4_DFM.
; 07/05/2008 Ver 1.1b.pre by Dinesh Baviskar
;     1) Added TSV(251;0,drawing), TSV_CB(252;0,drawing) and TSV_PPI(252;0,drawing) for TSV process
; 07/09/2008 Ver 1.1b.pre by Dinesh Baviskar
;     1) Added INDDMY(144;39;dummy9), Added INDDMY(144;40,dummya)
;     2) Added techPurposes BSL(15), BSD(16), BSP(17) for back-side layer, back-side dummy layer and back-side pin
;        respectively to distinguish between front-side and back-side layers.
;     3) Added M1(31;100,BSL), M1(31;101,BSD), AP(74;100,BSL), AP(74;102,BSP), RV(85;100,BSL),
;        CB2(86;100,BSL), M1(131;100,BSP), CBD(169;100,BSL), UBM(170;100,BSL), TSV(251;1,pin),
;        TSV(251;2,dummy) for TSV process
; 07/19/2008 Ver 1.1b.pre by Dinesh Baviskar
;     1) Added HVD(91;4,drawing3) and HVD(91;5,drawing4)for drain and well separation for HVNMOS.
; 08/19/2008 Ver 1.1b.pre by Dinesh Baviskar
;     1) Added IP(63;45,LP45)
; 09/26/2008 Ver 1.1b.pre by Y.T. Huang
;     1) Added SRM_LOP(80;19, dummy9) to recognize customized TP SRAM(BRCM) and waive DRC violation of SRAM.R.17/19/21 for N45LP, N40LP and N40G
; 10/04/2008 Ver 1.1b.pre by Y.T. Huang
;     1) Added OD1T(27;3, dummy3) to identify word line driver(WLD) in eDRAM chip
;     2) Added OD1T(27;4, dummy4) to identify MOSCAP in eDRAM chip
;     3) Added OD1T(27;5, dummy5) to identify charge pumping(CP) circuit in eDRAM chip
;     4) Added OD1T(27;6, dummy6) to identify special OD1T device that maximum operate DC bias >= 2.0V in eDRAM chip
;     5) Added OD1T(27;7, dummy7) to identify special OD1T device that maximum operate DC bias >= 1.8V in eDRAM chip
;     6) Added OD1T(27;8, dummy8) to identify special OD1T device that maximum operate DC bias >= 1.6V in eDRAM chip
;     7) Added SRM_LOP(80;19, dummy9) to recognize customized TP SRAM (BRCM) and waive DRC violation of SRAM.R.17/19/21 for N45LP, N40LP, and N40G
; 10/17/2008 Ver 1.1b.pre by Y.T. Huang
;     1) Added NT_N(11;200, dummya) for LVS/LPE to recognize N45LP core zero Vt transistor
;     2) Added MOMDMY(155;31, dummya) for LVS/PDK to verufy N-Well under RTMOM without poly shield
;     2) Added MOMDMY(155;32, dummyb) for LVS/PDK to verufy P-Well under RTMOM without poly shield
;     2) Added MOMDMY(155;33, dummyc) for LVS/PDK to verufy NTN-Well under RTMOM without poly shield
; 10/22/2008 Ver 1.1b.pre by Y.T. Huang
;     1) Change techLayers number 160 to TSMC
;     2) Added MOMDMY(155;31, dummya) for LVS/PDK to verufy N-Well under RTMOM without poly shield
; 10/24/2008 Ver 1.1b.pre by Y.T. Huang
;     1) Added CSRDMY(166;1, drawing1) as DRC recognition layer for box-in-box in CSR at left-top & right-bottm chip corner
;     2) Added CSRDMY(166;2, drawing2) as DRC recognition layer for box-in-box in CSR at right-top & left-bottm chip corner
; 10/28/2008 Ver 1.1b.pre by Y.T. Huang
;     1) Added DMEXCL(150;22, dummym) as exclude layer for dummy AP insertion
; 11/10/2008 Ver 1.1b.pre by Y.T. Huang
;     1) Added RFDMY(161;67, plus1) as LVS dummy layer for TSMC internal use only
; 11/11/2008 Ver 1.1b.pre by Y.T. Huang
;     1) Added TSV_PPI(253;1, pin) for TSV_PPI pin layer
;     2) Added SEALRING(162;1, drawing1) as DRC dummy layer to recognize sealring scribe line
; 11/20/2008 Ver 1.1b.pre by Y.T. Huang
;     1) Added RFDMY(161;12, drawingc) to recognize HIA diode
; 5/22/2009 Ver 1.2a.pre by crhsu
;   1. Add POS(dummy1)->254;101
;   2. Add POS(dummy2)->254;102
;   3. Add POS(dummy3)->254;103
;   4. Add POS(dummy4)->254;104
;   5. Add POS(dummy5)->254;105
;   6. Add TLDMY(drawing)->116;30
; 6/18/2009 Ver 1.2a.pre by crhsu
;   1. Add VDDDMY(drawing)->255;4
;   2. Add VSSDMY(drawing)->255;5
;   3. Add SENDMY(drawing)->255;8
;   4. Add MOMDMY(test0)->155;100
; 7/13/2009 Ver 1.2a.pre by crhsu
;   1. Add DIODMY(dummya)->255;3
; 8/11/2009 Ver 1.2a.pre by crhsu
;   1. Add VIAx(dummy)->5x;1
; 8/20/2009 Ver 1.2a.pre by crhsu
;   1. Add MOMDMY(dummy8)->155;27
; 8/26/2009 Ver 1.2a.pre by crhsu
;   1. Add DVIAEXCL(dummy1)->150;51
;   2. Add DVIAEXCL(dummy2)->150;52
;   3. Add DVIAEXCL(dummy3)->150;53
;   4. Add DVIAEXCL(dummy4)->150;54
;   5. Add DVIAEXCL(dummy5)->150;55
;   6. Add DVIAEXCL(dummy6)->150;56
;   7. Add DVIAEXCL(dummy7)->150;57
;   8. Add DVIAEXCL(dummy8)->150;58
;   9. Add DVIAEXCL(dummy9)->150;59
;  10. Add DVIAEXCL(dummya)->150;60
; 8/27/2009 Ver 1.2a.pre by crhsu
;   1. Add RES200(drawing)->255;9
;   2. Add DIODMY(dummyb)->255;10
; 9/8/2009 Ver 1.2a by crhsu
;   1. Add parallel cdsViaDevices
; 9/15/2009 Ver 1.2a1 by crhsu
;   1. Add SENDMY(dummy)->255;11
; 9/16/2009 Ver 1.2a1 by crhsu
;   1. Add SRM_LOP(dummyb)->80;21
; 9/17/2009 Ver 1.2a1 by crhsu
;   1. Add VIA(U) cdsViaDevices
; 10/7/2009 Ver 1.2b.pre by crhsu
;   1. Add M12(drawing)->42;x
;   2. Add M12(dummy)->42;x
;   3. Add VIA11(drawing)->61;x
;   4. Add VIA11(dummy)->61;x
;   5. Add M12(prob)->75;12
;   6. Add M12(pin)->142;0
;   7. Add M12(net)->142;83
;   8. Add M12(boundary)->182;0
;   9. Add VIA11(boundary)->201;0
;  10. Add RMDMY(drawingc)->116;12
;  11. Add DMEXCL(dummyc)->150;12
;  12. Add DVIAEXCL(dummyb)->150;61
;  13. Add MOMDMY(drawingb)->155;11
;  14. Add MOMDMY(drawingc)->155;12
;  15. Add ODRZ(drawing)->207;0
; 02/23/2010 Ver 1.2c by crhsu
;   1. Add CDUDMY(dummy2)->165;2
;   2. Add CDUDMY(dummy3)->165;3
;   3. Add CDUDMY(dummy4)->165;4
;   4. Add CDUDMY(dummy5)->165;5
;   5. Add LVBJT(dummy1)->208;11
;   6. Add LVBJT(dummy2)->208;12
;   7. Add VTUL_N(drawing1)->151;1
;   8. Add VTUL_P(drawing1)->152;1
;   9. Add MRAM(drawing3)->204;10
; 03/22/2010 Ver 1.2d.pre by crhsu
;   1. Add M1~M12(vssdmy)->255;31~42
; 06/04/2010 Ver 1.2d.pre by crhsu
;   1. Add PCRAM(drawing1)->73;10
;   2. Add PCRAM(drawing2)->73;11
;   3. Add PCRAM(drawing3)->73;12
;   4. Add PCRAM(drawing4)->73;13
; 08/03/2010 Ver 1.2d.pre by crhsu
;   1. Add LOWMEDN(drawing)->255;15
; 08/11/2010 Ver 1.3a by crhsu
;   1. Update version to 1.3a
; 1/31/2011 Ver 1.3a for IC61 By Cadence Taiwan R&D
;   1. Add minVIAxSpacingCG and minProtrusionNumCutCG 
;   2. Add (PO blockage),(OD blockage),(PO track),(NP pin),(NP net),(NP boundary),(PP pin),(PP net),(PP boundary) LPPs
;	3. Add 'ref arguments to all foundry constraints to improve documentation within the techfile.
;	4. Fix step value of density rule.
;*****************************************************************************
; IMPORTANT NOTICE
;*****************************************************************************
; Though PDIFF(7;0) & NDIFF(8;0) are tape out layers, it's strongly suggested
; to use OD(6;0) instead, which is the standard "Gate Oxide and Diffusion"
; (OD) layer. Since PDIFF & NDIFF layers are not standard layers, the related
; design rule checks are not provided in this tech file. Be sure to check
; carefully the related mask logic operation if PDIFF/NDIFF layers are used.
;*****************************************************************************

;********************************
; CONTROLS
;********************************
controls(
 techParams(
 ;( parameter           value             )
 ;( ----------          -----             )
  ( maskGrid       	0.005 			)
  ( cadGrid        	0.005 			)
  ( drcGrid        	0.005 			)
  ( mfgGrid        	0.005 			)
  ( scale          	1.0 			)
  ( ndiff_layer    	"OD"            )
  ( pdiff_layer    	"OD"            )
  ( nstrap_layer   	"OD"            )
  ( pstrap_layer   	"OD"            )
  ( active_layer   	"OD"            )
  ( pplus_layer    	"PP"            )
  ( nplus_layer    	"NP"            )
  ( nwell_layer    	"NW"            )
  ( pwell_layer    	"NOTUSED"       )
  ( ipoly_layer    	"PO"            )
  ( ngate_layer    	"PO"            )
  ( pgate_layer    	"PO"            )
  ( contact_layer  	"CO"            )
  ( pcon_layer     	"CO"            )
  ( ncon_layer     	"CO"            )
  ( metal1_layer   	"M1"            )
  ( met1_VSS_layer 	"M1"            )
  ( met1_VDD_layer 	"M1"            )
  ( via1_layer     "VIA1"         )
  ( metal2_layer   	"M2"            )
  ( met2_VSS_layer 	"M2"            )
  ( met2_VDD_layer 	"M2"            )
  ( via2_layer     "VIA2"         )
  ( metal3_layer   	"M3"            )
  ( met3_VSS_layer 	"M3"            )
  ( met3_VDD_layer 	"M3"            )
  ( via3_layer     "VIA3"         )
  ( metal4_layer   	"M4"            )
  ( met4_VSS_layer 	"M4"            )
  ( met4_VDD_layer 	"M4"            )
  ( via4_layer     "VIA4"         )
  ( metal5_layer   	"M5"            )
  ( met5_VSS_layer 	"M5"            )
  ( met5_VDD_layer 	"M5"            )
  ( via5_layer     "VIA5"         )
  ( metal6_layer   	"M6"            )
  ( met6_VSS_layer 	"M6"            )
  ( met6_VDD_layer 	"M6"            )
  ( bondpad_layer  	"AP"            )
  ( text_layers    	(("text" "drawing"))	 )
  ( equiv_layers   	((("AP" "drawing") ("M1" "drawing")))	 )
  ( pinNetTextLayer	("text" "drawing")	 )
  ( turbo_purposes 	("drawing" "pin")	 )
  ( leTb_min_finger_n	2.0 )
  ( leTb_max_finger_n	50.0 )
  ( leTb_min_finger_p	2.0 )
  ( leTb_max_finger_p	50.0 )
  ( leTb_default_ngate_width	(plus 0.06 (times 2 0.03))	 )
  ( leTb_min_ngate_width	0.12 )
  ( leTb_max_ngate_width	40.0 )
  ( leTb_max_ngate_length	20.0 )
  ( leTb_default_pgate_width	(plus 0.06 (times 2 0.03))	 )
  ( leTb_min_pgate_width	0.12 )
  ( leTb_max_pgate_width	40.0 )
  ( leTb_max_pgate_length	20.0 )
  ( leTb_ngate_to_ngate	0.13 )
  ( leTb_pgate_to_pgate	0.13 )
  ( leTb_nplus_to_pdiff	0.08 )
  ( leTb_pplus_to_ndiff	0.08 )
  ( leTb_nwell_tie_offset	0.08 )
  ( leTb_pwell_tie_offset	0.08 )
  ( leTb_pplus_tie_offset	0.0 )
  ( leTb_nplus_tie_offset	0.0 )
  ( leTb_ntie_to_ptie	1.04 )
  ( leTb_ndiff_overlap_gate	0.09 )
  ( leTb_pdiff_overlap_gate	0.09 )
  ( leTb_nwell_tie_overlap_diff	0.08 )
  ( leTb_pwell_tie_overlap_diff	0.08 )
  ( leTb_pplus_tie_overlap_diff	0.02 )
  ( leTb_nplus_tie_overlap_diff	0.02 )
  ( leTb_ndiff_to_pwell_tie	(plus 0.08 0.08)	 )
  ( leTb_ndiff_to_nwell_tie	0.08 )
  ( leTb_pdiff_to_pwell_tie	0.08 )
  ( leTb_pdiff_to_nwell_tie	(plus 0.08 0.08)	 )
  ( leTb_ndiff_tie_overlap_contact	0.01 )
  ( leTb_pdiff_tie_overlap_contact	0.01 )
  ( leTb_nplus_notch	0.18 )
  ( leTb_pplus_notch	0.18 )
  ( leTb_nwell_notch	0.34 )
  ( leTb_imp_overlap_strap	0.0 )
  ( leTb_substrcont_to_gate	0.04 )
  ( leTb_single_substrcont_width	0.53 )
  ( leTb_double_substrcont_width	0.74 )
  ( leTb_double_substrcont_strap_width	(plus 0.06 (times 2 0.04))	 )
  ( leTb_via_to_contact	0.0 )
  ( leTb_cut_type  	2               )
  ( leTb_strap_option	2               )
  ( leTb_pn_separation	(plus (times 3 0.07) (times 2 0.07))	 )
  ( leTb_gate_overhang	0.09 )
  ( leTb_metal1_to_metal1	0.07 )
  ( leTb_metal2_to_metal2	0.07 )

  ( leTb_metal3_to_metal3	0.07 )

  ( leTb_metal4_to_metal4	0.07 )

  ( leTb_metal5_to_metal5	0.4 )

  ( leTb_metal6_to_metal6	1 )

  ( LEFDEF_OVERLAP_LAYER_NAME	"OVERLAP"   )
  ( LEFDEF_CAPACITANCE_UNIT	1               )
 ) ;techParams

 viewTypeUnits(
 ;( viewType            userUnit       dbuperuu           )
 ;( --------            --------       --------           )
  ( maskLayout     	"micron"       	1000            )
  ( schematic      	"inch"         	160             )
  ( schematicSymbol	"inch"         	160             )
  ( netlist        	"inch"         	160             )
 ) ;viewTypeUnits

 mfgGridResolution(
      ( 0.005000 )
 ) ;mfgGridResolution

) ;controls


;********************************
; LAYER DEFINITION
;********************************
layerDefinitions(

 techPurposes(
 ;( PurposeName               Purpose#   Abbreviation )
 ;( -----------               --------   ------------ )
 ;User-Defined Purposes:
  ( BSL                       15         BSL          )
  ( BSD                       16         BSD          )
  ( BSP                       17         BSP          )
  ( guideline                 18         gdl          )
  ( dummyh                    19         dmh          )
  ( dummyi                    20         dmi          )
  ( dummyj                    21         dmj          )
  ( dummyk                    22         dmk          )
  ( dummyl                    23         dml          )
  ( dummym                    24         dmm          )
  ( NW                        25                      )
  ( NWDNW                     26                      )
  ( PWDNW                     27                      )
  ( NTN                       28                      )
  ( NWSTI                     29                      )
  ( rad                       30         rad          )
  ( plus4                     31         pl4          )
  ( plus5                     32         pl5          )
  ( LP45                      33         LP45         )
  ( MIM3T                     34         MM3          )
  ( DMYCAS45                  35         DCA          )
  ( timer                     36         tim          )
  ( DMYLD45                   37         DLD          )
  ( NLDDH                     38         NLH          )
  ( PLDDH                     39         PLH          )
  ( NLD                       40         NLD          )
  ( plus1                     43         pl1          )
  ( plus2                     44         pl2          )
  ( plus3                     45         pl3          )
  ( NLDDV                     46         NLV          )
  ( PLDDV                     47         PLV          )
  ( dpsrm                     48         dps          )
  ( LOWLK                     49         LOW          )
  ( L01S                      50         LOS          )
  ( NILD                      51         NID          )
  ( PILD                      52         PID          )
  ( Ncap_NTN                  53         NCP          )
  ( analog                    54         ana          )
  ( recommend                 55         rec          )
  ( require                   56         req          )
  ( periphery_g               57         ppg          )
  ( odummy                    58         odm          )
  ( al                        59         al           )
  ( src                       60         src          )
  ( n_a                       61         n_a          )
  ( n_b                       62         n_b          )
  ( p_a                       63         p_a          )
  ( p_b                       64         p_b          )
  ( vssdmy                    65         vss          )
  ( gated                     66         gtd          )
  ( soibt                     67         soi          )
  ( decap                     68         dcp          )
  ( vpfc                      69         vpc          )
  ( ndop                      70         ndp          )
  ( pdop                      71         pdp          )
  ( dummyg                    72         dmg          )
  ( udrdrv                    73         udr          )
  ( ovrdrv                    74         ovr          )
  ( prob                      75         prb          )
  ( periphery                 82         pph          )
  ( test0                     83         te0          )
  ( test1                     84         te1          )
  ( test2                     85         te2          )
  ( test3                     86         te3          )
  ( test4                     87         te4          )
  ( test5                     88         te5          )
  ( test6                     89         te6          )
  ( test7                     90         te7          )
  ( test8                     91         te8          )
  ( test9                     92         te9          )
  ( testa                     93         tea          )
  ( dummya                    94         dma          )
  ( dummyb                    95         dmb          )
  ( dummyc                    96         dmc          )
  ( dummyd                    97         dmd          )
  ( dummye                    98         dme          )
  ( dummyf                    99         dmf          )
  ( drawinga                  100        dra          )
  ( drawingb                  101        drb          )
  ( drawingc                  102        drc          )
  ( drawingd                  103        drd          )
  ( drawinge                  104        dre          )
  ( rule1                     105        ru1          )
  ( drawingf                  106        drf          )
  ( drawingh                  107        drh          )
  ( lvs                       109        lvs          )
  ( allsram                   110        asm          )
  ( waive                     111        wai          )
  ( passgate                  112        psg          )
  ( dummy1                    115        dm1          )
  ( dummy2                    116        dm2          )
  ( dummy3                    117        dm3          )
  ( dummy4                    118        dm4          )
  ( dummy5                    119        dm5          )
  ( dummy6                    120        dm6          )
  ( dummy7                    121        dm7          )
  ( dummy8                    122        dm8          )
  ( dummy9                    123        dm9          )
  ( drain                     124        drn          )
  ( cvss_sram                 125        csm          )
  ( dummy                     127        dm           )
 ) ;techPurposes

 techLayers(
 ;( LayerName                 Layer#     Abbreviation )
 ;( ---------                 ------     ------------ )
 ;User-Defined Layers:
  ( ref                       0          ref          )
  ( DNW                       1          DNW          )
  ( PW                        2          PW           )
  ( NW                        3          NW           )
  ( BJTC                      4          BJTC         )
  ( PM                        5          PM           )
  ( OD                        6          OD           )
  ( PDIFF                     7          PDIFF        )
  ( NDIFF                     8          NDIFF        )
  ( CLDD                      9          CLDD         )
  ( P3                        10         P3           )
  ( NT_N                      11         NT_N         )
  ( VTL_N                     12         VTL_N        )
  ( VTL_P                     13         VTL_P        )
  ( OD_12                     14         OD_12        )
  ( OD_33                     15         OD_33        )
  ( OD_18                     16         OD_18        )
  ( PO                        17         PO           )
  ( OD_25                     18         OD_25        )
  ( N10V                      19         N10V         )
  ( P10V                      20         P10V         )
  ( OD_DECAP                  21         OD_DEC       )
  ( NOLDD                     22         NOLDD        )
  ( GATED                     23         GATED        )
  ( VAR45                     24         VAR45        )
  ( PP                        25         PP           )
  ( NP                        26         NP           )
  ( OD1T                      27         OD1T         )
  ( SOI_MKR                   28         SOI_MKR      )
  ( RPO                       29         RPO          )
  ( CO                        30         CO           )
  ( M1                        31         M1           )
  ( M2                        32         M2           )
  ( M3                        33         M3           )
  ( M4                        34         M4           )
  ( M5                        35         M5           )
  ( M6                        36         M6           )
  ( M7                        37         M7           )
  ( M8                        38         M8           )
  ( M9                        39         M9           )
  ( M10                       40         M10          )
  ( M11                       41         M11          )
  ( M12                       42         M12          )
  ( M13                       43         M13          )
  ( M14                       44         M14          )
  ( DSDDMY                    45         DSDDMY       )
  ( POFUSE                    46         POFUSE       )
  ( TLDMY                     47         TLDMY        )
  ( HVTSRM                    48         HVTSRM       )
  ( RODMY                     49         RODMY        )
  ( SRM                       50         SRM          )
  ( VIA1                      51         VIA1         )
  ( VIA2                      52         VIA2         )
  ( VIA3                      53         VIA3         )
  ( VIA4                      54         VIA4         )
  ( VIA5                      55         VIA5         )
  ( VIA6                      56         VIA6         )
  ( VIA7                      57         VIA7         )
  ( VIA8                      58         VIA8         )
  ( VIA9                      59         VIA9         )
  ( VIA10                     60         VIA10        )
  ( VIA11                     61         VIA11        )
  ( VIA12                     62         VIA12        )
  ( VIA13                     63         VIA13        )
  ( VTD_N                     64         VTD_N        )
  ( ESDREG                    65         ESDREG       )
  ( ESDHV                     66         ESDHV        )
  ( VTH_N                     67         VTH_N        )
  ( VTH_P                     68         VTH_P        )
  ( VIAEXCL                   69         VIAEXCL      )
  ( DVIAEXCL                  70         DVIAEXCL     )
  ( HVII                      71         HVII         )
  ( HVNW                      72         HVNW         )
  ( RPO45                     73         RPO45        )
  ( AP                        74         AP           )
  ( PDK                       75         PDK          )
  ( CB                        76         CB           )
  ( CTM                       77         CTM          )
  ( CAP1TDMY                  78         CAP1TDM      )
  ( RFDMY                     79         RFDMY        )
  ( SRM_LOP                   80         SRM_LOP      )
  ( FLASH                     81         FLASH        )
  ( MW                        82         MW           )
  ( FLGT                      83         FLGT         )
  ( MPOL                      84         MPOL         )
  ( RV                        85         RV           )
  ( CB2                       86         CB2          )
  ( CTMDMY                    87         CTMDMY       )
  ( CBM                       88         CBM          )
  ( SOISUB                    89         SOISUB       )
  ( DCO                       90         DCO          )
  ( DMEXCL                    91         DMEXCL       )
  ( VAR                       92         VAR          )
  ( INDDMY                    93         INDDMY       )
  ( ESD1DMY                   94         ESD1DMY      )
  ( FW                        95         FW           )
  ( HVPW                      96         HVPW         )
  ( TOPMCON                   97         TOPMCON      )
  ( CSRDMY                    98         CSRDMY       )
  ( ODBLK                     99         ODBLK        )
  ( POBLK                     100        POBLK        )
  ( SNCT                      101        SNCT         )
  ( CROWN                     102        CROWN        )
  ( IP                        103        IP           )
  ( MOMDMY                    104        MOMDMY       )
  ( CBD                       105        CBD          )
  ( PMDMY                     106        PMDMY        )
  ( OVERLAP                   107        OVERLAP      )
  ( RAM1TDMY                  108        RAM1TDM      )
  ( LMARK                     109        LMARK        )
  ( BJTDMY                    110        BJTDMY       )
  ( PSUB2                     111        PSUB2        )
  ( HOTWL                     112        HOTWL        )
  ( SEALRING                  113        SEALRIN      )
  ( NWDMY                     114        NWDMY        )
  ( RPDMY                     115        RPDMY        )
  ( RMDMY                     116        RMDMY        )
  ( RH                        117        RH           )
  ( UBM                       118        UBM          )
  ( DIODMY                    119        DIODMY       )
  ( SRAMDMY                   121        SRAMDMY      )
  ( SDI                       122        SDI          )
  ( DPDMY                     123        DPDMY        )
  ( LVBJT                     124        LVBJT        )
  ( LOGO                      125        LOGO         )
  ( WBDMY                     126        WBDMY        )
  ( boundary                  127        boundar      )
  ( SRM_DOD                   128        SRM_DOD      )
  ( FRC                       129        FRC          )
  ( SRM_DPO                   130        SRM_DPO      )
  ( PV_P                      131        PV_P         )
  ( PV_N                      132        PV_N         )
  ( LUPWDMY                   133        LUPWDMY      )
  ( VTL_N_18                  134        VTL_N_18     )
  ( CB2_FC                    135        CB2_FC       )
  ( CB2_WB                    136        CB2_WB       )
  ( FFCDMY                    137        FFCDMY       )
  ( HIA_DUMMY                 144        HIA_DUMMY    )
  ( LOWMEDN                   146        LOWMEDN      )
  ( EDRAM_DECAP               148        EDRAM_DECAP  )
  ( MRAM                      149        MRAM         )
  ( MRDMY                     150        MRDMY        )
  ( VTUL_N                    151        VTUL_N       )
  ( VTUL_P                    152        VTUL_P       )
  ( TSV                       153        TSV          )
  ( TSV_CB                    154        TSV_CB       )
  ( TSV_PPI                   155        TSV_PPI      )
  ( COEXCL                    159        COEXCL       )
  ( CDUDMY                    165        CDUDMY       )
  ( RES200                    166        RES200       )
  ( VDDDMY                    167        VDDDMY       )
  ( VSSDMY                    168        VSSDMY       )
  ( ESDIMP                    169        ESDIMP       )
  ( SENDMY                    170        SENDMY       )
  ( LVSDMY                    171        LVSDMY       )
  ( SR_ESD                    172        SR_ESD       )
  ( ex_R_rule                 173        ex_R_rule    )
  ( EDRAM                     174        EDRAM        )
  ( SNA                       175        SNA          )
  ( DFMEXCL                   179        DFMEXCL      )
  ( ESDDMY                    180        ESDDMY       )
  ( PCRAM                     181        PCRAM        )
  ( R_rule                    182        R_rule       )
  ( FET                       183        FET          )
  ( VTNCEL                    184        VTNCEL       )
  ( VTPCEL                    185        VTPCEL       )
  ( HVD                       186        HVD          )
  ( SOI                       187        SOI          )
  ( LDDBLK                    188        LDDBLK       )
  ( CO2                       189        CO2          )
  ( HV                        190        HV           )
  ( SIGE                      191        SIGE         )
  ( POS                       192        POS          )
  ( ODRZ                      193        ODRZ         )
  ( CL                        194        CL           )
 ) ;techLayers

 techLayerPurposePriorities(
 ;layers are ordered from lowest to highest priority
 ;( LayerName                 Purpose    )
 ;( ---------                 -------    )
  ( ref                       drawing    )
  ( OD                        drawing    )
  ( PDIFF                     drawing    )
  ( NDIFF                     drawing    )
  ( OD_12                     drawing    )
  ( OD_18                     drawing    )
  ( OD_25                     drawing    )
  ( OD_33                     drawing    )
  ( OD_DECAP                  drawing    )
  ( DNW                       drawing    )
  ( PW                        drawing    )
  ( NW                        drawing    )
  ( PO                        drawing    )
  ( PO                        track      )
  ( VTH_N                     drawing    )
  ( VTH_P                     drawing    )
  ( VTL_N                     drawing    )
  ( VTL_P                     drawing    )
  ( NT_N                      drawing    )
  ( NT_N                      dummy      )
  ( NT_N                      dummy1     )
  ( NT_N                      dummy2     )
  ( NT_N                      dummy3     )
  ( NT_N                      Ncap_NTN   )
  ( NT_N                      dummya     )
  ( PP                        drawing    )
  ( PP                        pin        )
  ( PP                        net        )
  ( PP                        boundary   )
  ( NP                        drawing    )
  ( NP                        pin	     )
  ( NP                        net	     )
  ( NP                        boundary   )
  ( ESDHV                     drawing    )
  ( ESDHV                     drawing1   )
  ( RPO                       drawing    )
  ( OD_25                     LOWLK      )
  ( CO                        drawing    )
  ( CO                        grid       )
  ( CO                        blockage   )
  ( M1                        drawing    )
  ( M1                        track      )
  ( M1                        grid       )
  ( M1                        blockage   )
  ( M1                        dummy      )
  ( M1                        odummy     )
  ( M1                        dummy1     )
  ( M1                        dummy2     )
  ( M1                        dummy3     )
  ( M1                        dummy4     )
  ( M1                        dummy5     )
  ( M1                        dummy6     )
  ( M1                        dummy7     )
  ( M1                        dummy8     )
  ( M1                        dummy9     )
  ( M1                        dummya     )
  ( M1                        dummyb     )
  ( M1                        dummyc     )
  ( M1                        dummyd     )
  ( M1                        dummye     )
  ( M1                        dummyf     )
  ( M1                        dummyg     )
  ( M1                        dummyh     )
  ( M1                        dummyi     )
  ( M1                        dummyj     )
  ( M1                        dummyk     )
  ( M1                        dummyl     )
  ( M1                        dummym     )
  ( M1                        test0      )
  ( M1                        test1      )
  ( M1                        BSL        )
  ( M1                        BSD        )
  ( M1                        BSP        )
  ( VIA1                      drawing    )
  ( VIA1                      grid       )
  ( VIA1                      blockage   )
  ( VIA1                      dummy      )
  ( M2                        drawing    )
  ( M2                        track      )
  ( M2                        grid       )
  ( M2                        blockage   )
  ( M2                        dummy      )
  ( M2                        odummy     )
  ( M2                        dummy1     )
  ( M2                        dummy2     )
  ( M2                        dummy3     )
  ( M2                        dummy4     )
  ( M2                        dummy5     )
  ( M2                        dummy6     )
  ( M2                        dummy7     )
  ( M2                        dummy8     )
  ( M2                        dummy9     )
  ( M2                        dummya     )
  ( M2                        dummyb     )
  ( M2                        dummyc     )
  ( M2                        dummyd     )
  ( M2                        dummye     )
  ( M2                        dummyf     )
  ( M2                        dummyg     )
  ( M2                        dummyh     )
  ( M2                        dummyi     )
  ( M2                        dummyj     )
  ( M2                        dummyk     )
  ( M2                        dummyl     )
  ( M2                        dummym     )
  ( M2                        test0      )
  ( M2                        test1      )

  ( VIA2                      drawing    )
  ( VIA2                      grid       )
  ( VIA2                      blockage   )
  ( VIA2                      dummy      )
  ( M3                        drawing    )
  ( M3                        track      )
  ( M3                        grid       )
  ( M3                        blockage   )
  ( M3                        dummy      )
  ( M3                        odummy     )
  ( M3                        dummy1     )
  ( M3                        dummy2     )
  ( M3                        dummy3     )
  ( M3                        dummy4     )
  ( M3                        dummy5     )
  ( M3                        dummy6     )
  ( M3                        dummy7     )
  ( M3                        dummy8     )
  ( M3                        dummy9     )
  ( M3                        dummya     )
  ( M3                        dummyb     )
  ( M3                        dummyc     )
  ( M3                        dummyd     )
  ( M3                        dummye     )
  ( M3                        dummyf     )
  ( M3                        dummyg     )
  ( M3                        dummyh     )
  ( M3                        dummyi     )
  ( M3                        dummyj     )
  ( M3                        dummyk     )
  ( M3                        dummyl     )
  ( M3                        dummym     )
  ( M3                        test0      )
  ( M3                        test1      )

  ( VIA3                      drawing    )
  ( VIA3                      grid       )
  ( VIA3                      blockage   )
  ( VIA3                      dummy      )
  ( M4                        drawing    )
  ( M4                        track      )
  ( M4                        grid       )
  ( M4                        blockage   )
  ( M4                        dummy      )
  ( M4                        odummy     )
  ( M4                        dummy1     )
  ( M4                        dummy2     )
  ( M4                        dummy3     )
  ( M4                        dummy4     )
  ( M4                        dummy5     )
  ( M4                        dummy6     )
  ( M4                        dummy7     )
  ( M4                        dummy8     )
  ( M4                        dummy9     )
  ( M4                        dummya     )
  ( M4                        dummyb     )
  ( M4                        dummyc     )
  ( M4                        dummyd     )
  ( M4                        dummye     )
  ( M4                        dummyf     )
  ( M4                        dummyg     )
  ( M4                        dummyh     )
  ( M4                        dummyi     )
  ( M4                        dummyj     )
  ( M4                        dummyk     )
  ( M4                        dummyl     )
  ( M4                        dummym     )
  ( M4                        test0      )
  ( M4                        test1      )

  ( VIA4                      drawing    )
  ( VIA4                      grid       )
  ( VIA4                      blockage   )
  ( M5                        drawing    )
  ( M5                        track      )
  ( M5                        grid       )
  ( M5                        blockage   )
  ( M5                        dummy      )

  ( VIA5                      drawing    )
  ( VIA5                      grid       )
  ( VIA5                      blockage   )
  ( M6                        drawing    )
  ( M6                        track      )
  ( M6                        grid       )
  ( M6                        blockage   )
  ( M6                        dummy      )

  ( CB                        drawing    )
  ( CB2                       drawing    )
  ( CB2                       BSL        )
  ( CB2                       drawing1   )
  ( CB2_FC                    drawing    )
  ( CB2_WB                    drawing1   )
  ( AP                        drawing    )
  ( AP                        track      )
  ( AP                        grid       )
  ( AP                        blockage   )
  ( AP                        drawing1   )
  ( AP                        dummy      )
  ( AP                        pin        )
  ( AP                        net        )
  ( AP                        boundary   )
  ( AP                        BSL        )
  ( AP                        BSP        )
  ( PM                        drawing    )
  ( PM                        drawing1   )
  ( PM                        drawing2   )
  ( FW                        drawing    )
  ( FW                        al         )
  ( POFUSE                    drawing    )
  ( POFUSE                    drawing1   )
  ( PMDMY                     drawing    )
  ( LMARK                     drawing    )
  ( LMARK                     BSL        )
  ( SEALRING                  drawing    )
  ( SEALRING                  drawing1   )
  ( SEALRING                  drawing2   )
  ( CSRDMY                    drawing    )
  ( CSRDMY                    drawing1   )
  ( CSRDMY                    drawing2   )
  ( RV                        drawing    )
  ( RV                        grid       )
  ( RV                        blockage   )
  ( RV                        pin        )
  ( RV                        net        )
  ( RV                        boundary   )
  ( RV                        BSL        )
  ( CBD                       drawing    )
  ( CBD                       BSL        )
  ( UBM                       drawing    )
  ( UBM                       pin        )
  ( UBM                       BSL        )
  ( PO                        rule1      )
  ( LOGO                      drawing    )
  ( WBDMY                     drawing    )
  ( N10V                      drawing    )
  ( P10V                      drawing    )
  ( IP                        drawing    )
  ( IP                        LP45       )
  ( CAP1TDMY                  drawing    )
  ( VTD_N                     drawing    )
  ( CTM                       drawing    )
  ( CBM                       drawing    )
  ( OD                        drain      )
  ( OD_25                     ovrdrv     )
  ( OD_25                     udrdrv     )
  ( OD_18                     udrdrv     )
  ( SOI_MKR                   gated      )
  ( SOI_MKR                   soibt      )
  ( SOI_MKR                   decap      )
  ( SOI_MKR                   vpfc       )
  ( OD                        drawing2   )
  ( PO                        drawing2   )
  ( SOISUB                    drawing    )
  ( SOI                       ndop       )
  ( SOI                       pdop       )
  ( SOI                       NLDDV      )
  ( SOI                       PLDDV      )
  ( SOI                       NLDDH      )
  ( SOI                       PLDDH      )
  ( SOI                       NLD        )
  ( SOI                       drawing    )
  ( FET                       src        )
  ( FET                       n_a        )
  ( FET                       n_b        )
  ( FET                       p_a        )
  ( FET                       p_b        )
  ( FET                       L01S       )
  ( FET                       NILD       )
  ( FET                       PILD       )
  ( VTNCEL                    drawing    )
  ( VTPCEL                    drawing    )
  ( DCO                       drawing    )
  ( SRM_LOP                   dpsrm      )
  ( SRM_LOP                   dummy1     )
  ( SRM_LOP                   dummy2     )
  ( SRM_LOP                   dummy3     )
  ( SRM_LOP                   dummy4     )
  ( SRM_LOP                   dummy5     )
  ( SRM_LOP                   dummy6     )
  ( SRM_LOP                   dummy7     )
  ( SRM_LOP                   dummy8     )
  ( SRM_LOP                   dummy9     )
  ( SRM_LOP                   dummya     )
  ( SRM_LOP                   dummyb     )
  ( SRM_DOD                   dummy1     )
  ( SRM_DOD                   dummy2     )
  ( SRM_DOD                   dummy3     )
  ( SRM_DOD                   dummy4     )
  ( SRM_DOD                   dummy5     )
  ( SRM_DOD                   dummy6     )
  ( SRM_DOD                   dummy7     )
  ( SRM_DOD                   dummy8     )
  ( SRM_DOD                   dummy9     )
  ( SRM_DOD                   dummya     )
  ( SRM_DOD                   dummyb     )
  ( SRM_DOD                   dummyc     )
  ( SRM_DOD                   dummyd     )
  ( SRM_DOD                   dummye     )
  ( SRM_DOD                   dummyf     )
  ( SRM_DOD                   dummyg     )
  ( SRM_DPO                   dummy1     )
  ( SRM_DPO                   dummy2     )
  ( SRM_DPO                   dummy3     )
  ( SRM_DPO                   dummy4     )
  ( SRM_DPO                   dummy5     )
  ( SRM_DPO                   dummy6     )
  ( SRM_DPO                   dummy7     )
  ( SRAMDMY                   waive      )
  ( SRAMDMY                   passgate   )
  ( SRAMDMY                   allsram    )
  ( SRAMDMY                   cvss_sram  )
  ( SRAMDMY                   periphery  )
  ( SRAMDMY                   periphery_g )
  ( FLASH                     drawing    )
  ( MW                        drawing    )
  ( FLGT                      drawing    )
  ( MPOL                      drawing    )
  ( HVII                      drawing    )
  ( HVNW                      drawing    )
  ( HVPW                      drawing    )
  ( TOPMCON                   drawing    )
  ( OD1T                      drawing    )
  ( OD1T                      dummy1     )
  ( OD1T                      dummy2     )
  ( OD1T                      dummy3     )
  ( OD1T                      dummy4     )
  ( OD1T                      dummy5     )
  ( OD1T                      dummy6     )
  ( OD1T                      dummy7     )
  ( OD1T                      dummy8     )
  ( CLDD                      drawing    )
  ( EDRAM_DECAP               drawing    )
  ( SNCT                      drawing    )
  ( CROWN                     drawing    )
  ( P3                        drawing    )
  ( RAM1TDMY                  drawing    )
  ( RODMY                     drawing    )
  ( CO2                       drawing    )
  ( SRM                       drawing    )
  ( SRM                       drawing1   )
  ( SRM                       drawing2   )
  ( SRM                       drawing3   )
  ( SRM                       drawing4   )
  ( SRM                       drawing5   )
  ( SRM                       drawing6   )
  ( SRM                       drawing7   )
  ( SRM                       test1      )
  ( SRM                       test2      )
  ( SRM                       test3      )
  ( SRM                       test4      )
  ( SRM                       test5      )
  ( SRM                       dummy1     )
  ( SRM                       dummy2     )
  ( SRM                       dummy3     )
  ( HVTSRM                    drawing    )
  ( OVERLAP                   drawing    )
  ( OVERLAP                   boundary   )
  ( prBoundary                drawing    )
  ( BJTDMY                    drawing    )
  ( PSUB2                     drawing    )
  ( HOTWL                     drawing    )
  ( NWDMY                     drawing    )
  ( NWDMY                     lvs        )
  ( RPDMY                     drawing    )
  ( RPDMY                     lvs        )
  ( RMDMY                     drawing1   )
  ( RMDMY                     drawing2   )
  ( RMDMY                     drawing3   )
  ( RMDMY                     drawing4   )
  ( RMDMY                     drawing5   )
  ( RMDMY                     drawing6   )
  ( RMDMY                     drawing7   )
  ( RMDMY                     drawing8   )
  ( RMDMY                     drawing9   )
  ( RMDMY                     drawinga   )
  ( RMDMY                     drawingb   )
  ( RMDMY                     drawingc   )
  ( RMDMY                     drawingh   )
  ( TLDMY                     drawing    )
  ( RH                        drawing    )
  ( DIODMY                    drawing    )
  ( DIODMY                    dummya     )
  ( DIODMY                    dummyb     )
  ( SDI                       drawing    )
  ( DPDMY                     drawing    )
  ( text                      drawing    )
  ( M1                        pin        )
  ( M2                        pin        )
  ( M3                        pin        )
  ( M4                        pin        )
  ( M5                        pin        )
  ( M6                        pin        )
  ( M7                        pin        )
  ( M8                        pin        )
  ( M9                        pin        )
  ( M10                       pin        )
  ( M11                       pin        )
  ( M12                       pin        )
  ( NW                        pin        )
  ( NW                        net        )
  ( NW                        boundary   )
  ( PO                        pin        )
  ( PO                        boundary   )
  ( PO                        net        )
  ( PO                        blockage   )
  ( PO                        lvs        )
  ( OD                        dummy      )
  ( OD                        dummy1     )
  ( PO                        dummy      )
  ( PO                        dummy1     )
  ( CO                        pin        )
  ( SR_ESD                    drawing    )
  ( prBoundary                label      )
  ( prBoundary                boundary   )
  ( M1                        net        )
  ( M2                        net        )
  ( M3                        net        )
  ( M4                        net        )
  ( M5                        net        )
  ( M6                        net        )
  ( M7                        net        )
  ( M8                        net        )
  ( M9                        net        )
  ( M10                       net        )
  ( M11                       net        )
  ( M12                       net        )
  ( M1                        boundary   )
  ( M2                        boundary   )
  ( M3                        boundary   )
  ( M4                        boundary   )
  ( M5                        boundary   )
  ( M6                        boundary   )
  ( M7                        boundary   )
  ( M8                        boundary   )
  ( M9                        boundary   )
  ( M10                       boundary   )
  ( M11                       boundary   )
  ( M12                       boundary   )
  ( CO                        net        )
  ( CO                        boundary   )
  ( VIA1                      net        )
  ( VIA2                      net        )
  ( VIA3                      net        )
  ( VIA4                      net        )
  ( VIA5                      net        )
  ( VIA6                      net        )
  ( VIA7                      net        )
  ( VIA8                      net        )
  ( VIA9                      net        )
  ( VIA10                     net        )
  ( VIA11                     net        )
  ( VIA1                      pin        )
  ( VIA2                      pin        )
  ( VIA3                      pin        )
  ( VIA4                      pin        )
  ( VIA5                      pin        )
  ( VIA6                      pin        )
  ( VIA7                      pin        )
  ( VIA8                      pin        )
  ( VIA9                      pin        )
  ( VIA10                     pin        )
  ( VIA11                     pin        )
  ( VIA1                      boundary   )
  ( VIA2                      boundary   )
  ( VIA3                      boundary   )
  ( VIA4                      boundary   )
  ( VIA5                      boundary   )
  ( VIA6                      boundary   )
  ( VIA7                      boundary   )
  ( VIA8                      boundary   )
  ( VIA9                      boundary   )
  ( VIA10                     boundary   )
  ( VIA11                     boundary   )
  ( VTUL_N                    drawing    )
  ( VTUL_N                    drawing1   )
  ( VTUL_P                    drawing    )
  ( VTUL_P                    drawing1   )
  ( instance                  drawing    )
  ( instance                  label      )
  ( hilite                    drawing    )
  ( hilite                    drawing1   )
  ( hilite                    drawing2   )
  ( hilite                    drawing3   )
  ( hilite                    drawing4   )
  ( hilite                    drawing5   )
  ( hilite                    drawing6   )
  ( hilite                    drawing7   )
  ( hilite                    drawing8   )
  ( hilite                    drawing9   )
  ( y0                        drawing    )
  ( y1                        drawing    )
  ( y2                        drawing    )
  ( y3                        drawing    )
  ( y4                        drawing    )
  ( y5                        drawing    )
  ( y6                        drawing    )
  ( y7                        drawing    )
  ( y8                        drawing    )
  ( y9                        drawing    )
  ( grid                      drawing    )
  ( grid                      drawing1   )
  ( axis                      drawing    )
  ( border                    drawing    )
  ( align                     drawing    )
  ( device                    drawing    )
  ( device                    drawing1   )
  ( device                    drawing2   )
  ( device                    annotate   )
  ( device                    label      )
  ( wire                      drawing    )
  ( wire                      label      )
  ( wire                      flight     )
  ( select                    drawing    )
  ( drive                     drawing    )
  ( hiz                       drawing    )
  ( pin                       drawing    )
  ( pin                       annotate   )
  ( pin                       label      )
  ( marker                    error      )
  ( marker                    warning    )
  ( resist                    drawing    )
  ( spike                     drawing    )
  ( supply                    drawing    )
  ( unknown                   drawing    )
  ( unset                     drawing    )
  ( annotate                  drawing    )
  ( designFlow                drawing    )
  ( annotate                  drawing1   )
  ( designFlow                drawing1   )
  ( annotate                  drawing2   )
  ( designFlow                drawing2   )
  ( annotate                  drawing3   )
  ( designFlow                drawing3   )
  ( annotate                  drawing4   )
  ( designFlow                drawing4   )
  ( annotate                  drawing5   )
  ( designFlow                drawing5   )
  ( annotate                  drawing6   )
  ( designFlow                drawing6   )
  ( annotate                  drawing7   )
  ( designFlow                drawing7   )
  ( annotate                  drawing8   )
  ( designFlow                drawing8   )
  ( annotate                  drawing9   )
  ( designFlow                drawing9   )
  ( edgeLayer                 drawing    )
  ( edgeLayer                 pin        )
  ( changedLayer              tool0      )
  ( changedLayer              tool1      )
  ( snap                      drawing    )
  ( stretch                   drawing    )
  ( Row                       drawing    )
  ( Row                       label      )
  ( Group                     drawing    )
  ( Group                     label      )
  ( Cannotoccupy              drawing    )
  ( Cannotoccupy              boundary   )
  ( boundary                  drawing    )
  ( Canplace                  drawing    )
  ( background                drawing    )
  ( text                      drawing1   )
  ( text                      drawing2   )
  ( Unrouted                  drawing    )
  ( Unrouted                  drawing1   )
  ( Unrouted                  drawing2   )
  ( Unrouted                  drawing3   )
  ( Unrouted                  drawing4   )
  ( Unrouted                  drawing5   )
  ( Unrouted                  drawing6   )
  ( Unrouted                  drawing7   )
  ( Unrouted                  drawing8   )
  ( Unrouted                  drawing9   )
  ( hardFence                 drawing    )
  ( softFence                 drawing    )
  ( INDDMY                    drawing    )
  ( INDDMY                    drawing1   )
  ( INDDMY                    drawing2   )
  ( INDDMY                    drawing3   )
  ( INDDMY                    drawing4   )
  ( INDDMY                    drawing5   )
  ( INDDMY                    drawing6   )
  ( INDDMY                    drawing7   )
  ( INDDMY                    drawing8   )
  ( INDDMY                    drawing9   )
  ( INDDMY                    drawinga   )
  ( INDDMY                    drawingb   )
  ( INDDMY                    drawingc   )
  ( INDDMY                    drawingd   )
  ( INDDMY                    drawinge   )
  ( INDDMY                    rad        )
  ( INDDMY                    dummy1     )
  ( INDDMY                    dummy2     )
  ( INDDMY                    dummy3     )
  ( INDDMY                    dummy4     )
  ( INDDMY                    dummy5     )
  ( INDDMY                    dummy6     )
  ( INDDMY                    dummy7     )
  ( INDDMY                    dummy8     )
  ( INDDMY                    dummy9     )
  ( INDDMY                    dummya     )
  ( CDUDMY                    drawing    )
  ( CDUDMY                    dummy1     )
  ( CDUDMY                    dummy2     )
  ( CDUDMY                    dummy3     )
  ( CDUDMY                    dummy4     )
  ( CDUDMY                    dummy5     )
  ( ESD1DMY                   drawing    )
  ( ESDREG                    drawing    )
  ( ESDIMP                    drawing    )
  ( ESDDMY                    dummy1     )
  ( CTMDMY                    drawing    )
  ( CTMDMY                    MIM3T      )
  ( CTMDMY                    dummy1     )
  ( CTMDMY                    dummy2     )
  ( CTMDMY                    dummy3     )
  ( CTMDMY                    dummy4     )
  ( CTMDMY                    dummy5     )
  ( CTMDMY                    dummy6     )
  ( CTMDMY                    dummy7     )
  ( CTMDMY                    dummy8     )
  ( CTMDMY                    dummy9     )
  ( CTMDMY                    dummya     )
  ( CTMDMY                    dummyb     )
  ( LVSDMY                    dummy1     )
  ( LVBJT                     dummy1     )
  ( LVBJT                     dummy2     )
  ( DMEXCL                    dummy1     )
  ( DMEXCL                    dummy2     )
  ( DMEXCL                    dummy3     )
  ( DMEXCL                    dummy4     )
  ( DMEXCL                    dummy5     )
  ( DMEXCL                    dummy6     )
  ( DMEXCL                    dummy7     )
  ( DMEXCL                    dummy8     )
  ( DMEXCL                    dummy9     )
  ( DMEXCL                    dummya     )
  ( DMEXCL                    dummyb     )
  ( DMEXCL                    dummyc     )
  ( DMEXCL                    dummym     )
  ( DVIAEXCL                  dummy1     )
  ( DVIAEXCL                  dummy2     )
  ( DVIAEXCL                  dummy3     )
  ( DVIAEXCL                  dummy4     )
  ( DVIAEXCL                  dummy5     )
  ( DVIAEXCL                  dummy6     )
  ( DVIAEXCL                  dummy7     )
  ( DVIAEXCL                  dummy8     )
  ( DVIAEXCL                  dummy9     )
  ( DVIAEXCL                  dummya     )
  ( DVIAEXCL                  dummyb     )
  ( ODBLK                     dummy      )
  ( POBLK                     dummy      )
  ( RFDMY                     drawing    )
  ( RFDMY                     drawing1   )
  ( RFDMY                     drawing2   )
  ( RFDMY                     drawing3   )
  ( RFDMY                     drawing4   )
  ( RFDMY                     drawing5   )
  ( RFDMY                     drawing6   )
  ( RFDMY                     drawing7   )
  ( RFDMY                     drawing8   )
  ( RFDMY                     drawing9   )
  ( RFDMY                     drawinga   )
  ( RFDMY                     drawingb   )
  ( RFDMY                     drawingc   )
  ( RFDMY                     drawingd   )
  ( RFDMY                     drawinge   )
  ( RFDMY                     plus1      )
  ( COEXCL                    dummy      )
  ( VIAEXCL                   dummy1     )
  ( VIAEXCL                   dummy2     )
  ( VIAEXCL                   dummy3     )
  ( VIAEXCL                   dummy4     )
  ( VIAEXCL                   dummy5     )
  ( VIAEXCL                   dummy6     )
  ( VIAEXCL                   dummy7     )
  ( VIAEXCL                   dummy8     )
  ( VIAEXCL                   dummy9     )
  ( DFMEXCL                   drawing    )
  ( VIAEXCL                   dummya     )
  ( VAR                       drawing    )
  ( VAR                       drawing1   )
  ( VAR                       drawing2   )
  ( VAR                       drawing3   )
  ( VAR                       drawinga   )
  ( DSDDMY                    drawing1   )
  ( DSDDMY                    drawing2   )
  ( DSDDMY                    drawing3   )
  ( DSDDMY                    drawing4   )
  ( DSDDMY                    drawing5   )
  ( DSDDMY                    drawing6   )
  ( DSDDMY                    drawing7   )
  ( DSDDMY                    drawing8   )
  ( DSDDMY                    drawing9   )
  ( DSDDMY                    test0      )
  ( DSDDMY                    test1      )
  ( DSDDMY                    test2      )
  ( DSDDMY                    test3      )
  ( DSDDMY                    test4      )
  ( DSDDMY                    test5      )
  ( DSDDMY                    test6      )
  ( DSDDMY                    test7      )
  ( DSDDMY                    test8      )
  ( DSDDMY                    test9      )
  ( MOMDMY                    drawing    )
  ( MOMDMY                    drawing1   )
  ( MOMDMY                    drawing2   )
  ( MOMDMY                    drawing3   )
  ( MOMDMY                    drawing4   )
  ( MOMDMY                    drawing5   )
  ( MOMDMY                    drawing6   )
  ( MOMDMY                    drawing7   )
  ( MOMDMY                    drawing8   )
  ( MOMDMY                    drawing9   )
  ( MOMDMY                    drawinga   )
  ( MOMDMY                    drawingb   )
  ( MOMDMY                    drawingc   )
  ( MOMDMY                    dummy1     )
  ( MOMDMY                    dummy2     )
  ( MOMDMY                    dummy3     )
  ( MOMDMY                    dummy4     )
  ( MOMDMY                    dummy5     )
  ( MOMDMY                    dummy6     )
  ( MOMDMY                    dummy8     )
  ( MOMDMY                    dummya     )
  ( MOMDMY                    dummyb     )
  ( MOMDMY                    dummyc     )
  ( MOMDMY                    test0      )
  ( PDK                       drawing    )
  ( PDK                       pin        )
  ( PDK                       net        )
  ( PDK                       boundary   )
  ( M1                        prob       )
  ( M2                        prob       )
  ( M3                        prob       )
  ( M4                        prob       )
  ( M5                        prob       )
  ( M6                        prob       )
  ( M7                        prob       )
  ( M8                        prob       )
  ( M9                        prob       )
  ( M10                       prob       )
  ( M11                       prob       )
  ( M12                       prob       )
  ( AP                        prob       )
  ( OD                        test1      )
  ( OD                        test2      )
  ( OD                        test3      )
  ( PO                        test1      )
  ( PO                        test2      )
  ( PO                        test3      )
  ( CO                        test1      )
  ( CO                        test2      )
  ( CO                        test3      )
  ( LDDBLK                    drawing    )
  ( BJTC                      drawing    )
  ( POS                       plus1      )
  ( POS                       plus2      )
  ( POS                       plus3      )
  ( POS                       plus4      )
  ( POS                       plus5      )
  ( POS                       dummy1     )
  ( POS                       dummy2     )
  ( POS                       dummy3     )
  ( POS                       dummy4     )
  ( POS                       dummy5     )
  ( R_rule                    guideline  )
  ( R_rule                    require    )
  ( R_rule                    recommend  )
  ( R_rule                    analog     )
  ( ex_R_rule                 guideline  )
  ( ex_R_rule                 require    )
  ( ex_R_rule                 recommend  )
  ( ex_R_rule                 analog     )
  ( ODRZ                      drawing    )
  ( ODRZ                      dummy      )
  ( HVD                       drawing    )
  ( HVD                       n_a        )
  ( HVD                       p_a        )
  ( HVD                       n_b        )
  ( HVD                       drawing1   )
  ( HVD                       drawing2   )
  ( HVD                       drawing3   )
  ( HVD                       drawing4   )
  ( HV                        DMYLD45    )
  ( HV                        DMYCAS45   )
  ( CL                        dummy1     )
  ( CL                        dummy2     )
  ( PV_P                      drawing    )
  ( PV_N                      drawing    )
  ( NW                        drawing1   )
  ( PW                        drawing1   )
  ( SIGE                      dummy      )
  ( LUPWDMY                   drawing    )
  ( VTL_N_18                  drawing    )
  ( RPO45                     drawing    )
  ( NOLDD                     drawing    )
  ( GATED                     drawing    )
  ( VAR45                     drawing    )
  ( FRC                       drawing    )
  ( FFCDMY                    drawing2   )
  ( MRAM                      drawing    )
  ( MRAM                      drawing1   )
  ( MRAM                      drawing2   )
  ( MRAM                      drawing3   )
  ( MRDMY                     dummy1     )
  ( MRDMY                     dummy2     )
  ( MRDMY                     dummy3     )
  ( MRDMY                     dummy4     )
  ( MRDMY                     dummy5     )
  ( MRDMY                     dummy6     )
  ( OD                        boundary   )
  ( OD                        net        )
  ( OD                        pin        )
  ( OD                        blockage   )
  ( EDRAM                     drawing    )
  ( TSV                       drawing    )
  ( TSV                       pin        )
  ( TSV                       dummy      )
  ( TSV_CB                    drawing    )
  ( TSV_PPI                   drawing    )
  ( TSV_PPI                   pin        )
  ( PCRAM                     drawing1   )
  ( PCRAM                     drawing2   )
  ( PCRAM                     drawing3   )
  ( PCRAM                     drawing4   )
  ( HIA_DUMMY                 drawing    )
  ( SNA                       NW         )
  ( SNA                       NWDNW      )
  ( SNA                       PWDNW      )
  ( SNA                       NTN        )
  ( SNA                       NWSTI      )
  ( VDDDMY                    drawing    )
  ( VSSDMY                    drawing    )
  ( SENDMY                    drawing    )
  ( SENDMY                    dummy      )
  ( RES200                    drawing    )
  ( LOWMEDN                   drawing    )
  ( M1                        vssdmy     )
  ( M2                        vssdmy     )
  ( M3                        vssdmy     )
  ( M4                        vssdmy     )
  ( M5                        vssdmy     )
  ( M6                        vssdmy     )
  ( M7                        vssdmy     )
  ( M8                        vssdmy     )
  ( M9                        vssdmy     )
  ( M10                       vssdmy     )
  ( M11                       vssdmy     )
  ( M12                       vssdmy     )
) ;techLayerPurposePriorities

techDisplays(
 ;( techLayer       techPurpose     packet             visible select  change  drag    valid    )
 ;( ---------       -----------     ------             ------- ------  ------  ----    -----    )
  ( ref          drawing      ref_drawing      t t t t t )
  ( OD           drawing      OD_drawing       t t t t t )
  ( PDIFF        drawing      PDIFF_drawing    t t t t t )
  ( NDIFF        drawing      NDIFF_drawing    t t t t t )
  ( OD_12        drawing      OD_12_drawing    t t t t t )
  ( OD_18        drawing      OD_18_drawing    t t t t t )
  ( OD_25        drawing      OD_25_drawing    t t t t t )
  ( OD_33        drawing      OD_33_drawing    t t t t t )
  ( OD_DECAP     drawing      OD_DECAP_drawing t t t t t )
  ( DNW          drawing      DNW_drawing      t t t t t )
  ( PW           drawing      PW_drawing       t t t t t )
  ( NW           drawing      NW_drawing       t t t t t )
  ( PO           drawing      PO_drawing       t t t t t )
  ( PO           track        PO_drawing       nil nil t t nil )
  ( VTH_N        drawing      VTH_N_drawing    t t t t t )
  ( VTH_P        drawing      VTH_P_drawing    t t t t t )
  ( VTL_N        drawing      VTL_N_drawing    t t t t t )
  ( VTL_P        drawing      VTL_P_drawing    t t t t t )
  ( NT_N         drawing      NT_N_drawing     t t t t t )
  ( NT_N         dummy        NT_N_dummy       t t t t t )
  ( NT_N         dummy1       NT_N_dummy1      t t t t t )
  ( NT_N         dummy2       NT_N_dummy2      t t t t t )
  ( NT_N         dummy3       NT_N_dummy3      t t t t t )
  ( NT_N         Ncap_NTN     NT_N_Ncap_NTN    t t t t t )
  ( NT_N         dummya       NT_N_dummya      t t t t t )
  ( PP           drawing      PP_drawing       t t t t t )
  ( PP           pin	      PP_drawing       t t t t nil )
  ( PP           net	      PP_drawing       t t t t nil )
  ( PP           boundary     PP_drawing       t t t t nil )
  ( NP           drawing      NP_drawing       t t t t t )
  ( NP           pin	      NP_drawing       t t t t nil )
  ( NP           net	      NP_drawing       t t t t nil )
  ( NP           boundary     NP_drawing       t t t t nil )
  ( ESDHV        drawing      ESDHV_drawing    t t t t t )
  ( ESDHV        drawing1     ESDHV_drawing1   t t t t t )
  ( RPO          drawing      RPO_drawing      t t t t t )
  ( OD_25        LOWLK        OD_25_LOWLK      t t t t t )
  ( CO           drawing      CO_drawing       t t t t t )
  ( CO           grid         CO_drawing       t nil nil nil nil )
  ( CO           blockage     CO_drawing       t nil t t nil )
  ( M1           drawing      M1_drawing       t t t t t )
  ( M1           track        M1_drawing       nil nil t t nil )
  ( M1           grid         M1_drawing       t nil nil nil nil )
  ( M1           blockage     M1_drawing       t nil t t nil )
  ( M1           dummy        M1_dummy         t t t t t )
  ( M1           odummy       M1_odummy        t t t t t )
  ( M1           dummy1       M1_dummy1        t t t t t )
  ( M1           dummy2       M1_dummy2        t t t t t )
  ( M1           dummy3       M1_dummy3        t t t t t )
  ( M1           dummy4       M1_dummy4        t t t t t )
  ( M1           dummy5       M1_dummy5        t t t t t )
  ( M1           dummy6       M1_dummy6        t t t t t )
  ( M1           dummy7       M1_dummy7        t t t t t )
  ( M1           dummy8       M1_dummy8        t t t t t )
  ( M1           dummy9       M1_dummy9        t t t t t )
  ( M1           dummya       M1_dummya        t t t t t )
  ( M1           dummyb       M1_dummyb        t t t t t )
  ( M1           dummyc       M1_dummyc        t t t t t )
  ( M1           dummyd       M1_dummyd        t t t t t )
  ( M1           dummye       M1_dummye        t t t t t )
  ( M1           dummyf       M1_dummyf        t t t t t )
  ( M1           dummyg       M1_dummyg        t t t t t )
  ( M1           dummyh       M1_dummyh        t t t t t )
  ( M1           dummyi       M1_dummyi        t t t t t )
  ( M1           dummyj       M1_dummyj        t t t t t )
  ( M1           dummyk       M1_dummyk        t t t t t )
  ( M1           dummyl       M1_dummyl        t t t t t )
  ( M1           dummym       M1_dummym        t t t t t )
  ( M1           test0        M1_test0         t t t t t )
  ( M1           test1        M1_test1         t t t t t )
  ( M1           BSL          M1_BSL           t t t t t )
  ( M1           BSD          M1_BSD           t t t t t )
  ( M1           BSP          M1_BSP           t t t t t )
  ( VIA1         drawing      VIA1_drawing     t t t t t )
  ( VIA1         grid         VIA1_drawing     t nil nil nil nil )
  ( VIA1         blockage     VIA1_drawing     t nil t t nil )
  ( VIA1         dummy        VIA1_dummy       t t t t t )
  ( M2           drawing      M2_drawing       t t t t t )
  ( M2           track        M2_drawing       nil nil t t nil )
  ( M2           grid         M2_drawing       t nil nil nil nil )
  ( M2           blockage     M2_drawing       t nil t t nil )
  ( M2           dummy        M2_dummy         t t t t t )
  ( M2           odummy       M2_odummy        t t t t t )
  ( M2           dummy1       M2_dummy1        t t t t t )
  ( M2           dummy2       M2_dummy2        t t t t t )
  ( M2           dummy3       M2_dummy3        t t t t t )
  ( M2           dummy4       M2_dummy4        t t t t t )
  ( M2           dummy5       M2_dummy5        t t t t t )
  ( M2           dummy6       M2_dummy6        t t t t t )
  ( M2           dummy7       M2_dummy7        t t t t t )
  ( M2           dummy8       M2_dummy8        t t t t t )
  ( M2           dummy9       M2_dummy9        t t t t t )
  ( M2           dummya       M2_dummya        t t t t t )
  ( M2           dummyb       M2_dummyb        t t t t t )
  ( M2           dummyc       M2_dummyc        t t t t t )
  ( M2           dummyd       M2_dummyd        t t t t t )
  ( M2           dummye       M2_dummye        t t t t t )
  ( M2           dummyf       M2_dummyf        t t t t t )
  ( M2           dummyg       M2_dummyg        t t t t t )
  ( M2           dummyh       M2_dummyh        t t t t t )
  ( M2           dummyi       M2_dummyi        t t t t t )
  ( M2           dummyj       M2_dummyj        t t t t t )
  ( M2           dummyk       M2_dummyk        t t t t t )
  ( M2           dummyl       M2_dummyl        t t t t t )
  ( M2           dummym       M2_dummym        t t t t t )
  ( M2           test0        M2_test0         t t t t t )
  ( M2           test1        M2_test1         t t t t t )

  ( VIA2         drawing      VIA2_drawing     t t t t t )
  ( VIA2         grid         VIA2_drawing     t nil nil nil nil )
  ( VIA2         blockage     VIA2_drawing     t nil t t nil )
  ( VIA2         dummy        VIA2_dummy       t t t t t )
  ( M3           drawing      M3_drawing       t t t t t )
  ( M3           track        M3_drawing       nil nil t t nil )
  ( M3           grid         M3_drawing       t nil nil nil nil )
  ( M3           blockage     M3_drawing       t nil t t nil )
  ( M3           dummy        M3_dummy         t t t t t )
  ( M3           odummy       M3_odummy        t t t t t )
  ( M3           dummy1       M3_dummy1        t t t t t )
  ( M3           dummy2       M3_dummy2        t t t t t )
  ( M3           dummy3       M3_dummy3        t t t t t )
  ( M3           dummy4       M3_dummy4        t t t t t )
  ( M3           dummy5       M3_dummy5        t t t t t )
  ( M3           dummy6       M3_dummy6        t t t t t )
  ( M3           dummy7       M3_dummy7        t t t t t )
  ( M3           dummy8       M3_dummy8        t t t t t )
  ( M3           dummy9       M3_dummy9        t t t t t )
  ( M3           dummya       M3_dummya        t t t t t )
  ( M3           dummyb       M3_dummyb        t t t t t )
  ( M3           dummyc       M3_dummyc        t t t t t )
  ( M3           dummyd       M3_dummyd        t t t t t )
  ( M3           dummye       M3_dummye        t t t t t )
  ( M3           dummyf       M3_dummyf        t t t t t )
  ( M3           dummyg       M3_dummyg        t t t t t )
  ( M3           dummyh       M3_dummyh        t t t t t )
  ( M3           dummyi       M3_dummyi        t t t t t )
  ( M3           dummyj       M3_dummyj        t t t t t )
  ( M3           dummyk       M3_dummyk        t t t t t )
  ( M3           dummyl       M3_dummyl        t t t t t )
  ( M3           dummym       M3_dummym        t t t t t )
  ( M3           test0        M3_test0         t t t t t )
  ( M3           test1        M3_test1         t t t t t )

  ( VIA3         drawing      VIA3_drawing     t t t t t )
  ( VIA3         grid         VIA3_drawing     t nil nil nil nil )
  ( VIA3         blockage     VIA3_drawing     t nil t t nil )
  ( VIA3         dummy        VIA3_dummy       t t t t t )
  ( M4           drawing      M4_drawing       t t t t t )
  ( M4           track        M4_drawing       nil nil t t nil )
  ( M4           grid         M4_drawing       t nil nil nil nil )
  ( M4           blockage     M4_drawing       t nil t t nil )
  ( M4           dummy        M4_dummy         t t t t t )
  ( M4           odummy       M4_odummy        t t t t t )
  ( M4           dummy1       M4_dummy1        t t t t t )
  ( M4           dummy2       M4_dummy2        t t t t t )
  ( M4           dummy3       M4_dummy3        t t t t t )
  ( M4           dummy4       M4_dummy4        t t t t t )
  ( M4           dummy5       M4_dummy5        t t t t t )
  ( M4           dummy6       M4_dummy6        t t t t t )
  ( M4           dummy7       M4_dummy7        t t t t t )
  ( M4           dummy8       M4_dummy8        t t t t t )
  ( M4           dummy9       M4_dummy9        t t t t t )
  ( M4           dummya       M4_dummya        t t t t t )
  ( M4           dummyb       M4_dummyb        t t t t t )
  ( M4           dummyc       M4_dummyc        t t t t t )
  ( M4           dummyd       M4_dummyd        t t t t t )
  ( M4           dummye       M4_dummye        t t t t t )
  ( M4           dummyf       M4_dummyf        t t t t t )
  ( M4           dummyg       M4_dummyg        t t t t t )
  ( M4           dummyh       M4_dummyh        t t t t t )
  ( M4           dummyi       M4_dummyi        t t t t t )
  ( M4           dummyj       M4_dummyj        t t t t t )
  ( M4           dummyk       M4_dummyk        t t t t t )
  ( M4           dummyl       M4_dummyl        t t t t t )
  ( M4           dummym       M4_dummym        t t t t t )
  ( M4           test0        M4_test0         t t t t t )
  ( M4           test1        M4_test1         t t t t t )

  ( VIA4         drawing      VIA4_drawing     t t t t t )
  ( VIA4         grid         VIA4_drawing     t nil nil nil nil )
  ( VIA4         blockage     VIA4_drawing     t nil t t nil )
  ( M5           drawing      M5_drawing       t t t t t )
  ( M5           track        M5_drawing       nil nil t t nil )
  ( M5           grid         M5_drawing       t nil nil nil nil )
  ( M5           blockage     M5_drawing       t nil t t nil )
  ( M5           dummy        M5_dummy         t t t t t )

  ( VIA5         drawing      VIA5_drawing     t t t t t )
  ( VIA5         grid         VIA5_drawing     t nil nil nil nil )
  ( VIA5         blockage     VIA5_drawing     t nil t t nil )
  ( M6           drawing      M6_drawing       t t t t t )
  ( M6           track        M6_drawing       nil nil t t nil )
  ( M6           grid         M6_drawing       t nil nil nil nil )
  ( M6           blockage     M6_drawing       t nil t t nil )
  ( M6           dummy        M6_dummy         t t t t t )

  ( CB           drawing      CB_drawing       t t t t t )
  ( CB2          drawing      CB2_drawing      t t t t t )
  ( CB2          BSL          CB2_BSL          t t t t t )
  ( CB2          drawing1     CB2_drawing1     t t t t t )
  ( CB2_FC       drawing      CB2_FC_drawing   t t t t t )
  ( CB2_WB       drawing1     CB2_WB_drawing1  t t t t t )
  ( AP           drawing      AP_drawing       t t t t t )
  ( AP           track        AP_drawing       nil nil t t nil )
  ( AP           grid         AP_drawing       t nil nil nil nil )
  ( AP           blockage     AP_drawing       t nil t t nil )
  ( AP           drawing1     AP_drawing1      t t t t t )
  ( AP           dummy        AP_dummy         t t t t t )
  ( AP           pin          AP_pin           t t t t t )
  ( AP           net          AP_net           t t t t t )
  ( AP           boundary     AP_boundary      t t t t t )
  ( AP           BSL          AP_BSL           t t t t t )
  ( AP           BSP          AP_BSP           t t t t t )
  ( PM           drawing      PM_drawing       t t t t t )
  ( PM           drawing1     PM_drawing1      t t t t t )
  ( PM           drawing2     PM_drawing2      t t t t t )
  ( FW           drawing      FW_drawing       t t t t t )
  ( FW           al           FW_al            t t t t t )
  ( POFUSE       drawing      POFUSE_drawing   t t t t t )
  ( POFUSE       drawing1     POFUSE_drawing1  t t t t t )
  ( PMDMY        drawing      PMDMY_drawing    t t t t t )
  ( LMARK        drawing      LMARK_drawing    t t t t t )
  ( LMARK        BSL          LMARK_BSL        t t t t t )
  ( SEALRING     drawing      SEALRING_drawing t t t t t )
  ( SEALRING     drawing1     SEALRING_drawing1 t t t t t )
  ( SEALRING     drawing2     SEALRING_drawing2 t t t t t )
  ( CSRDMY       drawing      CSRDMY_drawing   t t t t t )
  ( CSRDMY       drawing1     CSRDMY_drawing1  t t t t t )
  ( CSRDMY       drawing2     CSRDMY_drawing2  t t t t t )
  ( RV           drawing      RV_drawing       t t t t t )
  ( RV           grid         RV_drawing       t nil nil nil nil )
  ( RV           blockage     RV_drawing       t nil t t nil )
  ( RV           pin          RV_pin           t t t t t )
  ( RV           net          RV_net           t t t t t )
  ( RV           boundary     RV_boundary      t t t t t )
  ( RV           BSL          RV_BSL           t t t t t )
  ( CBD          drawing      CBD_drawing      t t t t t )
  ( CBD          BSL          CBD_BSL          t t t t t )
  ( UBM          drawing      UBM_drawing      t t t t t )
  ( UBM          pin          UBM_pin          t t t t t )
  ( UBM          BSL          UBM_BSL          t t t t t )
  ( PO           rule1        PO_rule1         t t t t t )
  ( LOGO         drawing      LOGO_drawing     t t t t t )
  ( WBDMY        drawing      WBDMY_drawing    t t t t t )
  ( N10V         drawing      N10V_drawing     t t t t t )
  ( P10V         drawing      P10V_drawing     t t t t t )
  ( IP           drawing      IP_drawing       t t t t t )
  ( IP           LP45         IP_LP45          t t t t t )
  ( CAP1TDMY     drawing      CAP1TDMY_drawing t t t t t )
  ( VTD_N        drawing      VTD_N_drawing    t t t t t )
  ( CTM          drawing      CTM_drawing      t t t t t )
  ( CBM          drawing      CBM_drawing      t t t t t )
  ( OD           drain        OD_drain         t t t t t )
  ( OD_25        ovrdrv       OD_25_ovrdrv     t t t t t )
  ( OD_25        udrdrv       OD_25_udrdrv     t t t t t )
  ( OD_18        udrdrv       OD_18_udrdrv     t t t t t )
  ( SOI_MKR      gated        SOI_MKR_gated    t t t t t )
  ( SOI_MKR      soibt        SOI_MKR_soibt    t t t t t )
  ( SOI_MKR      decap        SOI_MKR_decap    t t t t t )
  ( SOI_MKR      vpfc         SOI_MKR_vpfc     t t t t t )
  ( OD           drawing2     OD_drawing2      t t t t t )
  ( PO           drawing2     PO_drawing2      t t t t t )
  ( SOISUB       drawing      SOISUB_drawing   t t t t t )
  ( SOI          ndop         SOI_ndop         t t t t t )
  ( SOI          pdop         SOI_pdop         t t t t t )
  ( SOI          NLDDV        SOI_NLDDV        t t t t t )
  ( SOI          PLDDV        SOI_PLDDV        t t t t t )
  ( SOI          NLDDH        SOI_NLDDH        t t t t t )
  ( SOI          PLDDH        SOI_PLDDH        t t t t t )
  ( SOI          NLD          SOI_NLD          t t t t t )
  ( SOI          drawing      SOI_drawing      t t t t t )
  ( FET          src          FET_src          t t t t t )
  ( FET          n_a          FET_n_a          t t t t t )
  ( FET          n_b          FET_n_b          t t t t t )
  ( FET          p_a          FET_p_a          t t t t t )
  ( FET          p_b          FET_p_b          t t t t t )
  ( FET          L01S         FET_L01S         t t t t t )
  ( FET          NILD         FET_NILD         t t t t t )
  ( FET          PILD         FET_PILD         t t t t t )
  ( VTNCEL       drawing      VTNCEL_drawing   t t t t t )
  ( VTPCEL       drawing      VTPCEL_drawing   t t t t t )
  ( DCO          drawing      DCO_drawing      t t t t t )
  ( SRM_LOP      dpsrm        SRM_LOP_dpsrm    t t t t t )
  ( SRM_LOP      dummy1       SRM_LOP_dummy1   t t t t t )
  ( SRM_LOP      dummy2       SRM_LOP_dummy2   t t t t t )
  ( SRM_LOP      dummy3       SRM_LOP_dummy3   t t t t t )
  ( SRM_LOP      dummy4       SRM_LOP_dummy4   t t t t t )
  ( SRM_LOP      dummy5       SRM_LOP_dummy5   t t t t t )
  ( SRM_LOP      dummy6       SRM_LOP_dummy6   t t t t t )
  ( SRM_LOP      dummy7       SRM_LOP_dummy7   t t t t t )
  ( SRM_LOP      dummy8       SRM_LOP_dummy8   t t t t t )
  ( SRM_LOP      dummy9       SRM_LOP_dummy9   t t t t t )
  ( SRM_LOP      dummya       SRM_LOP_dummya   t t t t t )
  ( SRM_LOP      dummyb       SRM_LOP_dummyb   t t t t t )
  ( SRM_DOD      dummy1       SRM_DOD_dummy1   t t t t t )
  ( SRM_DOD      dummy2       SRM_DOD_dummy2   t t t t t )
  ( SRM_DOD      dummy3       SRM_DOD_dummy3   t t t t t )
  ( SRM_DOD      dummy4       SRM_DOD_dummy4   t t t t t )
  ( SRM_DOD      dummy5       SRM_DOD_dummy5   t t t t t )
  ( SRM_DOD      dummy6       SRM_DOD_dummy6   t t t t t )
  ( SRM_DOD      dummy7       SRM_DOD_dummy7   t t t t t )
  ( SRM_DOD      dummy8       SRM_DOD_dummy8   t t t t t )
  ( SRM_DOD      dummy9       SRM_DOD_dummy9   t t t t t )
  ( SRM_DOD      dummya       SRM_DOD_dummya   t t t t t )
  ( SRM_DOD      dummyb       SRM_DOD_dummyb   t t t t t )
  ( SRM_DOD      dummyc       SRM_DOD_dummyc   t t t t t )
  ( SRM_DOD      dummyd       SRM_DOD_dummyd   t t t t t )
  ( SRM_DOD      dummye       SRM_DOD_dummye   t t t t t )
  ( SRM_DOD      dummyf       SRM_DOD_dummyf   t t t t t )
  ( SRM_DOD      dummyg       SRM_DOD_dummyg   t t t t t )
  ( SRM_DPO      dummy1       SRM_DPO_dummy1   t t t t t )
  ( SRM_DPO      dummy2       SRM_DPO_dummy2   t t t t t )
  ( SRM_DPO      dummy3       SRM_DPO_dummy3   t t t t t )
  ( SRM_DPO      dummy4       SRM_DPO_dummy4   t t t t t )
  ( SRM_DPO      dummy5       SRM_DPO_dummy5   t t t t t )
  ( SRM_DPO      dummy6       SRM_DPO_dummy6   t t t t t )
  ( SRM_DPO      dummy7       SRM_DPO_dummy7   t t t t t )
  ( SRAMDMY      waive        SRAMDMY_waive    t t t t t )
  ( SRAMDMY      passgate     SRAMDMY_passgate t t t t t )
  ( SRAMDMY      allsram      SRAMDMY_allsram  t t t t t )
  ( SRAMDMY      cvss_sram    SRAMDMY_cvss_sram t t t t t )
  ( SRAMDMY      periphery    SRAMDMY_periphery t t t t t )
  ( SRAMDMY      periphery_g  SRAMDMY_periphery_g t t t t t )
  ( FLASH        drawing      FLASH_drawing    t t t t t )
  ( MW           drawing      MW_drawing       t t t t t )
  ( FLGT         drawing      FLGT_drawing     t t t t t )
  ( MPOL         drawing      MPOL_drawing     t t t t t )
  ( HVII         drawing      HVII_drawing     t t t t t )
  ( HVNW         drawing      HVNW_drawing     t t t t t )
  ( HVPW         drawing      HVPW_drawing     t t t t t )
  ( TOPMCON      drawing      TOPMCON_drawing  t t t t t )
  ( OD1T         drawing      OD1T_drawing     t t t t t )
  ( OD1T         dummy1       OD1T_dummy1      t t t t t )
  ( OD1T         dummy2       OD1T_dummy2      t t t t t )
  ( OD1T         dummy3       OD1T_dummy3      t t t t t )
  ( OD1T         dummy4       OD1T_dummy4      t t t t t )
  ( OD1T         dummy5       OD1T_dummy5      t t t t t )
  ( OD1T         dummy6       OD1T_dummy6      t t t t t )
  ( OD1T         dummy7       OD1T_dummy7      t t t t t )
  ( OD1T         dummy8       OD1T_dummy8      t t t t t )
  ( CLDD         drawing      CLDD_drawing     t t t t t )
  ( EDRAM_DECAP  drawing      EDRAM_DECAP_drawing t t t t t )
  ( SNCT         drawing      SNCT_drawing     t t t t t )
  ( CROWN        drawing      CROWN_drawing    t t t t t )
  ( P3           drawing      P3_drawing       t t t t t )
  ( RAM1TDMY     drawing      RAM1TDMY_drawing t t t t t )
  ( RODMY        drawing      RODMY_drawing    t t t t t )
  ( CO2          drawing      CO2_drawing      t t t t t )
  ( SRM          drawing      SRM_drawing      t t t t t )
  ( SRM          drawing1     SRM_drawing1     t t t t t )
  ( SRM          drawing2     SRM_drawing2     t t t t t )
  ( SRM          drawing3     SRM_drawing3     t t t t t )
  ( SRM          drawing4     SRM_drawing4     t t t t t )
  ( SRM          drawing5     SRM_drawing5     t t t t t )
  ( SRM          drawing6     SRM_drawing6     t t t t t )
  ( SRM          drawing7     SRM_drawing7     t t t t t )
  ( SRM          test1        SRM_test1        t t t t t )
  ( SRM          test2        SRM_test2        t t t t t )
  ( SRM          test3        SRM_test3        t t t t t )
  ( SRM          test4        SRM_test4        t t t t t )
  ( SRM          test5        SRM_test5        t t t t t )
  ( SRM          dummy1       SRM_dummy1       t t t t t )
  ( SRM          dummy2       SRM_dummy2       t t t t t )
  ( SRM          dummy3       SRM_dummy3       t t t t t )
  ( HVTSRM       drawing      HVTSRM_drawing   t t t t t )
  ( OVERLAP      drawing      OVERLAP_drawing  t t t t t )
  ( OVERLAP      boundary     OVERLAP_boundary t t t t t )
  ( prBoundary   drawing      prBoundary_drawing t t t t t )
  ( BJTDMY       drawing      BJTDMY_drawing   t t t t t )
  ( PSUB2        drawing      PSUB2_drawing    t t t t t )
  ( HOTWL        drawing      HOTWL_drawing    t t t t t )
  ( NWDMY        drawing      NWDMY_drawing    t t t t t )
  ( NWDMY        lvs          NWDMY_lvs        t t t t t )
  ( RPDMY        drawing      RPDMY_drawing    t t t t t )
  ( RPDMY        lvs          RPDMY_lvs        t t t t t )
  ( RMDMY        drawing1     RMDMY_drawing1   t t t t t )
  ( RMDMY        drawing2     RMDMY_drawing2   t t t t t )
  ( RMDMY        drawing3     RMDMY_drawing3   t t t t t )
  ( RMDMY        drawing4     RMDMY_drawing4   t t t t t )
  ( RMDMY        drawing5     RMDMY_drawing5   t t t t t )
  ( RMDMY        drawing6     RMDMY_drawing6   t t t t t )
  ( RMDMY        drawing7     RMDMY_drawing7   t t t t t )
  ( RMDMY        drawing8     RMDMY_drawing8   t t t t t )
  ( RMDMY        drawing9     RMDMY_drawing9   t t t t t )
  ( RMDMY        drawinga     RMDMY_drawinga   t t t t t )
  ( RMDMY        drawingb     RMDMY_drawingb   t t t t t )
  ( RMDMY        drawingc     RMDMY_drawingc   t t t t t )
  ( RMDMY        drawingh     RMDMY_drawingh   t t t t t )
  ( TLDMY        drawing      TLDMY_drawing    t t t t t )
  ( RH           drawing      RH_drawing       t t t t t )
  ( DIODMY       drawing      DIODMY_drawing   t t t t t )
  ( DIODMY       dummya       DIODMY_dummya    t t t t t )
  ( DIODMY       dummyb       DIODMY_dummyb    t t t t t )
  ( SDI          drawing      SDI_drawing      t t t t t )
  ( DPDMY        drawing      DPDMY_drawing    t t t t t )
  ( text         drawing      text_drawing     t t t t t )
  ( M1           pin          M1_pin           t t t t t )
  ( M2           pin          M2_pin           t t t t t )
  ( M3           pin          M3_pin           t t t t t )
  ( M4           pin          M4_pin           t t t t t )
  ( M5           pin          M5_pin           t t t t t )
  ( M6           pin          M6_pin           t t t t t )
  ( M7           pin          M7_pin           t t t t t )
  ( M8           pin          M8_pin           t t t t t )
  ( M9           pin          M9_pin           t t t t t )
  ( M10          pin          M10_pin          t t t t t )
  ( M11          pin          M11_pin          t t t t t )
  ( M12          pin          M12_pin          t t t t t )
  ( NW           pin          defaultPacket    t t t t nil )
  ( NW           net          defaultPacket    t t t t nil )
  ( NW           boundary     defaultPacket    t t t t nil )
  ( PO           pin          PO_pin           t t t t t )
  ( PO           boundary     PO_boundary      t t t nil nil )
  ( PO           net          PO_net           t t t nil nil )
  ( PO           blockage     PO_drawing       t t t t nil )
  ( PO           lvs          PO_lvs           t t t t t )
  ( OD           dummy        OD_dummy         t t t t t )
  ( OD           dummy1       OD_dummy1        t t t t t )
  ( PO           dummy        PO_dummy         t t t t t )
  ( PO           dummy1       PO_dummy1        t t t t t )
  ( CO           pin          CO_pin           t t t t t )
  ( SR_ESD       drawing      SR_ESD_drawing   t t t t t )
  ( prBoundary   label        prBoundary_label t t t t nil )
  ( prBoundary   boundary     prBoundary_boundary t t t t nil )
  ( M1           net          M1_net           t t t nil nil )
  ( M2           net          M2_net           t t t nil nil )
  ( M3           net          M3_net           t t t nil nil )
  ( M4           net          M4_net           t t t nil nil )
  ( M5           net          M5_net           t t t nil nil )
  ( M6           net          M6_net           t t t nil nil )
  ( M7           net          M7_net           t t t nil nil )
  ( M8           net          M8_net           t t t nil nil )
  ( M9           net          M9_net           t t t nil nil )
  ( M10          net          M10_net          t t t nil nil )
  ( M11          net          M11_net          t t t nil nil )
  ( M12          net          M12_net          t t t nil nil )
  ( M1           boundary     M1_boundary      t t t t t )
  ( M2           boundary     M2_boundary      t t t t t )
  ( M3           boundary     M3_boundary      t t t t t )
  ( M4           boundary     M4_boundary      t t t t t )
  ( M5           boundary     M5_boundary      t t t t t )
  ( M6           boundary     M6_boundary      t t t t t )
  ( M7           boundary     M7_boundary      t t t t t )
  ( M8           boundary     M8_boundary      t t t t t )
  ( M9           boundary     M9_boundary      t t t t t )
  ( M10          boundary     M10_boundary     t t t t t )
  ( M11          boundary     M11_boundary     t t t t t )
  ( M12          boundary     M12_boundary     t t t t t )
  ( CO           net          CO_net           t t t nil nil )
  ( CO           boundary     CO_boundary      t t t t t )
  ( VIA1         net          VIA1_net         t t t nil nil )
  ( VIA2         net          VIA2_net         t t t nil nil )
  ( VIA3         net          VIA3_net         t t t nil nil )
  ( VIA4         net          VIA4_net         t t t nil nil )
  ( VIA5         net          VIA5_net         t t t nil nil )
  ( VIA6         net          VIA6_net         t t t nil nil )
  ( VIA7         net          VIA7_net         t t t nil nil )
  ( VIA8         net          VIA8_net         t t t nil nil )
  ( VIA9         net          VIA9_net         t t t nil nil )
  ( VIA10        net          VIA10_net        t t t nil nil )
  ( VIA11        net          VIA11_net        t t t nil nil )
  ( VIA1         pin          VIA1_pin         t t t nil nil )
  ( VIA2         pin          VIA2_pin         t t t nil nil )
  ( VIA3         pin          VIA3_pin         t t t nil nil )
  ( VIA4         pin          VIA4_pin         t t t nil nil )
  ( VIA5         pin          VIA5_pin         t t t nil nil )
  ( VIA6         pin          VIA6_pin         t t t nil nil )
  ( VIA7         pin          VIA7_pin         t t t nil nil )
  ( VIA8         pin          VIA8_pin         t t t nil nil )
  ( VIA9         pin          VIA9_pin         t t t nil nil )
  ( VIA10        pin          VIA10_pin        t t t nil nil )
  ( VIA11        pin          VIA11_pin        t t t nil nil )
  ( VIA1         boundary     VIA1_boundary    t t t t t )
  ( VIA2         boundary     VIA2_boundary    t t t t t )
  ( VIA3         boundary     VIA3_boundary    t t t t t )
  ( VIA4         boundary     VIA4_boundary    t t t t t )
  ( VIA5         boundary     VIA5_boundary    t t t t t )
  ( VIA6         boundary     VIA6_boundary    t t t t t )
  ( VIA7         boundary     VIA7_boundary    t t t t t )
  ( VIA8         boundary     VIA8_boundary    t t t t t )
  ( VIA9         boundary     VIA9_boundary    t t t t t )
  ( VIA10        boundary     VIA10_boundary   t t t t t )
  ( VIA11        boundary     VIA11_boundary   t t t t t )
  ( VTUL_N       drawing      VTUL_N_drawing   t t t t t )
  ( VTUL_N       drawing1     VTUL_N_drawing1  t t t t t )
  ( VTUL_P       drawing      VTUL_P_drawing   t t t t t )
  ( VTUL_P       drawing1     VTUL_P_drawing1  t t t t t )
  ( instance     drawing      instance_drawing t t t t nil )
  ( instance     label        instance_label   t t t t nil )
  ( hilite       drawing      hilite_drawing   t t t t nil )
  ( hilite       drawing1     hilite_drawing1  t t t t nil )
  ( hilite       drawing2     hilite_drawing2  t t t t nil )
  ( hilite       drawing3     hilite_drawing3  t t t t nil )
  ( hilite       drawing4     hilite_drawing4  t t t t nil )
  ( hilite       drawing5     hilite_drawing5  t t t t nil )
  ( hilite       drawing6     hilite_drawing6  t t t t nil )
  ( hilite       drawing7     hilite_drawing7  t t t t nil )
  ( hilite       drawing8     hilite_drawing8  t t t t nil )
  ( hilite       drawing9     hilite_drawing9  t t t t nil )
  ( y0           drawing      y0_drawing       t t t t nil )
  ( y1           drawing      y1_drawing       t t t t nil )
  ( y2           drawing      y2_drawing       t t t t nil )
  ( y3           drawing      y3_drawing       t t t t nil )
  ( y4           drawing      y4_drawing       t t t t nil )
  ( y5           drawing      y5_drawing       t t t t nil )
  ( y6           drawing      y6_drawing       t t t t nil )
  ( y7           drawing      y7_drawing       t t t t nil )
  ( y8           drawing      y8_drawing       t t t t nil )
  ( y9           drawing      y9_drawing       t t t t nil )
  ( grid         drawing      grid_drawing     t nil t nil nil )
  ( grid         drawing1     grid_drawing1    t nil t nil nil )
  ( axis         drawing      axis_drawing     t nil t t nil )
  ( border       drawing      border_drawing   t t t t nil )
  ( align        drawing      align_drawing    t t t t nil )
  ( device       drawing      device_drawing   t t t t nil )
  ( device       drawing1     device_drawing1  t t t t nil )
  ( device       drawing2     device_drawing2  t t t t nil )
  ( device       annotate     device_annotate  t t t t nil )
  ( device       label        device_label     t t t t nil )
  ( wire         drawing      wire_drawing     t t t t nil )
  ( wire         label        wire_label       t t t t nil )
  ( wire         flight       wire_flight      t t t t nil )
  ( select       drawing      select_drawing   t t t t nil )
  ( drive        drawing      drive_drawing    t t t t nil )
  ( hiz          drawing      hiz_drawing      t t t t nil )
  ( pin          drawing      pin_drawing      t t t t nil )
  ( pin          annotate     pin_annotate     t t t t nil )
  ( pin          label        pin_label        t t t t nil )
  ( marker       error        marker_error     t t t t t )
  ( marker       warning      marker_warning   t t t t t )
  ( resist       drawing      resist_drawing   t t t t nil )
  ( spike        drawing      spike_drawing    t t t t nil )
  ( supply       drawing      supply_drawing   t t t t nil )
  ( unknown      drawing      unknown_drawing  t t t t nil )
  ( unset        drawing      unset_drawing    t t t t nil )
  ( annotate     drawing      annotate_drawing t t t t nil )
  ( designFlow   drawing      designFlow_drawing t t t nil nil )
  ( annotate     drawing1     annotate_drawing1 t t t t nil )
  ( designFlow   drawing1     designFlow_drawing1 t t t nil nil )
  ( annotate     drawing2     annotate_drawing2 t t t t nil )
  ( designFlow   drawing2     designFlow_drawing2 t t t nil nil )
  ( annotate     drawing3     annotate_drawing3 t t t t nil )
  ( designFlow   drawing3     designFlow_drawing3 t t t nil nil )
  ( annotate     drawing4     annotate_drawing4 t t t t nil )
  ( designFlow   drawing4     designFlow_drawing4 t t t nil nil )
  ( annotate     drawing5     annotate_drawing5 t t t t nil )
  ( designFlow   drawing5     designFlow_drawing5 t t t nil nil )
  ( annotate     drawing6     annotate_drawing6 t t t t nil )
  ( designFlow   drawing6     designFlow_drawing6 t t t nil nil )
  ( annotate     drawing7     annotate_drawing7 t t t t nil )
  ( designFlow   drawing7     designFlow_drawing7 t t t nil nil )
  ( annotate     drawing8     annotate_drawing8 t t t t nil )
  ( designFlow   drawing8     designFlow_drawing8 t t t nil nil )
  ( annotate     drawing9     annotate_drawing9 t t t t nil )
  ( designFlow   drawing9     designFlow_drawing9 t t t nil nil )
  ( edgeLayer    drawing      edgeLayer_drawing t t t t nil )
  ( edgeLayer    pin          edgeLayer_pin    t t t t nil )
  ( changedLayer tool0        changedLayer_tool0 nil nil t nil nil )
  ( changedLayer tool1        changedLayer_tool1 nil nil t nil nil )
  ( snap         drawing      snap_drawing     t t t t nil )
  ( stretch      drawing      stretch_drawing  t t t t nil )
  ( Row          drawing      Row_drawing      t t t t nil )
  ( Row          label        Row_label        t nil t t nil )
  ( Group        drawing      Group_drawing    t t t t nil )
  ( Group        label        Group_label      t nil t t nil )
  ( Cannotoccupy drawing      Cannotoccupy_drawing t t t t nil )
  ( Cannotoccupy boundary     Cannotoccupy_boundary t t t t nil )
  ( boundary     drawing      boundary_drawing t t t t nil )
  ( Canplace     drawing      Canplace_drawing t t t t nil )
  ( background   drawing      background_drawing t nil t nil nil )
  ( text         drawing1     text_drawing1    t t t t nil )
  ( text         drawing2     text_drawing2    t t t t nil )
  ( Unrouted     drawing      Unrouted_drawing t t t t nil )
  ( Unrouted     drawing1     Unrouted_drawing1 t t t t nil )
  ( Unrouted     drawing2     Unrouted_drawing2 t t t t nil )
  ( Unrouted     drawing3     Unrouted_drawing3 t t t t nil )
  ( Unrouted     drawing4     Unrouted_drawing4 t t t t nil )
  ( Unrouted     drawing5     Unrouted_drawing5 t t t t nil )
  ( Unrouted     drawing6     Unrouted_drawing6 t t t t nil )
  ( Unrouted     drawing7     Unrouted_drawing7 t t t t nil )
  ( Unrouted     drawing8     Unrouted_drawing8 t t t t nil )
  ( Unrouted     drawing9     Unrouted_drawing9 t t t t nil )
  ( hardFence    drawing      hardFence_drawing t t t t nil )
  ( softFence    drawing      softFence_drawing t t t t nil )
  ( INDDMY       drawing      INDDMY_drawing   t t t t t )
  ( INDDMY       drawing1     INDDMY_drawing1  t t t t t )
  ( INDDMY       drawing2     INDDMY_drawing2  t t t t t )
  ( INDDMY       drawing3     INDDMY_drawing3  t t t t t )
  ( INDDMY       drawing4     INDDMY_drawing4  t t t t t )
  ( INDDMY       drawing5     INDDMY_drawing5  t t t t t )
  ( INDDMY       drawing6     INDDMY_drawing6  t t t t t )
  ( INDDMY       drawing7     INDDMY_drawing7  t t t t t )
  ( INDDMY       drawing8     INDDMY_drawing8  t t t t t )
  ( INDDMY       drawing9     INDDMY_drawing9  t t t t t )
  ( INDDMY       drawinga     INDDMY_drawinga  t t t t t )
  ( INDDMY       drawingb     INDDMY_drawingb  t t t t t )
  ( INDDMY       drawingc     INDDMY_drawingc  t t t t t )
  ( INDDMY       drawingd     INDDMY_drawingd  t t t t t )
  ( INDDMY       drawinge     INDDMY_drawinge  t t t t t )
  ( INDDMY       rad          INDDMY_rad       t t t t t )
  ( INDDMY       dummy1       INDDMY_dummy1    t t t t t )
  ( INDDMY       dummy2       INDDMY_dummy2    t t t t t )
  ( INDDMY       dummy3       INDDMY_dummy3    t t t t t )
  ( INDDMY       dummy4       INDDMY_dummy4    t t t t t )
  ( INDDMY       dummy5       INDDMY_dummy5    t t t t t )
  ( INDDMY       dummy6       INDDMY_dummy6    t t t t t )
  ( INDDMY       dummy7       INDDMY_dummy7    t t t t t )
  ( INDDMY       dummy8       INDDMY_dummy8    t t t t t )
  ( INDDMY       dummy9       INDDMY_dummy9    t t t t t )
  ( INDDMY       dummya       INDDMY_dummya    t t t t t )
  ( CDUDMY       drawing      CDUDMY_drawing   t t t t t )
  ( CDUDMY       dummy1       CDUDMY_dummy1    t t t t t )
  ( CDUDMY       dummy2       CDUDMY_dummy2    t t t t t )
  ( CDUDMY       dummy3       CDUDMY_dummy3    t t t t t )
  ( CDUDMY       dummy4       CDUDMY_dummy4    t t t t t )
  ( CDUDMY       dummy5       CDUDMY_dummy5    t t t t t )
  ( ESD1DMY      drawing      ESD1DMY_drawing  t t t t t )
  ( ESDREG       drawing      ESDREG_drawing   t t t t t )
  ( ESDIMP       drawing      ESDIMP_drawing   t t t t t )
  ( ESDDMY       dummy1       ESDDMY_dummy1    t t t t t )
  ( CTMDMY       drawing      CTMDMY_drawing   t t t t t )
  ( CTMDMY       MIM3T        CTMDMY_MIM3T     t t t t t )
  ( CTMDMY       dummy1       CTMDMY_dummy1    t t t t t )
  ( CTMDMY       dummy2       CTMDMY_dummy2    t t t t t )
  ( CTMDMY       dummy3       CTMDMY_dummy3    t t t t t )
  ( CTMDMY       dummy4       CTMDMY_dummy4    t t t t t )
  ( CTMDMY       dummy5       CTMDMY_dummy5    t t t t t )
  ( CTMDMY       dummy6       CTMDMY_dummy6    t t t t t )
  ( CTMDMY       dummy7       CTMDMY_dummy7    t t t t t )
  ( CTMDMY       dummy8       CTMDMY_dummy8    t t t t t )
  ( CTMDMY       dummy9       CTMDMY_dummy9    t t t t t )
  ( CTMDMY       dummya       CTMDMY_dummya    t t t t t )
  ( CTMDMY       dummyb       CTMDMY_dummyb    t t t t t )
  ( LVSDMY       dummy1       LVSDMY_dummy1    t t t t t )
  ( LVBJT        dummy1       LVBJT_dummy1     t t t t t )
  ( LVBJT        dummy2       LVBJT_dummy2     t t t t t )
  ( DMEXCL       dummy1       DMEXCL_dummy1    t t t t t )
  ( DMEXCL       dummy2       DMEXCL_dummy2    t t t t t )
  ( DMEXCL       dummy3       DMEXCL_dummy3    t t t t t )
  ( DMEXCL       dummy4       DMEXCL_dummy4    t t t t t )
  ( DMEXCL       dummy5       DMEXCL_dummy5    t t t t t )
  ( DMEXCL       dummy6       DMEXCL_dummy6    t t t t t )
  ( DMEXCL       dummy7       DMEXCL_dummy7    t t t t t )
  ( DMEXCL       dummy8       DMEXCL_dummy8    t t t t t )
  ( DMEXCL       dummy9       DMEXCL_dummy9    t t t t t )
  ( DMEXCL       dummya       DMEXCL_dummya    t t t t t )
  ( DMEXCL       dummyb       DMEXCL_dummyb    t t t t t )
  ( DMEXCL       dummyc       DMEXCL_dummyc    t t t t t )
  ( DMEXCL       dummym       DMEXCL_dummym    t t t t t )
  ( DVIAEXCL     dummy1       DVIAEXCL_dummy1  t t t t t )
  ( DVIAEXCL     dummy2       DVIAEXCL_dummy2  t t t t t )
  ( DVIAEXCL     dummy3       DVIAEXCL_dummy3  t t t t t )
  ( DVIAEXCL     dummy4       DVIAEXCL_dummy4  t t t t t )
  ( DVIAEXCL     dummy5       DVIAEXCL_dummy5  t t t t t )
  ( DVIAEXCL     dummy6       DVIAEXCL_dummy6  t t t t t )
  ( DVIAEXCL     dummy7       DVIAEXCL_dummy7  t t t t t )
  ( DVIAEXCL     dummy8       DVIAEXCL_dummy8  t t t t t )
  ( DVIAEXCL     dummy9       DVIAEXCL_dummy9  t t t t t )
  ( DVIAEXCL     dummya       DVIAEXCL_dummya  t t t t t )
  ( DVIAEXCL     dummyb       DVIAEXCL_dummyb  t t t t t )
  ( ODBLK        dummy        ODBLK_dummy      t t t t t )
  ( POBLK        dummy        POBLK_dummy      t t t t t )
  ( RFDMY        drawing      RFDMY_drawing    t t t t t )
  ( RFDMY        drawing1     RFDMY_drawing1   t t t t t )
  ( RFDMY        drawing2     RFDMY_drawing2   t t t t t )
  ( RFDMY        drawing3     RFDMY_drawing3   t t t t t )
  ( RFDMY        drawing4     RFDMY_drawing4   t t t t t )
  ( RFDMY        drawing5     RFDMY_drawing5   t t t t t )
  ( RFDMY        drawing6     RFDMY_drawing6   t t t t t )
  ( RFDMY        drawing7     RFDMY_drawing7   t t t t t )
  ( RFDMY        drawing8     RFDMY_drawing8   t t t t t )
  ( RFDMY        drawing9     RFDMY_drawing9   t t t t t )
  ( RFDMY        drawinga     RFDMY_drawinga   t t t t t )
  ( RFDMY        drawingb     RFDMY_drawingb   t t t t t )
  ( RFDMY        drawingc     RFDMY_drawingc   t t t t t )
  ( RFDMY        drawingd     RFDMY_drawingd   t t t t t )
  ( RFDMY        drawinge     RFDMY_drawinge   t t t t t )
  ( RFDMY        plus1        RFDMY_plus1      t t t t t )
  ( COEXCL       dummy        COEXCL_dummy     t t t t t )
  ( VIAEXCL      dummy1       VIAEXCL_dummy1   t t t t t )
  ( VIAEXCL      dummy2       VIAEXCL_dummy2   t t t t t )
  ( VIAEXCL      dummy3       VIAEXCL_dummy3   t t t t t )
  ( VIAEXCL      dummy4       VIAEXCL_dummy4   t t t t t )
  ( VIAEXCL      dummy5       VIAEXCL_dummy5   t t t t t )
  ( VIAEXCL      dummy6       VIAEXCL_dummy6   t t t t t )
  ( VIAEXCL      dummy7       VIAEXCL_dummy7   t t t t t )
  ( VIAEXCL      dummy8       VIAEXCL_dummy8   t t t t t )
  ( VIAEXCL      dummy9       VIAEXCL_dummy9   t t t t t )
  ( DFMEXCL      drawing      DFMEXCL_drawing  t t t t t )
  ( VIAEXCL      dummya       VIAEXCL_dummya   t t t t t )
  ( VAR          drawing      VAR_drawing      t t t t t )
  ( VAR          drawing1     VAR_drawing1     t t t t t )
  ( VAR          drawing2     VAR_drawing2     t t t t t )
  ( VAR          drawing3     VAR_drawing3     t t t t t )
  ( VAR          drawinga     VAR_drawinga     t t t t t )
  ( DSDDMY       drawing1     DSDDMY_drawing1  t t t t t )
  ( DSDDMY       drawing2     DSDDMY_drawing2  t t t t t )
  ( DSDDMY       drawing3     DSDDMY_drawing3  t t t t t )
  ( DSDDMY       drawing4     DSDDMY_drawing4  t t t t t )
  ( DSDDMY       drawing5     DSDDMY_drawing5  t t t t t )
  ( DSDDMY       drawing6     DSDDMY_drawing6  t t t t t )
  ( DSDDMY       drawing7     DSDDMY_drawing7  t t t t t )
  ( DSDDMY       drawing8     DSDDMY_drawing8  t t t t t )
  ( DSDDMY       drawing9     DSDDMY_drawing9  t t t t t )
  ( DSDDMY       test0        DSDDMY_test0     t t t t t )
  ( DSDDMY       test1        DSDDMY_test1     t t t t t )
  ( DSDDMY       test2        DSDDMY_test2     t t t t t )
  ( DSDDMY       test3        DSDDMY_test3     t t t t t )
  ( DSDDMY       test4        DSDDMY_test4     t t t t t )
  ( DSDDMY       test5        DSDDMY_test5     t t t t t )
  ( DSDDMY       test6        DSDDMY_test6     t t t t t )
  ( DSDDMY       test7        DSDDMY_test7     t t t t t )
  ( DSDDMY       test8        DSDDMY_test8     t t t t t )
  ( DSDDMY       test9        DSDDMY_test9     t t t t t )
  ( MOMDMY       drawing      MOMDMY_drawing   t t t t t )
  ( MOMDMY       drawing1     MOMDMY_drawing1  t t t t t )
  ( MOMDMY       drawing2     MOMDMY_drawing2  t t t t t )
  ( MOMDMY       drawing3     MOMDMY_drawing3  t t t t t )
  ( MOMDMY       drawing4     MOMDMY_drawing4  t t t t t )
  ( MOMDMY       drawing5     MOMDMY_drawing5  t t t t t )
  ( MOMDMY       drawing6     MOMDMY_drawing6  t t t t t )
  ( MOMDMY       drawing7     MOMDMY_drawing7  t t t t t )
  ( MOMDMY       drawing8     MOMDMY_drawing8  t t t t t )
  ( MOMDMY       drawing9     MOMDMY_drawing9  t t t t t )
  ( MOMDMY       drawinga     MOMDMY_drawinga  t t t t t )
  ( MOMDMY       drawingb     MOMDMY_drawingb  t t t t t )
  ( MOMDMY       drawingc     MOMDMY_drawingc  t t t t t )
  ( MOMDMY       dummy1       MOMDMY_dummy1    t t t t t )
  ( MOMDMY       dummy2       MOMDMY_dummy2    t t t t t )
  ( MOMDMY       dummy3       MOMDMY_dummy3    t t t t t )
  ( MOMDMY       dummy4       MOMDMY_dummy4    t t t t t )
  ( MOMDMY       dummy5       MOMDMY_dummy5    t t t t t )
  ( MOMDMY       dummy6       MOMDMY_dummy6    t t t t t )
  ( MOMDMY       dummy8       MOMDMY_dummy8    t t t t t )
  ( MOMDMY       dummya       MOMDMY_dummya    t t t t t )
  ( MOMDMY       dummyb       MOMDMY_dummyb    t t t t t )
  ( MOMDMY       dummyc       MOMDMY_dummyc    t t t t t )
  ( MOMDMY       test0        MOMDMY_test0     t t t t t )
  ( PDK          drawing      PDK_drawing      t t t t t )
  ( PDK          pin          PDK_drawing      t t t t nil )
  ( PDK          net          PDK_drawing      t t t t nil )
  ( PDK          boundary     PDK_drawing      t t t t nil )
  ( M1           prob         M1_prob          t t t t t )
  ( M2           prob         M2_prob          t t t t t )
  ( M3           prob         M3_prob          t t t t t )
  ( M4           prob         M4_prob          t t t t t )
  ( M5           prob         M5_prob          t t t t t )
  ( M6           prob         M6_prob          t t t t t )
  ( M7           prob         M7_prob          t t t t t )
  ( M8           prob         M8_prob          t t t t t )
  ( M9           prob         M9_prob          t t t t t )
  ( M10          prob         M10_prob         t t t t t )
  ( M11          prob         M11_prob         t t t t t )
  ( M12          prob         M12_prob         t t t t t )
  ( AP           prob         AP_prob          t t t t t )
  ( OD           test1        OD_test1         t t t t t )
  ( OD           test2        OD_test2         t t t t t )
  ( OD           test3        OD_test3         t t t t t )
  ( PO           test1        PO_test1         t t t t t )
  ( PO           test2        PO_test2         t t t t t )
  ( PO           test3        PO_test3         t t t t t )
  ( CO           test1        CO_test1         t t t t t )
  ( CO           test2        CO_test2         t t t t t )
  ( CO           test3        CO_test3         t t t t t )
  ( LDDBLK       drawing      LDDBLK_drawing   t t t t t )
  ( BJTC         drawing      BJTC_drawing     t t t t t )
  ( POS          plus1        POS_plus1        t t t t t )
  ( POS          plus2        POS_plus2        t t t t t )
  ( POS          plus3        POS_plus3        t t t t t )
  ( POS          plus4        POS_plus4        t t t t t )
  ( POS          plus5        POS_plus5        t t t t t )
  ( POS          dummy1       POS_dummy1       t t t t t )
  ( POS          dummy2       POS_dummy2       t t t t t )
  ( POS          dummy3       POS_dummy3       t t t t t )
  ( POS          dummy4       POS_dummy4       t t t t t )
  ( POS          dummy5       POS_dummy5       t t t t t )
  ( R_rule       guideline    R_rule_guideline t t t t t )
  ( R_rule       require      R_rule_require   t t t t t )
  ( R_rule       recommend    R_rule_recommend t t t t t )
  ( R_rule       analog       R_rule_analog    t t t t t )
  ( ex_R_rule    guideline    ex_R_rule_guideline t t t t t )
  ( ex_R_rule    require      ex_R_rule_require t t t t t )
  ( ex_R_rule    recommend    ex_R_rule_recommend t t t t t )
  ( ex_R_rule    analog       ex_R_rule_analog t t t t t )
  ( ODRZ         drawing      ODRZ_drawing     t t t t t )
  ( ODRZ         dummy        ODRZ_dummy       t t t t t )
  ( HVD          drawing      HVD_drawing      t t t t t )
  ( HVD          n_a          HVD_n_a          t t t t t )
  ( HVD          p_a          HVD_p_a          t t t t t )
  ( HVD          n_b          HVD_n_b          t t t t t )
  ( HVD          drawing1     HVD_drawing1     t t t t t )
  ( HVD          drawing2     HVD_drawing2     t t t t t )
  ( HVD          drawing3     HVD_drawing3     t t t t t )
  ( HVD          drawing4     HVD_drawing4     t t t t t )
  ( HV           DMYLD45      HV_DMYLD45       t t t t t )
  ( HV           DMYCAS45     HV_DMYCAS45      t t t t t )
  ( CL           dummy1       CL_dummy1        t t t t nil )
  ( CL           dummy2       CL_dummy2        t t t t nil )
  ( PV_P         drawing      PV_P_drawing     t t t t t )
  ( PV_N         drawing      PV_N_drawing     t t t t t )
  ( NW           drawing1     NW_drawing1      t t t t t )
  ( PW           drawing1     PW_drawing1      t t t t t )
  ( SIGE         dummy        SIGE_dummy       t t t t t )
  ( LUPWDMY      drawing      LUPWDMY_drawing  t t t t t )
  ( VTL_N_18     drawing      VTL_N_18_drawing t t t t t )
  ( RPO45        drawing      RPO45_drawing    t t t t t )
  ( NOLDD        drawing      NOLDD_drawing    t t t t t )
  ( GATED        drawing      GATED_drawing    t t t t t )
  ( VAR45        drawing      VAR45_drawing    t t t t t )
  ( FRC          drawing      FRC_drawing      t t t t t )
  ( FFCDMY       drawing2     FFCDMY_drawing2  t t t t t )
  ( MRAM         drawing      MRAM_drawing     t t t t t )
  ( MRAM         drawing1     MRAM_drawing1    t t t t t )
  ( MRAM         drawing2     MRAM_drawing2    t t t t t )
  ( MRAM         drawing3     MRAM_drawing3    t t t t t )
  ( MRDMY        dummy1       MRDMY_dummy1     t t t t t )
  ( MRDMY        dummy2       MRDMY_dummy2     t t t t t )
  ( MRDMY        dummy3       MRDMY_dummy3     t t t t t )
  ( MRDMY        dummy4       MRDMY_dummy4     t t t t t )
  ( MRDMY        dummy5       MRDMY_dummy5     t t t t t )
  ( MRDMY        dummy6       MRDMY_dummy6     t t t t t )
  ( OD           boundary     OD_boundary      t t t t t )
  ( OD           net          OD_net           t t t t t )
  ( OD           pin          OD_pin           t t t t t )
  ( OD           blockage     OD_drawing       t t t t nil )
  ( EDRAM        drawing      EDRAM_drawing    t t t t t )
  ( TSV          drawing      TSV_drawing      t t t t t )
  ( TSV          pin          TSV_pin          t t t t t )
  ( TSV          dummy        TSV_dummy        t t t t t )
  ( TSV_CB       drawing      TSV_CB_drawing   t t t t t )
  ( TSV_PPI      drawing      TSV_PPI_drawing  t t t t t )
  ( TSV_PPI      pin          TSV_PPI_pin      t t t t t )
  ( PCRAM        drawing1     PCRAM_drawing1   t t t t t )
  ( PCRAM        drawing2     PCRAM_drawing2   t t t t t )
  ( PCRAM        drawing3     PCRAM_drawing3   t t t t t )
  ( PCRAM        drawing4     PCRAM_drawing4   t t t t t )
  ( HIA_DUMMY    drawing      HIA_DUMMY_drawing t t t t t )
  ( SNA          NW           SNA_NW           t t t t t )
  ( SNA          NWDNW        SNA_NWDNW        t t t t t )
  ( SNA          PWDNW        SNA_PWDNW        t t t t t )
  ( SNA          NTN          SNA_NTN          t t t t t )
  ( SNA          NWSTI        SNA_NWSTI        t t t t t )
  ( VDDDMY       drawing      VDDDMY_drawing   t t t t t )
  ( VSSDMY       drawing      VSSDMY_drawing   t t t t t )
  ( SENDMY       drawing      SENDMY_drawing   t t t t t )
  ( SENDMY       dummy        SENDMY_dummy     t t t t t )
  ( RES200       drawing      RES200_drawing   t t t t t )
  ( LOWMEDN      drawing      LOWMEDN_drawing  t t t t t )
  ( M1           vssdmy       M1_vssdmy        t t t t t )
  ( M2           vssdmy       M2_vssdmy        t t t t t )
  ( M3           vssdmy       M3_vssdmy        t t t t t )
  ( M4           vssdmy       M4_vssdmy        t t t t t )
  ( M5           vssdmy       M5_vssdmy        t t t t t )
  ( M6           vssdmy       M6_vssdmy        t t t t t )
  ( M7           vssdmy       M7_vssdmy        t t t t t )
  ( M8           vssdmy       M8_vssdmy        t t t t t )
  ( M9           vssdmy       M9_vssdmy        t t t t t )
  ( M10          vssdmy       M10_vssdmy       t t t t t )
  ( M11          vssdmy       M11_vssdmy       t t t t t )
  ( M12          vssdmy       M12_vssdmy       t t t t t )
) ;techDisplays

 techLayerProperties(
 ;( PropName               Layer1 [ Layer2 ]            PropValue )
 ;( --------               ------ ----------            --------- )
  ( sheetResistance        NW                             330.000000 )
  ( sheetResistance        OD                             10.500000 )
  ( iccMaskNumber          (OD                drawing )   0 )
  ( areaCapacitance        PO                             0.007470 )
  ( edgeCapacitance        PO                             0.010300 )
  ( sheetResistance        PO                             10.480000 )
  ( thickness              PO                             1500 )
  ( iccMaskNumber          (PO                drawing )   0 )
  ( iccMaskNumber          (CO                drawing )   0 )
  ( areaCapacitance        M1                             0.006470 )
  ( edgeCapacitance        M1                             0.004870 )
  ( sheetResistance        M1                             0.100000 )
  ( thickness              M1                             1250 )
  ( iccMaskNumber          (M1                drawing )   0 )
  ( areaCapacitance        M2                             0.002210 )
  ( edgeCapacitance        M2                             0.005570 )
  ( sheetResistance        M2                             0.072000 )
  ( thickness              M2                             1400 )
  ( iccMaskNumber          (M2                drawing )   0 )

  ( areaCapacitance        M3                             0.001520 )
  ( edgeCapacitance        M3                             0.004930 )
  ( sheetResistance        M3                             0.072000 )
  ( thickness              M3                             1400 )
  ( iccMaskNumber          (M3                drawing )   0 )

  ( areaCapacitance        M4                             0.001160 )
  ( edgeCapacitance        M4                             0.004610 )
  ( sheetResistance        M4                             0.072000 )
  ( thickness              M4                             1400 )
  ( iccMaskNumber          (M4                drawing )   0 )

  ( areaCapacitance        M5                             0.003200 )
  ( edgeCapacitance        M5                             0.006160 )
  ( sheetResistance        M5                             0.022000 )
  ( thickness              M5                             8500 )
  ( iccMaskNumber          (M5                drawing )   0 )

  ( areaCapacitance        M6                             0.023000 )
  ( edgeCapacitance        M6                             0.012700 )
  ( sheetResistance        M6                             0.005000 )
  ( thickness              M6                             34000 )
  ( iccMaskNumber          (M6                drawing )   0 )

  ( iccMaskNumber          (VIA1              drawing )   0 )
  ( iccMaskNumber          (VIA2              drawing )   0 )
  ( iccMaskNumber          (VIA3              drawing )   0 )
  ( iccMaskNumber          (VIA4              drawing )   0 )
  ( iccMaskNumber          (VIA5              drawing )   0 )
 ) ;techLayerProperties

 techDerivedLayers(
 ;( DerivedLayerName          #          composition  )
 ;( ----------------          ------     ------------ )
  ( od2_tmp                   10008           ( OD_18      'or     OD_25     ))
  ( od2                       10010           ( od2_tmp    'or     OD_33     ))
  ( gate                      10012           ( PO         'and    OD        ))
  ( gate_core                 10014           ( gate       'not    od2       ))
  ( gate_18                   10016           ( gate       'and    OD_18     ))
  ( gate_25                   10018           ( gate       'and    OD_25     ))
  ( gate_33                   10020           ( gate       'and    OD_33     ))
  ( ngate                     10022           ( gate       'not    NW        ))
  ( ngate_core                10024           ( ngate      'not    od2       ))
  ( ngate_18                  10026           ( ngate      'and    OD_18     ))
  ( ngate_25                  10028           ( ngate      'and    OD_25     ))
  ( ngate_33                  10030           ( ngate      'and    OD_33     ))
  ( ngate_na                  10032           ( ngate      'and    NT_N      ))
  ( ngate_na18                10036           ( ngate_18   'and    NT_N      ))
  ( ngate_na25                10038           ( ngate_25   'and    NT_N      ))
  ( ngate_na33                10040           ( ngate_33   'and    NT_N      ))
  ( ngate_lvt                 10042           ( ngate_core 'and    VTL_N     ))
  ( ngate_hvt                 10044           ( ngate_core 'and    VTH_N     ))
  ( pgate                     10046           ( gate       'and    NW        ))
  ( pgate_core                10048           ( pgate      'not    od2       ))
  ( pgate_18                  10050           ( pgate      'and    OD_18     ))
  ( pgate_25                  10052           ( pgate      'and    OD_25     ))
  ( pgate_33                  10054           ( pgate      'and    OD_33     ))
  ( pgate_lvt                 10058           ( pgate_core 'and    VTL_P     ))
  ( pgate_hvt                 10060           ( pgate_core 'and    VTH_P     ))
  ( base                      10062           ( PO         'or     OD        ))
  ( ndiff                     10064           ( OD         'and    NP        ))
  ( ndiff_core                10066           ( ndiff      'not    od2       ))
  ( ndiff_18                  10068           ( ndiff      'and    OD_18     ))
  ( ndiff_25                  10070           ( ndiff      'and    OD_25     ))
  ( ndiff_33                  10072           ( ndiff      'and    OD_33     ))
  ( ndiff_na                  10074           ( ndiff      'and    NT_N      ))
  ( ndiff_na18                10076           ( ndiff_18   'and    NT_N      ))
  ( ndiff_na25                10078           ( ndiff_25   'and    NT_N      ))
  ( ndiff_na33                10080           ( ndiff_33   'and    NT_N      ))
  ( ndiff_lvt                 10082           ( ndiff_core 'and    VTL_N     ))
  ( ndiff_hvt                 10084           ( ndiff_core 'and    VTH_N     ))
  ( pdiff                     10086           ( OD         'and    PP        ))
  ( pdiff_core                10088           ( pdiff      'and    od2       ))
  ( pdiff_18                  10089           ( pdiff      'and    OD_18     ))
  ( pdiff_25                  10090           ( pdiff      'and    OD_25     ))
  ( pdiff_33                  10092           ( pdiff      'and    OD_33     ))
  ( pdiff_lvt                 10094           ( pdiff_core 'and    VTL_P     ))
  ( pdiff_hvt                 10096           ( pdiff_core 'and    VTH_P     ))
  ( notOD                     10098           ( substrate  'not    OD        ))
  ( sd_ndiff                  10100           ( ndiff      'not    NW        ))
  ( sd_pdiff                  10102           ( pdiff      'and    NW        ))
  ( ntap                      10104           ( ndiff      'and    NW        ))
  ( ptap                      10106           ( pdiff      'not    NW        ))
  ( tap                       10108           ( ntap       'or     ptap      ))
  ( tapcont                   10110           ( tap        'and    CO        ))
  ( implants                  10112           ( PP         'or     NP        ))
  ( rpoly                     10114           ( PO         'and    RPDMY     ))
  ( rnpoly                    10116           ( rpoly      'and    NP        ))
  ( rnpolywo                  10118           ( rnpoly     'and    RH        ))
  ( rppoly                    10120           ( rpoly      'and    PP        ))
  ( rppolywo                  10122           ( rppoly     'and    RH        ))
  ( rod                       10124           ( OD         'and    RPDMY     ))
  ( rnod                      10126           ( rod        'and    NP        ))
  ( rnodwo                    10128           ( rnod       'and    RH        ))
  ( rpod                      10130           ( rod        'and    PP        ))
  ( rpodwo                    10132           ( rpod       'and    RH        ))
  ( rnw                       10134           ( NW         'and    NWDMY     ))
  ( rnwod                     10136           ( rnw        'not    RPO       ))
  ( rnwsti                    10138           ( rnw        'and    RPO       ))
  ( derLayer1                 10140           ( NW         'or     DNW       ))
  ( errLayer_ntnR1            10142           ( NT_N       'and    derLayer1 ))
  ( errLayer_vthnR1a          10144           ( VTH_N      'and    pdiff     ))
  ( errLayer_vthnR1b          10146           ( VTH_N      'and    VTL_N     ))
  ( errLayer_vthnR1c          10148           ( VTH_N      'and    NT_N      ))
  ( errLayer_vthnR1d          10150           ( VTH_N      'and    od2       ))
  ( errLayer_vthpR1a          10152           ( VTH_P      'and    ndiff     ))
  ( errLayer_vthpR1b          10154           ( VTH_P      'and    VTL_P     ))
  ( errLayer_vthpR1c          10156           ( VTH_P      'and    NT_N      ))
  ( errLayer_vthpR1d          10158           ( VTH_P      'and    od2       ))
  ( errLayer_vtlnR1a          10160           ( VTL_N      'and    pdiff     ))
  ( errLayer_vtlnR1b          10162           ( VTL_N      'and    VTH_N     ))
  ( errLayer_vtlnR1c          10164           ( VTL_N      'and    NT_N      ))
  ( errLayer_vtlnR1d          10166           ( VTL_N      'and    od2       ))
  ( errLayer_vtlpR1a          10168           ( VTL_P      'and    ndiff     ))
  ( errLayer_vtlpR1b          10170           ( VTL_P      'and    VTH_P     ))
  ( errLayer_vtlpR1c          10172           ( VTL_P      'and    NT_N      ))
  ( errLayer_vtlpR1d          10174           ( VTL_P      'and    od2       ))
  ( errLayer_pp_np            10176           ( PP         'and    NP        ))
 ) ;techDerivedLayers

) ;layerDefinitions


;********************************
; LAYER RULES
;********************************
layerRules(

 equivalentLayers(
 ;( list of layers )
 ;( -------------- )
  ( ("CB2" "drawing")	("CB2_FC" "drawing")	 )
  ( ("CB2" "drawing1")	("CB2_WB" "drawing1")	 )
 ) ;equivalentLayers

 functions(
 ;( layer                       function        [maskNumber])
 ;( -----                       --------        ------------)
  ( PDK                      	"pwell"     	1            )
  ( NW                       	"nwell"     	2            )
  ( OD                       	"diff"          3            )
  ( OD_33                    	"recognition"	4            )
  ( OD_12                    	"recognition"	5            )
  ( OD_18                    	"recognition"	6            )
  ( OD_25                    	"recognition"	7            )
  ( PO                       	"poly"      	8            )
  ( PP                       	"pplus"     	9            )
  ( NP                       	"nplus"     	10           )
  ( CO                       	"cut"       	11           )
  ( M1                       	"metal"     	12           )
  ( VIA1                     	"cut"       	13           )
  ( M2                       	"metal"     	14           )
  ( VIA2                     	"cut"       	15           )
  ( M3                       	"metal"     	16           )
  ( VIA3                     	"cut"       	17           )
  ( M4                       	"metal"     	18           )
  ( VIA4                     	"cut"       	19           )
  ( M5                       	"metal"     	20           )
  ( VIA5                     	"cut"       	21           )
  ( M6                       	"metal"     	22           )
  ( RV                       	"cut"       	31           )
  ( AP                       	"metal"     	32           )
 ) ;functions

 routingDirections(
 ;( layer                       direction     )
 ;( -----                       ---------     )
  ( PO                       	"none"       )

  ( M1                       	"horizontal" )

  ( M2                       	"vertical"   )

  ( M3                       	"horizontal" )

  ( M4                       	"vertical"   )

  ( M5                       	"horizontal" )

  ( M6                       	"vertical"   )

  ( AP                       	"vertical"   )
 ) ;routingDirections

 stampLabelLayers(
 ;( textLayer   layers        )
 ;( ---------   ----------------------------------        )
  ( ("PO" "pin")  PO )
  ( ("M1" "pin")  M1 )
  ( ("M2" "pin")  M2 )
  ( ("M3" "pin")  M3 )
  ( ("M4" "pin")  M4 )
  ( ("M5" "pin")  M5 )
  ( ("M6" "pin")  M6 )
 ) ;stampLabelLayers

 currentDensityTables(
 ;( rule                	layer1    
 ;  (( index1Definitions	[index2Definitions]) [defaultValue] )
 ;  (table))
 ;( ----------------------------------------------------------------------)
  ( "peakACCurrentDensity"	"M1"
    (("frequency" nil nil "width" nil nil))
    (
		(1.0 0.2)	6.788225
		(1.0 0.4)	13.85929
		(1.0 0.8)	28.00143
		(1.0 1.6)	56.2857
		(1.0 5.0)	176.4939
    )
  )
  ( "rmsACCurrentDensity"	"M1"
    (("frequency" nil nil "width" nil nil))
    (
		(1.0 0.2)	1.126754
		(1.0 0.4)	2.043274
		(1.0 0.8)	3.803344
		(1.0 1.6)	7.272893
		(1.0 5.0)	21.94443
    )
  )
  ( "peakACCurrentDensity"	"M2"
    (("frequency" nil nil "width" nil nil))
    (
		(1.0 0.2)	3.801406
		(1.0 0.4)	7.761204
		(1.0 0.8)	15.6808
		(1.0 1.6)	31.51999
		(1.0 5.0)	98.83656
    )
  )
  ( "rmsACCurrentDensity"	"M2"
    (("frequency" nil nil "width" nil nil))
    (
		(1.0 0.2)	0.6099464
		(1.0 0.4)	1.092159
		(1.0 0.8)	2.010801
		(1.0 1.6)	3.81546
		(1.0 5.0)	11.43642
    )
  )

  ( "peakACCurrentDensity"	"M3"
    (("frequency" nil nil "width" nil nil))
    (
		(1.0 0.2)	3.801406
		(1.0 0.4)	7.761204
		(1.0 0.8)	15.6808
		(1.0 1.6)	31.51999
		(1.0 5.0)	98.83656
    )
  )
  ( "rmsACCurrentDensity"	"M3"
    (("frequency" nil nil "width" nil nil))
    (
        (1.0 0.2)   0.5529506
        (1.0 0.4)   0.9413262
        (1.0 0.8)   1.649574
        (1.0 1.6)   3.010648
        (1.0 5.0)   8.702015
    )
  )

  ( "peakACCurrentDensity"	"M4"
    (("frequency" nil nil "width" nil nil))
    (
		(1.0 0.2)	3.801406
		(1.0 0.4)	7.761204
		(1.0 0.8)	15.6808
		(1.0 1.6)	31.51999
		(1.0 5.0)	98.83656
    )
  )
  ( "rmsACCurrentDensity"	"M4"
    (("frequency" nil nil "width" nil nil))
    (
        (1.0 0.2)   0.5289242
        (1.0 0.4)   0.8756904
        (1.0 0.8)   1.486303
        (1.0 1.6)   2.634588
        (1.0 5.0)   7.380712
    )
  )

  ( "peakACCurrentDensity"	"M5"
    (("frequency" nil nil "width" nil nil))
    (
        (1.0 0.2)   16.03718
        (1.0 0.4)   33.85627
        (1.0 0.8)   69.49445
        (1.0 1.6)   140.7708
        (1.0 5.0)   443.6954
    )
  )
  ( "rmsACCurrentDensity"       "M5"
    (("frequency" nil nil "width" nil nil))
    (
        (1.0 0.2)   1.203113
        (1.0 0.4)   1.932957
        (1.0 0.8)   3.085015
        (1.0 1.6)   5.070244
        (1.0 5.0)   12.76533
    )
  )

  ( "peakACCurrentDensity"	"M6"
    (("frequency" nil nil "width" nil nil))
    (
        (1.0 0.2)   16.03718
        (1.0 0.4)   33.85627
        (1.0 0.8)   69.49445
        (1.0 1.6)   140.7708
        (1.0 5.0)   443.6954
    )
  )
  ( "rmsACCurrentDensity"       "M6"
    (("frequency" nil nil "width" nil nil))
    (
        (1.0 0.2)   1.194261
        (1.0 0.4)   1.906639
        (1.0 0.8)   3.012763
        (1.0 1.6)   4.88547
        (1.0 5.0)   12.01909
    )
  )

 ) ;currentDensityTables

) ;layerRules


;********************************
; VIADEFS
;********************************
viaDefs(

 standardViaDefs(
 ;( viaDefName	layer1	layer2	(cutLayer cutWidth cutHeight [resistancePerCut]) 
 ;   (cutRows	cutCol	(cutSpace)) 
 ;   (layer1Enc) (layer2Enc)	(layer1Offset)	(layer2Offset)	(origOffset) 
 ;   [implant1	 (implant1Enc)	[implant2	(implant2Enc) [well/substrate]]]) 
 ;( -------------------------------------------------------------------------- ) 
  ( AP_M6_ind       M6          AP              ("RV" 2.0 2.0)
     (1 1 (2.0 2.0))
     (0.5 0.5)  (0.5 0.5)   (0.0 0.0)   (0.0 0.0)   (0.0 0.0)
  )
  ( AP_M6           M6          AP              ("RV" 2.0 2.0)
     (1 1 (2.0 2.0))
     (0.5 0.5)  (0.5 0.5)   (0.0 0.0)   (0.0 0.0)   (0.0 0.0)
  )
  ( M6_M5      	M5          M6         	("VIA5" 0.36 0.36)
     (1 1 (0.34 0.34))  
     (0.08 0.08)	(0.3 0.3)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
  )
  ( M5_M4       	M4          M5          	("VIA4" 0.36 0.36)
     (1 1 (0.34 0.34))
     (0.08 0.08)	(0.08 0.08)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
  )
  ( M4_M3       	M3          M4          	("VIA3" 0.07 0.07)
     (1 1 (0.07 0.07))
     (0.03 0.03) 	(0.03 0.03)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
  )

  ( M3_M2       	M2          M3          	("VIA2" 0.07 0.07)
     (1 1 (0.07 0.07))
     (0.03 0.03) 	(0.03 0.03)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
  )

  ( M2_M1       	M1          M2          	("VIA1" 0.07 0.07)
     (1 1 (0.07 0.07))
     (0.03 0.03) 	(0.03 0.03)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
  )

  ( M1_NPO      	PO          M1          	("CO" 0.06 0.06)
     (1 1 (0.08 0.08))
     (0.02 0.02)	(0.03 0.03)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
     NP          	(0.11 0.11)
  )
  ( M1_PPO      	PO          M1          	("CO" 0.06 0.06)
     (1 1 (0.08 0.08))
     (0.02 0.02)	(0.03 0.03)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
     PP          	(0.11 0.11)
  )
  ( M1_NOD      	OD          M1          	("CO" 0.06 0.06)
     (1 1 (0.08 0.08))
     (0.03 0.03)	(0.03 0.03)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
     NP          	(0.02 0.02)
  )
  ( M1_POD      	OD          M1          	("CO" 0.06 0.06)
     (1 1 (0.08 0.08))
     (0.03 0.03)	(0.03 0.03)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
     PP          	(0.02 0.02)
  )
  ( M1_SUB      	OD          M1          	("CO" 0.06 0.06)
     (1 1 (0.08 0.08))
     (0.03 0.03)	(0.03 0.03)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
     PP          	(0.02 0.02)	PDK         	(0.0 0.0)
  )
  ( M1_NW       	OD          M1          	("CO" 0.06 0.06)
     (1 1 (0.08 0.08))
     (0.03 0.03)	(0.03 0.03)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
     NP          	(0.02 0.02)	NW          	(0.08 0.08)
  )
  ( M1_OD       	OD          M1          	("CO" 0.06 0.06)
     (1 1 (0.08 0.08))
     (0.03 0.03)	(0.03 0.03)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
  )
  ( M1_PO       	PO          M1          	("CO" 0.06 0.06)
     (1 1 (0.08 0.08))
     (0.02 0.02)	(0.03 0.03)	(0.0 0.0)	(0.0 0.0)	(0.0 0.0)
  )
 ) ;standardViaDefs

 customViaDefs(
 ;( viaDefName libName cellName viewName layer1 layer2 resistancePerCut)
 ;( ---------- ------- -------- -------- ------ ------ ----------------)
  ( DFM_M4_M3p	tsmcN45	DFM_M4_M3p layout		M3   	M4  0.0)
  ( DFM_M4_M3c	tsmcN45	DFM_M4_M3c layout		M3   	M4  0.0)
  ( DFM_M3_M2p	tsmcN45	DFM_M3_M2p layout		M2   	M3  0.0)
  ( DFM_M3_M2c	tsmcN45	DFM_M3_M2c layout		M2   	M3  0.0)
  ( DFM_M2_M1p	tsmcN45	DFM_M2_M1p layout		M1   	M2  0.0)
  ( DFM_M2_M1c	tsmcN45	DFM_M2_M1c layout		M1   	M2  0.0)

  ( DFM_M1_PODp	tsmcN45	DFM_M1_PODp layout		OD 		M1 	0.0)
  ( DFM_M1_PODc	tsmcN45	DFM_M1_PODc layout		OD 		M1 	0.0)
  ( DFM_M1_NODp	tsmcN45	DFM_M1_NODp layout		OD 		M1 	0.0)
  ( DFM_M1_NODc	tsmcN45	DFM_M1_NODc layout		OD 		M1 	0.0)
  ( DFM_M1_PPOp	tsmcN45	DFM_M1_PPOp layout		PO 		M1 	0.0)
  ( DFM_M1_PPOc	tsmcN45	DFM_M1_PPOc layout		PO 		M1 	0.0)
  ( DFM_M1_NPOp	tsmcN45 DFM_M1_NPOp	layout		PO 		M1 	0.0)
  ( DFM_M1_NPOc	tsmcN45 DFM_M1_NPOc	layout		PO 		M1 	0.0)

  ( AP_M6p	 	tsmcN45	AP_M6p		layout		M6		AP	0.0)
  ( AP_M6c	 	tsmcN45	AP_M6c		layout		M6		AP	0.0)
  ( M6_M5p		tsmcN45	M6_M5p 	layout		M5   	M6  0.0)
  ( M6_M5c	    tsmcN45	M6_M5c		layout		M5   	M6  0.0)
  ( M5_M4p		tsmcN45	M5_M4p 	layout		M4   	M5  0.0)
  ( M5_M4c	    tsmcN45	M5_M4c		layout		M4   	M5  0.0)
  ( M4_M3p		tsmcN45	M4_M3p 	layout		M3   	M4  0.0)
  ( M4_M3c	    tsmcN45	M4_M3c		layout		M3   	M4  0.0)
  ( M3_M2p		tsmcN45	M3_M2p 	layout		M2   	M3  0.0)
  ( M3_M2c	    tsmcN45	M3_M2c		layout		M2   	M3  0.0)
  ( M2_M1p		tsmcN45	M2_M1p 	layout		M1   	M2  0.0)
  ( M2_M1c	    tsmcN45	M2_M1c		layout		M1   	M2  0.0)
  ( M1_PODp     tsmcN45	M1_PODp     layout		OD 		M1 	0.0)
  ( M1_PODc 	tsmcN45	M1_PODc 	layout		OD 		M1 	0.0)
  ( M1_NODp 	tsmcN45	M1_NODp 	layout		OD 		M1 	0.0)
  ( M1_NODc 	tsmcN45	M1_NODc 	layout		OD 		M1 	0.0)
  ( M1_PPOp 	tsmcN45	M1_PPOp 	layout		PO 		M1 	0.0)
  ( M1_PPOc 	tsmcN45	M1_PPOc 	layout		PO 		M1 	0.0)
  ( M1_NPOp 	tsmcN45 M1_NPOp 	layout		PO 		M1 	0.0)
  ( M1_NPOc 	tsmcN45 M1_NPOc 	layout		PO 		M1 	0.0)

  ( M1_PO_via 	tsmcN45 M1_PO 		via 		PO 		M1  0.0)
  ( M2_M1_via 	tsmcN45 M2_M1 		via 		M1 	M2 	0.0)
  ( M3_M2_via 	tsmcN45 M3_M2 		via 		M2 	M3 	0.0)
  ( M4_M3_via 	tsmcN45 M4_M3 		via 		M3 	M4 	0.0)
  ( M5_M4_via 	tsmcN45 M5_M4 		via 		M4 	M5 	0.0)
  ( M6_M5_via 	tsmcN45 M6_M5 		via 		M5 	M6 	0.0)
  ( AP_M6_via 	tsmcN45 AP_M6 		via 		M6 		AP 	0.0)

  ( DFM_M4_M3s	tsmcN45	DFM_M4_M3 	symbolic 	M3 	M4 	0.0)
  ( DFM_M3_M2s	tsmcN45	DFM_M3_M2 	symbolic 	M2 	M3 	0.0)
  ( DFM_M2_M1s	tsmcN45	DFM_M2_M1 	symbolic 	M1 	M2 	0.0)

  ( DFM_M1_NWs 	tsmcN45 DFM_M1_NW 	symbolic 	OD 		M1 	0.0)
  ( DFM_M1_ODs 	tsmcN45 DFM_M1_OD 	symbolic 	OD 		M1 	0.0)
  ( DFM_M1_POs 	tsmcN45 DFM_M1_PO 	symbolic 	PO 		M1 	0.0)
  ( DFM_M1_SUBs tsmcN45 DFM_M1_SUB 	symbolic 	OD  	M1  0.0)

  ( AP_M6s 	  	tsmcN45 AP_M6 		symbolic 	M6 		AP 	0.0)
  ( AP_M6_inds 	tsmcN45 AP_M6_ind 	symbolic 	M6 		AP 	0.0)
  ( M6_M5s	  	tsmcN45	M6_M5 		symbolic	M5   	M6  0.0)
  ( M5_M4s	  	tsmcN45	M5_M4 		symbolic	M4   	M5  0.0)
  ( M4_M3s	  	tsmcN45	M4_M3 		symbolic	M3   	M4  0.0)
  ( M3_M2s	  	tsmcN45	M3_M2 		symbolic	M2   	M3  0.0)
  ( M2_M1s	  	tsmcN45	M2_M1 		symbolic	M1   	M2  0.0)
  ( M1_NWs 	  	tsmcN45 M1_NW 		symbolic 	OD 		M1 	0.0)
  ( M1_ODs 	  	tsmcN45 M1_OD 		symbolic 	OD 		M1 	0.0)
  ( M1_POs 	  	tsmcN45 M1_PO 		symbolic 	PO 		M1 	0.0)
  ( M1_SUBs   	tsmcN45 M1_SUB 		symbolic 	OD 		M1 	0.0)
 ) ;customViaDefs

) ;viaDefs

;********************************
; CONSTRAINT GROUPS
;********************************
constraintGroups(

 ;( group	[override] )
 ;( -----	---------- )
  ( "virtuosoDefaultSetup"	nil

    interconnect(
     ( validLayers   (AP  M6  M5  M4  M3  M2  M1  PO  OD  ) )
     ( validVias     (AP_M6  M6_M5  M5_M4  M4_M3  M3_M2  M2_M1  M1_PO  M1_OD  ) )
     ( errorLayer    errLayer_ntnR1 )
     ( errorLayer    errLayer_vthnR1a )
     ( errorLayer    errLayer_vthnR1b )
     ( errorLayer    errLayer_vthnR1c )
     ( errorLayer    errLayer_vthnR1d )
     ( errorLayer    errLayer_vtlnR1a )
     ( errorLayer    errLayer_vtlnR1b )
     ( errorLayer    errLayer_vtlnR1c )
     ( errorLayer    errLayer_vtlnR1d )
     ( errorLayer    errLayer_vthpR1a )
     ( errorLayer    errLayer_vthpR1b )
     ( errorLayer    errLayer_vthpR1c )
     ( errorLayer    errLayer_vthpR1d )
     ( errorLayer    errLayer_vtlpR1a )
     ( errorLayer    errLayer_vtlpR1b )
     ( errorLayer    errLayer_vtlpR1c )
     ( errorLayer    errLayer_vtlpR1d )
     ( errorLayer    errLayer_pp_np )
    ) ;interconnect
  ) ;virtuosoDefaultSetup

 ;( group	[override] )
 ;( -----	---------- )
  ( "virtuosoDefaultExtractorSetup"	nil

    interconnect(
     ( validLayers   (AP  RV  M6  VIA5  M5  VIA4  M4  VIA3  M3  VIA2  M2  VIA1  M1  CO  PO  PP  NP  OD  NW  PDK  ) )
     ( validVias     (AP_M6  M6_M5  M5_M4  M4_M3  M3_M2  M2_M1  AP_M6  M1_PO  M1_OD  M1_NW  M1_SUB  ) )
    ) ;interconnect
  ) ;virtuosoDefaultExtractorSetup

 ;( group	[override] )
 ;( -----	---------- )
  ( "VLMDefaultSetup"	nil

    interconnect(
     ( validLayers   (AP  RV  M6  VIA5  M5  VIA4  M4  VIA3  M3  VIA2  M2  VIA1  M1  CO  PO  PP  NP  OD  NW  PDK  ) )
     ( validVias     (AP_M6  M6_M5  M5_M4  M4_M3  M3_M2  M2_M1  M1_PO  M1_OD  M1_NW  M1_SUB  ) )
    ) ;interconnect
  ) ;VLMDefaultSetup

 ;( group	[override] )
 ;( -----	---------- )
  ( "LEFDefaultRouteSpec"	nil    "LEFDefaultRouteSpec"


    interconnect(
     ( validLayers   (M6  M5  M4  M3  M2  M1 ) )
     ( validVias     (M6_M5  M5_M4  M4_M3  M3_M2  M2_M1 ) )
    ) ;interconnect

    routingGrids(
     ( verticalPitch              "M1"   	0.14 )
     ( horizontalPitch            "M1"   	0.14 )
     ( verticalOffset             "M1"   	0.07 )
     ( horizontalOffset           "M1"   	0.07 )
     ( leftDiagPitch              "M1"   	0.34 )
     ( rightDiagPitch             "M1"   	0.34 )

     ( verticalPitch              "M2"   	0.14 )
     ( horizontalPitch            "M2"   	0.14 )
     ( verticalOffset             "M2"   	0.07 )
     ( horizontalOffset           "M2"   	0.07 )
     ( leftDiagPitch              "M2"   	0.34 )
     ( rightDiagPitch             "M2"   	0.34 )

     ( verticalPitch              "M3"   	0.14 )
     ( horizontalPitch            "M3"   	0.14 )
     ( verticalOffset             "M3"   	0.07 )
     ( horizontalOffset           "M3"   	0.07 )
     ( leftDiagPitch              "M3"   	0.34 )
     ( rightDiagPitch             "M3"   	0.34 )

     ( verticalPitch              "M4"   	0.14 )
     ( horizontalPitch            "M4"   	0.14 )
     ( verticalOffset             "M4"   	0.07 )
     ( horizontalOffset           "M4"   	0.07 )
     ( leftDiagPitch              "M4"   	0.34 )
     ( rightDiagPitch             "M4"   	0.34 )

     ( verticalPitch              "M5"   	0.8 )
     ( horizontalPitch            "M5"   	0.8 )
     ( verticalOffset             "M5"   	0.4 )
     ( horizontalOffset           "M5"   	0.4 )

     ( verticalPitch              "M6"   	3.0 )
     ( horizontalPitch            "M6"   	3.0 )
     ( verticalOffset             "M6"   	1.5 )
     ( horizontalOffset           "M6"   	1.5 )

    ) ;routingGrids

    placementGrids(
     ( horizontalPitch               0.14 )
     ( verticalPitch                 0.14 )
    ) ;placementGrids
  ) ;LEFDefaultRouteSpec

 ;( group	[override] )
 ;( -----	---------- )
  ( "LEFDefaultRouteSpec_DFM"	nil

    interconnect(
     ( validLayers   (M6  M5  M4  M3  M2  M1 ) )
     ( validVias     (M6_M5  M5_M4  M4_M3  M3_M2  M2_M1 ) )
    ) ;interconnect

    routingGrids(
     ( verticalPitch              "M1"   	0.22 )
     ( horizontalPitch            "M1"   	0.22 )
     ( verticalOffset             "M1"   	0.11 )
     ( horizontalOffset           "M1"   	0.11 )
     ( leftDiagPitch              "M1"   	0.34 )
     ( rightDiagPitch             "M1"   	0.34 )

     ( verticalPitch              "M2"   	0.22 )
     ( horizontalPitch            "M2"   	0.22 )
     ( verticalOffset             "M2"   	0.11 )
     ( horizontalOffset           "M2"   	0.11 )
     ( leftDiagPitch              "M2"   	0.34 )
     ( rightDiagPitch             "M2"   	0.34 )

     ( verticalPitch              "M3"   	0.22 )
     ( horizontalPitch            "M3"   	0.22 )
     ( verticalOffset             "M3"   	0.11 )
     ( horizontalOffset           "M3"   	0.11 )
     ( leftDiagPitch              "M3"   	0.34 )
     ( rightDiagPitch             "M3"   	0.34 )

     ( verticalPitch              "M4"   	0.22 )
     ( horizontalPitch            "M4"   	0.22 )
     ( verticalOffset             "M4"   	0.11 )
     ( horizontalOffset           "M4"   	0.11 )
     ( leftDiagPitch              "M4"   	0.34 )
     ( rightDiagPitch             "M4"   	0.34 )

     ( verticalPitch              "M5"   	0.82 )
     ( horizontalPitch            "M5"   	0.82 )
     ( verticalOffset             "M5"   	0.41 )
     ( horizontalOffset           "M5"   	0.41 )

     ( verticalPitch              "M6"   	3.0 )
     ( horizontalPitch            "M6"   	3.0 )
     ( verticalOffset             "M6"   	1.5 )
     ( horizontalOffset           "M6"   	1.5 )

    ) ;routingGrids

    placementGrids(
     ( horizontalPitch               0.22 )
     ( verticalPitch                 0.22 )
    ) ;placementGrids
  ) ;LEFDefaultRouteSpec_DFM

 ;( group	[override] )
 ;( -----	---------- )
  ( "DFM_1P6M_0Y1Z0R1U"	nil

    spacings(
     ( minWidth                   "VIA4"   0.36 'ref "VIAz.W.1" )
     ( maxWidth                   "VIA4"   0.36 'ref "VIAz.W.1" )
     ( minSpacing                 "VIA4"   0.34 'ref "VIAz.S.1" )
     ( viaSpacing                 "VIA4"   (3 0.56 0.54) 'ref "VIAz.S.2" )
     ( minProtrusionNumCut        "VIA4"   (5 10 3 2) 'ref "VIAz.R.3" )
     ( minWidth                   "M5"		0.42 'ref "Mz.W.3R" )
     ( maxWidth                   "M5"		12 'ref "Mz.W.2" )
     ( minSameNetSpacing          "M5"		0.4 'ref "Mz.S.1" )
     ( minArea                    "M5"		0.565 'ref "Mz.A.1" )
     ( minHoleArea                "M5"		0.565 'ref "Mz.A.2" )

     ( minWidth                   "VIA5"   0.36 'ref "VIAz.W.1" )
     ( maxWidth                   "VIA5"   0.36 'ref "VIAz.W.1" )
     ( minSpacing                 "VIA5"   0.34 'ref "VIAz.S.1" )
     ( viaSpacing                 "VIA5"   (3 0.56 0.54) 'ref "VIAz.S.2" )
     ( minProtrusionNumCut        "VIA5"   (5 10 3 2) 'ref "VIAz.R.3" )
     ( minWidth                   "M6"		2.00 'ref "Mu.W.1" )
     ( maxWidth                   "M6"		12.00 'ref "Mu.W.2" )
     ( minSpacing                 "M6"		1.00 'ref "Mu.S.1" )
     ( minSameNetSpacing          "M6"		1.00 'ref "Mu.S.1" )
     ( minArea                    "M6"		9.00 'ref "Mu.A.1" )
     ( minHoleArea                "M6"		9.00 'ref "Mu.A.2" )

     ( minPRBoundaryInteriorHalo  "M5"		0.2   'coincidentAllowed )
     ( keepPRBoundarySharedEdges  "M5"		t )
     ( minPRBoundaryExtension     "M5"		0.4   'coincidentAllowed )

     ( minPRBoundaryInteriorHalo  "M6"		0.5   'coincidentAllowed )
     ( keepPRBoundarySharedEdges  "M6"		t )
     ( minPRBoundaryExtension     "M6"		1.0   'coincidentAllowed )

    ) ;spacings

    viaStackingLimits(
     ( 4   "M1"   "M4" )
    ) ;viaStackingLimits

    spacingTables(
    ;( constraint 		layer1 		    [layer2]
    ;   (( index1Definitions    [index2Defintions]) [defaultValue] )
    ;   ( table) )
    ;( --------------------------------------------)
     ( minNumCut                 "VIA4"	
	(( "width"	 nil 	 nil ) )
	(
       0.4       1
	   1.8       2         
	)
     )
     ( minSpacing                "M5"	
	(( "width"   nil  nil 	 "length"   nil   nil  )	0.4 )
	(
	   (0.005     0.005     )	0.4       
	   (1.505     1.505     )	0.5       
	   (1.505     4.505     )	0.5       
	   (4.505     1.505     )	0.5       
	   (4.505     4.505     )	1.5       
	)
     )
     ( minDensity                "M5"	
	(( "step"	 nil 	 nil) )
	(
	   62.5      10.0      
	)
     )
     ( maxDensity                "M5"	
	(( "step"	 nil 	 nil) )
	(
	   62.5      85.0      
	   100.0     50.0      
	)
     )

     ( minNumCut                 "VIA5"	
	(( "width"	 nil 	 nil ) )
	(
       0.4       1
	   1.8       2         
	)
     )
     ( minDensity                "M6"	
	(( "step"	 nil 	 nil) )
	(
	   62.5      10.0      
	)
     )
     ( maxDensity                "M6"	
	(( "step"	 nil 	 nil) )
	(
	   62.5      85.0      
	)
     )

    ) ;spacingTables

    orderedSpacings(
     ( minOppExtension            "M4"		"VIA4"		(0.02  0.08 ) 'ref "VIAz.EN.1 VIAz.EN.2" )
     ( minOppExtension            "M5"		"VIA4"		(0.02  0.08 ) 'ref "Mz.EN.1 Mz.EN.2" )

     ( minOppExtension            "M5"		"VIA5"		(0.08  0.08 ) 'ref "Mu.EN.2" )
     ( minOppExtension            "M6"		"VIA5"		(0.3  0.3 ) 'ref "Mu.EN.1" )

    ) ;orderedSpacings

    spacings(
     ( minWidth                   "OD"		0.08 'ref "OD.W.1R" )
     ( minSpacing                 "OD"		0.10 'ref "OD.S.1R" )
     ( minWidth                   "PO"		0.06 'ref "PO.W.1R" )
     ( minSameNetSpacing          "PO"		0.12 'ref "PO.S.1R" )
     ( minPRBoundaryInteriorHalo  "OD"		0.05 )
     ( keepPRBoundarySharedEdges  "OD"		t )
     ( minPRBoundaryInteriorHalo  "PO"		0.06 )
     ( keepPRBoundarySharedEdges  "PO"		t )
    ) ;spacings

    spacingTables(
    ;( constraint               layer1              [layer2]
    ;   (( index1Definitions    [index2Defintions]) [defaultValue] )
    ;   ( table) )
    ;( --------------------------------------------)
     ( minSpacing                "M1"
        (( "width"   nil  nil    "length"   nil   nil  )        0.09 )
        (
           (0.005     0.005     )       0.09
           (0.245     0.275     )       0.12
           (0.245     0.405     )       0.12
           (0.245     0.625     )       0.12
           (0.245     1.505     )       0.12
           (0.315     0.275     )       0.12
           (0.315     0.405     )       0.14
           (0.315     0.625     )       0.14
           (0.315     1.505     )       0.14
           (0.625     0.275     )       0.12
           (0.625     0.405     )       0.14
           (0.625     0.625     )       0.21
           (0.625     1.505     )       0.21
           (1.505     0.275     )       0.12
           (1.505     0.405     )       0.14
           (1.505     0.625     )       0.21
           (1.505     1.505     )       0.5
        )
     )
     ( minSpacing                "M2"
        (( "width"   nil  nil    "length"   nil   nil  )        0.09 )
        (
           (0.005     0.005     )       0.09
           (0.175     0.275     )       0.1
           (0.175     0.405     )       0.1
           (0.175     0.625     )       0.1
           (0.175     1.505     )       0.1
           (0.245     0.275     )       0.12
           (0.245     0.405     )       0.12
           (0.245     0.625     )       0.12
           (0.245     1.505     )       0.12
           (0.315     0.275     )       0.12
           (0.315     0.405     )       0.15
           (0.315     0.625     )       0.15
           (0.315     1.505     )       0.15
           (0.625     0.275     )       0.12
           (0.625     0.405     )       0.15
           (0.625     0.625     )       0.21
           (0.625     1.505     )       0.21
           (1.505     0.275     )       0.12
           (1.505     0.405     )       0.15
           (1.505     0.625     )       0.21
           (1.505     1.505     )       0.5
        )
     )
     ( minSpacing                "M3"
        (( "width"   nil  nil    "length"   nil   nil  )        0.09 )
        (
           (0.005     0.005     )       0.09
           (0.175     0.275     )       0.1
           (0.175     0.405     )       0.1
           (0.175     0.625     )       0.1
           (0.175     1.505     )       0.1
           (0.245     0.275     )       0.12
           (0.245     0.405     )       0.12
           (0.245     0.625     )       0.12
           (0.245     1.505     )       0.12
           (0.315     0.275     )       0.12
           (0.315     0.405     )       0.15
           (0.315     0.625     )       0.15
           (0.315     1.505     )       0.15
           (0.625     0.275     )       0.12
           (0.625     0.405     )       0.15
           (0.625     0.625     )       0.21
           (0.625     1.505     )       0.21
           (1.505     0.275     )       0.12
           (1.505     0.405     )       0.15
           (1.505     0.625     )       0.21
           (1.505     1.505     )       0.5
        )
     )
     ( minSpacing                "M4"
        (( "width"   nil  nil    "length"   nil   nil  )        0.09 )
        (
           (0.005     0.005     )       0.09
           (0.175     0.275     )       0.1
           (0.175     0.405     )       0.1
           (0.175     0.625     )       0.1
           (0.175     1.505     )       0.1
           (0.245     0.275     )       0.12
           (0.245     0.405     )       0.12
           (0.245     0.625     )       0.12
           (0.245     1.505     )       0.12
           (0.315     0.275     )       0.12
           (0.315     0.405     )       0.15
           (0.315     0.625     )       0.15
           (0.315     1.505     )       0.15
           (0.625     0.275     )       0.12
           (0.625     0.405     )       0.15
           (0.625     0.625     )       0.21
           (0.625     1.505     )       0.21
           (1.505     0.275     )       0.12
           (1.505     0.405     )       0.15
           (1.505     0.625     )       0.21
           (1.505     1.505     )       0.5
        )
     )
    ) ;spacingTables

    orderedSpacings(
     ( minEnclosure               "NW"		"DNW"		1.0 'ref "DNW.EN.1R" )
     ( minEnclosure               "PO"  	"OD"        0.11 'ref "PO.EX.1R" )
     ( minOppExtension            "OD"		"CO"		(0.03 0.04) 'ref "CO.EN.1R CO.EN.1.1" )
     ( minOppExtension            "PO"		"CO"		(0.01 0.04) 'ref "CO.EN.2 CO.EN.3R" )
     ( minOppExtension            "M1"		"CO"		(0.03 0.05) 'ref "M1.EN.1R M1.EN.2R" )
     ( minOppExtension            "M1"		"VIA1"		(0.03 0.05) 'ref "VIAx.EN.1R VIAx.EN.2R" )
     ( minOppExtension            "M2"		"VIA1"		(0.03 0.05) 'ref "Mx.EN.1R Mx.EN.2R" )
     ( minOppExtension            "M2"		"VIA2"		(0.03 0.05) 'ref "VIAx.EN.1R VIAx.EN.2R" )
     ( minOppExtension            "M3"		"VIA2"		(0.03 0.05) 'ref "Mx.EN.1R Mx.EN.2R" )
     ( minOppExtension            "M3"		"VIA3"		(0.03 0.05) 'ref "VIAx.EN.1R VIAx.EN.2R" )
     ( minOppExtension            "M4"		"VIA3"		(0.03 0.05) 'ref "Mx.EN.1R Mx.EN.2R" )
    ) ;orderedSpacings
 
  ) ; DFM_1P6M_0Y1Z0R1U"


 ;( group	[override] )
 ;( -----	---------- )
  ( "minVIAxSpacingCG"	nil nil 'and
    spacings(
     ( minViaSpacing              "CO" 'sameNet	0.08 'ref "CO.S.1" )
     ( minViaSpacing              "CO" 		0.10 'ref "CO.S.2.1" )
     ( viaSpacing                 "CO"		(3 0.11 0.1) 'ref "CO.S.2" )
     ( minViaSpacing              "VIA1" 'sameNet  0.07 'ref "VIAx.S.1" )
     ( minViaSpacing              "VIA1"   0.095 'ref "VIAx.S.3" )
     ( viaSpacing                 "VIA1" 	(3 0.098 0.09) 'ref "VIAx.S.2" )

     ( minViaSpacing              "VIA2" 'sameNet  0.07 'ref "VIAx.S.1" )
     ( minViaSpacing              "VIA2"   0.095 'ref "VIAx.S.3" )
     ( viaSpacing                 "VIA2" 	(3 0.098 0.09) 'ref "VIAx.S.2" )

     ( minViaSpacing              "VIA3" 'sameNet  0.07 'ref "VIAx.S.1" )
     ( minViaSpacing              "VIA3"   0.095 'ref "VIAx.S.3" )
     ( viaSpacing                 "VIA3" 	(3 0.098 0.09) 'ref "VIAx.S.2" )

     ( minViaSpacing              "VIA4"   0.34 'ref "VIAz.S.1" )
     ( viaSpacing                 "VIA4"   (3 0.56 0.54) 'ref "VIAz.S.2" )

     ( minViaSpacing              "VIA5"   0.34 'ref "VIAz.S.1" )
     ( viaSpacing                 "VIA5"   (3 0.56 0.54) 'ref "VIAz.S.2" )

	)
  )

 ;( group	[override] )
 ;( -----	---------- )
  ( "minProtrusionNumCutCG"	nil nil 'and
    spacings(
     ( minProtrusionNumCut        "VIA1" 	(0.14 0.21 0.21 2) 'ref "VIAx.R.2.1" )
     ( minProtrusionNumCut        "VIA1" 	(0.63 0.21 0.21 4) 'ref "VIAx.R.2.2" )
     ( minProtrusionNumCut        "VIA1" 	(0.14 0.55 0.55 4) 'ref "VIAx.R.3.1" )
     ( minProtrusionNumCut        "VIA1" 	(0.83 0.55 0.55 9) 'ref "VIAx.R.3.2" )
     ( minProtrusionNumCut        "VIA1" 	(1.14 0.21 0.21 2) 'ref "VIAx.R.4" )
     ( minProtrusionNumCut        "VIA1" 	(2.8  1.4  1.4  2) 'ref "VIAx.R.5" )
     ( minProtrusionNumCut        "VIA1" 	(7.1 7 2.1 2) 'ref "VIAx.R.6" )

     ( minProtrusionNumCut        "VIA2" 	(0.14 0.21 0.21 2) 'ref "VIAx.R.2.1" )
     ( minProtrusionNumCut        "VIA2" 	(0.63 0.21 0.21 4) 'ref "VIAx.R.2.2" )
     ( minProtrusionNumCut        "VIA2" 	(0.14 0.55 0.55 4) 'ref "VIAx.R.3.1" )
     ( minProtrusionNumCut        "VIA2" 	(0.83 0.55 0.55 9) 'ref "VIAx.R.3.2" )
     ( minProtrusionNumCut        "VIA2" 	(1.14 0.21 0.21 2) 'ref "VIAx.R.4" )
     ( minProtrusionNumCut        "VIA2" 	(2.8  1.4  1.4  2) 'ref "VIAx.R.5" )
     ( minProtrusionNumCut        "VIA2" 	(7.1 7 2.1 2) 'ref "VIAx.R.6" )

     ( minProtrusionNumCut        "VIA3" 	(0.14 0.21 0.21 2) 'ref "VIAx.R.2.1" )
     ( minProtrusionNumCut        "VIA3" 	(0.63 0.21 0.21 4) 'ref "VIAx.R.2.2" )
     ( minProtrusionNumCut        "VIA3" 	(0.14 0.55 0.55 4) 'ref "VIAx.R.3.1" )
     ( minProtrusionNumCut        "VIA3" 	(0.83 0.55 0.55 9) 'ref "VIAx.R.3.2" )
     ( minProtrusionNumCut        "VIA3" 	(1.14 0.21 0.21 2) 'ref "VIAx.R.4" )
     ( minProtrusionNumCut        "VIA3" 	(2.8  1.4  1.4  2) 'ref "VIAx.R.5" )
     ( minProtrusionNumCut        "VIA3" 	(7.1 7 2.1 2) 'ref "VIAx.R.6" )

     ( minProtrusionNumCut        "VIA4"   (1.7 1.8 1.8 2) 'ref "VIAz.R.2" )
     ( minProtrusionNumCut        "VIA4"   (5 10 3 2) 'ref "VIAz.R.3" )

     ( minProtrusionNumCut        "VIA5"   (1.7 1.8 1.8 2) 'ref "VIAz.R.2" )
     ( minProtrusionNumCut        "VIA5"   (5 10 3 2) 'ref "VIAz.R.3" )

	)
  )

 ;( group	[override] )
 ;( -----	---------- )
  ( "foundry"	nil

	memberConstraintGroups(
 	; listed in order of precedence
 	; -----------------------------
  	  "minVIAxSpacingCG"
      "minProtrusionNumCutCG"
	)

    spacings(
     ( minWidth                   "VIA4"   0.36 'ref "VIAz.W.1" )
     ( maxWidth                   "VIA4"   0.36 'ref "VIAz.W.1" )
     ( minWidth                   "M5"  	0.4 'ref "Mz.W.1" )
     ( maxWidth                   "M5"  	13.2 'ref "Mz.W.2" )
     ( minArea                    "M5"  	0.565 'ref "Mz.A.1" )
     ( minHoleArea                "M5"  	0.565 'ref "Mz.A.2" )

     ( minWidth                   "VIA5"   0.36 'ref "VIAz.W.1" )
     ( maxWidth                   "VIA5"   0.36 'ref "VIAz.W.1" )
     ( minWidth                   "M6"  	2.00 'ref "Mu.W.1" )
     ( maxWidth                   "M6"  	12.00 'ref "Mu.W.2" )
     ( minArea                    "M6"  	9.00 'ref "Mu.A.1" )
     ( minHoleArea                "M6"  	9.00 'ref "Mu.A.2" )

     ( minPRBoundaryInteriorHalo  "M5"  	0.2   'coincidentAllowed )
     ( keepPRBoundarySharedEdges  "M5"  	t )
     ( minPRBoundaryExtension     "M5"  	0.4   'coincidentAllowed )

     ( minPRBoundaryInteriorHalo  "M6"  	0.5   'coincidentAllowed )
     ( keepPRBoundarySharedEdges  "M6"  	t )
     ( minPRBoundaryExtension     "M6"  	1.0   'coincidentAllowed )

    ) ;spacings

    viaStackingLimits(
     ( 4   "M1"   "M4" )
    ) ;viaStackingLimits

    spacingTables(
    ;( constraint 		layer1 		    [layer2]
    ;   (( index1Definitions    [index2Defintions]) [defaultValue] )
    ;   ( table) )
    ;( --------------------------------------------)
     ( minNumCut                 "VIA4"
	(( "width"	 nil 	 nil ) )
        (
           0.4       1
           1.8       2
        )
     )
     ( minSpacing                "M5"
        (( "width"   nil  nil    "length"   nil   nil  )        0.4 )
        (
           (0.005     0.005     )       0.4
           (1.505     1.505     )       0.5
           (1.505     4.505     )       0.5
           (4.505     1.505     )       0.5
           (4.505     4.505     )       1.5
        )
     )
     ( minDensity                "M5"
        (( "step"        nil     nil) )
        (
           62.5      10.0
        )
     )
     ( maxDensity                "M5"
        (( "step"        nil     nil) )
        (
           62.5      85.0
           100.0     50.0
        )
     )

     ( minNumCut                 "VIA5"
	(( "width"	 nil 	 nil ) )
        (
           0.4       1
           1.8       2
        )
     )
     ( minDensity                "M6"
        (( "step"        nil     nil) )
        (
           62.5      10.0
        )
     )
     ( maxDensity                "M6"
        (( "step"        nil     nil) )
        (
           62.5      85.0
        )
     )

    ) ;spacingTables

    orderedSpacings(
     ( minOppExtension            "M4" 	"VIA4"     (0.02  0.08 ) 'ref "VIAz.EN.1 VIAz.EN.2" )
     ( minOppExtension            "M5"  	"VIA4"     (0.02  0.08 ) 'ref "Mz.EN.1 Mz.EN.2" )

     ( minOppExtension            "M5" 	"VIA5"     (0.08  0.08 ) 'ref "Mu.EN.2" )
     ( minOppExtension            "M6"  	"VIA5"  	(0.3  0.3 ) 'ref "Mu.EN.1" )

    ) ;orderedSpacings

    spacings(
     ( minWidth                   "PDK"		0.34 'ref "NW.S.1" )
     ( minSpacing                 "PDK"		0.34 'ref "NW.W.1" )
     ( minWidth                   "OD"		0.06 'ref "OD.W.1" )
     ( minSpacing                 "OD"		0.08 'ref "OD.S.1" )
     ( minArea                    "OD"		0.035 'ref "OD.A.1" )
     ( minHoleArea                "OD"		0.04 'ref "OD.A.3" )
     ( minWidth                   "DNW"		3 'ref "DNW.W.1" )
     ( minSpacing                 "DNW"		3.5 'ref "DNW.S.1" )
     ( minWidth                   "NW"		0.34 'ref "NW.W.1" )
     ( minSpacing                 "NW"		0.34 'ref "NW.S.1" )
     ( minHoleArea                "NW"		0.64 'ref "NW.A.2" )
     ( minArea                    "NW"		0.64 'ref "NW.A.1" )
     ( minWidth                   "NT_N"	0.34 'ref "NT_N.W.1" )
     ( minSpacing                 "NT_N"	0.34 'ref "NT_N.S.1" )
     ( minArea                    "NT_N"	0.64 'ref "NT_N.A.1" )
     ( minHoleArea                "NT_N"	0.64 'ref "NT_N.A.2" )
     ( minWidth                   "OD_12"	0.34 'ref "OD_12.W.1" )
     ( minWidth                   "OD_18"	0.34 'ref "OD2.W.1" )
     ( minWidth                   "OD_25"	0.34 'ref "OD2.W.1" )
     ( minWidth                   "OD_33"	0.34 'ref "OD2.W.1" )
     ( minSpacing                 "OD_12"	0.34 'ref "OD_12.S.1" )
     ( minSpacing                 "OD_18"	0.34 'ref "OD2.S.1" )
     ( minSpacing                 "OD_25"	0.34 'ref "OD2.S.1" )
     ( minSpacing                 "OD_33"	0.34 'ref "OD2.S.1" )
     ( minArea                    "OD_12"	0.64 'ref "OD_12.A.1" )
     ( minHoleArea                "OD_12"	0.64 'ref "OD_12.A.2" )
     ( minWidth                   "PO"		0.04 'ref "PO.W.1" )
     ( minDiagonalWidth           "PO"		0.17 'ref "PO.W.7" )

     ( minDiagonalSpacing         "PO"		0.17 'ref "PO.S.16" )
     ( minArea                    "PO"		0.022 'ref "PO.A.1" )
     ( minHoleArea                "PO"		0.04 'ref "PO.A.3" )
     ( minWidth                   "VTH_N"	0.18 'ref "VTH_N.W.1" )
     ( minSpacing                 "VTH_N"	0.18 'ref "VTH_N.S.1" )
     ( minArea                    "VTH_N"	0.19 'ref "VTH_N.A.1" )
     ( minHoleArea                "VTH_N"	0.19 'ref "VTH_N.A.2" )
     ( minWidth                   "VTH_P"	0.18 'ref "VTH_P.W.1" )
     ( minSpacing                 "VTH_P"	0.18 'ref "VTH_P.S.1" )
     ( minArea                    "VTH_P"	0.19 'ref "VTH_P.A.1" )
     ( minHoleArea                "VTH_P"	0.19 'ref "VTH_P.A.2" )
     ( minWidth                   "VTL_N"	0.18 'ref "VTL_N.W.1" )
     ( minSpacing                 "VTL_N"	0.18 'ref "VTL_N.S.1" )
     ( minArea                    "VTL_N"	0.19 'ref "VTL_N.A.1" )
     ( minHoleArea                "VTL_N"	0.19 'ref "VTL_N.A.2" )
     ( minWidth                   "VTL_P"	0.18 'ref "VTL_P.W.1" )
     ( minSpacing                 "VTL_P"	0.18 'ref "VTL_P.S.1" )
     ( minArea                    "VTL_P"	0.19 'ref "VTL_P.A.1" )
     ( minHoleArea                "VTL_P"	0.19 'ref "VTL_P.A.2" )
     ( minWidth                   "PP"		0.18 'ref "PP.W.1" )
     ( minSpacing                 "PP"		0.18 'ref "PP.S.1" )
     ( minArea                    "PP"		0.11 'ref "PP.A.1" )
     ( minHoleArea                "PP"		0.11 'ref "PP.A.2" )
     ( minWidth                   "NP"		0.18 'ref "NP.W.1" )
     ( minSpacing                 "NP"		0.18 'ref "NP.S.1" )
     ( minArea                    "NP"		0.11 'ref "NP.A.1" )
     ( minHoleArea                "NP"		0.11 'ref "NP.A.2" )
     ( minWidth                   "RPO"		0.40 'ref "RPO.W.1" )
     ( minSpacing                 "RPO"		0.40 'ref "RPO.S.1" )
     ( minArea                    "RPO"		1.00 'ref "RPO.A.1" )
     ( minHoleArea                "RPO"		1.00 'ref "RPO.A.2" )
     ( minWidth                   "CO"		0.06 'ref "CO.W.1" )
     ( maxWidth                   "CO"		0.06 'ref "CO.W.1" )


     ( minWidth                   "M1"		0.07 'ref "M1.W.1" )
     ( maxWidth                   "M1"		4.95  'ref "M1.W.3" )
     ( minDiagonalWidth           "M1"		0.17 'ref "M1.W.2" )

     ( minEndOfLineSpacing        "M1"		(0.09 0.025 0.07 0.025 2 0.08) 'ref "M1.S.5" )
     ( minDiagonalSpacing         "M1"		0.17 'ref "M1.S.6" )
     ( minArea                    "M1"		0.0215 'ref "M1.A.1" )
     ( minHoleArea                "M1"		0.2 'ref "M1.A.3" )
     ( minWidth                   "VIA1" 	0.07 'ref "VIAx.W.1" )
     ( maxWidth                   "VIA1" 	0.07 'ref "VIAx.W.1" )
     ( minWidth                   "M2"		0.07 'ref "Mx.W.1" )
     ( maxWidth                   "M2"		4.95 'ref "Mx.W.3" )
     ( minDiagonalWidth           "M2"		0.17 'ref "Mx.W.2" )
     ( minEndOfLineSpacing        "M2"		(0.1 0.035 0.1 0.035 2 0.1) 'ref "Mx.S.5" )
     ( minDiagonalSpacing         "M2"		0.17 'ref "Mx.S.6" )
     ( minArea                    "M2"		0.027 'ref "Mx.A.1" )
     ( minHoleArea                "M2"		0.2 'ref "Mx.A.3" )
     ( minWidth                   "VIA2" 	0.07 'ref "VIAx.W.1" )
     ( maxWidth                   "VIA2" 	0.07 'ref "VIAx.W.1" )
     ( minWidth                   "M3"		0.07 'ref "Mx.W.1" )
     ( maxWidth                   "M3"		4.95 'ref "Mx.W.3" )
     ( minDiagonalWidth           "M3"		0.17 'ref "Mx.W.2" )
     ( minEndOfLineSpacing        "M3"		(0.1 0.035 0.1 0.035 2 0.1) 'ref "Mx.S.5" )
     ( minDiagonalSpacing         "M3"		0.17 'ref "Mx.S.6" )
     ( minArea                    "M3"		0.027 'ref "Mx.A.1" )
     ( minHoleArea                "M3"		0.2 'ref "Mx.A.3" )
     ( minWidth                   "VIA3" 	0.07 'ref "VIAx.W.1" )
     ( maxWidth                   "VIA3" 	0.07 'ref "VIAx.W.1" )
     ( minWidth                   "M4"		0.07 'ref "Mx.W.1" )
     ( maxWidth                   "M4"		4.95 'ref "Mx.W.3" )
     ( minDiagonalWidth           "M4"		0.17 'ref "Mx.W.2" )
     ( minEndOfLineSpacing        "M4"		(0.1 0.035 0.1 0.035 2 0.1) 'ref "Mx.S.5" )
     ( minDiagonalSpacing         "M4"		0.17 'ref "Mx.S.6" )
     ( minArea                    "M4"		0.027 'ref "Mx.A.1" )
     ( minHoleArea                "M4"		0.2 'ref "Mx.A.3" )
     ( minWidth                   "RV"		2 'ref "RV.W.1" )
     ( minSpacing                 "RV"		2 'ref "RV.S.1" )
     ( minWidth                   "AP"		2 'ref "AP.W.1" )
     ( maxWidth                   "AP"		35 'ref "AP.W.2" )
     ( minSpacing                 "AP"		2 'ref "AP.S.1" )
     ( minDensity                 "AP"		10.0 'ref "AP.DN.1" )
     ( maxDensity                 "AP"		70.0 'ref "AP.DN.1.1" )
     ( minSpacing                 "NW"		"DNW"		2.5 'ref "DNW.S.2" )
     ( minSpacing                 "OD"		"NW"		0.08 'ref "NW.S.5 NW.S.6" )
     ( minSpacing                 "RPO"		"NW"		0.3 'ref "NWROD.S.2" )
     ( minSpacing                 "OD"		"NT_N"		0.38 'ref "NT_N.S.2" )
     ( minSpacing                 "NW"		"NT_N"		1 'ref "NT_N.S.3" )
     ( minSpacing                 "OD"		"OD_18"		0.2 'ref "OD2.S.2" )
     ( minSpacing                 "OD"		"OD_25"		0.2 'ref "OD2.S.2" )
     ( minSpacing                 "OD"		"OD_33"		0.2 'ref "OD2.S.2" )
     ( minSpacing                 "PO"		"OD_18"		0.25 'ref "OD2.S.3" )
     ( minSpacing                 "PO"		"OD_25"		0.25 'ref "OD2.S.3" )
     ( minSpacing                 "PO"		"OD_33"		0.25 'ref "OD2.S.3" )
     ( minSpacing                 "NW"		"OD_18"		0.34 'ref "OD2.S.5" )
     ( minSpacing                 "NW"		"OD_25"		0.34 'ref "OD2.S.5" )
     ( minSpacing                 "NW"		"OD_33"		0.34 'ref "OD2.S.5" )
     ( minSpacing                 "OD_18"	"OD_25"		0.34 'ref "OD2.S.1" )
     ( minSpacing                 "OD_18"	"OD_33"		0.34 'ref "OD2.S.1" )
     ( minSpacing                 "OD_25"	"OD_33"		0.34 'ref "OD2.S.1" )
     ( minSpacing                 "OD"		"PO"		0.03 'ref "PO.S.4" )
     ( minSpacing                 "OD"		"RPO"		0.22 'ref "RPO.S.2" )
     ( minSpacing                 "CO"		"RPO"		0.22 'ref "RPO.S.3" )
     ( minSpacing                 "PO"		"RPO"		0.30 'ref "RPO.S.5" )
     ( minSpacing                 "PO"		"CO"		0.04 'ref "CO.S.3" )
     ( minSpacing                 "OD"		"CO"		0.05 'ref "CO.S.4" )
     ( minSpacing                 "PP"		"CO"		0.04 'ref "CO.S.6" )
     ( minSpacing                 "PP"		"NP"		0.0 'ref "PP.R.2" )
     ( minSpacing                 "NP"		"CO"		0.04 'ref "CO.S.6" )
     ( minSpacing                 "PP"		"OD"		0.02 'ref "PP.S.4" )
     ( minSpacing                 "NP"		"OD"		0.02 'ref "NP.S.4" )
     ( minSameNetSpacing          "VIA1"	"CO"		0.0 )
     ( minSameNetSpacing          "VIA2"	"VIA1"		0.0 )
     ( minSameNetSpacing          "VIA3"	"VIA2"		0.0 )
     ( minSameNetSpacing          "VIA4"	"VIA3"		0.0 )
     ( minSameNetSpacing          "VIA5"	"VIA4"		0.0 )
     ( stackable                  "VIA1"	"VIA2"		t )
     ( stackable                  "VIA2"	"VIA3"		t )
     ( stackable                  "VIA3"	"VIA4"		t )
     ( minPRBoundaryInteriorHalo  "NW"		0.17  'coincidentAllowed )
     ( keepPRBoundarySharedEdges  "NW"		t )
     ( minPRBoundaryExtension     "NW"		0.04  'coincidentAllowed )
     ( minPRBoundaryInteriorHalo  "OD"		0.04 )
     ( keepPRBoundarySharedEdges  "OD"		t )
     ( minPRBoundaryInteriorHalo  "PP"		0.09  'coincidentAllowed )
     ( keepPRBoundarySharedEdges  "PP"		t )
     ( minPRBoundaryExtension     "PP"		0.04  'coincidentAllowed )
     ( minPRBoundaryInteriorHalo  "NP"		0.09  'coincidentAllowed )
     ( keepPRBoundarySharedEdges  "NP"		t )
     ( minPRBoundaryExtension     "NP"		0.04  'coincidentAllowed )
     ( minPRBoundaryInteriorHalo  "PO"		0.05 )
     ( keepPRBoundarySharedEdges  "PO"		t )
     ( minPRBoundaryInteriorHalo  "M1"		0.035  'coincidentAllowed )
     ( keepPRBoundarySharedEdges  "M1"		t )
     ( minPRBoundaryExtension     "M1"		0.07   'coincidentAllowed )
     ( minPRBoundaryInteriorHalo  "M2"		0.035  'coincidentAllowed )
     ( keepPRBoundarySharedEdges  "M2"		t )
     ( minPRBoundaryExtension     "M2"		0.07   'coincidentAllowed )
     ( minPRBoundaryInteriorHalo  "M3"		0.035  'coincidentAllowed )
     ( keepPRBoundarySharedEdges  "M3"		t )
     ( minPRBoundaryExtension     "M3"		0.07   'coincidentAllowed )
     ( minPRBoundaryInteriorHalo  "M4"		0.035  'coincidentAllowed )
     ( keepPRBoundarySharedEdges  "M4"		t )
     ( minPRBoundaryExtension     "M4"		0.07   'coincidentAllowed )
    ) ;spacings

    viaStackingLimits(
     ( 4   "M1"   "M4" )
    ) ;viaStackingLimits

    spacingTables(
    ;( constraint 		layer1 		    [layer2]
    ;   (( index1Definitions    [index2Defintions]) [defaultValue] )
    ;   ( table) )
    ;( --------------------------------------------)
     ( minSpacing                "PO"	
	(( "width"   nil  nil 	 "length"   nil   nil  )	0.1 )
	(
           (0.005     0.005     )       0.1            
           (0.125     0.145     )       0.16            
	)
     )
     ( minSpacing                "M1"	
	(( "width"   nil  nil 	 "length"   nil   nil  )	0.07 )
	(
           (0.005     0.005     )       0.07            
           (0.175     0.275     )       0.08            
           (0.175     0.405     )       0.08            
           (0.175     0.625     )       0.08
           (0.175     1.505     )       0.08
           (0.245     0.275     )       0.12
           (0.245     0.405     )       0.12
           (0.245     0.625     )       0.12
           (0.245     1.505     )       0.12
           (0.315     0.275     )       0.12
           (0.315     0.405     )       0.14
           (0.315     0.625     )       0.14
           (0.315     1.505     )       0.14
           (0.625     0.275     )       0.12
           (0.625     0.405     )       0.14
           (0.625     0.625     )       0.21
           (0.625     1.505     )       0.21
           (1.505     0.275     )       0.12
           (1.505     0.405     )       0.14
           (1.505     0.625     )       0.21
           (1.505     1.505     )       0.5
	)
     )
     ( minDensity                "M1"	
	(( "step"	 nil 	 nil) )
	(
	   	   62.5      10.0      
	)
     )
     ( maxDensity                "M1"	
	(( "step"	 nil 	 nil) )
	(
	       62.5      85.0      
	       100.0     50.0      
	)
     )
     ( minNumCut                 "VIA1"	
	(( "width"	 nil 	 nil ) )
	(
	       0.07      1         
	       0.21      2         
	       0.55      4         
	)
     )
     ( minSpacing                "M2"	
	(( "width"   nil  nil 	 "length"   nil   nil  )	0.07 )
	(
           (0.005     0.005     )       0.07
           (0.175     0.275     )       0.1
           (0.175     0.405     )       0.1
           (0.175     0.625     )       0.1
           (0.175     1.505     )       0.1
           (0.245     0.275     )       0.12
           (0.245     0.405     )       0.12
           (0.245     0.625     )       0.12
           (0.245     1.505     )       0.12
           (0.315     0.275     )       0.12
           (0.315     0.405     )       0.15
           (0.315     0.625     )       0.15
           (0.315     1.505     )       0.15
           (0.625     0.275     )       0.12
           (0.625     0.405     )       0.15
           (0.625     0.625     )       0.21
           (0.625     1.505     )       0.21
           (1.505     0.275     )       0.12
           (1.505     0.405     )       0.15
           (1.505     0.625     )       0.21
           (1.505     1.505     )       0.5
        )
     )
     ( minDensity                "M2"
        (( "step"        nil     nil) )
        (
           62.5      10.0
        )
     )
     ( maxDensity                "M2"
        (( "step"        nil     nil) )
        (
           62.5      85.0
           100.0     50.0
        )
     )
     ( minNumCut                 "VIA2"	
	(( "width"	 nil 	 nil ) )
	(
	       0.07      1         
	       0.21      2         
	       0.55      4         
	)
     )
     ( minSpacing                "M3"	
	(( "width"   nil  nil 	 "length"   nil   nil  )	0.07 )
	(
           (0.005     0.005     )       0.07
           (0.175     0.275     )       0.1
           (0.175     0.405     )       0.1
           (0.175     0.625     )       0.1
           (0.175     1.505     )       0.1
           (0.245     0.275     )       0.12
           (0.245     0.405     )       0.12
           (0.245     0.625     )       0.12
           (0.245     1.505     )       0.12
           (0.315     0.275     )       0.12
           (0.315     0.405     )       0.15
           (0.315     0.625     )       0.15
           (0.315     1.505     )       0.15
           (0.625     0.275     )       0.12
           (0.625     0.405     )       0.15
           (0.625     0.625     )       0.21
           (0.625     1.505     )       0.21
           (1.505     0.275     )       0.12
           (1.505     0.405     )       0.15
           (1.505     0.625     )       0.21
           (1.505     1.505     )       0.5
        )
     )
     ( minDensity                "M3"
        (( "step"        nil     nil) )
        (
           62.5      10.0
        )
     )
     ( maxDensity                "M3"
        (( "step"        nil     nil) )
        (
           62.5      85.0
           100.0     50.0
        )
     )
     ( minNumCut                 "VIA3"	
	(( "width"	 nil 	 nil ) )
	(
	       0.07      1         
	       0.21      2         
	       0.55      4         
	)
     )
     ( minSpacing                "M4"	
	(( "width"   nil  nil 	 "length"   nil   nil  )	0.07 )
	(
           (0.005     0.005     )       0.07
           (0.175     0.275     )       0.1
           (0.175     0.405     )       0.1
           (0.175     0.625     )       0.1
           (0.175     1.505     )       0.1
           (0.245     0.275     )       0.12
           (0.245     0.405     )       0.12
           (0.245     0.625     )       0.12
           (0.245     1.505     )       0.12
           (0.315     0.275     )       0.12
           (0.315     0.405     )       0.15
           (0.315     0.625     )       0.15
           (0.315     1.505     )       0.15
           (0.625     0.275     )       0.12
           (0.625     0.405     )       0.15
           (0.625     0.625     )       0.21
           (0.625     1.505     )       0.21
           (1.505     0.275     )       0.12
           (1.505     0.405     )       0.15
           (1.505     0.625     )       0.21
           (1.505     1.505     )       0.5
        )
     )
     ( minDensity                "M4"
        (( "step"        nil     nil) )
        (
           62.5      10.0
        )
     )
     ( maxDensity                "M4"
        (( "step"        nil     nil) )
        (
           62.5      85.0
           100.0     50.0
        )
     )
    ) ;spacingTables

    orderedSpacings(
     ( minEnclosure               "NW"		"OD"		0.08 'ref "NW.EN.1 NW.EN.2" )
     ( minEnclosure               "NT_N"	"OD"		0.26 'ref "NT_N.EN.1" )
     ( minEnclosure               "NW"  	"OD_18"     0.34 'ref "OD2.EX.1" )
     ( minEnclosure               "NW"  	"OD_25"     0.34 'ref "OD2.EX.1" )
     ( minEnclosure               "NW"  	"OD_33"     0.34 'ref "OD2.EX.1" )

     ( minEnclosure               "OD_18" 	"NW"    	0.34 'ref "OD2.EX.2" )
     ( minEnclosure               "OD_25"   "NW"    	0.34 'ref "OD2.EX.2" )
     ( minEnclosure               "OD_33"   "NW"    	0.34 'ref "OD2.EX.2" )
     ( minEnclosure               "OD_18"   "OD"    	0.2  'ref "OD2.EX.3" )
     ( minEnclosure               "OD_25"   "OD"    	0.2  'ref "OD2.EX.3" )
     ( minEnclosure               "OD_33"   "OD"    	0.2  'ref "OD2.EX.3" )
     ( minEnclosure               "PO"  	"OD"        0.09 'ref "PO.EX.1" )
     ( minEnclosure               "OD"  	"PO"        0.09 'ref "PO.EX.2" )
     ( minEnclosure               "PP"  	"PO"        0.11 'ref "PP.EN.1" )
     ( minEnclosure               "PP"  	"OD"        0.02 'ref "PP.EX.2" )
     ( minEnclosure               "NP"  	"PO"        0.11 'ref "NP.EN.1" )
     ( minEnclosure               "NP"  	"OD"        0.02 'ref "NP.EX.2" )
     ( minEnclosure               "RPO" 	"OD"        0.22 'ref "RPO.EX.1" )
     ( minEnclosure               "RPO" 	"PO"        0.22 'ref "RPO.EX.1" )
     ( minEnclosure               "OD"  	"RPO"       0.22 'ref "RPO.EX.2" )
     ( minEnclosure               "NP"		"NW"		0.18 'ref "LDN.EX.1" )
     ( minExtension               "DNW" 	"NW"		0.4 'ref "DNW.O.1" )
     ( minExtension               "NW" 		"OD_18"		0.34 'ref "OD2.O.1" )
     ( minExtension               "NW" 		"OD_25"		0.34 'ref "OD2.O.1" )
     ( minExtension               "NW" 		"OD_33"		0.34 'ref "OD2.O.1" )
     ( minExtension               "NP"  	"OD_18"     0.18 'ref "LDN.O.1" )
     ( minExtension               "NP"  	"OD_25"     0.18 'ref "LDN.O.1" )
     ( minExtension               "NP"  	"OD_33"     0.18 'ref "LDN.O.1" )
     ( minExtension               "PP"  	"NW"        0.18 'ref "LDP.O.1" )
     ( minExtension               "PP"  	"OD_18"     0.18 'ref "LDP.O.2" )
     ( minExtension               "PP"  	"OD_25"     0.18 'ref "LDP.O.2" )
     ( minExtension               "PP"  	"OD_33"     0.18 'ref "LDP.O.2" )
     ( minOppExtension            "OD"		"CO"		(0.01 0.03) 'ref "CO.EN.1 CO.EN.1.1" )
     ( minOppExtension            "PO"		"CO"		(0.01 0.02) 'ref "CO.EN.2 CO.EN.3" )
     ( minOppExtension            "M1"		"CO"		(0.00 0.03) 'ref "M1.EN.1 M1.EN.2" )
     ( minOppExtension            "M1"		"VIA1"		(0.00 0.03) 'ref "VIAx.EN.1 VIAx.EN.2" )
     ( minOppExtension            "M2"		"VIA1"		(0.00 0.03) 'ref "Mx.EN.1 Mx.EN.2" )
     ( minOppExtension            "M2"		"VIA2"		(0.00 0.03) 'ref "VIAx.EN.1 VIAx.EN.2" )
     ( minOppExtension            "M3"		"VIA2"		(0.00 0.03) 'ref "Mx.EN.1 Mx.EN.2" )
     ( minOppExtension            "M3"		"VIA3"		(0.00 0.03) 'ref "VIAx.EN.1 VIAx.EN.2" )
     ( minOppExtension            "M4"		"VIA3"		(0.00 0.03) 'ref "Mx.EN.1 Mx.EN.2" )
     ( minOppExtension            "M6"		"RV"		(0.5 0.5) 'ref "RV.EN.1" )
     ( minOppExtension            "AP"		"RV"		(0.5 0.5) 'ref "AP.EN.1" )
    ) ;orderedSpacings

    spacings(
     ( minSpacing                 "CO"   0.08 'ref "CO.S.1" )
     ( minSpacing                 "M1"   0.07 'ref "M1.S.1" )
     ( minSpacing                 "VIA1" 	0.07 'ref "VIAx.S.1" )
     ( minSpacing                 "M2"   0.07 'ref "Mx.S.1" )

     ( minSpacing                 "VIA2" 	0.07 'ref "VIAx.S.1" )
     ( minSpacing                 "M3"   0.07 'ref "Mx.S.1" )

     ( minSpacing                 "VIA3" 	0.07 'ref "VIAx.S.1" )
     ( minSpacing                 "M4"   0.07 'ref "Mx.S.1" )

     ( minSpacing                 "VIA4"   0.34 'ref "VIAz.S.1" )
     ( minSpacing                 "M5"   0.4 'ref "Mz.S.1" )

     ( minSpacing                 "VIA5"   0.34 'ref "VIAz.S.1" )
     ( minSpacing                 "M6"   1.0 'ref "Mu.S.1" )

	)

    orderedSpacings(
     ( minEnclosure               "OD"		"CO"		0.03 'ref "CO.EN.1.1" )
     ( minEnclosure               "PO"		"CO"		0.02 'ref "CO.EN.3" )
     ( minEnclosure               "M1"		"CO"		0.03 'ref "M1.EN.2" )
     ( minEnclosure               "M1"		"VIA1"		0.03 'ref "VIAx.EN.2" )
     ( minEnclosure               "M2"		"VIA1"		0.03 'ref " Mx.EN.2" )

     ( minEnclosure               "M2"		"VIA2"		0.03 'ref "VIAx.EN.2" )
     ( minEnclosure               "M3"		"VIA2"		0.03 'ref " Mx.EN.2" )

     ( minEnclosure               "M3"		"VIA3"		0.03 'ref "VIAx.EN.2" )
     ( minEnclosure               "M4"		"VIA3"		0.03 'ref " Mx.EN.2" )

     ( minEnclosure               "M4"   	"VIA4"     0.08  'ref "VIAz.EN.2" )
     ( minEnclosure               "M5"    	"VIA4"     0.08  'ref "Mz.EN.2" )

     ( minEnclosure               "M5"   	"VIA5"     0.08  'ref "Mu.EN.2" )
     ( minEnclosure               "M6"    	"VIA5"  	0.3  'ref "Mu.EN.1" )

     ( minEnclosure               "M6"		"RV"		0.5 'ref "RV.EN.1" )
     ( minEnclosure               "AP"		"RV"		0.5 'ref "AP.EN.1" )
    ) ;orderedSpacings

    antennaModels(
    ;( model )
    ;( ----- )
     ( "default"
       antenna(
	( areaRatio          "PO"     250.0 )
       ) ;antenna
       antenna(
	( areaRatio          "PO"     500.0 	'side )
       ) ;antenna
       antenna(
	( areaRatio          "CO"     10.0 )
       ) ;antenna
       antenna(
	( areaRatio          "VIA1"   20.0 )
       ) ;antenna
       antenna(
	( areaRatio          "VIA2"   20.0 )
       ) ;antenna
       antenna(
	( areaRatio          "VIA3"   20.0 )
       ) ;antenna
       antenna(
	( areaRatio          "VIA4"   20.0 )
       ) ;antenna
       antenna(
	( areaRatio          "VIA5"   20.0 )
       ) ;antenna
       cumulativeMetalAntenna(
	( areaRatio               5000.0 )
       ) ;cumulativeMetalAntenna
     ) ;default
     ( "second"
       antenna(
	( areaRatio          "PO"     250.0 )
       ) ;antenna
       antenna(
	( areaRatio          "PO"     500.0 	'side )
       ) ;antenna
       antenna(
	( areaRatio          "CO"     10.0 )
       ) ;antenna
       antenna(
	( areaRatio          "VIA1"   20.0 )
       ) ;antenna
       antenna(
	( areaRatio          "VIA2"   20.0 )
       ) ;antenna
       antenna(
	( areaRatio          "VIA3"   20.0 )
       ) ;antenna
       antenna(
	( areaRatio          "VIA4"   20.0 )
       ) ;antenna
       antenna(
	( areaRatio          "VIA5"   20.0 )
       ) ;antenna
       cumulativeMetalAntenna(
	( areaRatio               	1000.0 )
       ) ;cumulativeMetalAntenna
     ) ;second
    ) ;antennaModels

  ) ;foundry
) ;constraintGroups


;********************************
; DEVICES
;********************************
devices(
tcCreateCDSDeviceClass()

multipartPathTemplates(
; ( name [masterPath] [offsetSubpaths] [encSubPaths] [subRects] )
; 
;   masterPath:
;   (layer [width] [choppable] [endType] [beginExt] [endExt] [justify] [offset]
;   [connectivity])
; 
;   offsetSubpaths:
;   (layer [width] [choppable] [separation] [justification] [begOffset] [endOffset]
;   [connectivity])
; 
;   encSubPaths:
;   (layer [enclosure] [choppable] [separation] [begOffset] [endOffset]
;   [connectivity])
; 
;   subRects:
;   (layer [width] [length] [choppable] [separation] [justification] [space] [begOffset] [endOffset] [gap] 
;   [connectivity] [beginSegOffset] [endSegOffset])
; 
;   connectivity:
;   ([I/O type] [pin] [accDir] [dispPinName] [height] [ layer]
;    [layer] [justification] [font] [textOptions] [orientation]
;    [refHandle] [offset])
; 
; ( --------------------------------------------------------------------- )
  (NPO 
    (("PO" "drawing")	0.04	nil	truncate	0.0	0.0	center	0.0)
    nil
    ((("NP" "drawing")	-0.11	nil	0.11	0.11)
    )
    nil
  )
  (PPO 
    (("PO" "drawing")	0.04	nil	truncate	0.0	0.0	center	0.0)
    nil
    ((("PP" "drawing")	-0.11	nil	0.11	0.11)
    )
    nil
  )
  (NOD 
    (("OD" "drawing")	0.06	nil	truncate	0.0	0.0	center	0.0)
    nil
    ((("NP" "drawing")	-0.1	nil	0.1	0.1)
    )
    nil
  )
  (POD 
    (("OD" "drawing")	0.06	nil	truncate	0.0	0.0	center	0.0)
    nil
    ((("PP" "drawing")	-0.1	nil	0.1	0.1)
    )
    nil
  )
  (NTAP 
    (("OD" "drawing")	0.1	nil	truncate	0.0	0.0	center	0.0)
    nil
    ((("M1" "drawing")	-0.01	t	0.0	0.0)
     (("NP" "drawing")	-0.04	nil	0.0	0.0)
     (("NW" "drawing")	-0.12	nil	0.0	0.0)
    )
    ((("CO" "drawing")	0.06	0.06	t	0.0	center	0.1	-0.04	-0.04	distribute)
    )
  )
  (PTAP 
    (("OD" "drawing")	0.1	nil	truncate	0.0	0.0	center	0.0)
    nil
    ((("M1" "drawing")	-0.01	t	0.0	0.0)
     (("PP" "drawing")	-0.04	nil	0.0	0.0)
    )
    ((("CO" "drawing")	0.06	0.06	t	0.0	center	0.1	-0.04	-0.04	distribute)
    )
  )
  (M2_M1 
    (("M1" "drawing")	0.11	t	variable	0.02	0.02	center	0.0)
    nil
    ((("M2" "drawing")	0.0	t	0.0	0.0)
    )
    ((("VIA1" "drawing")	0.07	0.07	t	0.0	center	0.07	-0.02	-0.02	minimum)
    )
  )
  (M2_M1_DFM 
    (("M1" "drawing")	0.17	t	variable	0.02	0.02	center	0.0)
    nil
    ((("M2" "drawing")	0.0	t	0.0	0.0)
    )
    ((("VIA1" "drawing")	0.07	0.07	t	0.0	center	0.07	-0.05	-0.05	minimum)
    )
  )
  (M3_M2 
    (("M2" "drawing")	0.11	t	variable	0.02	0.02	center	0.0)
    nil
    ((("M3" "drawing")	0.0	t	0.0	0.0)
    )
    ((("VIA2" "drawing")	0.07	0.07	t	0.0	center	0.07	-0.02	-0.02	minimum)
    )
  )
  (M3_M2_DFM 
    (("M2" "drawing")	0.17	t	variable	0.02	0.02	center	0.0)
    nil
    ((("M3" "drawing")	0.0	t	0.0	0.0)
    )
    ((("VIA2" "drawing")	0.07	0.07	t	0.0	center	0.07	-0.05	-0.05	minimum)
    )
  )
  (M4_M3 
    (("M3" "drawing")	0.11	t	variable	0.02	0.02	center	0.0)
    nil
    ((("M4" "drawing")	0.0	t	0.0	0.0)
    )
    ((("VIA3" "drawing")	0.07	0.07	t	0.0	center	0.07	-0.02	-0.02	minimum)
    )
  )
  (M4_M3_DFM 
    (("M3" "drawing")	0.17	t	variable	0.02	0.02	center	0.0)
    nil
    ((("M4" "drawing")	0.0	t	0.0	0.0)
    )
    ((("VIA3" "drawing")	0.07	0.07	t	0.0	center	0.07	-0.05	-0.05	minimum)
    )
  )
)  ;multipartPathTemplates



;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;
; Device Extraction Declaration
;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;extractMOS(deviceName  recLayer gateLayer sdLayer bulkLayer [spiceModel])
extractMOS("nch" "ngate_core" "PO" "OD" "substrate")

;extractMOS(deviceName  recLayer gateLayer sdLayer bulkLayer [spiceModel])
extractMOS("nch_25" "ngate_25" "PO" "OD" "substrate")

;extractMOS(deviceName  recLayer gateLayer sdLayer bulkLayer [spiceModel])
extractMOS("nch_na" "ngate_na" "PO" "OD" "substrate")

;extractMOS(deviceName  recLayer gateLayer sdLayer bulkLayer [spiceModel])
extractMOS("nch_na25" "ngate_na25" "PO" "OD" "substrate")

;extractMOS(deviceName  recLayer gateLayer sdLayer bulkLayer [spiceModel])
extractMOS("nch_lvt" "ngate_lvt" "PO" "OD" "substrate")

;extractMOS(deviceName  recLayer gateLayer sdLayer bulkLayer [spiceModel])
extractMOS("nch_hvt" "ngate_hvt" "PO" "OD" "substrate")

;extractMOS(deviceName  recLayer gateLayer sdLayer bulkLayer [spiceModel])
extractMOS("pch" "pgate_core" "PO" "OD" "NW")

;extractMOS(deviceName  recLayer gateLayer sdLayer bulkLayer [spiceModel])
extractMOS("pch_25" "pgate_25" "PO" "OD" "NW")

;extractMOS(deviceName  recLayer gateLayer sdLayer bulkLayer [spiceModel])
extractMOS("pch_lvt" "pgate_lvt" "PO" "OD" "NW")

;extractMOS(deviceName  recLayer gateLayer sdLayer bulkLayer [spiceModel])
extractMOS("pch_hvt" "pgate_hvt" "PO" "OD" "NW")

;extractRES(deviceName  recLayer termLayer[spiceModel])
extractRES("rnpoly" "rnpoly" "PO" "rnpolyl")

;extractRES(deviceName  recLayer termLayer[spiceModel])
extractRES("rppoly" "rppoly" "PO" "rppolyl")

;extractRES(deviceName  recLayer termLayer[spiceModel])
extractRES("rnpolywo" "rnpolywo" "PO")

;extractRES(deviceName  recLayer termLayer[spiceModel])
extractRES("rppolywo" "rppolywo" "PO")

;extractRES(deviceName  recLayer termLayer[spiceModel])
extractRES("rnod" "rnod" "OD" "rnodl")

;extractRES(deviceName  recLayer termLayer[spiceModel])
extractRES("rpod" "rpod" "OD" "rpodl")

;extractRES(deviceName  recLayer termLayer[spiceModel])
extractRES("rnodwo" "rnodwo" "OD")

;extractRES(deviceName  recLayer termLayer[spiceModel])
extractRES("rpodwo" "rpodwo" "OD")

;extractRES(deviceName  recLayer termLayer[spiceModel])
extractRES("rnwod" "rnwod" "OD")

;extractRES(deviceName  recLayer termLayer[spiceModel])
extractRES("rnwsti" "rnwsti" "NW")


) ;devices


;********************************
; VIASPECS
;********************************

viaSpecs(
 ;(layer1  layer2  (viaDefName ...) 
 ;   [(        
 ;	(layer1MinWidth layer1MaxWidth layer2MinWidth layer2MaxWidth 
 ;            (viaDefName ...)) 
 ;	...         
 ;   )])       
 ;( ------------------------------------------------------------------------ ) 
   ( M5     M6      ("M6_M5")
   )
   ( M4     M5      ("M5_M4")
   )
   ( M3     M4      ("M4_M3")
   )
   ( M2     M3      ("M3_M2")
   )
   ( M1     M2      ("M2_M1")
   )
   ( PO      M1      ("M1_PO")
   )
) ;viaSpecs
