Fitter report for MyDDR3Controller_example
Wed Apr 13 06:15:14 2016
Quartus Prime Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. Bidir Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. DLL Summary
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Non-Global High Fan-Out Signals
 20. Fitter RAM Summary
 21. I/O Rules Summary
 22. I/O Rules Details
 23. I/O Rules Matrix
 24. Fitter Device Options
 25. Operating Settings and Conditions
 26. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------------+
; Fitter Summary                                                                             ;
+---------------------------------+----------------------------------------------------------+
; Fitter Status                   ; Failed - Wed Apr 13 06:15:14 2016                        ;
; Quartus Prime Version           ; 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition ;
; Revision Name                   ; MyDDR3Controller_example                                 ;
; Top-level Entity Name           ; MyDDR3Controller_example                                 ;
; Family                          ; Cyclone V                                                ;
; Device                          ; 5CGXFC7C7F23C8                                           ;
; Timing Models                   ; Final                                                    ;
; Logic utilization (in ALMs)     ; 3,552 / 56,480 ( 6 % )                                   ;
; Total registers                 ; 4684                                                     ;
; Total pins                      ; 59 / 268 ( 22 % )                                        ;
; Total virtual pins              ; 0                                                        ;
; Total block memory bits         ; 135,480 / 7,024,640 ( 2 % )                              ;
; Total RAM Blocks                ; 0 / 686 ( 0 % )                                          ;
; Total DSP Blocks                ; 0 / 156 ( 0 % )                                          ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                                            ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                                            ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                                            ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                                            ;
; Total PLLs                      ; 1 / 13 ( 8 % )                                           ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                           ;
+---------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC7C7F23C8                        ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+--------------------------+-------------------------------+
; Pin Name                 ; Reason                        ;
+--------------------------+-------------------------------+
; mem_a[0]                 ; Incomplete set of assignments ;
; mem_a[1]                 ; Incomplete set of assignments ;
; mem_a[2]                 ; Incomplete set of assignments ;
; mem_a[3]                 ; Incomplete set of assignments ;
; mem_a[4]                 ; Incomplete set of assignments ;
; mem_a[5]                 ; Incomplete set of assignments ;
; mem_a[6]                 ; Incomplete set of assignments ;
; mem_a[7]                 ; Incomplete set of assignments ;
; mem_a[8]                 ; Incomplete set of assignments ;
; mem_a[9]                 ; Incomplete set of assignments ;
; mem_a[10]                ; Incomplete set of assignments ;
; mem_a[11]                ; Incomplete set of assignments ;
; mem_a[12]                ; Incomplete set of assignments ;
; mem_a[13]                ; Incomplete set of assignments ;
; mem_a[14]                ; Incomplete set of assignments ;
; mem_ba[0]                ; Incomplete set of assignments ;
; mem_ba[1]                ; Incomplete set of assignments ;
; mem_ba[2]                ; Incomplete set of assignments ;
; mem_ck[0]                ; Incomplete set of assignments ;
; mem_ck_n[0]              ; Incomplete set of assignments ;
; mem_cke[0]               ; Incomplete set of assignments ;
; mem_cs_n[0]              ; Incomplete set of assignments ;
; mem_dm[0]                ; Incomplete set of assignments ;
; mem_dm[1]                ; Incomplete set of assignments ;
; mem_ras_n[0]             ; Incomplete set of assignments ;
; mem_cas_n[0]             ; Incomplete set of assignments ;
; mem_we_n[0]              ; Incomplete set of assignments ;
; mem_reset_n              ; Incomplete set of assignments ;
; mem_odt[0]               ; Incomplete set of assignments ;
; local_init_done          ; Incomplete set of assignments ;
; local_cal_success        ; Incomplete set of assignments ;
; local_cal_fail           ; Incomplete set of assignments ;
; drv_status_pass          ; Incomplete set of assignments ;
; drv_status_fail          ; Incomplete set of assignments ;
; drv_status_test_complete ; Incomplete set of assignments ;
; mem_dq[0]                ; Incomplete set of assignments ;
; mem_dq[1]                ; Incomplete set of assignments ;
; mem_dq[2]                ; Incomplete set of assignments ;
; mem_dq[3]                ; Incomplete set of assignments ;
; mem_dq[4]                ; Incomplete set of assignments ;
; mem_dq[5]                ; Incomplete set of assignments ;
; mem_dq[6]                ; Incomplete set of assignments ;
; mem_dq[7]                ; Incomplete set of assignments ;
; mem_dq[8]                ; Incomplete set of assignments ;
; mem_dq[9]                ; Incomplete set of assignments ;
; mem_dq[10]               ; Incomplete set of assignments ;
; mem_dq[11]               ; Incomplete set of assignments ;
; mem_dq[12]               ; Incomplete set of assignments ;
; mem_dq[13]               ; Incomplete set of assignments ;
; mem_dq[14]               ; Incomplete set of assignments ;
; mem_dq[15]               ; Incomplete set of assignments ;
; mem_dqs[0]               ; Incomplete set of assignments ;
; mem_dqs[1]               ; Incomplete set of assignments ;
; mem_dqs_n[0]             ; Incomplete set of assignments ;
; mem_dqs_n[1]             ; Incomplete set of assignments ;
; oct_rzqin                ; Incomplete set of assignments ;
; pll_ref_clk              ; Incomplete set of assignments ;
; global_reset_n           ; Incomplete set of assignments ;
; soft_reset_n             ; Incomplete set of assignments ;
; mem_a[0]                 ; Missing location assignment   ;
; mem_a[1]                 ; Missing location assignment   ;
; mem_a[2]                 ; Missing location assignment   ;
; mem_a[3]                 ; Missing location assignment   ;
; mem_a[4]                 ; Missing location assignment   ;
; mem_a[5]                 ; Missing location assignment   ;
; mem_a[6]                 ; Missing location assignment   ;
; mem_a[7]                 ; Missing location assignment   ;
; mem_a[8]                 ; Missing location assignment   ;
; mem_a[9]                 ; Missing location assignment   ;
; mem_a[10]                ; Missing location assignment   ;
; mem_a[11]                ; Missing location assignment   ;
; mem_a[12]                ; Missing location assignment   ;
; mem_a[13]                ; Missing location assignment   ;
; mem_a[14]                ; Missing location assignment   ;
; mem_ba[0]                ; Missing location assignment   ;
; mem_ba[1]                ; Missing location assignment   ;
; mem_ba[2]                ; Missing location assignment   ;
; mem_ck[0]                ; Missing location assignment   ;
; mem_ck_n[0]              ; Missing location assignment   ;
; mem_cke[0]               ; Missing location assignment   ;
; mem_cs_n[0]              ; Missing location assignment   ;
; mem_dm[0]                ; Missing location assignment   ;
; mem_dm[1]                ; Missing location assignment   ;
; mem_ras_n[0]             ; Missing location assignment   ;
; mem_cas_n[0]             ; Missing location assignment   ;
; mem_we_n[0]              ; Missing location assignment   ;
; mem_reset_n              ; Missing location assignment   ;
; mem_odt[0]               ; Missing location assignment   ;
; local_init_done          ; Missing location assignment   ;
; local_cal_success        ; Missing location assignment   ;
; local_cal_fail           ; Missing location assignment   ;
; drv_status_pass          ; Missing location assignment   ;
; drv_status_fail          ; Missing location assignment   ;
; drv_status_test_complete ; Missing location assignment   ;
; mem_dq[0]                ; Missing location assignment   ;
; mem_dq[1]                ; Missing location assignment   ;
; mem_dq[2]                ; Missing location assignment   ;
; mem_dq[3]                ; Missing location assignment   ;
; mem_dq[4]                ; Missing location assignment   ;
; mem_dq[5]                ; Missing location assignment   ;
; mem_dq[6]                ; Missing location assignment   ;
; mem_dq[7]                ; Missing location assignment   ;
; mem_dq[8]                ; Missing location assignment   ;
; mem_dq[9]                ; Missing location assignment   ;
; mem_dq[10]               ; Missing location assignment   ;
; mem_dq[11]               ; Missing location assignment   ;
; mem_dq[12]               ; Missing location assignment   ;
; mem_dq[13]               ; Missing location assignment   ;
; mem_dq[14]               ; Missing location assignment   ;
; mem_dq[15]               ; Missing location assignment   ;
; mem_dqs[0]               ; Missing location assignment   ;
; mem_dqs[1]               ; Missing location assignment   ;
; mem_dqs_n[0]             ; Missing location assignment   ;
; mem_dqs_n[1]             ; Missing location assignment   ;
; oct_rzqin                ; Missing location assignment   ;
; pll_ref_clk              ; Missing location assignment   ;
; global_reset_n           ; Missing location assignment   ;
; soft_reset_n             ; Missing location assignment   ;
+--------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                   ;
+---------------------+------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]    ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+------------------+----------------------------+--------------------------+
; Placement (by node) ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;                     ;                  ;                            ;                          ;
; Routing (by net)    ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                            ;
+-------------------------------------------------------------+---------------------+------+
; Resource                                                    ; Usage               ; %    ;
+-------------------------------------------------------------+---------------------+------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,552 / 56,480      ; 6 %  ;
; ALMs needed [=A-B+C]                                        ; 3,552               ;      ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,552 / 56,480      ; 6 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,541               ;      ;
;         [b] ALMs used for LUT logic                         ; 1,179               ;      ;
;         [c] ALMs used for registers                         ; 742                 ;      ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 90                  ;      ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 0 / 56,480          ; 0 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 56,480          ; 0 %  ;
;         [a] Due to location constrained logic               ; 0                   ;      ;
;         [b] Due to LAB-wide signal conflicts                ; 0                   ;      ;
;         [c] Due to LAB input limits                         ; 0                   ;      ;
;         [d] Due to virtual I/Os                             ; 0                   ;      ;
;                                                             ;                     ;      ;
; Difficulty packing design                                   ; No fit              ;      ;
;                                                             ;                     ;      ;
; Total LABs:  partially or completely used                   ; 398 / 5,648         ; 7 %  ;
;     -- Logic LABs                                           ; 389                 ;      ;
;     -- Memory LABs (up to half of total LABs)               ; 9                   ;      ;
;                                                             ;                     ;      ;
; Combinational ALUT usage for logic                          ; 5,421               ;      ;
;     -- 7 input functions                                    ; 32                  ;      ;
;     -- 6 input functions                                    ; 1,088               ;      ;
;     -- 5 input functions                                    ; 914                 ;      ;
;     -- 4 input functions                                    ; 1,331               ;      ;
;     -- <=3 input functions                                  ; 2,056               ;      ;
; Combinational ALUT usage for route-throughs                 ; 2                   ;      ;
; Memory ALUT usage                                           ; 249                 ;      ;
;     -- 64-address deep                                      ; 0                   ;      ;
;     -- 32-address deep                                      ; 249                 ;      ;
;                                                             ;                     ;      ;
; Dedicated logic registers                                   ; 4,566               ;      ;
;     -- By type:                                             ;                     ;      ;
;         -- Primary logic registers                          ; 4,732 / 112,960     ; 4 %  ;
;         -- Secondary logic registers                        ; 0 / 112,960         ; 0 %  ;
;     -- By function:                                         ;                     ;      ;
;         -- Design implementation registers                  ; 4,566               ;      ;
;         -- Routing optimization registers                   ; 0                   ;      ;
;                                                             ;                     ;      ;
; Virtual pins                                                ; 0                   ;      ;
; I/O pins                                                    ; 59 / 268            ; 22 % ;
;     -- Clock pins                                           ; 0 / 11              ; 0 %  ;
;     -- Dedicated input pins                                 ; 0 / 23              ; 0 %  ;
; I/O registers                                               ; 118                 ;      ;
;                                                             ;                     ;      ;
; Global signals                                              ; 0                   ;      ;
; M10K blocks                                                 ; 37 / 686            ; 5 %  ;
; Total MLAB memory bits                                      ; 5,864               ;      ;
; Total block memory bits                                     ; 135,480 / 7,024,640 ; 2 %  ;
; Total block memory implementation bits                      ; 378,880 / 7,024,640 ; 5 %  ;
;                                                             ;                     ;      ;
; Total DSP Blocks                                            ; 0 / 156             ; 0 %  ;
;                                                             ;                     ;      ;
; Fractional PLLs                                             ; 1 / 7               ; 14 % ;
; Global clocks                                               ; 0 / 16              ; 0 %  ;
; Quadrant clocks                                             ; 0 / 88              ; 0 %  ;
; Horizontal periphery clocks                                 ; 0 / 18              ; 0 %  ;
; SERDES Transmitters                                         ; 0 / 120             ; 0 %  ;
; SERDES Receivers                                            ; 0 / 120             ; 0 %  ;
; JTAGs                                                       ; 0 / 1               ; 0 %  ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %  ;
; CRC blocks                                                  ; 0 / 1               ; 0 %  ;
; Remote update blocks                                        ; 0 / 1               ; 0 %  ;
; Oscillator blocks                                           ; 0 / 1               ; 0 %  ;
; Hard IPs                                                    ; 0 / 1               ; 0 %  ;
; Standard RX PCSs                                            ; 0 / 6               ; 0 %  ;
; HSSI PMA RX Deserializers                                   ; 0 / 6               ; 0 %  ;
; Standard TX PCSs                                            ; 0 / 6               ; 0 %  ;
; HSSI PMA TX Serializers                                     ; 0 / 6               ; 0 %  ;
; Channel PLLs                                                ; 0 / 6               ; 0 %  ;
; Impedance control blocks                                    ; 1 / 3               ; 33 % ;
; Hard Memory Controllers                                     ; 0 / 2               ; 0 %  ;
; Maximum fan-out                                             ; 4295                ;      ;
; Highest non-global fan-out                                  ; 4295                ;      ;
; Total fan-out                                               ; 46651               ;      ;
; Average fan-out                                             ; 4.20                ;      ;
+-------------------------------------------------------------+---------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                            ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name           ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; global_reset_n ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; oct_rzqin      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; pll_ref_clk    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; soft_reset_n   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+-------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                     ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block                                               ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+-------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; drv_status_fail          ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; drv_status_pass          ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; drv_status_test_complete ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; local_cal_fail           ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; local_cal_success        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; local_init_done          ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[0]                 ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[10]                ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[11]                ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[12]                ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[13]                ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[14]                ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[1]                 ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[2]                 ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[3]                 ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[4]                 ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[5]                 ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[6]                 ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[7]                 ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[8]                 ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_a[9]                 ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_ba[0]                ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_ba[1]                ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_ba[2]                ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_cas_n[0]             ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_ck[0]                ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_ck_n[0]              ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_cke[0]               ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_cs_n[0]              ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_dm[0]                ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_dm[1]                ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_odt[0]               ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_ras_n[0]             ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_reset_n              ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_we_n[0]              ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+--------------------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+-------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block                                               ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                       ;
+--------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_dq[0]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; mem_dq[10]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; mem_dq[11]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; mem_dq[12]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; mem_dq[13]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; mem_dq[14]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; mem_dq[15]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; mem_dq[1]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; mem_dq[2]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; mem_dq[3]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; mem_dq[4]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; mem_dq[5]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; mem_dq[6]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; mem_dq[7]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; mem_dq[8]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; mem_dq[9]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; mem_dqs[0]   ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; mem_dqs[1]   ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; mem_dqs_n[0] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; mem_dqs_n[1] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
+--------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 48 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; Unknown  ; 59             ; --            ;              ;               ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 538        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 540        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 444        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 432        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 420        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 418        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA1      ; 39         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 38         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 452        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 442        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 430        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 427        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 406        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 384        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 382        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ; 380        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C1       ; 19         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 18         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 542        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 450        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 443        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 425        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 408        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 378        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ; 385        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 16         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 17         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 449        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 441        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 409        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 379        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 376        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E1       ; 20         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ; 21         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 539        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 451        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 433        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 417        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 411        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ; 377        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 374        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 541        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ; 14         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 455        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 440        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 435        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 428        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 419        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 372        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G1       ; 23         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ; 22         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 15         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G5       ; 537        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 453        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 438        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 447        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 439        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 426        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 412        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 410        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 413        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 375        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 536        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 436        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 445        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 437        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 429        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 423        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 421        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 415        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 373        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ; 24         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 25         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 535        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 457        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 434        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 431        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 422        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 416        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 414        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ; 381        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J22      ; 383        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 534        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 456        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 448        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 424        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 284        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 407        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 405        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 289        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 291        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 27         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 26         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 533        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 454        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 446        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 286        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 290        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 288        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 283        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 42         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 114        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 278        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 282        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 285        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 287        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 281        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 28         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 29         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 276        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 280        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 277        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 279        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 44         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 222        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 31         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 30         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 54         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 32         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 33         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ; 41         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 122        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 50         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ; 40         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V5       ; 46         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ; 35         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 34         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 48         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 36         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 37         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                     ;
+----------------------------------------------------------------------------+----------+----------------------+-------------------------+------------------------+
; DLL                                                                        ; Location ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+----------------------------------------------------------------------------+----------+----------------------+-------------------------+------------------------+
; MyDDR3Controller_example_if0:if0|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; --       ; Low Jitter           ; 1280                    ; normal                 ;
+----------------------------------------------------------------------------+----------+----------------------+-------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Compilation Hierarchy Node                                                                                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Library Name             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; |MyDDR3Controller_example                                                                                                                        ; 3447.0 (0.2)         ; 3586.0 (0.2)                     ; 139.0 (0.0)                                       ; 0.0 (0.0)                        ; 124.5 (0.0)          ; 5421 (1)            ; 4566 (0)                  ; 118 (118)     ; 135480            ; 0          ; 59   ; 0            ; |MyDDR3Controller_example                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MyDDR3Controller_example ;
;    |MyDDR3Controller_example_d0:d0|                                                                                                              ; 672.5 (0.0)          ; 689.3 (0.0)                      ; 16.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1245 (0)            ; 1102 (0)                  ; 0 (0)         ; 5672              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0                                                                                                                                                                                                                                                                                                                                                                                                                     ; MyDDR3Controller_example ;
;       |driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|                                                                                 ; 672.5 (40.7)         ; 689.3 (40.7)                     ; 16.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1245 (81)           ; 1102 (64)                 ; 0 (0)         ; 5672              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0                                                                                                                                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;          |addr_gen:addr_gen_inst|                                                                                                                ; 127.6 (21.5)         ; 131.0 (21.8)                     ; 3.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 260 (37)            ; 167 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst                                                                                                                                                                                                                                                                                                                                     ; MyDDR3Controller_example ;
;             |rand_addr_gen:rand_addr_gen_inst|                                                                                                   ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst                                                                                                                                                                                                                                                                                                    ; MyDDR3Controller_example ;
;                |lfsr:rand_addr_high|                                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst|lfsr:rand_addr_high                                                                                                                                                                                                                                                                                ; MyDDR3Controller_example ;
;                |lfsr:rand_addr_low|                                                                                                              ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst|lfsr:rand_addr_low                                                                                                                                                                                                                                                                                 ; MyDDR3Controller_example ;
;                |rand_burstcount_gen:rand_burstcount|                                                                                             ; 3.9 (0.0)            ; 4.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst|rand_burstcount_gen:rand_burstcount                                                                                                                                                                                                                                                                ; MyDDR3Controller_example ;
;                   |rand_num_gen:power_of_two_false.rand_burstcount|                                                                              ; 3.9 (1.8)            ; 4.0 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (3)               ; 8 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount                                                                                                                                                                                                                ; MyDDR3Controller_example ;
;                      |lfsr:random_gen.lfsr_inst|                                                                                                 ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount|lfsr:random_gen.lfsr_inst                                                                                                                                                                                      ; MyDDR3Controller_example ;
;             |rand_seq_addr_gen:rand_seq_addr_gen_inst|                                                                                           ; 64.8 (40.2)          ; 66.4 (41.8)                      ; 1.6 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (83)            ; 100 (56)                  ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst                                                                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;                |lfsr:rand_addr_high|                                                                                                             ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|lfsr:rand_addr_high                                                                                                                                                                                                                                                                        ; MyDDR3Controller_example ;
;                |lfsr:rand_addr_low|                                                                                                              ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|lfsr:rand_addr_low                                                                                                                                                                                                                                                                         ; MyDDR3Controller_example ;
;                |rand_burstcount_gen:rand_burstcount|                                                                                             ; 3.1 (0.0)            ; 3.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount                                                                                                                                                                                                                                                        ; MyDDR3Controller_example ;
;                   |rand_num_gen:power_of_two_false.rand_burstcount|                                                                              ; 3.1 (1.3)            ; 3.1 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (3)               ; 7 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount                                                                                                                                                                                                        ; MyDDR3Controller_example ;
;                      |lfsr:random_gen.lfsr_inst|                                                                                                 ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount|lfsr:random_gen.lfsr_inst                                                                                                                                                                              ; MyDDR3Controller_example ;
;                |rand_num_gen:rand_seq_prob|                                                                                                      ; 8.1 (2.9)            ; 8.2 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (6)              ; 12 (2)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|rand_num_gen:rand_seq_prob                                                                                                                                                                                                                                                                 ; MyDDR3Controller_example ;
;                   |lfsr:random_gen.lfsr_inst|                                                                                                    ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|rand_num_gen:rand_seq_prob|lfsr:random_gen.lfsr_inst                                                                                                                                                                                                                                       ; MyDDR3Controller_example ;
;             |seq_addr_gen:seq_addr_gen_inst|                                                                                                     ; 28.3 (24.2)          ; 29.8 (25.7)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (52)             ; 33 (26)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|seq_addr_gen:seq_addr_gen_inst                                                                                                                                                                                                                                                                                                      ; MyDDR3Controller_example ;
;                |rand_burstcount_gen:rand_burstcount|                                                                                             ; 4.1 (0.0)            ; 4.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|seq_addr_gen:seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount                                                                                                                                                                                                                                                                  ; MyDDR3Controller_example ;
;                   |rand_num_gen:power_of_two_false.rand_burstcount|                                                                              ; 4.1 (1.7)            ; 4.1 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (3)               ; 7 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|seq_addr_gen:seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount                                                                                                                                                                                                                  ; MyDDR3Controller_example ;
;                      |lfsr:random_gen.lfsr_inst|                                                                                                 ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|seq_addr_gen:seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount|lfsr:random_gen.lfsr_inst                                                                                                                                                                                        ; MyDDR3Controller_example ;
;             |template_addr_gen:template_addr_gen_inst|                                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|template_addr_gen:template_addr_gen_inst                                                                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;          |avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|                                                              ; 177.0 (106.8)        ; 177.3 (107.0)                    ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 337 (205)           ; 326 (197)                 ; 0 (0)         ; 832               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst                                                                                                                                                                                                                                                                                   ; MyDDR3Controller_example ;
;             |scfifo_wrapper:avalon_traffic_fifo|                                                                                                 ; 62.4 (51.5)          ; 62.4 (51.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (98)            ; 114 (97)                  ; 0 (0)         ; 768               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo                                                                                                                                                                                                                                                ; MyDDR3Controller_example ;
;                |scfifo:scfifo_inst|                                                                                                              ; 10.9 (0.0)           ; 10.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 768               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst                                                                                                                                                                                                                             ; work                     ;
;                   |scfifo_gla1:auto_generated|                                                                                                   ; 10.9 (0.5)           ; 10.9 (0.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 17 (1)                    ; 0 (0)         ; 768               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated                                                                                                                                                                                                  ; work                     ;
;                      |a_dpfifo_ef71:dpfifo|                                                                                                      ; 10.4 (6.2)           ; 10.4 (6.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (10)             ; 16 (8)                    ; 0 (0)         ; 768               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo                                                                                                                                                                             ; work                     ;
;                         |altsyncram_3uh1:FIFOram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|altsyncram_3uh1:FIFOram                                                                                                                                                     ; work                     ;
;                         |cntr_fgb:rd_ptr_msb|                                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|cntr_fgb:rd_ptr_msb                                                                                                                                                         ; work                     ;
;                         |cntr_ggb:wr_ptr|                                                                                                        ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                             ; work                     ;
;                         |cntr_sg7:usedw_counter|                                                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|cntr_sg7:usedw_counter                                                                                                                                                      ; work                     ;
;             |scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|                                                                                  ; 7.8 (3.7)            ; 7.8 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (8)              ; 15 (8)                    ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo                                                                                                                                                                                                                                 ; MyDDR3Controller_example ;
;                |scfifo:scfifo_inst|                                                                                                              ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst                                                                                                                                                                                                              ; work                     ;
;                   |scfifo_mja1:auto_generated|                                                                                                   ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated                                                                                                                                                                                   ; work                     ;
;                      |a_dpfifo_kd71:dpfifo|                                                                                                      ; 4.2 (1.5)            ; 4.2 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 7 (2)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo                                                                                                                                                              ; work                     ;
;                         |altsyncram_fqh1:FIFOram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo|altsyncram_fqh1:FIFOram                                                                                                                                      ; work                     ;
;                         |cntr_fgb:rd_ptr_msb|                                                                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo|cntr_fgb:rd_ptr_msb                                                                                                                                          ; work                     ;
;                         |cntr_ggb:wr_ptr|                                                                                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo|cntr_ggb:wr_ptr                                                                                                                                              ; work                     ;
;          |driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|                                                                  ; 119.1 (73.2)         ; 125.4 (77.3)                     ; 6.3 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 251 (157)           ; 120 (72)                  ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst                                                                                                                                                                                                                                                                                       ; MyDDR3Controller_example ;
;             |block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst|                                                                   ; 14.0 (14.0)          ; 14.5 (14.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst                                                                                                                                                                                                                      ; MyDDR3Controller_example ;
;             |single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst|                                                                 ; 14.2 (14.2)          ; 15.0 (15.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst                                                                                                                                                                                                                    ; MyDDR3Controller_example ;
;             |template_stage:template_stage_inst|                                                                                                 ; 17.7 (17.7)          ; 18.6 (18.6)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|template_stage:template_stage_inst                                                                                                                                                                                                                                                    ; MyDDR3Controller_example ;
;          |lfsr_wrapper:be_gen.be_gen_inst|                                                                                                       ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|lfsr_wrapper:be_gen.be_gen_inst                                                                                                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;             |lfsr:lfsr_gen[0].lfsr_inst|                                                                                                         ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|lfsr_wrapper:be_gen.be_gen_inst|lfsr:lfsr_gen[0].lfsr_inst                                                                                                                                                                                                                                                                                                 ; MyDDR3Controller_example ;
;          |lfsr_wrapper:data_gen_inst|                                                                                                            ; 31.8 (0.0)           ; 31.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|lfsr_wrapper:data_gen_inst                                                                                                                                                                                                                                                                                                                                 ; MyDDR3Controller_example ;
;             |lfsr:lfsr_gen[0].lfsr_inst|                                                                                                         ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|lfsr_wrapper:data_gen_inst|lfsr:lfsr_gen[0].lfsr_inst                                                                                                                                                                                                                                                                                                      ; MyDDR3Controller_example ;
;             |lfsr:lfsr_gen[1].lfsr_inst|                                                                                                         ; 15.8 (15.8)          ; 15.8 (15.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|lfsr_wrapper:data_gen_inst|lfsr:lfsr_gen[1].lfsr_inst                                                                                                                                                                                                                                                                                                      ; MyDDR3Controller_example ;
;          |read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|                                                                          ; 144.8 (95.4)         ; 150.8 (101.2)                    ; 6.1 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 196 (98)            ; 296 (202)                 ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst                                                                                                                                                                                                                                                                                               ; MyDDR3Controller_example ;
;             |scfifo_wrapper:written_data_fifo|                                                                                                   ; 49.3 (36.6)          ; 49.7 (36.7)                      ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (72)             ; 94 (73)                   ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo                                                                                                                                                                                                                                                              ; MyDDR3Controller_example ;
;                |scfifo:scfifo_inst|                                                                                                              ; 12.7 (0.0)           ; 13.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 21 (0)                    ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst                                                                                                                                                                                                                                           ; work                     ;
;                   |scfifo_cra1:auto_generated|                                                                                                   ; 12.7 (1.4)           ; 13.0 (1.5)                       ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (3)              ; 21 (1)                    ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated                                                                                                                                                                                                                ; work                     ;
;                      |a_dpfifo_oj71:dpfifo|                                                                                                      ; 11.3 (0.0)           ; 11.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 20 (0)                    ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo                                                                                                                                                                                           ; work                     ;
;                         |a_fefifo_7cf:fifo_state|                                                                                                ; 5.3 (2.2)            ; 5.5 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                   ; work                     ;
;                            |cntr_vg7:count_usedw|                                                                                                ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                              ; work                     ;
;                         |altsyncram_4rs1:FIFOram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|altsyncram_4rs1:FIFOram                                                                                                                                                                   ; work                     ;
;                         |cntr_jgb:rd_ptr_count|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                     ; work                     ;
;                         |cntr_jgb:wr_ptr|                                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                           ; work                     ;
;          |reset_sync:ureset_driver_clk|                                                                                                          ; 3.9 (3.9)            ; 4.5 (4.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|reset_sync:ureset_driver_clk                                                                                                                                                                                                                                                                                                                               ; MyDDR3Controller_example ;
;          |scfifo_wrapper:addr_burstcount_fifo|                                                                                                   ; 23.8 (15.0)          ; 24.0 (15.1)                      ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (30)             ; 46 (30)                   ; 0 (0)         ; 232               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo                                                                                                                                                                                                                                                                                                                        ; MyDDR3Controller_example ;
;             |scfifo:scfifo_inst|                                                                                                                 ; 8.8 (0.0)            ; 8.9 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 232               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst                                                                                                                                                                                                                                                                                                     ; work                     ;
;                |scfifo_3la1:auto_generated|                                                                                                      ; 8.8 (0.0)            ; 8.9 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 232               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated                                                                                                                                                                                                                                                                          ; work                     ;
;                   |a_dpfifo_1f71:dpfifo|                                                                                                         ; 8.8 (4.6)            ; 8.9 (4.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (10)             ; 16 (8)                    ; 0 (0)         ; 232               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo                                                                                                                                                                                                                                                     ; work                     ;
;                      |altsyncram_9th1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 232               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|altsyncram_9th1:FIFOram                                                                                                                                                                                                                             ; work                     ;
;                      |cntr_fgb:rd_ptr_msb|                                                                                                       ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|cntr_fgb:rd_ptr_msb                                                                                                                                                                                                                                 ; work                     ;
;                      |cntr_ggb:wr_ptr|                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                                                                                     ; work                     ;
;                      |cntr_sg7:usedw_counter|                                                                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|cntr_sg7:usedw_counter                                                                                                                                                                                                                              ; work                     ;
;    |MyDDR3Controller_example_if0:if0|                                                                                                            ; 2746.1 (0.0)         ; 2867.7 (0.0)                     ; 121.6 (0.0)                                       ; 0.0 (0.0)                        ; 124.5 (0.0)          ; 4110 (0)            ; 3429 (0)                  ; 0 (0)         ; 129808            ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0                                                                                                                                                                                                                                                                                                                                                                                                                   ; MyDDR3Controller_example ;
;       |MyDDR3Controller_example_if0_c0:c0|                                                                                                       ; 1471.0 (0.0)         ; 1526.2 (0.0)                     ; 55.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2637 (0)            ; 1721 (0)                  ; 0 (0)         ; 13072             ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0                                                                                                                                                                                                                                                                                                                                                                                ; MyDDR3Controller_example ;
;          |alt_mem_ddrx_mm_st_converter:a0|                                                                                                       ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_ddrx_mm_st_converter:a0                                                                                                                                                                                                                                                                                                                                                ; MyDDR3Controller_example ;
;          |alt_mem_if_nextgen_ddr3_controller_core:ng0|                                                                                           ; 1464.7 (0.0)         ; 1519.7 (0.0)                     ; 55.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2624 (0)            ; 1717 (0)                  ; 0 (0)         ; 13072             ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0                                                                                                                                                                                                                                                                                                                                    ; MyDDR3Controller_example ;
;             |alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|                                                                    ; 1464.7 (0.0)         ; 1519.7 (0.0)                     ; 55.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2624 (0)            ; 1717 (0)                  ; 0 (0)         ; 13072             ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                    ; MyDDR3Controller_example ;
;                |alt_mem_ddrx_controller:controller_inst|                                                                                         ; 1464.7 (0.4)         ; 1519.7 (0.5)                     ; 55.0 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2624 (0)            ; 1717 (1)                  ; 0 (0)         ; 13072             ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                                ; 6.5 (0.0)            ; 6.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 6 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                                              ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|                                                             ; 0.5 (0.0)            ; 0.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst                                                                                                                ; MyDDR3Controller_example ;
;                         |alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|                                               ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst                                       ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|                                                             ; 2.2 (0.2)            ; 2.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst                                                                                                                ; MyDDR3Controller_example ;
;                         |alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|                                               ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst                                       ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_arbiter:arbiter_inst|                                                                                            ; 65.5 (65.5)          ; 68.0 (68.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 141 (141)           ; 26 (26)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                                        ; 25.2 (25.2)          ; 25.7 (25.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                                            ; 77.8 (77.8)          ; 81.5 (81.5)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (156)           ; 77 (77)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|                                                    ; 24.4 (2.1)           ; 28.4 (2.6)                       ; 4.0 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (8)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst                                                                                                                                                  ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|                                                           ; 5.8 (5.8)            ; 6.7 (6.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst                                                                                  ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|                                                           ; 5.4 (5.4)            ; 6.2 (6.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst                                                                                  ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|                                                           ; 5.9 (5.9)            ; 6.8 (6.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst                                                                                  ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|                                                           ; 5.2 (5.2)            ; 6.1 (6.1)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst                                                                                  ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_input_if:input_if_inst|                                                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst                                                                                                                                                                                        ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                                      ; 86.5 (86.5)          ; 90.7 (90.7)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 135 (135)           ; 120 (120)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                                      ; 198.5 (27.6)         ; 201.2 (28.3)                     ; 2.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 391 (60)            ; 258 (32)                  ; 0 (0)         ; 8464              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; MyDDR3Controller_example ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; work                     ;
;                            |altsyncram_rvr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_rvr1:auto_generated                                                   ; work                     ;
;                      |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                                          ; 17.7 (0.3)           ; 18.1 (0.3)                       ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (1)              ; 23 (0)                    ; 0 (0)         ; 48                ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; MyDDR3Controller_example ;
;                         |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 17.5 (0.0)           ; 17.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 23 (0)                    ; 0 (0)         ; 48                ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; work                     ;
;                            |scfifo_2ga1:auto_generated|                                                                                          ; 17.5 (0.0)           ; 17.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 23 (0)                    ; 0 (0)         ; 48                ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated                                              ; work                     ;
;                               |a_dpfifo_br91:dpfifo|                                                                                             ; 17.5 (12.0)          ; 17.8 (12.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (21)             ; 23 (12)                   ; 0 (0)         ; 48                ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo                         ; work                     ;
;                                  |altsyncram_ngn1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_ngn1:FIFOram ; work                     ;
;                                  |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_ggb:rd_ptr_msb     ; work                     ;
;                                  |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_hgb:wr_ptr         ; work                     ;
;                                  |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_tg7:usedw_counter  ; work                     ;
;                      |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                                         ; 16.4 (0.2)           ; 16.7 (0.2)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (1)              ; 27 (0)                    ; 0 (0)         ; 224               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; MyDDR3Controller_example ;
;                         |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 16.1 (0.0)           ; 16.4 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 224               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; work                     ;
;                            |scfifo_9ga1:auto_generated|                                                                                          ; 16.1 (0.0)           ; 16.4 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 224               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated                                                                             ; work                     ;
;                               |a_dpfifo_ir91:dpfifo|                                                                                             ; 16.1 (9.1)           ; 16.4 (9.4)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 27 (13)                   ; 0 (0)         ; 224               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo                                                        ; work                     ;
;                                  |altsyncram_5hn1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 224               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|altsyncram_5hn1:FIFOram                                ; work                     ;
;                                  |cntr_hgb:rd_ptr_msb|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|cntr_hgb:rd_ptr_msb                                    ; work                     ;
;                                  |cntr_igb:wr_ptr|                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|cntr_igb:wr_ptr                                        ; work                     ;
;                                  |cntr_ug7:usedw_counter|                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|cntr_ug7:usedw_counter                                 ; work                     ;
;                      |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                                         ; 78.4 (78.4)          ; 79.6 (79.6)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (150)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                               ; 58.4 (58.4)          ; 58.6 (58.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (115)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                                ; 30.1 (30.1)          ; 32.7 (32.7)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_sideband:sideband_inst|                                                                                          ; 32.6 (32.6)          ; 33.8 (33.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_tbp:tbp_inst|                                                                                                    ; 351.9 (351.9)        ; 370.0 (370.0)                    ; 18.1 (18.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 589 (589)           ; 429 (429)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_timing_param:timing_param_inst|                                                                                  ; 15.6 (15.6)          ; 17.7 (17.7)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst                                                                                                                                                                                ; MyDDR3Controller_example ;
;                   |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                                      ; 549.5 (3.6)          ; 562.6 (4.1)                      ; 13.1 (0.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1049 (8)            ; 540 (4)                   ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; MyDDR3Controller_example ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work                     ;
;                            |altsyncram_5pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated            ; work                     ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; MyDDR3Controller_example ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work                     ;
;                            |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated          ; work                     ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; MyDDR3Controller_example ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work                     ;
;                            |altsyncram_5pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated            ; work                     ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; MyDDR3Controller_example ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work                     ;
;                            |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated          ; work                     ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; MyDDR3Controller_example ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work                     ;
;                            |altsyncram_5pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated            ; work                     ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; MyDDR3Controller_example ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work                     ;
;                            |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated          ; work                     ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; MyDDR3Controller_example ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work                     ;
;                            |altsyncram_5pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated            ; work                     ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; MyDDR3Controller_example ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work                     ;
;                            |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated          ; work                     ;
;                      |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                                    ; 7.9 (7.9)            ; 8.5 (8.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                                    ; 408.4 (361.2)        ; 418.8 (370.6)                    ; 10.5 (9.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 772 (676)           ; 357 (293)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; MyDDR3Controller_example ;
;                         |alt_mem_ddrx_list:burstcount_list|                                                                                      ; 47.2 (47.2)          ; 48.2 (48.2)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                                           ; 72.9 (72.9)          ; 74.2 (74.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 138 (138)           ; 92 (92)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; MyDDR3Controller_example ;
;                      |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                                 ; 56.7 (56.7)          ; 56.9 (56.9)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (113)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; MyDDR3Controller_example ;
;       |MyDDR3Controller_example_if0_p0:p0|                                                                                                       ; 208.3 (0.0)          ; 224.2 (0.0)                      ; 15.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 437 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0                                                                                                                                                                                                                                                                                                                                                                                ; MyDDR3Controller_example ;
;          |MyDDR3Controller_example_if0_p0_memphy:umemphy|                                                                                        ; 208.3 (3.9)          ; 224.2 (3.9)                      ; 15.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (8)              ; 437 (8)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy                                                                                                                                                                                                                                                                                                                                 ; MyDDR3Controller_example ;
;             |MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|                                                               ; 9.9 (0.0)            ; 9.9 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath                                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address|                                                        ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address                                                                                                                                                                                   ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank|                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank                                                                                                                                                                                      ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n|                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n                                                                                                                                                                                     ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke                                                                                                                                                                                       ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n|                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n                                                                                                                                                                                      ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_odt|                                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_odt                                                                                                                                                                                       ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n                                                                                                                                                                                     ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n|                                                          ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n                                                                                                                                                                                     ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n|                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n                                                                                                                                                                                      ; MyDDR3Controller_example ;
;             |MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|                                                                               ; 65.6 (36.7)          ; 69.9 (38.9)                      ; 4.3 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 150 (84)                  ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads                                                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|                                                                    ; 21.2 (21.2)          ; 22.3 (22.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                               ; MyDDR3Controller_example ;
;                   |MyDDR3Controller_example_if0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|MyDDR3Controller_example_if0_p0_acv_ldc:clock_gen[0].acv_ck_ldc                                                                                                                                               ; MyDDR3Controller_example ;
;                   |MyDDR3Controller_example_if0_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|MyDDR3Controller_example_if0_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                              ; MyDDR3Controller_example ;
;                   |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                          ; work                     ;
;                      |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                              ; work                     ;
;                   |altddio_out:uaddress_pad|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad                                                                                                                                                                                      ; work                     ;
;                      |ddio_out_laf:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad|ddio_out_laf:auto_generated                                                                                                                                                          ; work                     ;
;                   |altddio_out:ubank_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad                                                                                                                                                                                         ; work                     ;
;                      |ddio_out_29f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad|ddio_out_29f:auto_generated                                                                                                                                                             ; work                     ;
;                   |altddio_out:ucas_n_pad|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad                                                                                                                                                                                        ; work                     ;
;                      |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                            ; work                     ;
;                   |altddio_out:ucke_pad|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad                                                                                                                                                                                          ; work                     ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad|ddio_out_09f:auto_generated                                                                                                                                                              ; work                     ;
;                   |altddio_out:ucs_n_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad                                                                                                                                                                                         ; work                     ;
;                      |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                             ; work                     ;
;                   |altddio_out:uodt_pad|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad                                                                                                                                                                                          ; work                     ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad|ddio_out_09f:auto_generated                                                                                                                                                              ; work                     ;
;                   |altddio_out:uras_n_pad|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad                                                                                                                                                                                        ; work                     ;
;                      |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                            ; work                     ;
;                   |altddio_out:ureset_n_pad|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad                                                                                                                                                                                      ; work                     ;
;                      |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                          ; work                     ;
;                   |altddio_out:uwe_n_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad                                                                                                                                                                                         ; work                     ;
;                      |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                             ; work                     ;
;                |MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                               ; 3.7 (0.0)            ; 4.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                          ; MyDDR3Controller_example ;
;                   |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 3.7 (3.7)            ; 4.2 (4.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                                                                  ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                               ; 4.0 (0.0)            ; 4.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                          ; MyDDR3Controller_example ;
;                   |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                                                                  ; MyDDR3Controller_example ;
;             |MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|                                                                       ; 79.0 (39.4)          ; 85.7 (44.5)                      ; 6.8 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (4)              ; 132 (98)                  ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath                                                                                                                                                                                                                                                                    ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|                          ; 31.5 (18.6)          ; 32.3 (19.2)                      ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (18)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector                                                                                                                                                             ; MyDDR3Controller_example ;
;                   |lpm_decode:uvalid_select|                                                                                                     ; 12.9 (0.0)           ; 13.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select                                                                                                                                    ; work                     ;
;                      |decode_f5f:auto_generated|                                                                                                 ; 12.9 (12.9)          ; 13.1 (13.1)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select|decode_f5f:auto_generated                                                                                                          ; work                     ;
;                |MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector|                          ; 8.1 (8.1)            ; 8.9 (8.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector                                                                                                                                                             ; MyDDR3Controller_example ;
;             |MyDDR3Controller_example_if0_p0_reset:ureset|                                                                                       ; 27.4 (0.3)           ; 31.8 (0.3)                       ; 4.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 78 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset                                                                                                                                                                                                                                                                                    ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_reset_sync:ureset_addr_cmd_clk|                                                                  ; 5.5 (5.5)            ; 6.3 (6.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_addr_cmd_clk                                                                                                                                                                                                                     ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_reset_sync:ureset_afi_clk|                                                                       ; 4.9 (4.9)            ; 5.8 (5.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_afi_clk                                                                                                                                                                                                                          ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_reset_sync:ureset_avl_clk|                                                                       ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_avl_clk                                                                                                                                                                                                                          ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_reset_sync:ureset_ctl_reset_clk|                                                                 ; 5.2 (5.2)            ; 6.1 (6.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_ctl_reset_clk                                                                                                                                                                                                                    ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_reset_sync:ureset_scc_clk|                                                                       ; 5.3 (5.3)            ; 6.2 (6.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_scc_clk                                                                                                                                                                                                                          ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_reset_sync:ureset_seq_clk|                                                                       ; 5.4 (5.4)            ; 6.3 (6.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_seq_clk                                                                                                                                                                                                                          ; MyDDR3Controller_example ;
;             |MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|                                                                     ; 22.5 (1.0)           ; 22.9 (1.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (4)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath                                                                                                                                                                                                                                                                  ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_extender:afi_wdata_valid_extender|                                                      ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_extender:afi_wdata_valid_extender                                                                                                                                                                                       ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_extender:oct_ena_source_extender|                                                       ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_extender:oct_ena_source_extender                                                                                                                                                                                        ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_dm_shifter|                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_dm_shifter                                                                                                                                                                                                  ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_dqs_en_shifter|                                                             ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_dqs_en_shifter                                                                                                                                                                                              ; MyDDR3Controller_example ;
;                |MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_wdata_shifter|                                                              ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_wdata_shifter                                                                                                                                                                                               ; MyDDR3Controller_example ;
;       |MyDDR3Controller_example_if0_pll0:pll0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0                                                                                                                                                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;       |MyDDR3Controller_example_if0_s0:s0|                                                                                                       ; 1036.9 (0.0)         ; 1084.7 (0.0)                     ; 47.8 (0.0)                                        ; 0.0 (0.0)                        ; 124.5 (0.0)          ; 1356 (0)            ; 1207 (0)                  ; 0 (0)         ; 116736            ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0                                                                                                                                                                                                                                                                                                                                                                                ; MyDDR3Controller_example ;
;          |MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|                                                                   ; 89.0 (0.0)           ; 97.2 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 148 (0)             ; 107 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;             |MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                              ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; MyDDR3Controller_example ;
;             |MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                          ; 20.7 (19.1)          ; 23.5 (21.8)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (51)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                  ; MyDDR3Controller_example ;
;                |altera_merlin_arbitrator:arb|                                                                                                    ; 1.6 (1.6)            ; 1.7 (1.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; MyDDR3Controller_example ;
;             |MyDDR3Controller_example_if0_s0_mm_interconnect_0_router:router|                                                                    ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router:router                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;             |MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                      ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                              ; MyDDR3Controller_example ;
;             |MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                  ; 11.2 (11.2)          ; 11.7 (11.7)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; MyDDR3Controller_example ;
;             |altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|                                                                   ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                           ; MyDDR3Controller_example ;
;             |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 3.6 (3.6)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; MyDDR3Controller_example ;
;             |altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;             |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                           ; MyDDR3Controller_example ;
;             |altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                             ; MyDDR3Controller_example ;
;             |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;             |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                                                                                                                      ; MyDDR3Controller_example ;
;             |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                                                                                                            ; MyDDR3Controller_example ;
;             |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                                                                                                                     ; MyDDR3Controller_example ;
;             |altera_merlin_slave_agent:sequencer_mem_s1_agent|                                                                                   ; -0.1 (-0.1)          ; 0.0 (0.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent                                                                                                                                                                                                                                                           ; MyDDR3Controller_example ;
;             |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                                                                                                                                ; MyDDR3Controller_example ;
;             |altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|                                                                          ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent                                                                                                                                                                                                                                                  ; MyDDR3Controller_example ;
;             |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                                                                                                                                 ; MyDDR3Controller_example ;
;             |altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator                                                                                                                                                                                                                                      ; MyDDR3Controller_example ;
;             |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                                                                                                                 ; MyDDR3Controller_example ;
;             |altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator                                                                                                                                                                                                                                       ; MyDDR3Controller_example ;
;             |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 11.6 (11.6)          ; 13.4 (13.4)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                                                                                                                      ; MyDDR3Controller_example ;
;             |altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|                                                                ; 12.4 (12.4)          ; 14.2 (14.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator                                                                                                                                                                                                                                        ; MyDDR3Controller_example ;
;             |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 4.9 (4.9)            ; 5.1 (5.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                                                                                                                       ; MyDDR3Controller_example ;
;          |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 239.9 (239.6)        ; 251.2 (251.0)                    ; 11.4 (11.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 389 (389)           ; 299 (298)                 ; 0 (0)         ; 2048              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                                                                                                                                         ; MyDDR3Controller_example ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                                                                                                                                      ; MyDDR3Controller_example ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                            ; work                     ;
;                   |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                             ; work                     ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                                                                                                                                      ; MyDDR3Controller_example ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                            ; work                     ;
;                   |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                             ; work                     ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                                                                                                                                   ; MyDDR3Controller_example ;
;          |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                                                                                                                                      ; MyDDR3Controller_example ;
;             |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                            ; work                     ;
;                |altsyncram_tdl1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_tdl1:auto_generated                                                                                                                                                                                                                                                             ; work                     ;
;          |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 7.7 (7.7)            ; 8.0 (8.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                                                                                                                                      ; MyDDR3Controller_example ;
;          |rw_manager_ddr3:sequencer_rw_mgr_inst|                                                                                                 ; 410.6 (0.0)          ; 426.3 (0.0)                      ; 15.7 (0.0)                                        ; 0.0 (0.0)                        ; 89.5 (0.0)           ; 440 (0)             ; 519 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst                                                                                                                                                                                                                                                                                                                                          ; MyDDR3Controller_example ;
;             |rw_manager_generic:rw_mgr_inst|                                                                                                     ; 410.6 (29.7)         ; 426.3 (32.3)                     ; 15.7 (2.6)                                        ; 0.0 (0.0)                        ; 89.5 (0.0)           ; 440 (8)             ; 519 (80)                  ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst                                                                                                                                                                                                                                                                                                           ; MyDDR3Controller_example ;
;                |rw_manager_core:rw_mgr_core_inst|                                                                                                ; 380.9 (93.1)         ; 394.0 (96.9)                     ; 13.1 (3.8)                                        ; 0.0 (0.0)                        ; 89.5 (0.0)           ; 432 (126)           ; 439 (133)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst                                                                                                                                                                                                                                                                          ; MyDDR3Controller_example ;
;                   |rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|                                                                                   ; 43.0 (0.0)           ; 43.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 29.0 (0.0)           ; 31 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i                                                                                                                                                                                                                               ; MyDDR3Controller_example ;
;                      |altsyncram:altsyncram_component|                                                                                           ; 43.0 (0.0)           ; 43.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 29.0 (0.0)           ; 31 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                               ; work                     ;
;                         |altsyncram_4802:auto_generated|                                                                                         ; 43.0 (38.0)          ; 43.1 (38.0)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 29.0 (29.0)          ; 31 (0)              ; 35 (35)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_4802:auto_generated                                                                                                                                                                ; work                     ;
;                            |decode_5ka:wr_decode|                                                                                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_4802:auto_generated|decode_5ka:wr_decode                                                                                                                                           ; work                     ;
;                            |mux_3gb:rd_mux|                                                                                                      ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_4802:auto_generated|mux_3gb:rd_mux                                                                                                                                                 ; work                     ;
;                   |rw_manager_di_buffer_wrap:di_buffer_wrap_i|                                                                                   ; 16.6 (0.0)           ; 16.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 16.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i                                                                                                                                                                                                                               ; MyDDR3Controller_example ;
;                      |rw_manager_di_buffer:rw_manager_di_buffer_i|                                                                               ; 16.6 (0.0)           ; 16.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 16.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i                                                                                                                                                                                   ; MyDDR3Controller_example ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 16.6 (0.0)           ; 16.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 16.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component                                                                                                                                                   ; work                     ;
;                            |altsyncram_okr1:auto_generated|                                                                                      ; 16.6 (16.6)          ; 16.7 (16.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 16.0 (16.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated                                                                                                                    ; work                     ;
;                   |rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|                                                                               ; 50.5 (0.0)           ; 50.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i                                                                                                                                                                                                                           ; MyDDR3Controller_example ;
;                      |altsyncram:altsyncram_component|                                                                                           ; 50.5 (0.0)           ; 50.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                           ; work                     ;
;                         |altsyncram_3fu1:auto_generated|                                                                                         ; 50.5 (41.8)          ; 50.5 (41.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 20 (0)              ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_3fu1:auto_generated                                                                                                                                                            ; work                     ;
;                            |mux_2gb:rd_mux|                                                                                                      ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_3fu1:auto_generated|mux_2gb:rd_mux                                                                                                                                             ; work                     ;
;                   |rw_manager_jumplogic:jumplogic_i|                                                                                             ; 64.1 (64.1)          ; 69.9 (69.9)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i                                                                                                                                                                                                                                         ; MyDDR3Controller_example ;
;                   |rw_manager_read_datapath:read_datapath_i|                                                                                     ; 78.4 (8.4)           ; 80.8 (8.6)                       ; 2.4 (0.2)                                         ; 0.0 (0.0)                        ; 4.5 (0.0)            ; 103 (19)            ; 113 (10)                  ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i                                                                                                                                                                                                                                 ; MyDDR3Controller_example ;
;                      |rw_manager_bitcheck:bitcheck_i|                                                                                            ; 34.5 (34.5)          ; 34.8 (34.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i                                                                                                                                                                                                  ; MyDDR3Controller_example ;
;                      |rw_manager_pattern_fifo:pattern_fifo_i|                                                                                    ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 4.5 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i                                                                                                                                                                                          ; MyDDR3Controller_example ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 4.5 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component                                                                                                                                                          ; work                     ;
;                            |altsyncram_8lr1:auto_generated|                                                                                      ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 4.5 (4.5)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated                                                                                                                           ; work                     ;
;                      |rw_manager_write_decoder:write_decoder_i|                                                                                  ; 29.7 (6.6)           ; 31.7 (7.2)                       ; 1.9 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (13)             ; 57 (2)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                        ; MyDDR3Controller_example ;
;                         |rw_manager_data_decoder:DO_decoder|                                                                                     ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                     ; MyDDR3Controller_example ;
;                         |rw_manager_dm_decoder:DM_decoder_i|                                                                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                     ; MyDDR3Controller_example ;
;                         |rw_manager_lfsr12:dm_lfsr_i|                                                                                            ; 6.6 (6.6)            ; 6.7 (6.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                            ; MyDDR3Controller_example ;
;                         |rw_manager_lfsr36:do_lfsr_i|                                                                                            ; 14.3 (14.3)          ; 15.2 (15.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                            ; MyDDR3Controller_example ;
;                   |rw_manager_write_decoder:write_decoder_i|                                                                                     ; 35.2 (13.6)          ; 36.2 (13.6)                      ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (36)             ; 57 (2)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                                                                 ; MyDDR3Controller_example ;
;                      |rw_manager_data_decoder:DO_decoder|                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                                                              ; MyDDR3Controller_example ;
;                      |rw_manager_dm_decoder:DM_decoder_i|                                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                                                              ; MyDDR3Controller_example ;
;                      |rw_manager_lfsr12:dm_lfsr_i|                                                                                               ; 5.1 (5.1)            ; 5.2 (5.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                                                                     ; MyDDR3Controller_example ;
;                      |rw_manager_lfsr36:do_lfsr_i|                                                                                               ; 14.8 (14.8)          ; 15.7 (15.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                                                                     ; MyDDR3Controller_example ;
;          |sequencer_data_mgr:sequencer_data_mgr_inst|                                                                                            ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst                                                                                                                                                                                                                                                                                                                                     ; MyDDR3Controller_example ;
;          |sequencer_phy_mgr:sequencer_phy_mgr_inst|                                                                                              ; 31.9 (31.9)          ; 33.6 (33.6)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; MyDDR3Controller_example ;
;          |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 20.6 (3.0)           ; 21.0 (3.2)                       ; 0.4 (0.2)                                         ; 0.0 (0.0)                        ; 16.0 (0.0)           ; 5 (5)               ; 8 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                                                                                                                                     ; MyDDR3Controller_example ;
;             |altsyncram:altsyncram_component|                                                                                                    ; 17.6 (0.0)           ; 17.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 16.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                     ; work                     ;
;                |altsyncram_c9v1:auto_generated|                                                                                                  ; 17.6 (17.6)          ; 17.8 (17.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 16.0 (16.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                                                                                                                                      ; work                     ;
;          |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 234.7 (200.0)        ; 244.6 (208.7)                    ; 9.9 (8.7)                                         ; 0.0 (0.0)                        ; 19.0 (0.0)           ; 305 (279)           ; 220 (196)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; MyDDR3Controller_example ;
;             |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 9.6 (9.0)            ; 10.7 (10.1)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                                                                                                                                ; MyDDR3Controller_example ;
;                |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                                                                                                                             ; MyDDR3Controller_example ;
;             |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 25.1 (0.0)           ; 25.2 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 19.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                                                                                                                                    ; MyDDR3Controller_example ;
;                |altdpram:altdpram_component|                                                                                                     ; 25.1 (0.0)           ; 25.2 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 19.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                                                                                                                                        ; work                     ;
;                   |dpram_k3s1:auto_generated|                                                                                                    ; 25.1 (19.0)          ; 25.2 (19.0)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 19.0 (19.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                                                                                                                              ; work                     ;
;                      |decode_5la:wr_decode|                                                                                                      ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                                                                                                                                         ; work                     ;
;                      |mux_7hb:rd_mux|                                                                                                            ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                                                                                                                               ; work                     ;
;       |afi_mux_ddr3_ddrx:m0|                                                                                                                     ; 30.0 (30.0)          ; 32.8 (32.8)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|afi_mux_ddr3_ddrx:m0                                                                                                                                                                                                                                                                                                                                                                                              ; MyDDR3Controller_example ;
;       |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                                                                                                                                                   ; MyDDR3Controller_example ;
;       |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                                                                                                                                                   ; MyDDR3Controller_example ;
;    |MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0|                                                                                ; 27.5 (0.0)           ; 27.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                       ; MyDDR3Controller_example ;
;       |altera_merlin_master_translator:d0_avl_translator|                                                                                        ; 27.5 (27.5)          ; 27.8 (27.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d0_avl_translator                                                                                                                                                                                                                                                                                                                                     ; MyDDR3Controller_example ;
;    |altera_reset_controller:rst_controller|                                                                                                      ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                             ; MyDDR3Controller_example ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |MyDDR3Controller_example|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                  ; MyDDR3Controller_example ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                   ;
+--------------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name                     ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; mem_a[0]                 ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[1]                 ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[2]                 ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[3]                 ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[4]                 ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[5]                 ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[6]                 ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[7]                 ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[8]                 ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[9]                 ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[10]                ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[11]                ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[12]                ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[13]                ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_a[14]                ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_ba[0]                ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_ba[1]                ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_ba[2]                ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_ck[0]                ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; mem_ck_n[0]              ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; mem_cke[0]               ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_cs_n[0]              ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_dm[0]                ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dm[1]                ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_ras_n[0]             ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_cas_n[0]             ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_we_n[0]              ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_reset_n              ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; mem_odt[0]               ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; local_init_done          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; local_cal_success        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; local_cal_fail           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; drv_status_pass          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; drv_status_fail          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; drv_status_test_complete ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; mem_dq[0]                ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[1]                ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[2]                ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[3]                ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[4]                ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[5]                ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[6]                ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[7]                ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[8]                ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[9]                ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[10]               ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[11]               ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[12]               ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[13]               ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[14]               ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dq[15]               ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; mem_dqs[0]               ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; mem_dqs[1]               ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; mem_dqs_n[0]             ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; mem_dqs_n[1]             ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; oct_rzqin                ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; pll_ref_clk              ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; global_reset_n           ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; soft_reset_n             ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
+--------------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; mem_dq[0]           ;                   ;         ;
; mem_dq[1]           ;                   ;         ;
; mem_dq[2]           ;                   ;         ;
; mem_dq[3]           ;                   ;         ;
; mem_dq[4]           ;                   ;         ;
; mem_dq[5]           ;                   ;         ;
; mem_dq[6]           ;                   ;         ;
; mem_dq[7]           ;                   ;         ;
; mem_dq[8]           ;                   ;         ;
; mem_dq[9]           ;                   ;         ;
; mem_dq[10]          ;                   ;         ;
; mem_dq[11]          ;                   ;         ;
; mem_dq[12]          ;                   ;         ;
; mem_dq[13]          ;                   ;         ;
; mem_dq[14]          ;                   ;         ;
; mem_dq[15]          ;                   ;         ;
; mem_dqs[0]          ;                   ;         ;
; mem_dqs[1]          ;                   ;         ;
; mem_dqs_n[0]        ;                   ;         ;
; mem_dqs_n[1]        ;                   ;         ;
; oct_rzqin           ;                   ;         ;
; pll_ref_clk         ;                   ;         ;
; global_reset_n      ;                   ;         ;
; soft_reset_n        ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Location   ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|comb~0                                                                                                                                                                                                                                                                       ; Unassigned ; 108     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|_~0                                                                                                                                                                    ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|_~3                                                                                                                                                                    ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|write_req_reg                                                                                                                                                                                                                             ; Unassigned ; 118     ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|Selector33~2                                                                                                                                                                                                                                                                     ; Unassigned ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                          ; Unassigned ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|write_req_reg                                                                                                                                                                                                                                           ; Unassigned ; 87      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|reset_sync:ureset_driver_clk|reset_reg[10]                                                                                                                                                                                                                                                                                                            ; Unassigned ; 296     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|reset_sync:ureset_driver_clk|reset_reg[3]                                                                                                                                                                                                                                                                                                             ; Unassigned ; 64      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|reset_sync:ureset_driver_clk|reset_reg[4]                                                                                                                                                                                                                                                                                                             ; Unassigned ; 167     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|reset_sync:ureset_driver_clk|reset_reg[5]                                                                                                                                                                                                                                                                                                             ; Unassigned ; 64      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|reset_sync:ureset_driver_clk|reset_reg[6]                                                                                                                                                                                                                                                                                                             ; Unassigned ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|reset_sync:ureset_driver_clk|reset_reg[7]                                                                                                                                                                                                                                                                                                             ; Unassigned ; 46      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|reset_sync:ureset_driver_clk|reset_reg[8]                                                                                                                                                                                                                                                                                                             ; Unassigned ; 120     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|reset_sync:ureset_driver_clk|reset_reg[9]                                                                                                                                                                                                                                                                                                             ; Unassigned ; 299     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|_~2                                                                                                                                                                                                                                            ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|_~3                                                                                                                                                                                                                                            ; Unassigned ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|write_req_reg                                                                                                                                                                                                                                                                                                     ; Unassigned ; 39      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_ddrx_mm_st_converter:a0|always2~1                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[0]                                                                                                                                                                        ; Unassigned ; 17      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[1]                                                                                                                                                                        ; Unassigned ; 17      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[2]                                                                                                                                                                        ; Unassigned ; 17      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[3]                                                                                                                                                                        ; Unassigned ; 17      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[0]                                                                                                                                                                        ; Unassigned ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]                                                                                                                                                                        ; Unassigned ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]                                                                                                                                                                        ; Unassigned ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]                                                                                                                                                                        ; Unassigned ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr_reach_max~0                                                                                                                                                           ; Unassigned ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[3]~1                                                                                                                                                                       ; Unassigned ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~1                                                                                                                                                                              ; Unassigned ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|generating                                                                                                                                                                          ; Unassigned ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|int_queue_full~1                                                                                                                                                                    ; Unassigned ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|Mux4~0                                                                                                                                                                        ; Unassigned ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_tfaw_cmd_cnt~1                                                                                                                                                            ; Unassigned ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~5                ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~6                ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|pulse_ram_output~2 ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; Unassigned ; 23      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|_~5                                               ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|_~6                                               ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|pulse_ram_output~2                                ; Unassigned ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][3]~52                                                                                              ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][0]~57                                                                                              ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][3]~62                                                                                              ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][1]~67                                                                                              ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][1]~72                                                                                              ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~76                                                                                              ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]~3                                                                                                ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][0]~12                                                                                               ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][0]~17                                                                                               ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][3]~22                                                                                               ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][1]~27                                                                                               ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][0]~32                                                                                               ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][3]~37                                                                                               ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][0]~42                                                                                               ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][1]~47                                                                                               ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[7]~4                                                                                            ; Unassigned ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~0                                                                                                    ; Unassigned ; 42      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][2]~4                                                                                                      ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][3]~55                                                                                                    ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][0]~60                                                                                                    ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[12][2]~65                                                                                                    ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][0]~70                                                                                                    ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[14][1]~76                                                                                                    ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~79                                                                                                    ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][2]~11                                                                                                     ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][0]~15                                                                                                     ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[3][3]~20                                                                                                     ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][3]~25                                                                                                     ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[5][3]~30                                                                                                     ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[6][0]~35                                                                                                     ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][0]~40                                                                                                     ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][2]~45                                                                                                     ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][0]~50                                                                                                     ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[4]~0                                                                                                                                                              ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r                                                                                                                                                      ; Unassigned ; 83      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~0                                                                                                                                      ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~1                                                                                                                                      ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~10                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~11                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~12                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~13                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~14                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~15                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~2                                                                                                                                      ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~3                                                                                                                                      ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~4                                                                                                                                      ; Unassigned ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~5                                                                                                                                      ; Unassigned ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~6                                                                                                                                      ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~7                                                                                                                                      ; Unassigned ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~8                                                                                                                                      ; Unassigned ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~9                                                                                                                                      ; Unassigned ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]~2                                                                                                                                  ; Unassigned ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|int_enter_power_saving_ready~0                                                                                                                                                    ; Unassigned ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6]~0                                                                                                                              ; Unassigned ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; Unassigned ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]~18                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]~27                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]~36                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]~5                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~2                                                                                                                                                                               ; Unassigned ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~4                                                                                                                                                                               ; Unassigned ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~3                                                                                                                                                                               ; Unassigned ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; Unassigned ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]~0                                                                                                     ; Unassigned ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]~1                                                                                                     ; Unassigned ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][0]~3                                                                         ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[10][2]~43                                                                       ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[11][2]~47                                                                       ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[12][0]~51                                                                       ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[13][2]~55                                                                       ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[14][2]~59                                                                       ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[15][0]~63                                                                       ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][0]~7                                                                         ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[2][0]~11                                                                        ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][2]~15                                                                        ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][0]~19                                                                        ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][2]~23                                                                        ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][0]~27                                                                        ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][0]~31                                                                        ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[8][0]~35                                                                        ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[9][2]~39                                                                        ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always19~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always21~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always23~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always25~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always27~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always29~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always31~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always33~0                                                                                                             ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~0                                                                                                              ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~0                                                                                                              ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~0                                                                                                              ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~0                                                                                                              ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~0                                                                                              ; Unassigned ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][4]~4                                                                                          ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][5]~1                                                                                          ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][1]~0                                                                                          ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]~7                                                                                           ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]~6                                                                                           ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]~5                                                                                           ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][1]~2                                                                                           ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][4]~3                                                                                           ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~7                                                                                        ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[12][1]~0                                                                                       ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[13][2]~1                                                                                       ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[14][2]~2                                                                                       ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][2]~6                                                                                        ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][2]~3                                                                                        ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][2]~4                                                                                        ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][0]~5                                                                                        ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~1                                                                                               ; Unassigned ; 88      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[10][3]~57                                                                                                                ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[11][1]~62                                                                                                                ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[12][2]~67                                                                                                                ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[13][0]~72                                                                                                                ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[14][1]~78                                                                                                                ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[15][3]~83                                                                                                                ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]~5                                                                                                                  ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][0]~11                                                                                                                 ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][1]~17                                                                                                                 ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][0]~23                                                                                                                 ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][0]~29                                                                                                                 ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][1]~35                                                                                                                 ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][3]~41                                                                                                                 ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[8][3]~47                                                                                                                 ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[9][0]~52                                                                                                                 ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[4]~0                                                                                                              ; Unassigned ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[4]~1                                                                                                              ; Unassigned ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][3]~2                                                                                                                        ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[10][3]~52                                                                                                                      ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[11][3]~57                                                                                                                      ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[12][3]~62                                                                                                                      ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[13][0]~67                                                                                                                      ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[14][2]~72                                                                                                                      ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[15][3]~76                                                                                                                      ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][1]~7                                                                                                                        ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][3]~12                                                                                                                       ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][3]~17                                                                                                                       ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][1]~22                                                                                                                       ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][1]~27                                                                                                                       ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][0]~32                                                                                                                       ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][0]~38                                                                                                                       ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[8][2]~43                                                                                                                       ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[9][3]~47                                                                                                                       ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|MyDDR3Controller_example_if0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|adc_clk_cps                                                                                                                              ; Unassigned ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|MyDDR3Controller_example_if0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                                                             ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|MyDDR3Controller_example_if0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                                              ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                 ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                            ; Unassigned ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                           ; Unassigned ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                   ; Unassigned ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                   ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                ; Unassigned ; 41      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                 ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                            ; Unassigned ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                           ; Unassigned ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                   ; Unassigned ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                   ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                ; Unassigned ; 41      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                     ; Unassigned ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_addr_cmd_clk|reset_reg[14]                                                                                                                                                                                                  ; Unassigned ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_afi_clk|reset_reg[15]                                                                                                                                                                                                       ; Unassigned ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_afi_clk|reset_reg[17]                                                                                                                                                                                                       ; Unassigned ; 132     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                                                 ; Unassigned ; 1869    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                                                                                       ; Unassigned ; 171     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_seq_clk|reset_reg[14]                                                                                                                                                                                                       ; Unassigned ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|phy_reset_n                                                                                                                                                                                                                                                                   ; Unassigned ; 78      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll_addr_cmd_clk                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 175     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 4077    ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 727     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 232     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll_locked                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 2       ; Async. load                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write~0                                                                                                                                                                                                                                ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|m0_read~0                                                                                                                                                                                                                                   ; Unassigned ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                                                                                            ; Unassigned ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                                                                                                     ; Unassigned ; 63      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                                                                                         ; Unassigned ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[1]~0                                                                                                                                                                                                                                                                                                        ; Unassigned ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                                                                                                            ; Unassigned ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                                                                                                           ; Unassigned ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                  ; Unassigned ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~1                                                                                                                                                                                                                                                                                                  ; Unassigned ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                                                                                                                          ; Unassigned ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                                                                                                        ; Unassigned ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                                                                                                     ; Unassigned ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                                                                                          ; Unassigned ; 64      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                                                                                                            ; Unassigned ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                                                                                                ; Unassigned ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                                                                              ; Unassigned ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                              ; Unassigned ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                    ; Unassigned ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                                                                                                                                          ; Unassigned ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 550     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|afi_rdata_valid_r                                                                                                                                                                                                                                                   ; Unassigned ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_readdata[7]~0                                                                                                                                                                                                                                                   ; Unassigned ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_clear_read_datapath                                                                                                                                                                                                                                             ; Unassigned ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_set_cs_mask                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|group_select[0]                                                                                                                                                                                                                                                     ; Unassigned ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|next_PC~1                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_4802:auto_generated|decode_5ka:wr_decode|eq_node[0]~1                                                                                                                         ; Unassigned ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_4802:auto_generated|decode_5ka:wr_decode|eq_node[1]~0                                                                                                                         ; Unassigned ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_3fu1:auto_generated|mux_2gb:rd_mux|l2_w18_n0_mux_dataout~0                                                                                                                ; Unassigned ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always0~0                                                                                                                                                                                                                          ; Unassigned ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always1~0                                                                                                                                                                                                                          ; Unassigned ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always2~0                                                                                                                                                                                                                          ; Unassigned ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always3~0                                                                                                                                                                                                                          ; Unassigned ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][0]~1                                                                                                                                                                                                                       ; Unassigned ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][2]~10                                                                                                                                                                                                                      ; Unassigned ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][6]~19                                                                                                                                                                                                                      ; Unassigned ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][5]~28                                                                                                                                                                                                                      ; Unassigned ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][5]~0                                                                                                                                                                                                              ; Unassigned ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][5]~1                                                                                                                                                                                                              ; Unassigned ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][5]~2                                                                                                                                                                                                              ; Unassigned ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][5]~3                                                                                                                                                                                                              ; Unassigned ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|dm_lfsr_step                                                                                                                                                                                                               ; Unassigned ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|do_lfsr_step                                                                                                                                                                                                               ; Unassigned ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0]~1                                                                                                                                                                                                          ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[1]~1                                                                                                                                                                                                          ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                                                     ; Unassigned ; 264     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DM_lfsr_step                                                                                                                                                                                                                                                  ; Unassigned ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DO_lfsr_step                                                                                                                                                                                                                                                  ; Unassigned ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector3~0                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_increment_vfifo_fr~1                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[0]~2                                                                                                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success~0                                                                                                                                                                                                                                                                                                                ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 129     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_increment_vfifo_fr_pre_combined[1]~0                                                                                                                                                                                                                                                                                    ; Unassigned ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[0][4]~4                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[3][0]~1                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_IDLE                                                                                                                                                                                                                                                                                                    ; Unassigned ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[0]~0                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[25]~0                                                                                                                                                                                                                                                                                                           ; Unassigned ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][9]~7                                                                                                                                                                                                                                                                                                       ; Unassigned ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~2                                                                                                                                                                                                                                                                                                             ; Unassigned ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_next[20]~4                                                                                                                                                                                                                                                                                                            ; Unassigned ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                                                                                                                                    ; Unassigned ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                                                                                                                       ; Unassigned ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                                                                                                                       ; Unassigned ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|afi_mux_ddr3_ddrx:m0|afi_addr_r[14]~0                                                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|afi_mux_ddr3_ddrx:m0|afi_addr_r[19]~1                                                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_if0:if0|afi_mux_ddr3_ddrx:m0|afi_rdata_valid[0]~0                                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 73      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d0_avl_translator|address_register[21]~0                                                                                                                                                                                                                                                                                                         ; Unassigned ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d0_avl_translator|address_register[21]~1                                                                                                                                                                                                                                                                                                         ; Unassigned ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 32      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                          ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll_afi_clk                                                                                                                                                           ; 4295    ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15] ; 1869    ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll_avl_clk                                                                                                                                                           ; 791     ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                      ; 550     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                               ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+------------+----------------------+-----------------+-----------------+---------------+
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|altsyncram_3uh1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 99           ; 8            ; 99           ; yes                    ; no                      ; yes                    ; no                      ; 792    ; 8                           ; 96                          ; 8                           ; 96                          ; 768                 ; 3           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo|altsyncram_fqh1:FIFOram|ALTSYNCRAM                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 8            ; 8            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 8                           ; 8                           ; 8                           ; 8                           ; 64                  ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|altsyncram_4rs1:FIFOram|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 72           ; 64           ; 72           ; yes                    ; no                      ; yes                    ; no                      ; 4608   ; 64                          ; 72                          ; 64                          ; 72                          ; 4608                ; 2           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|altsyncram_9th1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 29                          ; 8                           ; 29                          ; 232                 ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_rvr1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 65           ; 128          ; 65           ; yes                    ; no                      ; yes                    ; no                      ; 8320   ; 128                         ; 64                          ; 128                         ; 64                          ; 8192                ; 2           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_ngn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 176    ; 16                          ; 3                           ; 16                          ; 3                           ; 48                  ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|altsyncram_5hn1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 46           ; 32           ; 46           ; yes                    ; no                      ; yes                    ; yes                     ; 1472   ; 32                          ; 7                           ; 32                          ; 7                           ; 224                 ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                              ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_tdl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                             ; AUTO ; Single Port      ; Single Clock ; 3584         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 114688 ; 3584                        ; 32                          ; --                          ; --                          ; 114688              ; 16          ; 0          ; MyDDR3Controller_example_if0_s0_sequencer_mem.hex ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_4802:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                         ; MLAB ; Simple Dual Port ; Single Clock ; 40           ; 32           ; 40           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1280   ; 40                          ; 29                          ; 40                          ; 29                          ; 1160                ; 0           ; 58         ; MyDDR3Controller_example_if0_s0_AC_ROM.hex        ; Unassigned ;                      ;                 ;                 ;               ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                             ; MLAB ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; no                      ; 128    ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 32         ; None                                              ; Unassigned ;                      ;                 ;                 ;               ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_3fu1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                     ; MLAB ; Simple Dual Port ; No clocks.   ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; no                     ; no                      ; 2560   ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 0           ; 80         ; MyDDR3Controller_example_if0_s0_inst_ROM.hex      ; Unassigned ;                      ;                 ;                 ;               ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 9            ; 32           ; 9            ; yes                    ; no                      ; no                     ; no                      ; 288    ; 32                          ; 9                           ; 32                          ; 9                           ; 288                 ; 0           ; 9          ; None                                              ; Unassigned ;                      ;                 ;                 ;               ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 32         ; None                                              ; Unassigned ;                      ;                 ;                 ;               ;
; MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                       ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 38         ; None                                              ; Unassigned ;                      ;                 ;                 ;               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 1     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 5     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Unchecked    ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Unchecked    ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Unchecked    ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces   ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules                ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 55           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Unchecked          ; 0            ; 0            ; 0            ; 0            ; 0            ; 59        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 55           ; 0            ; 0            ; 0            ; 0            ; 55           ; 0            ; 59        ; 59        ; 0            ;
; Total Inapplicable       ; 59           ; 59           ; 59           ; 59           ; 59           ; 0         ; 59           ; 59           ; 59           ; 59           ; 59           ; 59           ; 4            ; 59           ; 59           ; 59           ; 59           ; 59           ; 4            ; 59           ; 59           ; 59           ; 59           ; 4            ; 59           ; 0         ; 0         ; 59           ;
; Total Fail               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; mem_a[0]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[1]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[2]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[3]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[4]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[5]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[6]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[7]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[8]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[9]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[10]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[11]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[12]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[13]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_a[14]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_ba[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_ba[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_ba[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_ck[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_ck_n[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_cke[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_cs_n[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dm[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dm[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_ras_n[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_cas_n[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_we_n[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_reset_n              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_odt[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; local_init_done          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; local_cal_success        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; local_cal_fail           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; drv_status_pass          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; drv_status_fail          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; drv_status_test_complete ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[4]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[5]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[6]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[7]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[8]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[9]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[10]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[11]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[12]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[13]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[14]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dq[15]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dqs[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dqs[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dqs_n[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; mem_dqs_n[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; oct_rzqin                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; pll_ref_clk              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; global_reset_n           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
; soft_reset_n             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CGXFC7C7F23C8 for design "MyDDR3Controller_example"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 59 pins of 59 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2432
Error (174052): I/O "mem_dq[0]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[1]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[2]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[3]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[4]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[5]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[6]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[7]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[8]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[9]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[10]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[11]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[12]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[13]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[14]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dq[15]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 2232
Error (174052): I/O "mem_dqs[0]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 25
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174052): I/O "mem_dqs[1]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 25
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_0" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1649
Error (174052): I/O "mem_dqs_n[0]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 26
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174052): I/O "mem_dqs_n[1]" has dynamic termination control connected, but does not use parallel termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 26
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "SERIESTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[1]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[2]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[3]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[4]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[5]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[6]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[7]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[8]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[9]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[10]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[11]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[12]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[13]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[14]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Error (174068): Output buffer atom "MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|obuf_os_bar_0" has port "PARALLELTERMINATIONCONTROL[15]" connected, but does not use calibrated on-chip termination File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv Line: 1590
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:01
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin mem_dqs_n[1] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin mem_dqs_n[0] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 26
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin mem_dqs[1] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 25
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin mem_dqs[0] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 25
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[15] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[14] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[13] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[12] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[11] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[10] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[0] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[1] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[2] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[3] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[4] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[5] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[6] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[7] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[8] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[9] uses the 2.5 V I/O standard File: /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v Line: 24
Error (11802): Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error: Quartus Prime Fitter was unsuccessful. 725 errors, 3 warnings
    Error: Peak virtual memory: 1404 megabytes
    Error: Processing ended: Wed Apr 13 06:15:15 2016
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:23


