{"position": "Staff Engineer", "company": "Google", "profiles": ["Experience Validation Lead Engineer Corsair Memory May 2011  \u2013 Present (4 years 4 months) HW Test Engineer/Consultant Cisco July 2009  \u2013  March 2010  (9 months) HW Electrical Staff Engineer Pillar Data Systems June 2004  \u2013  November 2008  (4 years 6 months) HW EDVT Engineer Brocade February 2001  \u2013  March 2004  (3 years 2 months) HW Design Enginneer Hewlett-Packard January 1996  \u2013  February 2000  (4 years 2 months) Validation Lead Engineer Corsair Memory May 2011  \u2013 Present (4 years 4 months) Validation Lead Engineer Corsair Memory May 2011  \u2013 Present (4 years 4 months) HW Test Engineer/Consultant Cisco July 2009  \u2013  March 2010  (9 months) HW Test Engineer/Consultant Cisco July 2009  \u2013  March 2010  (9 months) HW Electrical Staff Engineer Pillar Data Systems June 2004  \u2013  November 2008  (4 years 6 months) HW Electrical Staff Engineer Pillar Data Systems June 2004  \u2013  November 2008  (4 years 6 months) HW EDVT Engineer Brocade February 2001  \u2013  March 2004  (3 years 2 months) HW EDVT Engineer Brocade February 2001  \u2013  March 2004  (3 years 2 months) HW Design Enginneer Hewlett-Packard January 1996  \u2013  February 2000  (4 years 2 months) HW Design Enginneer Hewlett-Packard January 1996  \u2013  February 2000  (4 years 2 months) Education University of California, Santa Barbara BSEE,  Electrical Engineering 1987  \u2013 1989 University of California, Santa Barbara BSEE,  Electrical Engineering 1987  \u2013 1989 University of California, Santa Barbara BSEE,  Electrical Engineering 1987  \u2013 1989 University of California, Santa Barbara BSEE,  Electrical Engineering 1987  \u2013 1989 ", "Experience EDVT Engineer Cisco Systems EDVT Engineer Cisco Systems EDVT Engineer Cisco Systems ", "Summary Enthusiastic leader with a wide range of experience in Business Operations, Quality Assurance, and Program Management. Experienced with large companies and small startup ventures. Successful leading start-up organizations through acquisition integration activities. Demonstrated success in building cross-functional organizations that worked as a cohesive team to streamline business processes that positively impacted the bottom line. Recognized as a creative and hard working leader who focuses efforts on ways to ensure business success through strategic planning and process efficiencies. Specialties:Strengths include: \n \n\u2022\tEngineering Management\t\u2022\tM & A Integration\t\u2022\tBudget Management \n\u2022\tDevelopment Quality Assurance\t\u2022\tInformation Security\t\u2022\tCommunication \n\u2022\tProcess / Procedure Optimization\t\u2022\tNetwork Infrastructure\t\u2022\tSales Support \n\u2022\tTeam Efficiencies\t\u2022\tChange Management\t\u2022\tMentoring to Grow Summary Enthusiastic leader with a wide range of experience in Business Operations, Quality Assurance, and Program Management. Experienced with large companies and small startup ventures. Successful leading start-up organizations through acquisition integration activities. Demonstrated success in building cross-functional organizations that worked as a cohesive team to streamline business processes that positively impacted the bottom line. Recognized as a creative and hard working leader who focuses efforts on ways to ensure business success through strategic planning and process efficiencies. Specialties:Strengths include: \n \n\u2022\tEngineering Management\t\u2022\tM & A Integration\t\u2022\tBudget Management \n\u2022\tDevelopment Quality Assurance\t\u2022\tInformation Security\t\u2022\tCommunication \n\u2022\tProcess / Procedure Optimization\t\u2022\tNetwork Infrastructure\t\u2022\tSales Support \n\u2022\tTeam Efficiencies\t\u2022\tChange Management\t\u2022\tMentoring to Grow Enthusiastic leader with a wide range of experience in Business Operations, Quality Assurance, and Program Management. Experienced with large companies and small startup ventures. Successful leading start-up organizations through acquisition integration activities. Demonstrated success in building cross-functional organizations that worked as a cohesive team to streamline business processes that positively impacted the bottom line. Recognized as a creative and hard working leader who focuses efforts on ways to ensure business success through strategic planning and process efficiencies. Specialties:Strengths include: \n \n\u2022\tEngineering Management\t\u2022\tM & A Integration\t\u2022\tBudget Management \n\u2022\tDevelopment Quality Assurance\t\u2022\tInformation Security\t\u2022\tCommunication \n\u2022\tProcess / Procedure Optimization\t\u2022\tNetwork Infrastructure\t\u2022\tSales Support \n\u2022\tTeam Efficiencies\t\u2022\tChange Management\t\u2022\tMentoring to Grow Enthusiastic leader with a wide range of experience in Business Operations, Quality Assurance, and Program Management. Experienced with large companies and small startup ventures. Successful leading start-up organizations through acquisition integration activities. Demonstrated success in building cross-functional organizations that worked as a cohesive team to streamline business processes that positively impacted the bottom line. Recognized as a creative and hard working leader who focuses efforts on ways to ensure business success through strategic planning and process efficiencies. Specialties:Strengths include: \n \n\u2022\tEngineering Management\t\u2022\tM & A Integration\t\u2022\tBudget Management \n\u2022\tDevelopment Quality Assurance\t\u2022\tInformation Security\t\u2022\tCommunication \n\u2022\tProcess / Procedure Optimization\t\u2022\tNetwork Infrastructure\t\u2022\tSales Support \n\u2022\tTeam Efficiencies\t\u2022\tChange Management\t\u2022\tMentoring to Grow Experience Global Business Development Manager - Education Services Hewlett-Packard - Enterprise Security March 2014  \u2013 Present (1 year 6 months) Austin, Texas Area As the WW BDM I am responsible for growing our Education business globally. I collaborate with our subject matter experts and our field sales organizations to develop innovative learning solutions to meet the cyber security education needs of our customers. I have overall responsibility to hit the bookings target for security education and it is my responsibility to ensure that our pipeline is healthy and growing. Additionally, I am responsible for providing strategic guidance to our Sr. Director while establishing critical relationships with key delivery partners. TippingPoint Solutions Architect \u2013 US Channel Hewlett-Packard - Enterprise Security December 2011  \u2013 Present (3 years 9 months) Responsible for channel partner enablement activities, including product education, sales training, and security awareness. Provide technical assistance during pre-sales and post-sales engagements as they relate to TippingPoint security solutions and services. Work with sales teams, account executives, and channel teams to develop TippingPoint solutions that meet the security needs of customers. Sr. Program Manager - TippingPoint Security Group Hewlett-Packard January 2010  \u2013  December 2011  (2 years) Worked with the VP of Business Development on creating the Project Management Office (PMO) strategy for our security organization. Responsible for defining the project lifecycle process for new product development efforts utilizing the \u201cGates\u201d model. Developed, redefined, and implemented new and existing business processes in order to drive efficiencies into product development cycles resulting in reduced time to market. Instrumental in ensuring the successful integration of TippingPoint into HP\u2019s Networking Business Organization. Chaired and participated in several integration teams including, sales operations, supply chain product life cycle management, customers records management, facilities relocation, and business process consolidations and optimization. Director of Quality Assurance TippingPoint June 2005  \u2013  January 2010  (4 years 8 months) Responsible for all quality aspects of the company\u2019s IPS and security management products. Lead a QA team of 30+ individuals including line managers, responsible for several small functional groups (including automation, performance testing, and regression testing). Sets high level QA strategy and direction with clear goals for each functional team. Collaborated with other Engineering Directors to create the Standard Operating Procedures (SOP) for Engineering Change Orders (ECO). Led a root cause analysis effort for a critical customer and helped secure a $2 million order based on the findings. Sets project priorities and balances resources accordingly to meet the needs of the business and stay within the bounds of the project budgets and schedules. Successfully managed an annual operating and equipment budget of $4.5 million. Managed 3rd party consultants on Common Criteria Federal certification projects. Reviewed individuals\u2019 performance metrics on a quarterly basis and coached line-managers on managing the low performers. System Test Manager TippingPoint June 2004  \u2013  June 2005  (1 year 1 month) Managed a team of 10 system test developers and lead the team through the integration transition as 3Com acquired TippingPoint. Responsible for managing multiple development projects through the testing phase of each project. Worked with manufacturing, operations, and logistics to develop a First Article Inspection (FAI) process and procedure; designed to simulate a true production order, which was used to identify any gaps in the ordering process and back-end-systems interactions. Tracked bug trends for each product and for specific features. Used the bug trends in conjunction with test case metrics to monitor and track product quality and manage individuals\u2019 performance. Planned and managed a complete overhaul of the testing lab and infrastructure to move from individual testing stations to a shared equipment system with static and dynamic designations (including network, electrical, and cooling systems). System Test Engineer TippingPoint April 2003  \u2013  June 2004  (1 year 3 months) Responsible for feature, functional, integration, performance, and security testing of TippingPoint\u2019s IPS product line. Collaborated with software development as well as other system test members to create detailed test plans and procedures. Developed internal performance testing benchmarks based on RFC-2544. Executed manual functional and feature tests while developing automation scripts to reduce test cycle times, improve repeatability, and reduce costs through efficiency gains. Utilized Bugzilla to track product defects. Electrical Design Verification Test (EDVT) Engineer TippingPoint July 2001  \u2013  April 2003  (1 year 10 months) Designed and developed, from the ground up, TippingPoint\u2019s EDVT automation test systems. Utilizing National Instruments Lab View graphical programming tool, created a hardware stress test system for the purpose of testing the robustness of the hardware circuit designs of TippingPoint\u2019s IPS product line. Developed interoperability, system compatibility, and network integration testing solutions. Telecom Compliance Engineer Cisco Systems September 2000  \u2013  July 2001  (11 months) Responsible for all aspects of testing Cisco DSL products against international telecommunication standards; including standards for the USA, Canada, Australia, Japan, and members of the European Union. Organized, supported, and managed cross-functional collaboration projects with Cisco\u2019s Corporate Compliance organization on international telecom certifications. Worked with facilities and sub-contractors, to plan and build out the Austin telecom pre-testing lab, with capabilities for testing ADSL, G.SHDSL, T1, DS3, E1, and E3. Electrical Design Verification Test (EDVT) Engineer Cisco Systems March 1999  \u2013  September 2000  (1 year 7 months) Designed and developed automation test systems for the purpose of testing the robustness of the hardware circuit designs of Cisco\u2019s DSL product line. Developed interoperability, system compatibility, and network integration testing solutions. Assisted in the development of an EDVT lab at the remote branch in Irvine, Ca. This lab allowed Irvine to run their own prototype hardware through an EDVT system up without having to travel to Austin, and it allows their design engineers to debug problems there on site. Histology Gross Technician Clinical Pathology Laboratories January 1998  \u2013  August 1999  (1 year 8 months) Primary responsibilities included accession and preparation of surgical specimens, visually examine tissue specimen and provide gross dictation, maintain specimen identification and integrity as well as patient confidentiality throughout all processes. Global Business Development Manager - Education Services Hewlett-Packard - Enterprise Security March 2014  \u2013 Present (1 year 6 months) Austin, Texas Area As the WW BDM I am responsible for growing our Education business globally. I collaborate with our subject matter experts and our field sales organizations to develop innovative learning solutions to meet the cyber security education needs of our customers. I have overall responsibility to hit the bookings target for security education and it is my responsibility to ensure that our pipeline is healthy and growing. Additionally, I am responsible for providing strategic guidance to our Sr. Director while establishing critical relationships with key delivery partners. Global Business Development Manager - Education Services Hewlett-Packard - Enterprise Security March 2014  \u2013 Present (1 year 6 months) Austin, Texas Area As the WW BDM I am responsible for growing our Education business globally. I collaborate with our subject matter experts and our field sales organizations to develop innovative learning solutions to meet the cyber security education needs of our customers. I have overall responsibility to hit the bookings target for security education and it is my responsibility to ensure that our pipeline is healthy and growing. Additionally, I am responsible for providing strategic guidance to our Sr. Director while establishing critical relationships with key delivery partners. TippingPoint Solutions Architect \u2013 US Channel Hewlett-Packard - Enterprise Security December 2011  \u2013 Present (3 years 9 months) Responsible for channel partner enablement activities, including product education, sales training, and security awareness. Provide technical assistance during pre-sales and post-sales engagements as they relate to TippingPoint security solutions and services. Work with sales teams, account executives, and channel teams to develop TippingPoint solutions that meet the security needs of customers. TippingPoint Solutions Architect \u2013 US Channel Hewlett-Packard - Enterprise Security December 2011  \u2013 Present (3 years 9 months) Responsible for channel partner enablement activities, including product education, sales training, and security awareness. Provide technical assistance during pre-sales and post-sales engagements as they relate to TippingPoint security solutions and services. Work with sales teams, account executives, and channel teams to develop TippingPoint solutions that meet the security needs of customers. Sr. Program Manager - TippingPoint Security Group Hewlett-Packard January 2010  \u2013  December 2011  (2 years) Worked with the VP of Business Development on creating the Project Management Office (PMO) strategy for our security organization. Responsible for defining the project lifecycle process for new product development efforts utilizing the \u201cGates\u201d model. Developed, redefined, and implemented new and existing business processes in order to drive efficiencies into product development cycles resulting in reduced time to market. Instrumental in ensuring the successful integration of TippingPoint into HP\u2019s Networking Business Organization. Chaired and participated in several integration teams including, sales operations, supply chain product life cycle management, customers records management, facilities relocation, and business process consolidations and optimization. Sr. Program Manager - TippingPoint Security Group Hewlett-Packard January 2010  \u2013  December 2011  (2 years) Worked with the VP of Business Development on creating the Project Management Office (PMO) strategy for our security organization. Responsible for defining the project lifecycle process for new product development efforts utilizing the \u201cGates\u201d model. Developed, redefined, and implemented new and existing business processes in order to drive efficiencies into product development cycles resulting in reduced time to market. Instrumental in ensuring the successful integration of TippingPoint into HP\u2019s Networking Business Organization. Chaired and participated in several integration teams including, sales operations, supply chain product life cycle management, customers records management, facilities relocation, and business process consolidations and optimization. Director of Quality Assurance TippingPoint June 2005  \u2013  January 2010  (4 years 8 months) Responsible for all quality aspects of the company\u2019s IPS and security management products. Lead a QA team of 30+ individuals including line managers, responsible for several small functional groups (including automation, performance testing, and regression testing). Sets high level QA strategy and direction with clear goals for each functional team. Collaborated with other Engineering Directors to create the Standard Operating Procedures (SOP) for Engineering Change Orders (ECO). Led a root cause analysis effort for a critical customer and helped secure a $2 million order based on the findings. Sets project priorities and balances resources accordingly to meet the needs of the business and stay within the bounds of the project budgets and schedules. Successfully managed an annual operating and equipment budget of $4.5 million. Managed 3rd party consultants on Common Criteria Federal certification projects. Reviewed individuals\u2019 performance metrics on a quarterly basis and coached line-managers on managing the low performers. Director of Quality Assurance TippingPoint June 2005  \u2013  January 2010  (4 years 8 months) Responsible for all quality aspects of the company\u2019s IPS and security management products. Lead a QA team of 30+ individuals including line managers, responsible for several small functional groups (including automation, performance testing, and regression testing). Sets high level QA strategy and direction with clear goals for each functional team. Collaborated with other Engineering Directors to create the Standard Operating Procedures (SOP) for Engineering Change Orders (ECO). Led a root cause analysis effort for a critical customer and helped secure a $2 million order based on the findings. Sets project priorities and balances resources accordingly to meet the needs of the business and stay within the bounds of the project budgets and schedules. Successfully managed an annual operating and equipment budget of $4.5 million. Managed 3rd party consultants on Common Criteria Federal certification projects. Reviewed individuals\u2019 performance metrics on a quarterly basis and coached line-managers on managing the low performers. System Test Manager TippingPoint June 2004  \u2013  June 2005  (1 year 1 month) Managed a team of 10 system test developers and lead the team through the integration transition as 3Com acquired TippingPoint. Responsible for managing multiple development projects through the testing phase of each project. Worked with manufacturing, operations, and logistics to develop a First Article Inspection (FAI) process and procedure; designed to simulate a true production order, which was used to identify any gaps in the ordering process and back-end-systems interactions. Tracked bug trends for each product and for specific features. Used the bug trends in conjunction with test case metrics to monitor and track product quality and manage individuals\u2019 performance. Planned and managed a complete overhaul of the testing lab and infrastructure to move from individual testing stations to a shared equipment system with static and dynamic designations (including network, electrical, and cooling systems). System Test Manager TippingPoint June 2004  \u2013  June 2005  (1 year 1 month) Managed a team of 10 system test developers and lead the team through the integration transition as 3Com acquired TippingPoint. Responsible for managing multiple development projects through the testing phase of each project. Worked with manufacturing, operations, and logistics to develop a First Article Inspection (FAI) process and procedure; designed to simulate a true production order, which was used to identify any gaps in the ordering process and back-end-systems interactions. Tracked bug trends for each product and for specific features. Used the bug trends in conjunction with test case metrics to monitor and track product quality and manage individuals\u2019 performance. Planned and managed a complete overhaul of the testing lab and infrastructure to move from individual testing stations to a shared equipment system with static and dynamic designations (including network, electrical, and cooling systems). System Test Engineer TippingPoint April 2003  \u2013  June 2004  (1 year 3 months) Responsible for feature, functional, integration, performance, and security testing of TippingPoint\u2019s IPS product line. Collaborated with software development as well as other system test members to create detailed test plans and procedures. Developed internal performance testing benchmarks based on RFC-2544. Executed manual functional and feature tests while developing automation scripts to reduce test cycle times, improve repeatability, and reduce costs through efficiency gains. Utilized Bugzilla to track product defects. System Test Engineer TippingPoint April 2003  \u2013  June 2004  (1 year 3 months) Responsible for feature, functional, integration, performance, and security testing of TippingPoint\u2019s IPS product line. Collaborated with software development as well as other system test members to create detailed test plans and procedures. Developed internal performance testing benchmarks based on RFC-2544. Executed manual functional and feature tests while developing automation scripts to reduce test cycle times, improve repeatability, and reduce costs through efficiency gains. Utilized Bugzilla to track product defects. Electrical Design Verification Test (EDVT) Engineer TippingPoint July 2001  \u2013  April 2003  (1 year 10 months) Designed and developed, from the ground up, TippingPoint\u2019s EDVT automation test systems. Utilizing National Instruments Lab View graphical programming tool, created a hardware stress test system for the purpose of testing the robustness of the hardware circuit designs of TippingPoint\u2019s IPS product line. Developed interoperability, system compatibility, and network integration testing solutions. Electrical Design Verification Test (EDVT) Engineer TippingPoint July 2001  \u2013  April 2003  (1 year 10 months) Designed and developed, from the ground up, TippingPoint\u2019s EDVT automation test systems. Utilizing National Instruments Lab View graphical programming tool, created a hardware stress test system for the purpose of testing the robustness of the hardware circuit designs of TippingPoint\u2019s IPS product line. Developed interoperability, system compatibility, and network integration testing solutions. Telecom Compliance Engineer Cisco Systems September 2000  \u2013  July 2001  (11 months) Responsible for all aspects of testing Cisco DSL products against international telecommunication standards; including standards for the USA, Canada, Australia, Japan, and members of the European Union. Organized, supported, and managed cross-functional collaboration projects with Cisco\u2019s Corporate Compliance organization on international telecom certifications. Worked with facilities and sub-contractors, to plan and build out the Austin telecom pre-testing lab, with capabilities for testing ADSL, G.SHDSL, T1, DS3, E1, and E3. Telecom Compliance Engineer Cisco Systems September 2000  \u2013  July 2001  (11 months) Responsible for all aspects of testing Cisco DSL products against international telecommunication standards; including standards for the USA, Canada, Australia, Japan, and members of the European Union. Organized, supported, and managed cross-functional collaboration projects with Cisco\u2019s Corporate Compliance organization on international telecom certifications. Worked with facilities and sub-contractors, to plan and build out the Austin telecom pre-testing lab, with capabilities for testing ADSL, G.SHDSL, T1, DS3, E1, and E3. Electrical Design Verification Test (EDVT) Engineer Cisco Systems March 1999  \u2013  September 2000  (1 year 7 months) Designed and developed automation test systems for the purpose of testing the robustness of the hardware circuit designs of Cisco\u2019s DSL product line. Developed interoperability, system compatibility, and network integration testing solutions. Assisted in the development of an EDVT lab at the remote branch in Irvine, Ca. This lab allowed Irvine to run their own prototype hardware through an EDVT system up without having to travel to Austin, and it allows their design engineers to debug problems there on site. Electrical Design Verification Test (EDVT) Engineer Cisco Systems March 1999  \u2013  September 2000  (1 year 7 months) Designed and developed automation test systems for the purpose of testing the robustness of the hardware circuit designs of Cisco\u2019s DSL product line. Developed interoperability, system compatibility, and network integration testing solutions. Assisted in the development of an EDVT lab at the remote branch in Irvine, Ca. This lab allowed Irvine to run their own prototype hardware through an EDVT system up without having to travel to Austin, and it allows their design engineers to debug problems there on site. Histology Gross Technician Clinical Pathology Laboratories January 1998  \u2013  August 1999  (1 year 8 months) Primary responsibilities included accession and preparation of surgical specimens, visually examine tissue specimen and provide gross dictation, maintain specimen identification and integrity as well as patient confidentiality throughout all processes. Histology Gross Technician Clinical Pathology Laboratories January 1998  \u2013  August 1999  (1 year 8 months) Primary responsibilities included accession and preparation of surgical specimens, visually examine tissue specimen and provide gross dictation, maintain specimen identification and integrity as well as patient confidentiality throughout all processes. Skills Information Security Engineering Management Network Infrastructure Change Management Security Management Testing Data Center Program Management Cisco Technologies Integration Telecommunications Cross-functional Team... Quality Assurance Software Development Leadership Disaster Recovery Networking Virtualization Business Process Product Development Product Lifecycle... Project Management Hardware Team Leadership Network Security Automation Pre-sales Start-ups CISSP Strategy Information Security... See 17+ \u00a0 \u00a0 See less Skills  Information Security Engineering Management Network Infrastructure Change Management Security Management Testing Data Center Program Management Cisco Technologies Integration Telecommunications Cross-functional Team... Quality Assurance Software Development Leadership Disaster Recovery Networking Virtualization Business Process Product Development Product Lifecycle... Project Management Hardware Team Leadership Network Security Automation Pre-sales Start-ups CISSP Strategy Information Security... See 17+ \u00a0 \u00a0 See less Information Security Engineering Management Network Infrastructure Change Management Security Management Testing Data Center Program Management Cisco Technologies Integration Telecommunications Cross-functional Team... Quality Assurance Software Development Leadership Disaster Recovery Networking Virtualization Business Process Product Development Product Lifecycle... Project Management Hardware Team Leadership Network Security Automation Pre-sales Start-ups CISSP Strategy Information Security... See 17+ \u00a0 \u00a0 See less Information Security Engineering Management Network Infrastructure Change Management Security Management Testing Data Center Program Management Cisco Technologies Integration Telecommunications Cross-functional Team... Quality Assurance Software Development Leadership Disaster Recovery Networking Virtualization Business Process Product Development Product Lifecycle... Project Management Hardware Team Leadership Network Security Automation Pre-sales Start-ups CISSP Strategy Information Security... See 17+ \u00a0 \u00a0 See less Education University of Denver MTEL,  Masters in Telecommunications \u2013 Broadband Technologies 2001  \u2013 2006 Stephen F. Austin State University BS,  Microbiology & Chemistry 1993  \u2013 1997 University of Denver MTEL,  Masters in Telecommunications \u2013 Broadband Technologies 2001  \u2013 2006 University of Denver MTEL,  Masters in Telecommunications \u2013 Broadband Technologies 2001  \u2013 2006 University of Denver MTEL,  Masters in Telecommunications \u2013 Broadband Technologies 2001  \u2013 2006 Stephen F. Austin State University BS,  Microbiology & Chemistry 1993  \u2013 1997 Stephen F. Austin State University BS,  Microbiology & Chemistry 1993  \u2013 1997 Stephen F. Austin State University BS,  Microbiology & Chemistry 1993  \u2013 1997 ", "Experience EPE CIsco Systems Inc. October 2003  \u2013 Present (11 years 11 months) Have been working as EPE for ethernet switches for the past 7 years. Supported multiple CMs in China. EPE Cisco Systems Inc October 1996  \u2013 Present (18 years 11 months) Have been working as Mfg. TE, EDVT Engineer then NPIE or EPE Engineer for the past 14 years at Cisco. EPE CIsco Systems Inc. October 2003  \u2013 Present (11 years 11 months) Have been working as EPE for ethernet switches for the past 7 years. Supported multiple CMs in China. EPE CIsco Systems Inc. October 2003  \u2013 Present (11 years 11 months) Have been working as EPE for ethernet switches for the past 7 years. Supported multiple CMs in China. EPE Cisco Systems Inc October 1996  \u2013 Present (18 years 11 months) Have been working as Mfg. TE, EDVT Engineer then NPIE or EPE Engineer for the past 14 years at Cisco. EPE Cisco Systems Inc October 1996  \u2013 Present (18 years 11 months) Have been working as Mfg. TE, EDVT Engineer then NPIE or EPE Engineer for the past 14 years at Cisco. ", "Experience Eng. Cisco Systems January 1999  \u2013 Present (16 years 8 months) Provide technical support and management of NPI (New Product Introduction). (1995 to present). \n \n\u2022\tParticipate in the concurrent engineering activities. As the NPIE for the projects assigned, responsibility to ensure DFM, DFA, DFS(DFX) requirements are identified and implemented within the design. Ensure that the products meet established Quality, Producibility and functionality requirement (PRD conformity,EDVT, and Dev Test). Create and maintain through, accurate and timely product documentation (BOM, PCAMAP, SPEC and SCHEM as needed). Work with NPPM and production Managers to meet the committed project goals of the prototype builds. \n \nProvide technical in sustaining support for production and Failure Analysis. Drive for quality by tracking and monitoring Production issues. \n \n\u2022 First level line Stop/Alert field factory. \n\u2022 Act as focal person for second level escalations and BU communication. \n\u2022 Monitor/oversee weekly DRT and QIT (FCH, FHK, FCZ, JPE, JMX). \n\u2022 Ensure that product yields are above goals. Provide support and resolution for products that do not meet the goals. \n\u2022 ORT process review. \n \nEDVT Engineer (Electrical Design Verification Test Engineer) \n(2003-2005) \n \nParticipates on a project team of engineers involved in the specification, design, development and test of hardware.  \n \n\u2022\tDefines the Unit and system level test processes and procedures. \n\u2022\tWrites complete unit and system level test plans for an entire product family. \n\u2022\tPerforms complex system level unit and integration test. \n\u2022\tDebugs complex system level problems. \n\u2022\tInterface with Customer Engineering, Marketing, and Sales to understand customer problems and requirements to continually improve internal engineering test methodologies and test cases. E-PE ( Electrical Production Engineer) Cisco Systems January 1999  \u2013 Present (16 years 8 months) 170 E. Tasman Dr. Electrical Design, System, and Technical Support Engineer Silicon Valley Group February 1994  \u2013  January 1999  (5 years) - Responsible for the design and implementation various interface and circuits. Working familiarity with High Voltage, Digital, Analog, Microprocessors, Analog loop servo system, PCB board design and layout, System Grounding, and CE Marking compliance. \n \n- Managing improvements to all the existing equipment (Photo Processor System), taking overall responsibility for equipment, designing special tooling and other modification needed to adapt equipment to the needs of production. \n \n- Design I/O boards and communication protocol to all peripheral interface systems (Nikon, Canon, ASML, and SVG Lithography Stepper, Chemical Cabinet, GP Humidity Controller, Printer, SEC communication, and Fluid Temperature Controller. Senior Electrical Engineer Amdahl Corporation February 1991  \u2013  April 1993  (2 years 3 months) Research and develop test and processes to support all aspect of component and board level assemblies. Responsibilities include: Generate of design for testability, Built-in self test, Test coverage validation, and root cause analysis. Eng. Cisco Systems January 1999  \u2013 Present (16 years 8 months) Provide technical support and management of NPI (New Product Introduction). (1995 to present). \n \n\u2022\tParticipate in the concurrent engineering activities. As the NPIE for the projects assigned, responsibility to ensure DFM, DFA, DFS(DFX) requirements are identified and implemented within the design. Ensure that the products meet established Quality, Producibility and functionality requirement (PRD conformity,EDVT, and Dev Test). Create and maintain through, accurate and timely product documentation (BOM, PCAMAP, SPEC and SCHEM as needed). Work with NPPM and production Managers to meet the committed project goals of the prototype builds. \n \nProvide technical in sustaining support for production and Failure Analysis. Drive for quality by tracking and monitoring Production issues. \n \n\u2022 First level line Stop/Alert field factory. \n\u2022 Act as focal person for second level escalations and BU communication. \n\u2022 Monitor/oversee weekly DRT and QIT (FCH, FHK, FCZ, JPE, JMX). \n\u2022 Ensure that product yields are above goals. Provide support and resolution for products that do not meet the goals. \n\u2022 ORT process review. \n \nEDVT Engineer (Electrical Design Verification Test Engineer) \n(2003-2005) \n \nParticipates on a project team of engineers involved in the specification, design, development and test of hardware.  \n \n\u2022\tDefines the Unit and system level test processes and procedures. \n\u2022\tWrites complete unit and system level test plans for an entire product family. \n\u2022\tPerforms complex system level unit and integration test. \n\u2022\tDebugs complex system level problems. \n\u2022\tInterface with Customer Engineering, Marketing, and Sales to understand customer problems and requirements to continually improve internal engineering test methodologies and test cases. Eng. Cisco Systems January 1999  \u2013 Present (16 years 8 months) Provide technical support and management of NPI (New Product Introduction). (1995 to present). \n \n\u2022\tParticipate in the concurrent engineering activities. As the NPIE for the projects assigned, responsibility to ensure DFM, DFA, DFS(DFX) requirements are identified and implemented within the design. Ensure that the products meet established Quality, Producibility and functionality requirement (PRD conformity,EDVT, and Dev Test). Create and maintain through, accurate and timely product documentation (BOM, PCAMAP, SPEC and SCHEM as needed). Work with NPPM and production Managers to meet the committed project goals of the prototype builds. \n \nProvide technical in sustaining support for production and Failure Analysis. Drive for quality by tracking and monitoring Production issues. \n \n\u2022 First level line Stop/Alert field factory. \n\u2022 Act as focal person for second level escalations and BU communication. \n\u2022 Monitor/oversee weekly DRT and QIT (FCH, FHK, FCZ, JPE, JMX). \n\u2022 Ensure that product yields are above goals. Provide support and resolution for products that do not meet the goals. \n\u2022 ORT process review. \n \nEDVT Engineer (Electrical Design Verification Test Engineer) \n(2003-2005) \n \nParticipates on a project team of engineers involved in the specification, design, development and test of hardware.  \n \n\u2022\tDefines the Unit and system level test processes and procedures. \n\u2022\tWrites complete unit and system level test plans for an entire product family. \n\u2022\tPerforms complex system level unit and integration test. \n\u2022\tDebugs complex system level problems. \n\u2022\tInterface with Customer Engineering, Marketing, and Sales to understand customer problems and requirements to continually improve internal engineering test methodologies and test cases. E-PE ( Electrical Production Engineer) Cisco Systems January 1999  \u2013 Present (16 years 8 months) 170 E. Tasman Dr. E-PE ( Electrical Production Engineer) Cisco Systems January 1999  \u2013 Present (16 years 8 months) 170 E. Tasman Dr. Electrical Design, System, and Technical Support Engineer Silicon Valley Group February 1994  \u2013  January 1999  (5 years) - Responsible for the design and implementation various interface and circuits. Working familiarity with High Voltage, Digital, Analog, Microprocessors, Analog loop servo system, PCB board design and layout, System Grounding, and CE Marking compliance. \n \n- Managing improvements to all the existing equipment (Photo Processor System), taking overall responsibility for equipment, designing special tooling and other modification needed to adapt equipment to the needs of production. \n \n- Design I/O boards and communication protocol to all peripheral interface systems (Nikon, Canon, ASML, and SVG Lithography Stepper, Chemical Cabinet, GP Humidity Controller, Printer, SEC communication, and Fluid Temperature Controller. Electrical Design, System, and Technical Support Engineer Silicon Valley Group February 1994  \u2013  January 1999  (5 years) - Responsible for the design and implementation various interface and circuits. Working familiarity with High Voltage, Digital, Analog, Microprocessors, Analog loop servo system, PCB board design and layout, System Grounding, and CE Marking compliance. \n \n- Managing improvements to all the existing equipment (Photo Processor System), taking overall responsibility for equipment, designing special tooling and other modification needed to adapt equipment to the needs of production. \n \n- Design I/O boards and communication protocol to all peripheral interface systems (Nikon, Canon, ASML, and SVG Lithography Stepper, Chemical Cabinet, GP Humidity Controller, Printer, SEC communication, and Fluid Temperature Controller. Senior Electrical Engineer Amdahl Corporation February 1991  \u2013  April 1993  (2 years 3 months) Research and develop test and processes to support all aspect of component and board level assemblies. Responsibilities include: Generate of design for testability, Built-in self test, Test coverage validation, and root cause analysis. Senior Electrical Engineer Amdahl Corporation February 1991  \u2013  April 1993  (2 years 3 months) Research and develop test and processes to support all aspect of component and board level assemblies. Responsibilities include: Generate of design for testability, Built-in self test, Test coverage validation, and root cause analysis. Education San Jose State University BS,  Electrical Engineering 1980  \u2013 1983 San Jose State University BS,  Electrical Engineering 1980  \u2013 1983 San Jose State University BS,  Electrical Engineering 1980  \u2013 1983 San Jose State University BS,  Electrical Engineering 1980  \u2013 1983 Honors & Awards Additional Honors & Awards PATENT: Participate in Cisco's patent program. Filed a patent idea entitled \"Method and Apparatus for an external surge protection device for CISCO Smart serial interface \n \nMember of Eta Kappa Nu ( Electrical Engineering Honorary) Additional Honors & Awards PATENT: Participate in Cisco's patent program. Filed a patent idea entitled \"Method and Apparatus for an external surge protection device for CISCO Smart serial interface \n \nMember of Eta Kappa Nu ( Electrical Engineering Honorary) Additional Honors & Awards PATENT: Participate in Cisco's patent program. Filed a patent idea entitled \"Method and Apparatus for an external surge protection device for CISCO Smart serial interface \n \nMember of Eta Kappa Nu ( Electrical Engineering Honorary) Additional Honors & Awards PATENT: Participate in Cisco's patent program. Filed a patent idea entitled \"Method and Apparatus for an external surge protection device for CISCO Smart serial interface \n \nMember of Eta Kappa Nu ( Electrical Engineering Honorary) ", "Summary Over 20 years of experience in management, sales, customer relations, public speaking and teaching. Passionate, energetic, goal oriented professional, committed to growing in every area of life, who believes in the team, cares about people and is results driven.  \n \nProven areas of accomplishment in: \n- Sales and Business Development \n- Customer Relationship Management  \n- Process Development & Improvement\t \n- Team Leadership \n- Customer Support \n- Public Speaking Summary Over 20 years of experience in management, sales, customer relations, public speaking and teaching. Passionate, energetic, goal oriented professional, committed to growing in every area of life, who believes in the team, cares about people and is results driven.  \n \nProven areas of accomplishment in: \n- Sales and Business Development \n- Customer Relationship Management  \n- Process Development & Improvement\t \n- Team Leadership \n- Customer Support \n- Public Speaking Over 20 years of experience in management, sales, customer relations, public speaking and teaching. Passionate, energetic, goal oriented professional, committed to growing in every area of life, who believes in the team, cares about people and is results driven.  \n \nProven areas of accomplishment in: \n- Sales and Business Development \n- Customer Relationship Management  \n- Process Development & Improvement\t \n- Team Leadership \n- Customer Support \n- Public Speaking Over 20 years of experience in management, sales, customer relations, public speaking and teaching. Passionate, energetic, goal oriented professional, committed to growing in every area of life, who believes in the team, cares about people and is results driven.  \n \nProven areas of accomplishment in: \n- Sales and Business Development \n- Customer Relationship Management  \n- Process Development & Improvement\t \n- Team Leadership \n- Customer Support \n- Public Speaking Experience Owner TD Consulting & Manufacturing Solutions September 2012  \u2013 Present (3 years) Mebane NC Account Executive Grassroutes Networking, LLC September 2014  \u2013 Present (1 year) Raleigh-Durham, North Carolina Area My job is to serve you by accurately understanding and meeting your needs. Resulting in the building of long-term, value-add relationships one company at a time. At Grassroutes, we provide big company IT solutions for your small business budget. IT is our business, whether it\u2019s private cloud, colocation or managed services. We provide a managed, highly available and secure computing platform designed to scale and change with your company\u2019s needs. You get exactly what you need when you need it, with personalized service every step of the way. Director, Global Accounts Datacraft Solutions, Inc. March 2004  \u2013  June 2012  (8 years 4 months) EDVT Engineer Cisco Systems 1997  \u2013  2004  (7 years) RTP, NC Sales Pure Flow, Inc. 1995  \u2013  1997  (2 years) Mebane, NC Owner TD Consulting & Manufacturing Solutions September 2012  \u2013 Present (3 years) Mebane NC Owner TD Consulting & Manufacturing Solutions September 2012  \u2013 Present (3 years) Mebane NC Account Executive Grassroutes Networking, LLC September 2014  \u2013 Present (1 year) Raleigh-Durham, North Carolina Area My job is to serve you by accurately understanding and meeting your needs. Resulting in the building of long-term, value-add relationships one company at a time. At Grassroutes, we provide big company IT solutions for your small business budget. IT is our business, whether it\u2019s private cloud, colocation or managed services. We provide a managed, highly available and secure computing platform designed to scale and change with your company\u2019s needs. You get exactly what you need when you need it, with personalized service every step of the way. Account Executive Grassroutes Networking, LLC September 2014  \u2013 Present (1 year) Raleigh-Durham, North Carolina Area My job is to serve you by accurately understanding and meeting your needs. Resulting in the building of long-term, value-add relationships one company at a time. At Grassroutes, we provide big company IT solutions for your small business budget. IT is our business, whether it\u2019s private cloud, colocation or managed services. We provide a managed, highly available and secure computing platform designed to scale and change with your company\u2019s needs. You get exactly what you need when you need it, with personalized service every step of the way. Director, Global Accounts Datacraft Solutions, Inc. March 2004  \u2013  June 2012  (8 years 4 months) Director, Global Accounts Datacraft Solutions, Inc. March 2004  \u2013  June 2012  (8 years 4 months) EDVT Engineer Cisco Systems 1997  \u2013  2004  (7 years) RTP, NC EDVT Engineer Cisco Systems 1997  \u2013  2004  (7 years) RTP, NC Sales Pure Flow, Inc. 1995  \u2013  1997  (2 years) Mebane, NC Sales Pure Flow, Inc. 1995  \u2013  1997  (2 years) Mebane, NC Skills SaaS Skills  SaaS SaaS SaaS Education Trinity Ministerial Academy Theology 1989  \u2013 1993 Trinity Ministerial Academy Theology 1989  \u2013 1993 Trinity Ministerial Academy Theology 1989  \u2013 1993 Trinity Ministerial Academy Theology 1989  \u2013 1993 ", "Summary I have completed my MS in Electrcial Engineering- VLSI Design and Test from Santa Clara University this June 2014. I have worked as a verification intern at Broadcom From June 2013 to May 2014. I have extensive academic and professional experience in Verilog and assertion based verification. \nCurrently working as EDVT Engineer/Consultant at Cisco System Inc. \n \nI am available immediately. I will be working on OPT so in future I will require H1-B visa sponsorship Summary I have completed my MS in Electrcial Engineering- VLSI Design and Test from Santa Clara University this June 2014. I have worked as a verification intern at Broadcom From June 2013 to May 2014. I have extensive academic and professional experience in Verilog and assertion based verification. \nCurrently working as EDVT Engineer/Consultant at Cisco System Inc. \n \nI am available immediately. I will be working on OPT so in future I will require H1-B visa sponsorship I have completed my MS in Electrcial Engineering- VLSI Design and Test from Santa Clara University this June 2014. I have worked as a verification intern at Broadcom From June 2013 to May 2014. I have extensive academic and professional experience in Verilog and assertion based verification. \nCurrently working as EDVT Engineer/Consultant at Cisco System Inc. \n \nI am available immediately. I will be working on OPT so in future I will require H1-B visa sponsorship I have completed my MS in Electrcial Engineering- VLSI Design and Test from Santa Clara University this June 2014. I have worked as a verification intern at Broadcom From June 2013 to May 2014. I have extensive academic and professional experience in Verilog and assertion based verification. \nCurrently working as EDVT Engineer/Consultant at Cisco System Inc. \n \nI am available immediately. I will be working on OPT so in future I will require H1-B visa sponsorship Experience EDVT Engineer/Consultant Cisco December 2014  \u2013 Present (9 months) San Jose \u2022\tInternet of Things: Assisting different IOT projects for design platform validation and test. Running various images and testing the devices for power cycles and booting up for various temperature conditions. Voltage Margin and memory test also covered. Debugging and fixing script issues in Tcl and maintaining test reports. Conducting tests and long regressions to monitor performance in various temperature conditions and reporting issues and fixing them with HW/SW teams. Running Traffic tests over Ethernet ports with IXIA and 4G base stations and remote and local ping tests  Hardware Engineering Intern Broadcom June 2013  \u2013  May 2014  (1 year) \uf0b7 Assertions and Checkers: Coding System Verilog Assertions and checkers and debugging failures for various signals of the given RTL design. \n \n\uf0b7 Formal Verification: Coding assumptions and assertions for inputs and outputs respectively and running simulations using JasperGold formal tool. Debugging failures. \n \n\uf0b7 Chip Simulations: Handled 8 different chips for testing the whole chip with respect to polarities of signals and connectivity of the interrupts. Debugging failures and fixing them. \n \n\uf0b7 Environment Check: Checking the verification environment by using Synopsys certitude tool. Analyzing the behavior of the design for faults introduced by the tool in the design. \n \n\uf0b7 ARM Assembly Tests: Wrote various tests for checking dependency hazards in pipelining using ARM assembly language. \n \n\uf0b7 Coverage Analysis Tool using Java: Designed a coverage analysis and comparison tool using Java by defining various classes for design, instances and cover-points and then populated these classes by parsing coverage reports. Also comparison of two designs was implemented. EDVT Engineer/Consultant Cisco December 2014  \u2013 Present (9 months) San Jose \u2022\tInternet of Things: Assisting different IOT projects for design platform validation and test. Running various images and testing the devices for power cycles and booting up for various temperature conditions. Voltage Margin and memory test also covered. Debugging and fixing script issues in Tcl and maintaining test reports. Conducting tests and long regressions to monitor performance in various temperature conditions and reporting issues and fixing them with HW/SW teams. Running Traffic tests over Ethernet ports with IXIA and 4G base stations and remote and local ping tests  EDVT Engineer/Consultant Cisco December 2014  \u2013 Present (9 months) San Jose \u2022\tInternet of Things: Assisting different IOT projects for design platform validation and test. Running various images and testing the devices for power cycles and booting up for various temperature conditions. Voltage Margin and memory test also covered. Debugging and fixing script issues in Tcl and maintaining test reports. Conducting tests and long regressions to monitor performance in various temperature conditions and reporting issues and fixing them with HW/SW teams. Running Traffic tests over Ethernet ports with IXIA and 4G base stations and remote and local ping tests  Hardware Engineering Intern Broadcom June 2013  \u2013  May 2014  (1 year) \uf0b7 Assertions and Checkers: Coding System Verilog Assertions and checkers and debugging failures for various signals of the given RTL design. \n \n\uf0b7 Formal Verification: Coding assumptions and assertions for inputs and outputs respectively and running simulations using JasperGold formal tool. Debugging failures. \n \n\uf0b7 Chip Simulations: Handled 8 different chips for testing the whole chip with respect to polarities of signals and connectivity of the interrupts. Debugging failures and fixing them. \n \n\uf0b7 Environment Check: Checking the verification environment by using Synopsys certitude tool. Analyzing the behavior of the design for faults introduced by the tool in the design. \n \n\uf0b7 ARM Assembly Tests: Wrote various tests for checking dependency hazards in pipelining using ARM assembly language. \n \n\uf0b7 Coverage Analysis Tool using Java: Designed a coverage analysis and comparison tool using Java by defining various classes for design, instances and cover-points and then populated these classes by parsing coverage reports. Also comparison of two designs was implemented. Hardware Engineering Intern Broadcom June 2013  \u2013  May 2014  (1 year) \uf0b7 Assertions and Checkers: Coding System Verilog Assertions and checkers and debugging failures for various signals of the given RTL design. \n \n\uf0b7 Formal Verification: Coding assumptions and assertions for inputs and outputs respectively and running simulations using JasperGold formal tool. Debugging failures. \n \n\uf0b7 Chip Simulations: Handled 8 different chips for testing the whole chip with respect to polarities of signals and connectivity of the interrupts. Debugging failures and fixing them. \n \n\uf0b7 Environment Check: Checking the verification environment by using Synopsys certitude tool. Analyzing the behavior of the design for faults introduced by the tool in the design. \n \n\uf0b7 ARM Assembly Tests: Wrote various tests for checking dependency hazards in pipelining using ARM assembly language. \n \n\uf0b7 Coverage Analysis Tool using Java: Designed a coverage analysis and comparison tool using Java by defining various classes for design, instances and cover-points and then populated these classes by parsing coverage reports. Also comparison of two designs was implemented. Languages English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency Full professional proficiency Full professional proficiency Full professional proficiency Skills SoC VLSI ASIC Verilog Computer Architecture FPGA Embedded Systems Assembly Language Logic Design Microprocessors Xilinx Formal Verification 8051 Microcontroller System Verilog Logic Design and... Assertion Based... JavaScript Hardware Diagnostics Tcl-Tk Cisco Routers Internet of Things Linux UVM C Synopsys tools SystemVerilog Debugging Simulations See 13+ \u00a0 \u00a0 See less Skills  SoC VLSI ASIC Verilog Computer Architecture FPGA Embedded Systems Assembly Language Logic Design Microprocessors Xilinx Formal Verification 8051 Microcontroller System Verilog Logic Design and... Assertion Based... JavaScript Hardware Diagnostics Tcl-Tk Cisco Routers Internet of Things Linux UVM C Synopsys tools SystemVerilog Debugging Simulations See 13+ \u00a0 \u00a0 See less SoC VLSI ASIC Verilog Computer Architecture FPGA Embedded Systems Assembly Language Logic Design Microprocessors Xilinx Formal Verification 8051 Microcontroller System Verilog Logic Design and... Assertion Based... JavaScript Hardware Diagnostics Tcl-Tk Cisco Routers Internet of Things Linux UVM C Synopsys tools SystemVerilog Debugging Simulations See 13+ \u00a0 \u00a0 See less SoC VLSI ASIC Verilog Computer Architecture FPGA Embedded Systems Assembly Language Logic Design Microprocessors Xilinx Formal Verification 8051 Microcontroller System Verilog Logic Design and... Assertion Based... JavaScript Hardware Diagnostics Tcl-Tk Cisco Routers Internet of Things Linux UVM C Synopsys tools SystemVerilog Debugging Simulations See 13+ \u00a0 \u00a0 See less Education Santa Clara University Master of Science (M.S.),  Electrical and Electronics Engineering , 3.55 2012  \u2013 2014 MS in Electrical Engineering- VLSI Design and Test University of Pune Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering , First Class with Distinction 2008  \u2013 2012 Bachelor of Electronics Engineering Activities and Societies:\u00a0 Actively Involved in organizing National Level Technical Events for the College Santa Clara University Master of Science (M.S.),  Electrical and Electronics Engineering , 3.55 2012  \u2013 2014 MS in Electrical Engineering- VLSI Design and Test Santa Clara University Master of Science (M.S.),  Electrical and Electronics Engineering , 3.55 2012  \u2013 2014 MS in Electrical Engineering- VLSI Design and Test Santa Clara University Master of Science (M.S.),  Electrical and Electronics Engineering , 3.55 2012  \u2013 2014 MS in Electrical Engineering- VLSI Design and Test University of Pune Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering , First Class with Distinction 2008  \u2013 2012 Bachelor of Electronics Engineering Activities and Societies:\u00a0 Actively Involved in organizing National Level Technical Events for the College University of Pune Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering , First Class with Distinction 2008  \u2013 2012 Bachelor of Electronics Engineering Activities and Societies:\u00a0 Actively Involved in organizing National Level Technical Events for the College University of Pune Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering , First Class with Distinction 2008  \u2013 2012 Bachelor of Electronics Engineering Activities and Societies:\u00a0 Actively Involved in organizing National Level Technical Events for the College ", "Summary * Experienced in a gamut of Hardware Engineering roles including Board Design, Signal Integrity, Bring up, Test, FPGA implementation, Embedded System design, Engineering Management and System architecture. \n* Worked on Schematic Board Design, Implementation and Bring up on several shipping products \n* Embedded Design Engineering and Testing, including POE management, Interface bridging and power management. \n* SEU Mitigation Engineering and testing involving live beam testing.  \n* Multiple FPGA Design including board control, Board init, power management, and interface FPGAs \n* Well verse in High speed interfaces and network technologies such as 10GbaseT, PCIE, Xaui, XFI, SGMII, 1000/100/10 ethernet and board communication interfaces such as MDIO, I2C, SPI, UART.  \n* Leader within 10GbaseT effort at Cisco including design of interoperability and start up test setups and contributor to Internal Cisco 10GbaseT specifications. \n* Enjoys travel Summary * Experienced in a gamut of Hardware Engineering roles including Board Design, Signal Integrity, Bring up, Test, FPGA implementation, Embedded System design, Engineering Management and System architecture. \n* Worked on Schematic Board Design, Implementation and Bring up on several shipping products \n* Embedded Design Engineering and Testing, including POE management, Interface bridging and power management. \n* SEU Mitigation Engineering and testing involving live beam testing.  \n* Multiple FPGA Design including board control, Board init, power management, and interface FPGAs \n* Well verse in High speed interfaces and network technologies such as 10GbaseT, PCIE, Xaui, XFI, SGMII, 1000/100/10 ethernet and board communication interfaces such as MDIO, I2C, SPI, UART.  \n* Leader within 10GbaseT effort at Cisco including design of interoperability and start up test setups and contributor to Internal Cisco 10GbaseT specifications. \n* Enjoys travel * Experienced in a gamut of Hardware Engineering roles including Board Design, Signal Integrity, Bring up, Test, FPGA implementation, Embedded System design, Engineering Management and System architecture. \n* Worked on Schematic Board Design, Implementation and Bring up on several shipping products \n* Embedded Design Engineering and Testing, including POE management, Interface bridging and power management. \n* SEU Mitigation Engineering and testing involving live beam testing.  \n* Multiple FPGA Design including board control, Board init, power management, and interface FPGAs \n* Well verse in High speed interfaces and network technologies such as 10GbaseT, PCIE, Xaui, XFI, SGMII, 1000/100/10 ethernet and board communication interfaces such as MDIO, I2C, SPI, UART.  \n* Leader within 10GbaseT effort at Cisco including design of interoperability and start up test setups and contributor to Internal Cisco 10GbaseT specifications. \n* Enjoys travel * Experienced in a gamut of Hardware Engineering roles including Board Design, Signal Integrity, Bring up, Test, FPGA implementation, Embedded System design, Engineering Management and System architecture. \n* Worked on Schematic Board Design, Implementation and Bring up on several shipping products \n* Embedded Design Engineering and Testing, including POE management, Interface bridging and power management. \n* SEU Mitigation Engineering and testing involving live beam testing.  \n* Multiple FPGA Design including board control, Board init, power management, and interface FPGAs \n* Well verse in High speed interfaces and network technologies such as 10GbaseT, PCIE, Xaui, XFI, SGMII, 1000/100/10 ethernet and board communication interfaces such as MDIO, I2C, SPI, UART.  \n* Leader within 10GbaseT effort at Cisco including design of interoperability and start up test setups and contributor to Internal Cisco 10GbaseT specifications. \n* Enjoys travel Skills Perl Embedded Systems FPGA C Microsoft Office Mixed Signal Debugging Verilog I2C Microcontrollers SSD PCIe Hardware Engineering Transmission Lines Linux Java XAUI Cisco Matlab Board Design Analog Design Digital Hardware Design Computer Hardware TCL Scripting Circuit Layout Ninja Skills Analog Circuit Design See 14+ \u00a0 \u00a0 See less Skills  Perl Embedded Systems FPGA C Microsoft Office Mixed Signal Debugging Verilog I2C Microcontrollers SSD PCIe Hardware Engineering Transmission Lines Linux Java XAUI Cisco Matlab Board Design Analog Design Digital Hardware Design Computer Hardware TCL Scripting Circuit Layout Ninja Skills Analog Circuit Design See 14+ \u00a0 \u00a0 See less Perl Embedded Systems FPGA C Microsoft Office Mixed Signal Debugging Verilog I2C Microcontrollers SSD PCIe Hardware Engineering Transmission Lines Linux Java XAUI Cisco Matlab Board Design Analog Design Digital Hardware Design Computer Hardware TCL Scripting Circuit Layout Ninja Skills Analog Circuit Design See 14+ \u00a0 \u00a0 See less Perl Embedded Systems FPGA C Microsoft Office Mixed Signal Debugging Verilog I2C Microcontrollers SSD PCIe Hardware Engineering Transmission Lines Linux Java XAUI Cisco Matlab Board Design Analog Design Digital Hardware Design Computer Hardware TCL Scripting Circuit Layout Ninja Skills Analog Circuit Design See 14+ \u00a0 \u00a0 See less ", "Experience Web Developer Delectable March 2014  \u2013 Present (1 year 6 months) EDVT Engineer Cisco January 2013  \u2013  July 2013  (7 months) Web Developer Delectable March 2014  \u2013 Present (1 year 6 months) Web Developer Delectable March 2014  \u2013 Present (1 year 6 months) EDVT Engineer Cisco January 2013  \u2013  July 2013  (7 months) EDVT Engineer Cisco January 2013  \u2013  July 2013  (7 months) Languages Chinese Chinese Chinese Skills Ruby Ruby on Rails SQL JavaScript jQuery Backbone.js CSS HTML Git Skills  Ruby Ruby on Rails SQL JavaScript jQuery Backbone.js CSS HTML Git Ruby Ruby on Rails SQL JavaScript jQuery Backbone.js CSS HTML Git Ruby Ruby on Rails SQL JavaScript jQuery Backbone.js CSS HTML Git Education University of California, Irvine Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2008  \u2013 2012 University of California, Irvine Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2008  \u2013 2012 University of California, Irvine Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2008  \u2013 2012 University of California, Irvine Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2008  \u2013 2012 ", "Summary Hardware Engineering Product & Program Management \u2013 Test Engineering, Operations, Customer Support, Marketing, RFIs / RFPs, Electrical Design Validation Testing (EDVT), R&D board bring-up, Signal Integrity (SI) / QA / Reliability / Regulatory / Manufacturing - 10Gb Ethernet (IEEE802.3x) LAN / WAN, Fibre Channel (FC), InfiniBand (IB) systems / networks, Servers and SAN. \no\tManage New Product Introductions (NPI) with product development, Sales / marketing & manufacturing teams. \no\tManage ECOs, MOIs, Technical Reports, DVT, Compliance, SI and DFX.  \no\tTools: Excel, Visio, PowerPoint, MS Project, Bugzilla, Arena, Agile and Remedy. \no\tTest equipment: MSO high speed oscilloscopes, Logic & Spectrum analyzers, BERT, IXIA etc. \n \nContact info: karimi111@yahoo.com or 408-505-9960 \n \nSpecialties: Test Engineering Management, Customer Tech Support and Product Management. Summary Hardware Engineering Product & Program Management \u2013 Test Engineering, Operations, Customer Support, Marketing, RFIs / RFPs, Electrical Design Validation Testing (EDVT), R&D board bring-up, Signal Integrity (SI) / QA / Reliability / Regulatory / Manufacturing - 10Gb Ethernet (IEEE802.3x) LAN / WAN, Fibre Channel (FC), InfiniBand (IB) systems / networks, Servers and SAN. \no\tManage New Product Introductions (NPI) with product development, Sales / marketing & manufacturing teams. \no\tManage ECOs, MOIs, Technical Reports, DVT, Compliance, SI and DFX.  \no\tTools: Excel, Visio, PowerPoint, MS Project, Bugzilla, Arena, Agile and Remedy. \no\tTest equipment: MSO high speed oscilloscopes, Logic & Spectrum analyzers, BERT, IXIA etc. \n \nContact info: karimi111@yahoo.com or 408-505-9960 \n \nSpecialties: Test Engineering Management, Customer Tech Support and Product Management. Hardware Engineering Product & Program Management \u2013 Test Engineering, Operations, Customer Support, Marketing, RFIs / RFPs, Electrical Design Validation Testing (EDVT), R&D board bring-up, Signal Integrity (SI) / QA / Reliability / Regulatory / Manufacturing - 10Gb Ethernet (IEEE802.3x) LAN / WAN, Fibre Channel (FC), InfiniBand (IB) systems / networks, Servers and SAN. \no\tManage New Product Introductions (NPI) with product development, Sales / marketing & manufacturing teams. \no\tManage ECOs, MOIs, Technical Reports, DVT, Compliance, SI and DFX.  \no\tTools: Excel, Visio, PowerPoint, MS Project, Bugzilla, Arena, Agile and Remedy. \no\tTest equipment: MSO high speed oscilloscopes, Logic & Spectrum analyzers, BERT, IXIA etc. \n \nContact info: karimi111@yahoo.com or 408-505-9960 \n \nSpecialties: Test Engineering Management, Customer Tech Support and Product Management. Hardware Engineering Product & Program Management \u2013 Test Engineering, Operations, Customer Support, Marketing, RFIs / RFPs, Electrical Design Validation Testing (EDVT), R&D board bring-up, Signal Integrity (SI) / QA / Reliability / Regulatory / Manufacturing - 10Gb Ethernet (IEEE802.3x) LAN / WAN, Fibre Channel (FC), InfiniBand (IB) systems / networks, Servers and SAN. \no\tManage New Product Introductions (NPI) with product development, Sales / marketing & manufacturing teams. \no\tManage ECOs, MOIs, Technical Reports, DVT, Compliance, SI and DFX.  \no\tTools: Excel, Visio, PowerPoint, MS Project, Bugzilla, Arena, Agile and Remedy. \no\tTest equipment: MSO high speed oscilloscopes, Logic & Spectrum analyzers, BERT, IXIA etc. \n \nContact info: karimi111@yahoo.com or 408-505-9960 \n \nSpecialties: Test Engineering Management, Customer Tech Support and Product Management. Experience Product Manager / Sr. FAE Supermicro Computers 2011  \u2013 Present (4 years) San Jose, CA \u2022\tManage Enterprise storage server engineering, collaborate closely with design engineers, SATA & SAS HDD/SSD tests, RDT thermal / environmental tests, MTBF calculations, OEM customer field support to resolve issues to root causes and 8-D reports. \n\u2022\tCreate custom BIOS and OS updates, IPMI, PCIe, SDT and HDD/SSD FW updates and test verification for OEM and manufacturing. \n\u2022\tEngineering Product Management - custom designed configuration of servers and new BOMs, NPI, NPR, ECO\u2019s, Engineering support, RMA\u2019s and Regulatory Compliance. \n\u2022\tTraining presentations to FAE engineering groups on x86-based architectural servers. \n \nSenior Test Solutions Manager / EDVT Consultant: \n\u2022\tBusiness development / marketing for additional clientele and revenue. \n\u2022\tWrite EDVT functional test plans and procedures from schematic design of a router. \n\u2022\tIdentify required compliance tests, Ethernet LAN/WAN port test cases verification on IXIA. \n\u2022\tManaged test solutions for XAUI, 10GBase-T, PCIe, USB and SATA and PVT. Sr. Hardware Engineer / EDVT Engineer Cisco Systems, Inc. October 2003  \u2013  October 2011  (8 years 1 month) \u2022\tManaged Hardware Engineering Operations for Video Content Delivery Platform; Liaison and managed OEM vendors/ contract manufacturers (CM), collaborate with cross functional teams on technology trends, innovative products, manufacturing / operations / sustaining, NPI\u2019s, EFA\u2019s, ECO\u2019s, MCNs, PCNs, costing and negotiations. It resulted in a timely launching of FCS within budget, and an enormous additional revenue of $150M. \n\u2022\tLed Customer Support & Service with Sales teams, RFI / RFPs, Manufacturing Fault Analysis (FA) root-cause, RMAs, Mfg Production / Yields \u2013 resulting in high customer satisfaction index. \n\u2022\tLiaison with Supply Chains to procure & test EOL components including SAS / SATA drives (HDDs & SSDs) \n\u2022\tManaged & executed complete EDVT test plans for IB DDR / QDR switches, Servers, HCAs and cables, including R&D board bring-up & environmental qualifications - HALT (temp/shock/vibration), ESS and Compliance at chip, module and system-levels, with a view on complex system architecture for data center platforms - resulting in a robust product with reduced RMAs and increased revenues. \n\u2022\tDefined & managed margin parameters and specifications to implement all tests, Final Engineering / Marketing comprehensive test reports and 8D Failure Analysis.  \n\u2022\tLed Bit Error Rate Testing (BERT) for reliability, mask Eye Diagrams, Fault Injections & Jitter measurements for InfiniBand (IB). \n\u2022\tLed active & passive IB optical / copper cables qualification: DeEmphasis, Tx_out levels on Eye-Diagrams.  \n\u2022\tDelivered live training to APAC and European Customer Service Engineers on NPI over WebEx. Staff DVT Engineer Brocade Communications. 2000  \u2013  2003  (3 years) \u2022\tBoard Bring Up / DVT of 2-Gigabit Fiber Channel Enterprise Storage Area Networks (SAN) in Platform Development, resulting in a robust award winning SAN product that included CPU Cards, Switch Blades, Risc Processors, PCIe / I2C, Ethernet MAC, SDRAMs, Optical Media, and Compact Flash etc. \n-\tWrite Design Functional Specs, modify, debug, and verify silicon functionality / QA. \n-\tParticipate in Concept, Design, Layout, Prototype stages, to regulatory and production.Trained junior Engineers. \n-\tTest high-availability systems in FabOS platform. Wrote OEM qualification reports & technical manuals. \nLead H/W Design Engineer:  \n\u2022\tDesign interfaced OC192 high speed laser optical network transponder to 10Gbit Ethernet for core Multi-Terabit MPLS Switch / Router, interacting directly with hardware and software design teams. \n- Line Card troubleshoot & bring-up of 2.5 Gbps SerDes with complex DDR memories; \n- Large mid-plane chassis design - mechanical, thermal, EMI, Power sequencing & power budget analysis. \n\u2022\tDesigned Altera\u2019s 1728 physical BGA ball layout; Development Engineer ControlNet, Inc. January 1997  \u2013  January 2000  (3 years 1 month) \u2022\tSupervised lab / technicians for TX / FX / XGMII signal characterization; \n\u2022\tCost management / negotiations, procure / purchase BOM components. \n\u2022\tDebug / board bring-up of Compact PCI Fast Ethernet \u2013 using SmartBits, PCI Bus / logic / spectrum / network analyzers, current probes etc; resulting in a birth of a new product having: \n-\tMAC, MII-PHY transceivers, MLT-3 encoder/decoder on TX & FX; \n\u2022\tLiaison with regulatory agencies for FCC, UL, CISPR & CE; \n\u2022\tTechnical interface with design, ICT & CM engineers on PCB Fabs and DFX; \n\u2022\tSystem tests by programming PALs & FPGAs on Data I/O. \n\u2022\tCoordinated IEEE 802.3\u2019s embedded MAU Conformance Tests for UNH\u2019s Fast Ethernet Consortium TX PMD, Interoperability and Auto-negotiations on PCS/PMA. \n \nAdditional Experiences \u2013 Consultant  \nHP, Hitachi - Sr. Test Solutions Manager, EDVT / Hardware / Test Engineer.\t \n\u2022\tEDVT functional test plans and procedures from schematic design of a router. \n\u2022\tCompliance tests, Ethernet LAN/WAN port test cases verification on IXIA. \n\u2022\tManaged test solutions for XAUI, 10GBase-T, PCIe, USB and SATA and PVT MOI. \n\u2022\tBusiness development / marketing for additional clientele and revenue. \n\u2022\tPrototype boards bring-up/test/measurements of signals on 10/100Base-T Ethernet switches & RISC Processors. \n\u2022\tTrain manufacturing test engineers; Write reports & resolution of defects and thermal tests \n\u2022\tAnalyze reports on IEEE 802.3\u2019s embedded MAU Conformance Tests for UNH\u2019s Fast Ethernet Consortium on 10/100BaseT TX PMD, Interoperability, Auto-negotiation, MAC & PCS/PMA.\t \n\u2022\tTest/troubleshoot/debug (on HP Workstation), modify test procedures for Vector Signal Generator system/cards (RF, QAM Modulation) analog and digital circuits to component levels; \n\u2022\tVideo Server board bring-up involving VME ATM I/O technology, DRAM controllers, FIFOs and Xilinx FPGAs/PALs; \n\u2022\tPower Supplies and Radar Modernization - UPS Systems (up to 2000KVA Power Converter / inverter Units)  \n\u2022\tDigital Time Multiplex Switching of T-1 lines. Product Manager / Sr. FAE Supermicro Computers 2011  \u2013 Present (4 years) San Jose, CA \u2022\tManage Enterprise storage server engineering, collaborate closely with design engineers, SATA & SAS HDD/SSD tests, RDT thermal / environmental tests, MTBF calculations, OEM customer field support to resolve issues to root causes and 8-D reports. \n\u2022\tCreate custom BIOS and OS updates, IPMI, PCIe, SDT and HDD/SSD FW updates and test verification for OEM and manufacturing. \n\u2022\tEngineering Product Management - custom designed configuration of servers and new BOMs, NPI, NPR, ECO\u2019s, Engineering support, RMA\u2019s and Regulatory Compliance. \n\u2022\tTraining presentations to FAE engineering groups on x86-based architectural servers. \n \nSenior Test Solutions Manager / EDVT Consultant: \n\u2022\tBusiness development / marketing for additional clientele and revenue. \n\u2022\tWrite EDVT functional test plans and procedures from schematic design of a router. \n\u2022\tIdentify required compliance tests, Ethernet LAN/WAN port test cases verification on IXIA. \n\u2022\tManaged test solutions for XAUI, 10GBase-T, PCIe, USB and SATA and PVT. Product Manager / Sr. FAE Supermicro Computers 2011  \u2013 Present (4 years) San Jose, CA \u2022\tManage Enterprise storage server engineering, collaborate closely with design engineers, SATA & SAS HDD/SSD tests, RDT thermal / environmental tests, MTBF calculations, OEM customer field support to resolve issues to root causes and 8-D reports. \n\u2022\tCreate custom BIOS and OS updates, IPMI, PCIe, SDT and HDD/SSD FW updates and test verification for OEM and manufacturing. \n\u2022\tEngineering Product Management - custom designed configuration of servers and new BOMs, NPI, NPR, ECO\u2019s, Engineering support, RMA\u2019s and Regulatory Compliance. \n\u2022\tTraining presentations to FAE engineering groups on x86-based architectural servers. \n \nSenior Test Solutions Manager / EDVT Consultant: \n\u2022\tBusiness development / marketing for additional clientele and revenue. \n\u2022\tWrite EDVT functional test plans and procedures from schematic design of a router. \n\u2022\tIdentify required compliance tests, Ethernet LAN/WAN port test cases verification on IXIA. \n\u2022\tManaged test solutions for XAUI, 10GBase-T, PCIe, USB and SATA and PVT. Sr. Hardware Engineer / EDVT Engineer Cisco Systems, Inc. October 2003  \u2013  October 2011  (8 years 1 month) \u2022\tManaged Hardware Engineering Operations for Video Content Delivery Platform; Liaison and managed OEM vendors/ contract manufacturers (CM), collaborate with cross functional teams on technology trends, innovative products, manufacturing / operations / sustaining, NPI\u2019s, EFA\u2019s, ECO\u2019s, MCNs, PCNs, costing and negotiations. It resulted in a timely launching of FCS within budget, and an enormous additional revenue of $150M. \n\u2022\tLed Customer Support & Service with Sales teams, RFI / RFPs, Manufacturing Fault Analysis (FA) root-cause, RMAs, Mfg Production / Yields \u2013 resulting in high customer satisfaction index. \n\u2022\tLiaison with Supply Chains to procure & test EOL components including SAS / SATA drives (HDDs & SSDs) \n\u2022\tManaged & executed complete EDVT test plans for IB DDR / QDR switches, Servers, HCAs and cables, including R&D board bring-up & environmental qualifications - HALT (temp/shock/vibration), ESS and Compliance at chip, module and system-levels, with a view on complex system architecture for data center platforms - resulting in a robust product with reduced RMAs and increased revenues. \n\u2022\tDefined & managed margin parameters and specifications to implement all tests, Final Engineering / Marketing comprehensive test reports and 8D Failure Analysis.  \n\u2022\tLed Bit Error Rate Testing (BERT) for reliability, mask Eye Diagrams, Fault Injections & Jitter measurements for InfiniBand (IB). \n\u2022\tLed active & passive IB optical / copper cables qualification: DeEmphasis, Tx_out levels on Eye-Diagrams.  \n\u2022\tDelivered live training to APAC and European Customer Service Engineers on NPI over WebEx. Sr. Hardware Engineer / EDVT Engineer Cisco Systems, Inc. October 2003  \u2013  October 2011  (8 years 1 month) \u2022\tManaged Hardware Engineering Operations for Video Content Delivery Platform; Liaison and managed OEM vendors/ contract manufacturers (CM), collaborate with cross functional teams on technology trends, innovative products, manufacturing / operations / sustaining, NPI\u2019s, EFA\u2019s, ECO\u2019s, MCNs, PCNs, costing and negotiations. It resulted in a timely launching of FCS within budget, and an enormous additional revenue of $150M. \n\u2022\tLed Customer Support & Service with Sales teams, RFI / RFPs, Manufacturing Fault Analysis (FA) root-cause, RMAs, Mfg Production / Yields \u2013 resulting in high customer satisfaction index. \n\u2022\tLiaison with Supply Chains to procure & test EOL components including SAS / SATA drives (HDDs & SSDs) \n\u2022\tManaged & executed complete EDVT test plans for IB DDR / QDR switches, Servers, HCAs and cables, including R&D board bring-up & environmental qualifications - HALT (temp/shock/vibration), ESS and Compliance at chip, module and system-levels, with a view on complex system architecture for data center platforms - resulting in a robust product with reduced RMAs and increased revenues. \n\u2022\tDefined & managed margin parameters and specifications to implement all tests, Final Engineering / Marketing comprehensive test reports and 8D Failure Analysis.  \n\u2022\tLed Bit Error Rate Testing (BERT) for reliability, mask Eye Diagrams, Fault Injections & Jitter measurements for InfiniBand (IB). \n\u2022\tLed active & passive IB optical / copper cables qualification: DeEmphasis, Tx_out levels on Eye-Diagrams.  \n\u2022\tDelivered live training to APAC and European Customer Service Engineers on NPI over WebEx. Staff DVT Engineer Brocade Communications. 2000  \u2013  2003  (3 years) \u2022\tBoard Bring Up / DVT of 2-Gigabit Fiber Channel Enterprise Storage Area Networks (SAN) in Platform Development, resulting in a robust award winning SAN product that included CPU Cards, Switch Blades, Risc Processors, PCIe / I2C, Ethernet MAC, SDRAMs, Optical Media, and Compact Flash etc. \n-\tWrite Design Functional Specs, modify, debug, and verify silicon functionality / QA. \n-\tParticipate in Concept, Design, Layout, Prototype stages, to regulatory and production.Trained junior Engineers. \n-\tTest high-availability systems in FabOS platform. Wrote OEM qualification reports & technical manuals. \nLead H/W Design Engineer:  \n\u2022\tDesign interfaced OC192 high speed laser optical network transponder to 10Gbit Ethernet for core Multi-Terabit MPLS Switch / Router, interacting directly with hardware and software design teams. \n- Line Card troubleshoot & bring-up of 2.5 Gbps SerDes with complex DDR memories; \n- Large mid-plane chassis design - mechanical, thermal, EMI, Power sequencing & power budget analysis. \n\u2022\tDesigned Altera\u2019s 1728 physical BGA ball layout; Staff DVT Engineer Brocade Communications. 2000  \u2013  2003  (3 years) \u2022\tBoard Bring Up / DVT of 2-Gigabit Fiber Channel Enterprise Storage Area Networks (SAN) in Platform Development, resulting in a robust award winning SAN product that included CPU Cards, Switch Blades, Risc Processors, PCIe / I2C, Ethernet MAC, SDRAMs, Optical Media, and Compact Flash etc. \n-\tWrite Design Functional Specs, modify, debug, and verify silicon functionality / QA. \n-\tParticipate in Concept, Design, Layout, Prototype stages, to regulatory and production.Trained junior Engineers. \n-\tTest high-availability systems in FabOS platform. Wrote OEM qualification reports & technical manuals. \nLead H/W Design Engineer:  \n\u2022\tDesign interfaced OC192 high speed laser optical network transponder to 10Gbit Ethernet for core Multi-Terabit MPLS Switch / Router, interacting directly with hardware and software design teams. \n- Line Card troubleshoot & bring-up of 2.5 Gbps SerDes with complex DDR memories; \n- Large mid-plane chassis design - mechanical, thermal, EMI, Power sequencing & power budget analysis. \n\u2022\tDesigned Altera\u2019s 1728 physical BGA ball layout; Development Engineer ControlNet, Inc. January 1997  \u2013  January 2000  (3 years 1 month) \u2022\tSupervised lab / technicians for TX / FX / XGMII signal characterization; \n\u2022\tCost management / negotiations, procure / purchase BOM components. \n\u2022\tDebug / board bring-up of Compact PCI Fast Ethernet \u2013 using SmartBits, PCI Bus / logic / spectrum / network analyzers, current probes etc; resulting in a birth of a new product having: \n-\tMAC, MII-PHY transceivers, MLT-3 encoder/decoder on TX & FX; \n\u2022\tLiaison with regulatory agencies for FCC, UL, CISPR & CE; \n\u2022\tTechnical interface with design, ICT & CM engineers on PCB Fabs and DFX; \n\u2022\tSystem tests by programming PALs & FPGAs on Data I/O. \n\u2022\tCoordinated IEEE 802.3\u2019s embedded MAU Conformance Tests for UNH\u2019s Fast Ethernet Consortium TX PMD, Interoperability and Auto-negotiations on PCS/PMA. \n \nAdditional Experiences \u2013 Consultant  \nHP, Hitachi - Sr. Test Solutions Manager, EDVT / Hardware / Test Engineer.\t \n\u2022\tEDVT functional test plans and procedures from schematic design of a router. \n\u2022\tCompliance tests, Ethernet LAN/WAN port test cases verification on IXIA. \n\u2022\tManaged test solutions for XAUI, 10GBase-T, PCIe, USB and SATA and PVT MOI. \n\u2022\tBusiness development / marketing for additional clientele and revenue. \n\u2022\tPrototype boards bring-up/test/measurements of signals on 10/100Base-T Ethernet switches & RISC Processors. \n\u2022\tTrain manufacturing test engineers; Write reports & resolution of defects and thermal tests \n\u2022\tAnalyze reports on IEEE 802.3\u2019s embedded MAU Conformance Tests for UNH\u2019s Fast Ethernet Consortium on 10/100BaseT TX PMD, Interoperability, Auto-negotiation, MAC & PCS/PMA.\t \n\u2022\tTest/troubleshoot/debug (on HP Workstation), modify test procedures for Vector Signal Generator system/cards (RF, QAM Modulation) analog and digital circuits to component levels; \n\u2022\tVideo Server board bring-up involving VME ATM I/O technology, DRAM controllers, FIFOs and Xilinx FPGAs/PALs; \n\u2022\tPower Supplies and Radar Modernization - UPS Systems (up to 2000KVA Power Converter / inverter Units)  \n\u2022\tDigital Time Multiplex Switching of T-1 lines. Development Engineer ControlNet, Inc. January 1997  \u2013  January 2000  (3 years 1 month) \u2022\tSupervised lab / technicians for TX / FX / XGMII signal characterization; \n\u2022\tCost management / negotiations, procure / purchase BOM components. \n\u2022\tDebug / board bring-up of Compact PCI Fast Ethernet \u2013 using SmartBits, PCI Bus / logic / spectrum / network analyzers, current probes etc; resulting in a birth of a new product having: \n-\tMAC, MII-PHY transceivers, MLT-3 encoder/decoder on TX & FX; \n\u2022\tLiaison with regulatory agencies for FCC, UL, CISPR & CE; \n\u2022\tTechnical interface with design, ICT & CM engineers on PCB Fabs and DFX; \n\u2022\tSystem tests by programming PALs & FPGAs on Data I/O. \n\u2022\tCoordinated IEEE 802.3\u2019s embedded MAU Conformance Tests for UNH\u2019s Fast Ethernet Consortium TX PMD, Interoperability and Auto-negotiations on PCS/PMA. \n \nAdditional Experiences \u2013 Consultant  \nHP, Hitachi - Sr. Test Solutions Manager, EDVT / Hardware / Test Engineer.\t \n\u2022\tEDVT functional test plans and procedures from schematic design of a router. \n\u2022\tCompliance tests, Ethernet LAN/WAN port test cases verification on IXIA. \n\u2022\tManaged test solutions for XAUI, 10GBase-T, PCIe, USB and SATA and PVT MOI. \n\u2022\tBusiness development / marketing for additional clientele and revenue. \n\u2022\tPrototype boards bring-up/test/measurements of signals on 10/100Base-T Ethernet switches & RISC Processors. \n\u2022\tTrain manufacturing test engineers; Write reports & resolution of defects and thermal tests \n\u2022\tAnalyze reports on IEEE 802.3\u2019s embedded MAU Conformance Tests for UNH\u2019s Fast Ethernet Consortium on 10/100BaseT TX PMD, Interoperability, Auto-negotiation, MAC & PCS/PMA.\t \n\u2022\tTest/troubleshoot/debug (on HP Workstation), modify test procedures for Vector Signal Generator system/cards (RF, QAM Modulation) analog and digital circuits to component levels; \n\u2022\tVideo Server board bring-up involving VME ATM I/O technology, DRAM controllers, FIFOs and Xilinx FPGAs/PALs; \n\u2022\tPower Supplies and Radar Modernization - UPS Systems (up to 2000KVA Power Converter / inverter Units)  \n\u2022\tDigital Time Multiplex Switching of T-1 lines. Languages Urdu Hindi Urdu Hindi Urdu Hindi Skills Test Engineering... Manufacturing... Product Marketing Project Management Cross-functional Team... Debugging Product Management Ethernet Testing Product Development Engineering Management Manufacturing Hardware Management Test Engineering PCB design See 1+ \u00a0 \u00a0 See less Skills  Test Engineering... Manufacturing... Product Marketing Project Management Cross-functional Team... Debugging Product Management Ethernet Testing Product Development Engineering Management Manufacturing Hardware Management Test Engineering PCB design See 1+ \u00a0 \u00a0 See less Test Engineering... Manufacturing... Product Marketing Project Management Cross-functional Team... Debugging Product Management Ethernet Testing Product Development Engineering Management Manufacturing Hardware Management Test Engineering PCB design See 1+ \u00a0 \u00a0 See less Test Engineering... Manufacturing... Product Marketing Project Management Cross-functional Team... Debugging Product Management Ethernet Testing Product Development Engineering Management Manufacturing Hardware Management Test Engineering PCB design See 1+ \u00a0 \u00a0 See less Education Santa Clara University MBA,  Management , Finance 2006  \u2013 2009 UC Santa Cruz Extension Certificate,  VLSI Design Engineering 1996  \u2013 1998 George Brown College of Applied Arts and Tech Diploma,  Electrical Technology Lakehead University BSEE,  Communications / Power Project: \"Real-time analysis of electroencephalogram (EEG) frequencies\" (designs of dig. amps. filters, A/D converters interfaced real-time to computer and printer Santa Clara University MBA,  Management , Finance 2006  \u2013 2009 Santa Clara University MBA,  Management , Finance 2006  \u2013 2009 Santa Clara University MBA,  Management , Finance 2006  \u2013 2009 UC Santa Cruz Extension Certificate,  VLSI Design Engineering 1996  \u2013 1998 UC Santa Cruz Extension Certificate,  VLSI Design Engineering 1996  \u2013 1998 UC Santa Cruz Extension Certificate,  VLSI Design Engineering 1996  \u2013 1998 George Brown College of Applied Arts and Tech Diploma,  Electrical Technology George Brown College of Applied Arts and Tech Diploma,  Electrical Technology George Brown College of Applied Arts and Tech Diploma,  Electrical Technology Lakehead University BSEE,  Communications / Power Project: \"Real-time analysis of electroencephalogram (EEG) frequencies\" (designs of dig. amps. filters, A/D converters interfaced real-time to computer and printer Lakehead University BSEE,  Communications / Power Project: \"Real-time analysis of electroencephalogram (EEG) frequencies\" (designs of dig. amps. filters, A/D converters interfaced real-time to computer and printer Lakehead University BSEE,  Communications / Power Project: \"Real-time analysis of electroencephalogram (EEG) frequencies\" (designs of dig. amps. filters, A/D converters interfaced real-time to computer and printer Honors & Awards Additional Experiences \u2022\tTest Dept. Supervisor - performance management, group budget, hire/train/upgrade employees; \n\u2022\tISO 9001 engineering & manufacturing improvements, critical-path job scheduling, and customer field service.  \n\u2022\tPower Supplies and Radar Modernization - UPS Systems (up to 2000KVA Power Converter / inverter Units)  \n\u2022\tDigital Time Multiplex Switching of T-1 lines. \n\u2022\tTest/troubleshoot/debug/modify test procedures (on HP Workstation) for Vector Signal Generator system/cards with RF, QAM Modulation, analog and digital circuits to component levels. \n Awards / Highlights \u2022\tCisco Awards for outstanding performance on Blade Center 2 and SFS-7000D. \n\u2022\tBrocade Award for exemplary contributions on SW12000 High Availability Product.  \n\u2022\tHP Major Achievement: resolution of the skew-asymmetry in digital baseband using HP-UX. \n\u2022\tManagement: Marketing, Hire, Train, Budget, Schedule, Procure, Costing, Purchasing & Quotations. \n \n Additional Honors & Awards -Cisco Awards for outstanding performance on Blade Center 2 and SFS-7000D; \n-Brocade Award for exemplary contributions on SW12000 High Availability Product.  \n-Major achievement: resolution of the skew-asymmetry in digital baseband using HP-UX. Additional Experiences \u2022\tTest Dept. Supervisor - performance management, group budget, hire/train/upgrade employees; \n\u2022\tISO 9001 engineering & manufacturing improvements, critical-path job scheduling, and customer field service.  \n\u2022\tPower Supplies and Radar Modernization - UPS Systems (up to 2000KVA Power Converter / inverter Units)  \n\u2022\tDigital Time Multiplex Switching of T-1 lines. \n\u2022\tTest/troubleshoot/debug/modify test procedures (on HP Workstation) for Vector Signal Generator system/cards with RF, QAM Modulation, analog and digital circuits to component levels. \n Additional Experiences \u2022\tTest Dept. Supervisor - performance management, group budget, hire/train/upgrade employees; \n\u2022\tISO 9001 engineering & manufacturing improvements, critical-path job scheduling, and customer field service.  \n\u2022\tPower Supplies and Radar Modernization - UPS Systems (up to 2000KVA Power Converter / inverter Units)  \n\u2022\tDigital Time Multiplex Switching of T-1 lines. \n\u2022\tTest/troubleshoot/debug/modify test procedures (on HP Workstation) for Vector Signal Generator system/cards with RF, QAM Modulation, analog and digital circuits to component levels. \n Additional Experiences \u2022\tTest Dept. Supervisor - performance management, group budget, hire/train/upgrade employees; \n\u2022\tISO 9001 engineering & manufacturing improvements, critical-path job scheduling, and customer field service.  \n\u2022\tPower Supplies and Radar Modernization - UPS Systems (up to 2000KVA Power Converter / inverter Units)  \n\u2022\tDigital Time Multiplex Switching of T-1 lines. \n\u2022\tTest/troubleshoot/debug/modify test procedures (on HP Workstation) for Vector Signal Generator system/cards with RF, QAM Modulation, analog and digital circuits to component levels. \n Awards / Highlights \u2022\tCisco Awards for outstanding performance on Blade Center 2 and SFS-7000D. \n\u2022\tBrocade Award for exemplary contributions on SW12000 High Availability Product.  \n\u2022\tHP Major Achievement: resolution of the skew-asymmetry in digital baseband using HP-UX. \n\u2022\tManagement: Marketing, Hire, Train, Budget, Schedule, Procure, Costing, Purchasing & Quotations. \n \n Awards / Highlights \u2022\tCisco Awards for outstanding performance on Blade Center 2 and SFS-7000D. \n\u2022\tBrocade Award for exemplary contributions on SW12000 High Availability Product.  \n\u2022\tHP Major Achievement: resolution of the skew-asymmetry in digital baseband using HP-UX. \n\u2022\tManagement: Marketing, Hire, Train, Budget, Schedule, Procure, Costing, Purchasing & Quotations. \n \n Awards / Highlights \u2022\tCisco Awards for outstanding performance on Blade Center 2 and SFS-7000D. \n\u2022\tBrocade Award for exemplary contributions on SW12000 High Availability Product.  \n\u2022\tHP Major Achievement: resolution of the skew-asymmetry in digital baseband using HP-UX. \n\u2022\tManagement: Marketing, Hire, Train, Budget, Schedule, Procure, Costing, Purchasing & Quotations. \n \n Additional Honors & Awards -Cisco Awards for outstanding performance on Blade Center 2 and SFS-7000D; \n-Brocade Award for exemplary contributions on SW12000 High Availability Product.  \n-Major achievement: resolution of the skew-asymmetry in digital baseband using HP-UX. Additional Honors & Awards -Cisco Awards for outstanding performance on Blade Center 2 and SFS-7000D; \n-Brocade Award for exemplary contributions on SW12000 High Availability Product.  \n-Major achievement: resolution of the skew-asymmetry in digital baseband using HP-UX. Additional Honors & Awards -Cisco Awards for outstanding performance on Blade Center 2 and SFS-7000D; \n-Brocade Award for exemplary contributions on SW12000 High Availability Product.  \n-Major achievement: resolution of the skew-asymmetry in digital baseband using HP-UX. ", "Summary * 2-year industrial experience as electronic design validation test engineer \n* Led two main testing projects for Cisco 2000 series and 3000 series switches. Test cases mainly focused on running traffic with/without PoE load under Voltage, Temperature stress conditions with Frequency margining. Tests were done on Cisco IOS and Diags (an internal testing image). \n* Tested innovative features such as POE loadshedding, Macsec, Data stacking and Energy Efficient Ethernet. \n \nTools and Languages: \nIxia; Cisco IOS; TCL; \n \nFields of expertise: \nNetworking Protocols (training for CCNA certificate exam scheduled in September); \nCisco Switches; Cisco Routers;  \nAC/DC power source; network power switch (NPS); \n \nTest experience with: \nCisco/IBM ASIC, Intel/Cavium CPU, Broadcom/Marvell PHY, Altera/Xilinx FPGAs, SFP (Small Form Factor Transceiver modules), Magjacks, POE Controllers, FEP (Front-End Power), Uplink FRU\u2019s (Field Replacable Units), FLASH/DRAM memory and USB sticks. Summary * 2-year industrial experience as electronic design validation test engineer \n* Led two main testing projects for Cisco 2000 series and 3000 series switches. Test cases mainly focused on running traffic with/without PoE load under Voltage, Temperature stress conditions with Frequency margining. Tests were done on Cisco IOS and Diags (an internal testing image). \n* Tested innovative features such as POE loadshedding, Macsec, Data stacking and Energy Efficient Ethernet. \n \nTools and Languages: \nIxia; Cisco IOS; TCL; \n \nFields of expertise: \nNetworking Protocols (training for CCNA certificate exam scheduled in September); \nCisco Switches; Cisco Routers;  \nAC/DC power source; network power switch (NPS); \n \nTest experience with: \nCisco/IBM ASIC, Intel/Cavium CPU, Broadcom/Marvell PHY, Altera/Xilinx FPGAs, SFP (Small Form Factor Transceiver modules), Magjacks, POE Controllers, FEP (Front-End Power), Uplink FRU\u2019s (Field Replacable Units), FLASH/DRAM memory and USB sticks. * 2-year industrial experience as electronic design validation test engineer \n* Led two main testing projects for Cisco 2000 series and 3000 series switches. Test cases mainly focused on running traffic with/without PoE load under Voltage, Temperature stress conditions with Frequency margining. Tests were done on Cisco IOS and Diags (an internal testing image). \n* Tested innovative features such as POE loadshedding, Macsec, Data stacking and Energy Efficient Ethernet. \n \nTools and Languages: \nIxia; Cisco IOS; TCL; \n \nFields of expertise: \nNetworking Protocols (training for CCNA certificate exam scheduled in September); \nCisco Switches; Cisco Routers;  \nAC/DC power source; network power switch (NPS); \n \nTest experience with: \nCisco/IBM ASIC, Intel/Cavium CPU, Broadcom/Marvell PHY, Altera/Xilinx FPGAs, SFP (Small Form Factor Transceiver modules), Magjacks, POE Controllers, FEP (Front-End Power), Uplink FRU\u2019s (Field Replacable Units), FLASH/DRAM memory and USB sticks. * 2-year industrial experience as electronic design validation test engineer \n* Led two main testing projects for Cisco 2000 series and 3000 series switches. Test cases mainly focused on running traffic with/without PoE load under Voltage, Temperature stress conditions with Frequency margining. Tests were done on Cisco IOS and Diags (an internal testing image). \n* Tested innovative features such as POE loadshedding, Macsec, Data stacking and Energy Efficient Ethernet. \n \nTools and Languages: \nIxia; Cisco IOS; TCL; \n \nFields of expertise: \nNetworking Protocols (training for CCNA certificate exam scheduled in September); \nCisco Switches; Cisco Routers;  \nAC/DC power source; network power switch (NPS); \n \nTest experience with: \nCisco/IBM ASIC, Intel/Cavium CPU, Broadcom/Marvell PHY, Altera/Xilinx FPGAs, SFP (Small Form Factor Transceiver modules), Magjacks, POE Controllers, FEP (Front-End Power), Uplink FRU\u2019s (Field Replacable Units), FLASH/DRAM memory and USB sticks. Experience Hardware Engineer Cisco Systems November 2012  \u2013 Present (2 years 10 months) - Working as an Electronic Design Validation Test (EDVT) Engineer on Cisco\u2019s 2000/3000 series switching products. \n \n- Designing and developing test strategies, test plans and test cases based on product specifications and real world customer scenarios. \n \n- Working closely with diag and automation team by giving requirements for automating the newly developed test cases and modify the scripts based on product needs. \n \n- Communicating test status and issues with cross functional development teams which includes mechanical, diagnostics, software, hardware, thermal, power, manufacturing, and marketing groups. Teaching Assistant University of Pennsylvania January 2012  \u2013  May 2012  (5 months) For course: Digital Integrated Circuit and VLSI Fundamentals Intern Analog Design Engieering Enpirion July 2011  \u2013  September 2011  (3 months) NJ -Worked on the controller of a dc-dc converter product based on 0.18um technology. \n \n-Used Spice, build basic blocks including Band-gap, Regulator, Oscillator, Slicer, Error Amp and Comparator. Finished AC, DC (temp), transient simulations for each block. \n \n-Used Spice, draw layouts for blocks Band-gap and Comparator. Hardware Engineer Cisco Systems November 2012  \u2013 Present (2 years 10 months) - Working as an Electronic Design Validation Test (EDVT) Engineer on Cisco\u2019s 2000/3000 series switching products. \n \n- Designing and developing test strategies, test plans and test cases based on product specifications and real world customer scenarios. \n \n- Working closely with diag and automation team by giving requirements for automating the newly developed test cases and modify the scripts based on product needs. \n \n- Communicating test status and issues with cross functional development teams which includes mechanical, diagnostics, software, hardware, thermal, power, manufacturing, and marketing groups. Hardware Engineer Cisco Systems November 2012  \u2013 Present (2 years 10 months) - Working as an Electronic Design Validation Test (EDVT) Engineer on Cisco\u2019s 2000/3000 series switching products. \n \n- Designing and developing test strategies, test plans and test cases based on product specifications and real world customer scenarios. \n \n- Working closely with diag and automation team by giving requirements for automating the newly developed test cases and modify the scripts based on product needs. \n \n- Communicating test status and issues with cross functional development teams which includes mechanical, diagnostics, software, hardware, thermal, power, manufacturing, and marketing groups. Teaching Assistant University of Pennsylvania January 2012  \u2013  May 2012  (5 months) For course: Digital Integrated Circuit and VLSI Fundamentals Teaching Assistant University of Pennsylvania January 2012  \u2013  May 2012  (5 months) For course: Digital Integrated Circuit and VLSI Fundamentals Intern Analog Design Engieering Enpirion July 2011  \u2013  September 2011  (3 months) NJ -Worked on the controller of a dc-dc converter product based on 0.18um technology. \n \n-Used Spice, build basic blocks including Band-gap, Regulator, Oscillator, Slicer, Error Amp and Comparator. Finished AC, DC (temp), transient simulations for each block. \n \n-Used Spice, draw layouts for blocks Band-gap and Comparator. Intern Analog Design Engieering Enpirion July 2011  \u2013  September 2011  (3 months) NJ -Worked on the controller of a dc-dc converter product based on 0.18um technology. \n \n-Used Spice, build basic blocks including Band-gap, Regulator, Oscillator, Slicer, Error Amp and Comparator. Finished AC, DC (temp), transient simulations for each block. \n \n-Used Spice, draw layouts for blocks Band-gap and Comparator. Skills Hardware Testing Test Validation Cisco IOS Network Engineering TCP/IP protocols TCL Skills  Hardware Testing Test Validation Cisco IOS Network Engineering TCP/IP protocols TCL Hardware Testing Test Validation Cisco IOS Network Engineering TCP/IP protocols TCL Hardware Testing Test Validation Cisco IOS Network Engineering TCP/IP protocols TCL Education University of Pennsylvania Master's,  Electrical Engineering , 3.84/4.0 2010  \u2013 2012 Fudan University Bachelor of Science (BS),  Electrical and Electronics Engineering 2006  \u2013 2010 University of Pennsylvania Master's,  Electrical Engineering , 3.84/4.0 2010  \u2013 2012 University of Pennsylvania Master's,  Electrical Engineering , 3.84/4.0 2010  \u2013 2012 University of Pennsylvania Master's,  Electrical Engineering , 3.84/4.0 2010  \u2013 2012 Fudan University Bachelor of Science (BS),  Electrical and Electronics Engineering 2006  \u2013 2010 Fudan University Bachelor of Science (BS),  Electrical and Electronics Engineering 2006  \u2013 2010 Fudan University Bachelor of Science (BS),  Electrical and Electronics Engineering 2006  \u2013 2010 ", "Summary Over 7.5 years working experience of Test Engineer(TE) in EMS (OEM & ODM) Industry in both R & D & Manufacturing division \n \nCurrently working around 5 years experience as Hardware Test Engineer by handling EDVT (Electronic Design Validation Test) OEM & ODM projects for Cisco networking products in R & D Environment from conception to First Customer Ship (FCS) & supporting it beyond FCS if necessary. \n \nPast worked 2+ years experience as Functional Test Engineer from unit level up to system aspects level on Cisco networking product test (IP Phones & Switches) in Manufacturing Environment. \n \nAbility to multi task; Good Team Player/Building; Good communication skills; Ability to work well under pressure; Quick learner; Failure debugging/analysis; hard working in nature; Leadership ; Mentoring; Training/ Development; Customer Relations; System/ Process Improvements Summary Over 7.5 years working experience of Test Engineer(TE) in EMS (OEM & ODM) Industry in both R & D & Manufacturing division \n \nCurrently working around 5 years experience as Hardware Test Engineer by handling EDVT (Electronic Design Validation Test) OEM & ODM projects for Cisco networking products in R & D Environment from conception to First Customer Ship (FCS) & supporting it beyond FCS if necessary. \n \nPast worked 2+ years experience as Functional Test Engineer from unit level up to system aspects level on Cisco networking product test (IP Phones & Switches) in Manufacturing Environment. \n \nAbility to multi task; Good Team Player/Building; Good communication skills; Ability to work well under pressure; Quick learner; Failure debugging/analysis; hard working in nature; Leadership ; Mentoring; Training/ Development; Customer Relations; System/ Process Improvements Over 7.5 years working experience of Test Engineer(TE) in EMS (OEM & ODM) Industry in both R & D & Manufacturing division \n \nCurrently working around 5 years experience as Hardware Test Engineer by handling EDVT (Electronic Design Validation Test) OEM & ODM projects for Cisco networking products in R & D Environment from conception to First Customer Ship (FCS) & supporting it beyond FCS if necessary. \n \nPast worked 2+ years experience as Functional Test Engineer from unit level up to system aspects level on Cisco networking product test (IP Phones & Switches) in Manufacturing Environment. \n \nAbility to multi task; Good Team Player/Building; Good communication skills; Ability to work well under pressure; Quick learner; Failure debugging/analysis; hard working in nature; Leadership ; Mentoring; Training/ Development; Customer Relations; System/ Process Improvements Over 7.5 years working experience of Test Engineer(TE) in EMS (OEM & ODM) Industry in both R & D & Manufacturing division \n \nCurrently working around 5 years experience as Hardware Test Engineer by handling EDVT (Electronic Design Validation Test) OEM & ODM projects for Cisco networking products in R & D Environment from conception to First Customer Ship (FCS) & supporting it beyond FCS if necessary. \n \nPast worked 2+ years experience as Functional Test Engineer from unit level up to system aspects level on Cisco networking product test (IP Phones & Switches) in Manufacturing Environment. \n \nAbility to multi task; Good Team Player/Building; Good communication skills; Ability to work well under pressure; Quick learner; Failure debugging/analysis; hard working in nature; Leadership ; Mentoring; Training/ Development; Customer Relations; System/ Process Improvements Experience Hardware Test Engineer Foxconn November 2006  \u2013 Present (8 years 10 months) Shenzhen, Guangdong, China Hardware Test(EDVT) Engineer (Oct'2009 to Present) - 5 years @ China Foxconn site: \nMajor Responsibility:  \n- Responsible for Automated testing of Cisco networking product hardware prototypes over temperature, voltage and frequency margins to ensure the electrical design is robust prior to going to production builds.  \n- Perform all aspects of validation and verification test, including Diagnostic, Traffic, Power cycling, Bulk Call test(IP Phones), EIM , Snake test, Regression, Load, Thermal measurement test. \n- Responsible for Test strategy planning, defining test conditions and preparing test process / cases for manual testing. Specify and coordinate setting up of the test environments.  \n- Defined & managed margin parameters and specifications to implement all tests based on project ETRD specifications. \n- Create, review, and publish EDVT test plans & Create and maintain Test cases, scripts & test procedures with different Test configurations for assigned projects. Create and publish a detailed test reports at completion of project. Prepare and distribute the Daily report and Weekly report thus driving the product yield with the team. \n- Develop/test/debug test scripts (on Linux platform with Tcl/Tk CTE code) to fully-automate EDVT testing. Includes scripts to drive automation of environmental chambers, power supplies, function generators, power cycling boxes, and traffic generation equipment. \n- Support post-First Customer Ship efforts such as Manufacturing Change Notices, second-source part qualifications, manufacturing line-stops, and Customer Assurance & Sustaining Program. \n \nManufacturing Test Engineer (Nov'2006 to Oct'2009) - 2+ years @ India & China Foxconn site: \nMajor Responsibility:  \n- Responsible for functional testing of Cisco Products utilizing Cisco Autotest Scripts.  \n- Autotest station Design,setup & Production support- First level failure debug. \n- Generating test yield (FPY) record of daily ETE test process and troubleshooting testing issues. Hardware Test Engineer Foxconn November 2006  \u2013 Present (8 years 10 months) Shenzhen, Guangdong, China Hardware Test(EDVT) Engineer (Oct'2009 to Present) - 5 years @ China Foxconn site: \nMajor Responsibility:  \n- Responsible for Automated testing of Cisco networking product hardware prototypes over temperature, voltage and frequency margins to ensure the electrical design is robust prior to going to production builds.  \n- Perform all aspects of validation and verification test, including Diagnostic, Traffic, Power cycling, Bulk Call test(IP Phones), EIM , Snake test, Regression, Load, Thermal measurement test. \n- Responsible for Test strategy planning, defining test conditions and preparing test process / cases for manual testing. Specify and coordinate setting up of the test environments.  \n- Defined & managed margin parameters and specifications to implement all tests based on project ETRD specifications. \n- Create, review, and publish EDVT test plans & Create and maintain Test cases, scripts & test procedures with different Test configurations for assigned projects. Create and publish a detailed test reports at completion of project. Prepare and distribute the Daily report and Weekly report thus driving the product yield with the team. \n- Develop/test/debug test scripts (on Linux platform with Tcl/Tk CTE code) to fully-automate EDVT testing. Includes scripts to drive automation of environmental chambers, power supplies, function generators, power cycling boxes, and traffic generation equipment. \n- Support post-First Customer Ship efforts such as Manufacturing Change Notices, second-source part qualifications, manufacturing line-stops, and Customer Assurance & Sustaining Program. \n \nManufacturing Test Engineer (Nov'2006 to Oct'2009) - 2+ years @ India & China Foxconn site: \nMajor Responsibility:  \n- Responsible for functional testing of Cisco Products utilizing Cisco Autotest Scripts.  \n- Autotest station Design,setup & Production support- First level failure debug. \n- Generating test yield (FPY) record of daily ETE test process and troubleshooting testing issues. Hardware Test Engineer Foxconn November 2006  \u2013 Present (8 years 10 months) Shenzhen, Guangdong, China Hardware Test(EDVT) Engineer (Oct'2009 to Present) - 5 years @ China Foxconn site: \nMajor Responsibility:  \n- Responsible for Automated testing of Cisco networking product hardware prototypes over temperature, voltage and frequency margins to ensure the electrical design is robust prior to going to production builds.  \n- Perform all aspects of validation and verification test, including Diagnostic, Traffic, Power cycling, Bulk Call test(IP Phones), EIM , Snake test, Regression, Load, Thermal measurement test. \n- Responsible for Test strategy planning, defining test conditions and preparing test process / cases for manual testing. Specify and coordinate setting up of the test environments.  \n- Defined & managed margin parameters and specifications to implement all tests based on project ETRD specifications. \n- Create, review, and publish EDVT test plans & Create and maintain Test cases, scripts & test procedures with different Test configurations for assigned projects. Create and publish a detailed test reports at completion of project. Prepare and distribute the Daily report and Weekly report thus driving the product yield with the team. \n- Develop/test/debug test scripts (on Linux platform with Tcl/Tk CTE code) to fully-automate EDVT testing. Includes scripts to drive automation of environmental chambers, power supplies, function generators, power cycling boxes, and traffic generation equipment. \n- Support post-First Customer Ship efforts such as Manufacturing Change Notices, second-source part qualifications, manufacturing line-stops, and Customer Assurance & Sustaining Program. \n \nManufacturing Test Engineer (Nov'2006 to Oct'2009) - 2+ years @ India & China Foxconn site: \nMajor Responsibility:  \n- Responsible for functional testing of Cisco Products utilizing Cisco Autotest Scripts.  \n- Autotest station Design,setup & Production support- First level failure debug. \n- Generating test yield (FPY) record of daily ETE test process and troubleshooting testing issues. Skills Manufacturing Engineering Management Engineering Lean Manufacturing Testing Hardware Test... Project Coordinator Test Automation Electronics... Project Engineering Cisco IOS Cisco Routers Cisco VOIP Testing Technical Leadership Layer 3 testing End-to-end Testing Manufacturing Operations Process Engineering New Product Validation Electronic validation... Failure Analysis Manual Testing Debugging Automation Test Cases Regression Testing See 11+ \u00a0 \u00a0 See less Skills  Manufacturing Engineering Management Engineering Lean Manufacturing Testing Hardware Test... Project Coordinator Test Automation Electronics... Project Engineering Cisco IOS Cisco Routers Cisco VOIP Testing Technical Leadership Layer 3 testing End-to-end Testing Manufacturing Operations Process Engineering New Product Validation Electronic validation... Failure Analysis Manual Testing Debugging Automation Test Cases Regression Testing See 11+ \u00a0 \u00a0 See less Manufacturing Engineering Management Engineering Lean Manufacturing Testing Hardware Test... Project Coordinator Test Automation Electronics... Project Engineering Cisco IOS Cisco Routers Cisco VOIP Testing Technical Leadership Layer 3 testing End-to-end Testing Manufacturing Operations Process Engineering New Product Validation Electronic validation... Failure Analysis Manual Testing Debugging Automation Test Cases Regression Testing See 11+ \u00a0 \u00a0 See less Manufacturing Engineering Management Engineering Lean Manufacturing Testing Hardware Test... Project Coordinator Test Automation Electronics... Project Engineering Cisco IOS Cisco Routers Cisco VOIP Testing Technical Leadership Layer 3 testing End-to-end Testing Manufacturing Operations Process Engineering New Product Validation Electronic validation... Failure Analysis Manual Testing Debugging Automation Test Cases Regression Testing See 11+ \u00a0 \u00a0 See less Education Anna University Bachelor of Engineering,  Electrical , Electronics and Communications Engineering , First class with Distinction 2001  \u2013 2005 Thiagarajar Model Higher Sec school Anna University Bachelor of Engineering,  Electrical , Electronics and Communications Engineering , First class with Distinction 2001  \u2013 2005 Anna University Bachelor of Engineering,  Electrical , Electronics and Communications Engineering , First class with Distinction 2001  \u2013 2005 Anna University Bachelor of Engineering,  Electrical , Electronics and Communications Engineering , First class with Distinction 2001  \u2013 2005 Thiagarajar Model Higher Sec school Thiagarajar Model Higher Sec school Thiagarajar Model Higher Sec school ", "Summary Masters in Electrcial Engineering from Santa Clara University graduated in June 2015.My Major is VLSI Design and Test.I have worked Hardware Development Intern at Broadcom Corporation. Have hands on experience in PVT, ATE testing,timing closure. Automating equipment's. Scripting in Perl,TCL. I have extensive academic in Verilog and assertion based verification. \nI have experince in XAUI,PCI ,USB Electrical and functional testing from my previous internship at Granite River Labs. \n \n Summary Masters in Electrcial Engineering from Santa Clara University graduated in June 2015.My Major is VLSI Design and Test.I have worked Hardware Development Intern at Broadcom Corporation. Have hands on experience in PVT, ATE testing,timing closure. Automating equipment's. Scripting in Perl,TCL. I have extensive academic in Verilog and assertion based verification. \nI have experince in XAUI,PCI ,USB Electrical and functional testing from my previous internship at Granite River Labs. \n \n Masters in Electrcial Engineering from Santa Clara University graduated in June 2015.My Major is VLSI Design and Test.I have worked Hardware Development Intern at Broadcom Corporation. Have hands on experience in PVT, ATE testing,timing closure. Automating equipment's. Scripting in Perl,TCL. I have extensive academic in Verilog and assertion based verification. \nI have experince in XAUI,PCI ,USB Electrical and functional testing from my previous internship at Granite River Labs. \n \n Masters in Electrcial Engineering from Santa Clara University graduated in June 2015.My Major is VLSI Design and Test.I have worked Hardware Development Intern at Broadcom Corporation. Have hands on experience in PVT, ATE testing,timing closure. Automating equipment's. Scripting in Perl,TCL. I have extensive academic in Verilog and assertion based verification. \nI have experince in XAUI,PCI ,USB Electrical and functional testing from my previous internship at Granite River Labs. \n \n Experience EDVT Engineer-Consultant Cisco July 2015  \u2013 Present (2 months) Internet of Things: Assisting different IOT projects for design validation and test. Running various images and testing the devices for power cycles and booting up for various temperature conditions. Voltage Margin and memory test also covered. Debugging and fixing script issues in Tcl and maintaining test reports. Conducting tests and long regressions to monitor performance in various temperature conditions and reporting issues and fixing them with HW/SW teams. Running Traffic tests with IXIA and 4G base stations and remote and local ping tests Hardware Development Engineer Intern Broadcom October 2014  \u2013  June 2015  (9 months) San Jose, CA DVT,PVT Testing.Participate in system bring up and debug of PCB boards with networking chips and high-speed interface. Automate complex design tools. Study and develop understanding in networking standards. Scripting in Perl,TCL Test Engineering Intern Granite River Labs June 2014  \u2013  September 2014  (4 months) Santa Clara, CA Performing Physical Layer protocol and system interoperability testing on various devices and other duties assigned. Tests like USB electrical testing, USB functional testing, XAUI,SATA and PCI Graduate Assistant Santa Clara University January 2014  \u2013  June 2014  (6 months) Department of Electical Engineering Assisting Professor in grading assignment and related responsiblities. \nCourses: Antennas, Digital Communication. EDVT Engineer-Consultant Cisco July 2015  \u2013 Present (2 months) Internet of Things: Assisting different IOT projects for design validation and test. Running various images and testing the devices for power cycles and booting up for various temperature conditions. Voltage Margin and memory test also covered. Debugging and fixing script issues in Tcl and maintaining test reports. Conducting tests and long regressions to monitor performance in various temperature conditions and reporting issues and fixing them with HW/SW teams. Running Traffic tests with IXIA and 4G base stations and remote and local ping tests EDVT Engineer-Consultant Cisco July 2015  \u2013 Present (2 months) Internet of Things: Assisting different IOT projects for design validation and test. Running various images and testing the devices for power cycles and booting up for various temperature conditions. Voltage Margin and memory test also covered. Debugging and fixing script issues in Tcl and maintaining test reports. Conducting tests and long regressions to monitor performance in various temperature conditions and reporting issues and fixing them with HW/SW teams. Running Traffic tests with IXIA and 4G base stations and remote and local ping tests Hardware Development Engineer Intern Broadcom October 2014  \u2013  June 2015  (9 months) San Jose, CA DVT,PVT Testing.Participate in system bring up and debug of PCB boards with networking chips and high-speed interface. Automate complex design tools. Study and develop understanding in networking standards. Scripting in Perl,TCL Hardware Development Engineer Intern Broadcom October 2014  \u2013  June 2015  (9 months) San Jose, CA DVT,PVT Testing.Participate in system bring up and debug of PCB boards with networking chips and high-speed interface. Automate complex design tools. Study and develop understanding in networking standards. Scripting in Perl,TCL Test Engineering Intern Granite River Labs June 2014  \u2013  September 2014  (4 months) Santa Clara, CA Performing Physical Layer protocol and system interoperability testing on various devices and other duties assigned. Tests like USB electrical testing, USB functional testing, XAUI,SATA and PCI Test Engineering Intern Granite River Labs June 2014  \u2013  September 2014  (4 months) Santa Clara, CA Performing Physical Layer protocol and system interoperability testing on various devices and other duties assigned. Tests like USB electrical testing, USB functional testing, XAUI,SATA and PCI Graduate Assistant Santa Clara University January 2014  \u2013  June 2014  (6 months) Department of Electical Engineering Assisting Professor in grading assignment and related responsiblities. \nCourses: Antennas, Digital Communication. Graduate Assistant Santa Clara University January 2014  \u2013  June 2014  (6 months) Department of Electical Engineering Assisting Professor in grading assignment and related responsiblities. \nCourses: Antennas, Digital Communication. Languages English Full professional proficiency English Full professional proficiency English Full professional proficiency Full professional proficiency Skills C Verilog Testing Matlab C++ Linux VHDL Embedded Systems Data Structures Microcontrollers Unix Xilinx Embedded C Assembly Language Programming HTML Microsoft Office Multisim VLSI SoC Perl Computer Architecture TCL PCB Design Logic Design USB Logic Synthesis Microsoft Excel Physical Design Python Timing Closure Formal Verification PowerPoint FPGA Simulations Microsoft Word ASIC Automation LabVIEW Windows Debugging Semiconductors Simulink Digital Signal... Test Engineering Electronics ModelSim Networking Engineering See 34+ \u00a0 \u00a0 See less Skills  C Verilog Testing Matlab C++ Linux VHDL Embedded Systems Data Structures Microcontrollers Unix Xilinx Embedded C Assembly Language Programming HTML Microsoft Office Multisim VLSI SoC Perl Computer Architecture TCL PCB Design Logic Design USB Logic Synthesis Microsoft Excel Physical Design Python Timing Closure Formal Verification PowerPoint FPGA Simulations Microsoft Word ASIC Automation LabVIEW Windows Debugging Semiconductors Simulink Digital Signal... Test Engineering Electronics ModelSim Networking Engineering See 34+ \u00a0 \u00a0 See less C Verilog Testing Matlab C++ Linux VHDL Embedded Systems Data Structures Microcontrollers Unix Xilinx Embedded C Assembly Language Programming HTML Microsoft Office Multisim VLSI SoC Perl Computer Architecture TCL PCB Design Logic Design USB Logic Synthesis Microsoft Excel Physical Design Python Timing Closure Formal Verification PowerPoint FPGA Simulations Microsoft Word ASIC Automation LabVIEW Windows Debugging Semiconductors Simulink Digital Signal... Test Engineering Electronics ModelSim Networking Engineering See 34+ \u00a0 \u00a0 See less C Verilog Testing Matlab C++ Linux VHDL Embedded Systems Data Structures Microcontrollers Unix Xilinx Embedded C Assembly Language Programming HTML Microsoft Office Multisim VLSI SoC Perl Computer Architecture TCL PCB Design Logic Design USB Logic Synthesis Microsoft Excel Physical Design Python Timing Closure Formal Verification PowerPoint FPGA Simulations Microsoft Word ASIC Automation LabVIEW Windows Debugging Semiconductors Simulink Digital Signal... Test Engineering Electronics ModelSim Networking Engineering See 34+ \u00a0 \u00a0 See less Education Santa Clara University Master of Science (MS),  Electrical Engineering , 3.5/4.0 2013  \u2013 2015 Related Coursework: Logic Analysis and Synthesis, Computer Architecture, VLSI Design I, Semicustom W/Programmable Devices and Design, Logic Design using HDL, SoC Formal Verification Techniques, VLSI Design II, VLSI Physical Design, Design for Testability, Modern Timing Analysis, Low power designs of VLSI Circuits and systems, High Level Synthesis, Power Systems,Introduction to Communication. Activities and Societies:\u00a0 SCU Swades University of Pune Bachelor of Engineering (BEng),  Electrical , Electronics and Communications Engineering , 3.4/4.0 2008  \u2013 2012 Class Representative for four consecutive years of undergraduate. Member of Student Council.(IGSA) .Organised and orated college and national level events. Souvenir Head for College event magazine. Photography member of College magazine Oyster. State Board of Technical Education and Training High School,  Electronics , A+ 2006  \u2013 2008 Santa Clara University Master of Science (MS),  Electrical Engineering , 3.5/4.0 2013  \u2013 2015 Related Coursework: Logic Analysis and Synthesis, Computer Architecture, VLSI Design I, Semicustom W/Programmable Devices and Design, Logic Design using HDL, SoC Formal Verification Techniques, VLSI Design II, VLSI Physical Design, Design for Testability, Modern Timing Analysis, Low power designs of VLSI Circuits and systems, High Level Synthesis, Power Systems,Introduction to Communication. Activities and Societies:\u00a0 SCU Swades Santa Clara University Master of Science (MS),  Electrical Engineering , 3.5/4.0 2013  \u2013 2015 Related Coursework: Logic Analysis and Synthesis, Computer Architecture, VLSI Design I, Semicustom W/Programmable Devices and Design, Logic Design using HDL, SoC Formal Verification Techniques, VLSI Design II, VLSI Physical Design, Design for Testability, Modern Timing Analysis, Low power designs of VLSI Circuits and systems, High Level Synthesis, Power Systems,Introduction to Communication. Activities and Societies:\u00a0 SCU Swades Santa Clara University Master of Science (MS),  Electrical Engineering , 3.5/4.0 2013  \u2013 2015 Related Coursework: Logic Analysis and Synthesis, Computer Architecture, VLSI Design I, Semicustom W/Programmable Devices and Design, Logic Design using HDL, SoC Formal Verification Techniques, VLSI Design II, VLSI Physical Design, Design for Testability, Modern Timing Analysis, Low power designs of VLSI Circuits and systems, High Level Synthesis, Power Systems,Introduction to Communication. Activities and Societies:\u00a0 SCU Swades University of Pune Bachelor of Engineering (BEng),  Electrical , Electronics and Communications Engineering , 3.4/4.0 2008  \u2013 2012 Class Representative for four consecutive years of undergraduate. Member of Student Council.(IGSA) .Organised and orated college and national level events. Souvenir Head for College event magazine. Photography member of College magazine Oyster. University of Pune Bachelor of Engineering (BEng),  Electrical , Electronics and Communications Engineering , 3.4/4.0 2008  \u2013 2012 Class Representative for four consecutive years of undergraduate. Member of Student Council.(IGSA) .Organised and orated college and national level events. Souvenir Head for College event magazine. Photography member of College magazine Oyster. University of Pune Bachelor of Engineering (BEng),  Electrical , Electronics and Communications Engineering , 3.4/4.0 2008  \u2013 2012 Class Representative for four consecutive years of undergraduate. Member of Student Council.(IGSA) .Organised and orated college and national level events. Souvenir Head for College event magazine. Photography member of College magazine Oyster. State Board of Technical Education and Training High School,  Electronics , A+ 2006  \u2013 2008 State Board of Technical Education and Training High School,  Electronics , A+ 2006  \u2013 2008 State Board of Technical Education and Training High School,  Electronics , A+ 2006  \u2013 2008 ", "Skills Testing Program Management Hardware Test Planning Process Improvement TCL Product Development Cross-functional Team... Engineering Management Routers Manufacturing Product Management Agile Methodologies Skills  Testing Program Management Hardware Test Planning Process Improvement TCL Product Development Cross-functional Team... Engineering Management Routers Manufacturing Product Management Agile Methodologies Testing Program Management Hardware Test Planning Process Improvement TCL Product Development Cross-functional Team... Engineering Management Routers Manufacturing Product Management Agile Methodologies Testing Program Management Hardware Test Planning Process Improvement TCL Product Development Cross-functional Team... Engineering Management Routers Manufacturing Product Management Agile Methodologies ", "Experience EDVT engineer Juniper Networks March 2008  \u2013 Present (7 years 6 months) New Product Introduction Engineer (NPIE) Cisco System, Inc. January 1996  \u2013  March 2008  (12 years 3 months) NPIE (New Production Introction Engineer Cisco Systems 1996  \u2013  2008  (12 years) Test Engineer Altertron Inc. January 1991  \u2013  February 1996  (5 years 2 months) EDVT engineer Juniper Networks March 2008  \u2013 Present (7 years 6 months) EDVT engineer Juniper Networks March 2008  \u2013 Present (7 years 6 months) New Product Introduction Engineer (NPIE) Cisco System, Inc. January 1996  \u2013  March 2008  (12 years 3 months) New Product Introduction Engineer (NPIE) Cisco System, Inc. January 1996  \u2013  March 2008  (12 years 3 months) NPIE (New Production Introction Engineer Cisco Systems 1996  \u2013  2008  (12 years) NPIE (New Production Introction Engineer Cisco Systems 1996  \u2013  2008  (12 years) Test Engineer Altertron Inc. January 1991  \u2013  February 1996  (5 years 2 months) Test Engineer Altertron Inc. January 1991  \u2013  February 1996  (5 years 2 months) Skills TCL Skills  TCL TCL TCL Education San Jose State University Bachelor's degree,  Electrical and Electronics Engineering San Jose State University Bachelor's degree,  Electrical and Electronics Engineering San Jose State University Bachelor's degree,  Electrical and Electronics Engineering San Jose State University Bachelor's degree,  Electrical and Electronics Engineering ", "Experience Hardware Engineer Cisco Inc EDVT Engineer Cisco Systems 2006  \u2013 Present (9 years) Hardware Engineer Cisco Inc Hardware Engineer Cisco Inc EDVT Engineer Cisco Systems 2006  \u2013 Present (9 years) EDVT Engineer Cisco Systems 2006  \u2013 Present (9 years) Education University of Illinois at Urbana-Champaign University of Illinois at Urbana-Champaign University of Illinois at Urbana-Champaign University of Illinois at Urbana-Champaign ", "Summary An Engineer that is passionate about collaborating with a team of engineers that design premium and differentiated user experiences on a variety of devices. Summary An Engineer that is passionate about collaborating with a team of engineers that design premium and differentiated user experiences on a variety of devices. An Engineer that is passionate about collaborating with a team of engineers that design premium and differentiated user experiences on a variety of devices. An Engineer that is passionate about collaborating with a team of engineers that design premium and differentiated user experiences on a variety of devices. Experience EDVT Engineer Cisco October 2014  \u2013 Present (11 months) Milpitas, CA Responsibilities  \n\u2022 Develop networking topology for Design Verification tests on routers and switches  \n\u2022 Design Tickle scripts to run hardware Diagnostics and Internetwork Operating Systems testing  \n\u2022 Troubleshoot, analyze and interpret tests\u2019 result for products, systems, components or modification  \n\u2022 Prepare detailed reports or design statements based on results of validation and qualification tests or reviews of procedures and protocols  \n\u2022 Maintain and operate validation test equipment  \n \nAccomplishments  \nBy creating a standard procedure for the validation tests, I was able to increase the efficiency of completing electronic design verification tests on router prototypes in order to meet project deadlines.  \n \nI was able to effectively coordinate the implementation and scheduling of validation testing with affected departments and personnel at project status meetings. Undergraduate Researcher Amazon Lab126 November 2013  \u2013  June 2014  (8 months) Lab126 collaboration with UCSC The goal of the team research project is to evaluate actuators in consumer devices in order to improve the haptics user experience. The Lab126 research project consisted of the characterization of actuators, simulations of the actuators responses, and the implementation of a haptic event.  \n \n- We designed a haptics module to replicate a realistic haptics effect  \n- We developed testing procedure to evaluate haptics responses in actuators on a test apparatus \n- We simulated the actuator response through Finite Element Analysis Software \n- We evaluated new applications for haptics integration \n- I designed unique signals to replicate a diverse range of haptics events \n- I analyzed the performance of actuators in terms bandwidth, amplitude, and response time \n- I developed research test documentation and project plans Research Intern UC Santa Cruz September 2013  \u2013  December 2013  (4 months) Santa Cruz Assisted in the data analysis of the power consumption of a Renewable Energy Micro grid Testbed located remotely at the NASA Ames Research Center \n \n- Evaluated the data from the micro grid by charting the figures with Python modules \n- Improved the target predictions of power consumption for Pybrain neural network Sales Associate Champs Sports June 2013  \u2013  September 2013  (4 months) San Francisco - Increased sales by analyzing customer preferences and recommending merchandise \n- Maintain the processing of incoming inventory Computer Systems and Assembly Tutor UC Santa Cruz January 2013  \u2013  June 2013  (6 months) Santa Cruz Assisted students with logic design and assembly program assignments with C, LC3, and Arduino  \nGrade students programming assignments and homework Sales Associate Ross Stores, Inc. June 2011  \u2013  October 2011  (5 months) San Francisco Duties: Cashiering, customer service, restock inventory, security monitoring, process sales returns EDVT Engineer Cisco October 2014  \u2013 Present (11 months) Milpitas, CA Responsibilities  \n\u2022 Develop networking topology for Design Verification tests on routers and switches  \n\u2022 Design Tickle scripts to run hardware Diagnostics and Internetwork Operating Systems testing  \n\u2022 Troubleshoot, analyze and interpret tests\u2019 result for products, systems, components or modification  \n\u2022 Prepare detailed reports or design statements based on results of validation and qualification tests or reviews of procedures and protocols  \n\u2022 Maintain and operate validation test equipment  \n \nAccomplishments  \nBy creating a standard procedure for the validation tests, I was able to increase the efficiency of completing electronic design verification tests on router prototypes in order to meet project deadlines.  \n \nI was able to effectively coordinate the implementation and scheduling of validation testing with affected departments and personnel at project status meetings. EDVT Engineer Cisco October 2014  \u2013 Present (11 months) Milpitas, CA Responsibilities  \n\u2022 Develop networking topology for Design Verification tests on routers and switches  \n\u2022 Design Tickle scripts to run hardware Diagnostics and Internetwork Operating Systems testing  \n\u2022 Troubleshoot, analyze and interpret tests\u2019 result for products, systems, components or modification  \n\u2022 Prepare detailed reports or design statements based on results of validation and qualification tests or reviews of procedures and protocols  \n\u2022 Maintain and operate validation test equipment  \n \nAccomplishments  \nBy creating a standard procedure for the validation tests, I was able to increase the efficiency of completing electronic design verification tests on router prototypes in order to meet project deadlines.  \n \nI was able to effectively coordinate the implementation and scheduling of validation testing with affected departments and personnel at project status meetings. Undergraduate Researcher Amazon Lab126 November 2013  \u2013  June 2014  (8 months) Lab126 collaboration with UCSC The goal of the team research project is to evaluate actuators in consumer devices in order to improve the haptics user experience. The Lab126 research project consisted of the characterization of actuators, simulations of the actuators responses, and the implementation of a haptic event.  \n \n- We designed a haptics module to replicate a realistic haptics effect  \n- We developed testing procedure to evaluate haptics responses in actuators on a test apparatus \n- We simulated the actuator response through Finite Element Analysis Software \n- We evaluated new applications for haptics integration \n- I designed unique signals to replicate a diverse range of haptics events \n- I analyzed the performance of actuators in terms bandwidth, amplitude, and response time \n- I developed research test documentation and project plans Undergraduate Researcher Amazon Lab126 November 2013  \u2013  June 2014  (8 months) Lab126 collaboration with UCSC The goal of the team research project is to evaluate actuators in consumer devices in order to improve the haptics user experience. The Lab126 research project consisted of the characterization of actuators, simulations of the actuators responses, and the implementation of a haptic event.  \n \n- We designed a haptics module to replicate a realistic haptics effect  \n- We developed testing procedure to evaluate haptics responses in actuators on a test apparatus \n- We simulated the actuator response through Finite Element Analysis Software \n- We evaluated new applications for haptics integration \n- I designed unique signals to replicate a diverse range of haptics events \n- I analyzed the performance of actuators in terms bandwidth, amplitude, and response time \n- I developed research test documentation and project plans Research Intern UC Santa Cruz September 2013  \u2013  December 2013  (4 months) Santa Cruz Assisted in the data analysis of the power consumption of a Renewable Energy Micro grid Testbed located remotely at the NASA Ames Research Center \n \n- Evaluated the data from the micro grid by charting the figures with Python modules \n- Improved the target predictions of power consumption for Pybrain neural network Research Intern UC Santa Cruz September 2013  \u2013  December 2013  (4 months) Santa Cruz Assisted in the data analysis of the power consumption of a Renewable Energy Micro grid Testbed located remotely at the NASA Ames Research Center \n \n- Evaluated the data from the micro grid by charting the figures with Python modules \n- Improved the target predictions of power consumption for Pybrain neural network Sales Associate Champs Sports June 2013  \u2013  September 2013  (4 months) San Francisco - Increased sales by analyzing customer preferences and recommending merchandise \n- Maintain the processing of incoming inventory Sales Associate Champs Sports June 2013  \u2013  September 2013  (4 months) San Francisco - Increased sales by analyzing customer preferences and recommending merchandise \n- Maintain the processing of incoming inventory Computer Systems and Assembly Tutor UC Santa Cruz January 2013  \u2013  June 2013  (6 months) Santa Cruz Assisted students with logic design and assembly program assignments with C, LC3, and Arduino  \nGrade students programming assignments and homework Computer Systems and Assembly Tutor UC Santa Cruz January 2013  \u2013  June 2013  (6 months) Santa Cruz Assisted students with logic design and assembly program assignments with C, LC3, and Arduino  \nGrade students programming assignments and homework Sales Associate Ross Stores, Inc. June 2011  \u2013  October 2011  (5 months) San Francisco Duties: Cashiering, customer service, restock inventory, security monitoring, process sales returns Sales Associate Ross Stores, Inc. June 2011  \u2013  October 2011  (5 months) San Francisco Duties: Cashiering, customer service, restock inventory, security monitoring, process sales returns Languages Cantonese Native or bilingual proficiency Cantonese Native or bilingual proficiency Cantonese Native or bilingual proficiency Native or bilingual proficiency Skills Circuit Design Embedded Systems Microcontrollers C Python Haptics Electrical Equipment Microsoft Office Xilinx Retail Bilingual Group Work Sketchbook Pro Skills  Circuit Design Embedded Systems Microcontrollers C Python Haptics Electrical Equipment Microsoft Office Xilinx Retail Bilingual Group Work Sketchbook Pro Circuit Design Embedded Systems Microcontrollers C Python Haptics Electrical Equipment Microsoft Office Xilinx Retail Bilingual Group Work Sketchbook Pro Circuit Design Embedded Systems Microcontrollers C Python Haptics Electrical Equipment Microsoft Office Xilinx Retail Bilingual Group Work Sketchbook Pro Education University of California, Santa Cruz Bachelor of Science Degree,  Electrical Engineering 2009  \u2013 2014 In the UC Santa Cruz Engineering program, I learned the essential skills in electronics and signal systems to prepare me in a career within the Electrical Engineering field. I underwent research in an industry sponsored project that taught me how to operate in a team oriented project, to compose testing procedures, and devise the critical path of project by weighing the costs, time, and supplies. George Washington High School High School Diploma 2005  \u2013 2009 University of California, Santa Cruz Bachelor of Science Degree,  Electrical Engineering 2009  \u2013 2014 In the UC Santa Cruz Engineering program, I learned the essential skills in electronics and signal systems to prepare me in a career within the Electrical Engineering field. I underwent research in an industry sponsored project that taught me how to operate in a team oriented project, to compose testing procedures, and devise the critical path of project by weighing the costs, time, and supplies. University of California, Santa Cruz Bachelor of Science Degree,  Electrical Engineering 2009  \u2013 2014 In the UC Santa Cruz Engineering program, I learned the essential skills in electronics and signal systems to prepare me in a career within the Electrical Engineering field. I underwent research in an industry sponsored project that taught me how to operate in a team oriented project, to compose testing procedures, and devise the critical path of project by weighing the costs, time, and supplies. University of California, Santa Cruz Bachelor of Science Degree,  Electrical Engineering 2009  \u2013 2014 In the UC Santa Cruz Engineering program, I learned the essential skills in electronics and signal systems to prepare me in a career within the Electrical Engineering field. I underwent research in an industry sponsored project that taught me how to operate in a team oriented project, to compose testing procedures, and devise the critical path of project by weighing the costs, time, and supplies. George Washington High School High School Diploma 2005  \u2013 2009 George Washington High School High School Diploma 2005  \u2013 2009 George Washington High School High School Diploma 2005  \u2013 2009 ", "Summary Over 30 years of test engineering (TE) experience. I have performed TE role in manufacturing and in development. \n \nI enjoy being part of a team and seeing a project through from conception to First Customer Ship (FCS), and supporting it beyond FCS if necessary. \n \nSpecialties: Test engineering. Collaboration/teamwork/communication. Expect and Unix Cshell scripting. Prioritizing. Test equipment automation. Summary Over 30 years of test engineering (TE) experience. I have performed TE role in manufacturing and in development. \n \nI enjoy being part of a team and seeing a project through from conception to First Customer Ship (FCS), and supporting it beyond FCS if necessary. \n \nSpecialties: Test engineering. Collaboration/teamwork/communication. Expect and Unix Cshell scripting. Prioritizing. Test equipment automation. Over 30 years of test engineering (TE) experience. I have performed TE role in manufacturing and in development. \n \nI enjoy being part of a team and seeing a project through from conception to First Customer Ship (FCS), and supporting it beyond FCS if necessary. \n \nSpecialties: Test engineering. Collaboration/teamwork/communication. Expect and Unix Cshell scripting. Prioritizing. Test equipment automation. Over 30 years of test engineering (TE) experience. I have performed TE role in manufacturing and in development. \n \nI enjoy being part of a team and seeing a project through from conception to First Customer Ship (FCS), and supporting it beyond FCS if necessary. \n \nSpecialties: Test engineering. Collaboration/teamwork/communication. Expect and Unix Cshell scripting. Prioritizing. Test equipment automation. Experience Hardware Test Engineer (EDVT) Cisco Systems January 1995  \u2013  October 2014  (19 years 10 months) Massachusetts Electrical Design Validation Test (EDVT) engineer: Automate testing of hardware prototypes over temperature, voltage, and frequency margins to ensure the electrical design is robust prior to going to production builds. \n \n- Review designs prior to first prototype build in order to ensure EDVT margining \"hooks\" are in the design. \n \n- Create, review, and publish EDVT test plans. Create and publish EDVT test reports at completion of project. \n \n- Develop/test/debug test scripts (Unix Cshell and Expect) to fully-automate EDVT testing. Includes scripts to drive automation of environmental chambers, power supplies, function generators, power cycling boxes, and traffic generation equipment. \n \n- Configure prototypes under test for traffic testing (IP, IPsec, etc) via Cisco IOS. \n \n- Rework prototypes to enable external function generator connections (to margin frequency). \n \n- Test hardware prototypes over temperature, voltage, and frequency margins to ensure design stability. \n \n- Collaborate with cross-functional team members to resolve issues in a timely fashion. \n \n- Understand the program schedule in order to prioritize issues, and to ensure that EDVT is completed on schedule. \n \n- Support post-First Customer Ship efforts such as Manufacturing Change Notices, second-source part qualifications, manufacturing line-stops, and Customer Assurance Program. Test Engineer BBN May 1983  \u2013  1995  (12 years) Hardware Test Engineer (EDVT) Cisco Systems January 1995  \u2013  October 2014  (19 years 10 months) Massachusetts Electrical Design Validation Test (EDVT) engineer: Automate testing of hardware prototypes over temperature, voltage, and frequency margins to ensure the electrical design is robust prior to going to production builds. \n \n- Review designs prior to first prototype build in order to ensure EDVT margining \"hooks\" are in the design. \n \n- Create, review, and publish EDVT test plans. Create and publish EDVT test reports at completion of project. \n \n- Develop/test/debug test scripts (Unix Cshell and Expect) to fully-automate EDVT testing. Includes scripts to drive automation of environmental chambers, power supplies, function generators, power cycling boxes, and traffic generation equipment. \n \n- Configure prototypes under test for traffic testing (IP, IPsec, etc) via Cisco IOS. \n \n- Rework prototypes to enable external function generator connections (to margin frequency). \n \n- Test hardware prototypes over temperature, voltage, and frequency margins to ensure design stability. \n \n- Collaborate with cross-functional team members to resolve issues in a timely fashion. \n \n- Understand the program schedule in order to prioritize issues, and to ensure that EDVT is completed on schedule. \n \n- Support post-First Customer Ship efforts such as Manufacturing Change Notices, second-source part qualifications, manufacturing line-stops, and Customer Assurance Program. Hardware Test Engineer (EDVT) Cisco Systems January 1995  \u2013  October 2014  (19 years 10 months) Massachusetts Electrical Design Validation Test (EDVT) engineer: Automate testing of hardware prototypes over temperature, voltage, and frequency margins to ensure the electrical design is robust prior to going to production builds. \n \n- Review designs prior to first prototype build in order to ensure EDVT margining \"hooks\" are in the design. \n \n- Create, review, and publish EDVT test plans. Create and publish EDVT test reports at completion of project. \n \n- Develop/test/debug test scripts (Unix Cshell and Expect) to fully-automate EDVT testing. Includes scripts to drive automation of environmental chambers, power supplies, function generators, power cycling boxes, and traffic generation equipment. \n \n- Configure prototypes under test for traffic testing (IP, IPsec, etc) via Cisco IOS. \n \n- Rework prototypes to enable external function generator connections (to margin frequency). \n \n- Test hardware prototypes over temperature, voltage, and frequency margins to ensure design stability. \n \n- Collaborate with cross-functional team members to resolve issues in a timely fashion. \n \n- Understand the program schedule in order to prioritize issues, and to ensure that EDVT is completed on schedule. \n \n- Support post-First Customer Ship efforts such as Manufacturing Change Notices, second-source part qualifications, manufacturing line-stops, and Customer Assurance Program. Test Engineer BBN May 1983  \u2013  1995  (12 years) Test Engineer BBN May 1983  \u2013  1995  (12 years) Skills Debugging Unix Hardware Automation Testing Cross-functional Team... Test Planning Ethernet Embedded Systems Manufacturing TCL TCP/IP Perl System Architecture Skills  Debugging Unix Hardware Automation Testing Cross-functional Team... Test Planning Ethernet Embedded Systems Manufacturing TCL TCP/IP Perl System Architecture Debugging Unix Hardware Automation Testing Cross-functional Team... Test Planning Ethernet Embedded Systems Manufacturing TCL TCP/IP Perl System Architecture Debugging Unix Hardware Automation Testing Cross-functional Team... Test Planning Ethernet Embedded Systems Manufacturing TCL TCP/IP Perl System Architecture Education Benjamin Franklin Institute of Technology Associate\u2019s Degree,  Electrical Engineering 1978  \u2013 1982 Benjamin Franklin Institute of Technology Associate\u2019s Degree,  Electrical Engineering 1978  \u2013 1982 Benjamin Franklin Institute of Technology Associate\u2019s Degree,  Electrical Engineering 1978  \u2013 1982 Benjamin Franklin Institute of Technology Associate\u2019s Degree,  Electrical Engineering 1978  \u2013 1982 ", "Experience Technical Support Engineer Palo Alto Networks May 2015  \u2013 Present (4 months) Technical Support Engineer A10 Networks January 2013  \u2013  May 2015  (2 years 5 months) \u2022\tProvide frontline customer support to AX series load balancers through email, phone, WebEx \n\u2022\tDeep understanding of networking, TCP/IP, high availability, and load balancing practices \n\u2022\tHandle critical customer production issues while maintaining composure under pressure \n\u2022\tTroubleshoot L2-L7 issues, VLAN, ARP, LACP, TCP/IP, UDP, NAT, SSL, HTTP, HTTPS, DNS, GSLB, NTP, RADIUS, SSH, SMTP, TELNET, FTP, TACACS, SNMP \n\u2022\tNetwork tools used: Wireshark, tcpdump, hping, netstat, syslog, wget, curl, openssl, iptables, tc, netcat, tcpreplay, tcprewrite, Apache, Spirent, Ixia, Bash \n\u2022\tRecreate customer reported problems using their network topologies and applications \n\u2022\tAnalyze device logs to perform root cause analysis of complex issues - high CPU, crashes, memory issues \n\u2022\tWork closely with escalation and sustaining teams to resolve software and hardware issues \n\u2022\tWork cross functional with multiple departments including development, sustaining, sales, QA, technical publications, and IT \n\u2022\tPerform bug verification and regression testing for customer reported bugs upon patch release \n\u2022\tWorking knowledge of scripting (propetiary aFleX, Python, bash) \n\u2022\tPerformed on call duty, weekend/holiday shift, and night shift rotation EDVT Engineer Cisco May 2011  \u2013  December 2012  (1 year 8 months) \u2022\tWorked under the Electrical Design Validation Test (EDVT) team of the Services Routing Technology Group (SRTG) Business Unit \n\u2022\tResponsible for EDVT testing of hardware prototypes from bring-up to first customer shipment \n\u2022\tApply automation scripts (Tcl and Expect) for EDVT testing \u2013 remotely controlled environmental chambers, power supplies, function generators, and traffic generation equipment \n\u2022\tStress the hardware boards under high temperature, voltage, and frequency margins to ensure the electrical design is robust prior to going to production builds \n\u2022\tCheck validity of voltage and frequency margins using oscilloscopes, multimeters \n\u2022\tTraffic and performance testing of Cisco IOS software with traffic generators (Ixia, Spirent)  \n\u2022\tExperience with Cisco ISR routers, 3900, 2900, 1900 series Technical Support Engineer Palo Alto Networks May 2015  \u2013 Present (4 months) Technical Support Engineer Palo Alto Networks May 2015  \u2013 Present (4 months) Technical Support Engineer A10 Networks January 2013  \u2013  May 2015  (2 years 5 months) \u2022\tProvide frontline customer support to AX series load balancers through email, phone, WebEx \n\u2022\tDeep understanding of networking, TCP/IP, high availability, and load balancing practices \n\u2022\tHandle critical customer production issues while maintaining composure under pressure \n\u2022\tTroubleshoot L2-L7 issues, VLAN, ARP, LACP, TCP/IP, UDP, NAT, SSL, HTTP, HTTPS, DNS, GSLB, NTP, RADIUS, SSH, SMTP, TELNET, FTP, TACACS, SNMP \n\u2022\tNetwork tools used: Wireshark, tcpdump, hping, netstat, syslog, wget, curl, openssl, iptables, tc, netcat, tcpreplay, tcprewrite, Apache, Spirent, Ixia, Bash \n\u2022\tRecreate customer reported problems using their network topologies and applications \n\u2022\tAnalyze device logs to perform root cause analysis of complex issues - high CPU, crashes, memory issues \n\u2022\tWork closely with escalation and sustaining teams to resolve software and hardware issues \n\u2022\tWork cross functional with multiple departments including development, sustaining, sales, QA, technical publications, and IT \n\u2022\tPerform bug verification and regression testing for customer reported bugs upon patch release \n\u2022\tWorking knowledge of scripting (propetiary aFleX, Python, bash) \n\u2022\tPerformed on call duty, weekend/holiday shift, and night shift rotation Technical Support Engineer A10 Networks January 2013  \u2013  May 2015  (2 years 5 months) \u2022\tProvide frontline customer support to AX series load balancers through email, phone, WebEx \n\u2022\tDeep understanding of networking, TCP/IP, high availability, and load balancing practices \n\u2022\tHandle critical customer production issues while maintaining composure under pressure \n\u2022\tTroubleshoot L2-L7 issues, VLAN, ARP, LACP, TCP/IP, UDP, NAT, SSL, HTTP, HTTPS, DNS, GSLB, NTP, RADIUS, SSH, SMTP, TELNET, FTP, TACACS, SNMP \n\u2022\tNetwork tools used: Wireshark, tcpdump, hping, netstat, syslog, wget, curl, openssl, iptables, tc, netcat, tcpreplay, tcprewrite, Apache, Spirent, Ixia, Bash \n\u2022\tRecreate customer reported problems using their network topologies and applications \n\u2022\tAnalyze device logs to perform root cause analysis of complex issues - high CPU, crashes, memory issues \n\u2022\tWork closely with escalation and sustaining teams to resolve software and hardware issues \n\u2022\tWork cross functional with multiple departments including development, sustaining, sales, QA, technical publications, and IT \n\u2022\tPerform bug verification and regression testing for customer reported bugs upon patch release \n\u2022\tWorking knowledge of scripting (propetiary aFleX, Python, bash) \n\u2022\tPerformed on call duty, weekend/holiday shift, and night shift rotation EDVT Engineer Cisco May 2011  \u2013  December 2012  (1 year 8 months) \u2022\tWorked under the Electrical Design Validation Test (EDVT) team of the Services Routing Technology Group (SRTG) Business Unit \n\u2022\tResponsible for EDVT testing of hardware prototypes from bring-up to first customer shipment \n\u2022\tApply automation scripts (Tcl and Expect) for EDVT testing \u2013 remotely controlled environmental chambers, power supplies, function generators, and traffic generation equipment \n\u2022\tStress the hardware boards under high temperature, voltage, and frequency margins to ensure the electrical design is robust prior to going to production builds \n\u2022\tCheck validity of voltage and frequency margins using oscilloscopes, multimeters \n\u2022\tTraffic and performance testing of Cisco IOS software with traffic generators (Ixia, Spirent)  \n\u2022\tExperience with Cisco ISR routers, 3900, 2900, 1900 series EDVT Engineer Cisco May 2011  \u2013  December 2012  (1 year 8 months) \u2022\tWorked under the Electrical Design Validation Test (EDVT) team of the Services Routing Technology Group (SRTG) Business Unit \n\u2022\tResponsible for EDVT testing of hardware prototypes from bring-up to first customer shipment \n\u2022\tApply automation scripts (Tcl and Expect) for EDVT testing \u2013 remotely controlled environmental chambers, power supplies, function generators, and traffic generation equipment \n\u2022\tStress the hardware boards under high temperature, voltage, and frequency margins to ensure the electrical design is robust prior to going to production builds \n\u2022\tCheck validity of voltage and frequency margins using oscilloscopes, multimeters \n\u2022\tTraffic and performance testing of Cisco IOS software with traffic generators (Ixia, Spirent)  \n\u2022\tExperience with Cisco ISR routers, 3900, 2900, 1900 series Languages English Chinese English Chinese English Chinese Skills Troubleshooting TCP/IP SSL HTTPS DNS SMTP Load Balancing High Availability Linux Wireshark Apache Skills  Troubleshooting TCP/IP SSL HTTPS DNS SMTP Load Balancing High Availability Linux Wireshark Apache Troubleshooting TCP/IP SSL HTTPS DNS SMTP Load Balancing High Availability Linux Wireshark Apache Troubleshooting TCP/IP SSL HTTPS DNS SMTP Load Balancing High Availability Linux Wireshark Apache Education University of California, Berkeley Bachelor's Degree,  Electrical Engineering and Computer Sciences 2008  \u2013 2010 University of California, Berkeley Bachelor's Degree,  Electrical Engineering and Computer Sciences 2008  \u2013 2010 University of California, Berkeley Bachelor's Degree,  Electrical Engineering and Computer Sciences 2008  \u2013 2010 University of California, Berkeley Bachelor's Degree,  Electrical Engineering and Computer Sciences 2008  \u2013 2010 ", "Summary I am a highly experienced senior electronics design engineer with firm practical and well grounded theoretical knowledge of analogue and digital electronics design, microprocessor and FPGA. I am an expert with a wide range of EDA packages as well as design simulation and modelling tools. \n \nAs well as electronics design skills, I have excellent programming experience in C, Assembler, Delphi and Python to name but a few. \n \nI'm just as at home with an op-amp filter design as I am with Embedded Linux on an ARM processor. \n \nIn addition to electronics and software, my diverse skills include 3D mechanical design and modelling in Pro/Engineer Wildfire, PCB design and soldering fine detail SMT \n \nMy EDA tool of choice is Altium Designer.. \n \n---- \nPlease note: I have a policy of only adding connections to those that I have either worked with or worked for. I usually respond to requests outside of this with a polite refusal, but due to recent volume this is no longer possible. Please don't be offended if you ask for a link and get no reply. \n----- Specialties:Electronics: High speed analogue and digital, Microprocessor, Microcontroller, ARM, DSP, design simulation and modelling. \nFPGA:VHDL,Xilinx, Altera, Actel, Lattice, CPLD \nEDA Tools: Altium Designer, Pro/E Wildfire, SPICE, MathCAD, LabView, JTAG \nPCB: Multi layer, HDI, high speed, fine detail SMT assembly and rework  \nSoftware: C, C++, Python, VHDL, ABLE, Java, Assembler, BASH, Delphi, PHP, TCL \nOS: Linux, GNU tools, Windows, desktop apps. Summary I am a highly experienced senior electronics design engineer with firm practical and well grounded theoretical knowledge of analogue and digital electronics design, microprocessor and FPGA. I am an expert with a wide range of EDA packages as well as design simulation and modelling tools. \n \nAs well as electronics design skills, I have excellent programming experience in C, Assembler, Delphi and Python to name but a few. \n \nI'm just as at home with an op-amp filter design as I am with Embedded Linux on an ARM processor. \n \nIn addition to electronics and software, my diverse skills include 3D mechanical design and modelling in Pro/Engineer Wildfire, PCB design and soldering fine detail SMT \n \nMy EDA tool of choice is Altium Designer.. \n \n---- \nPlease note: I have a policy of only adding connections to those that I have either worked with or worked for. I usually respond to requests outside of this with a polite refusal, but due to recent volume this is no longer possible. Please don't be offended if you ask for a link and get no reply. \n----- Specialties:Electronics: High speed analogue and digital, Microprocessor, Microcontroller, ARM, DSP, design simulation and modelling. \nFPGA:VHDL,Xilinx, Altera, Actel, Lattice, CPLD \nEDA Tools: Altium Designer, Pro/E Wildfire, SPICE, MathCAD, LabView, JTAG \nPCB: Multi layer, HDI, high speed, fine detail SMT assembly and rework  \nSoftware: C, C++, Python, VHDL, ABLE, Java, Assembler, BASH, Delphi, PHP, TCL \nOS: Linux, GNU tools, Windows, desktop apps. I am a highly experienced senior electronics design engineer with firm practical and well grounded theoretical knowledge of analogue and digital electronics design, microprocessor and FPGA. I am an expert with a wide range of EDA packages as well as design simulation and modelling tools. \n \nAs well as electronics design skills, I have excellent programming experience in C, Assembler, Delphi and Python to name but a few. \n \nI'm just as at home with an op-amp filter design as I am with Embedded Linux on an ARM processor. \n \nIn addition to electronics and software, my diverse skills include 3D mechanical design and modelling in Pro/Engineer Wildfire, PCB design and soldering fine detail SMT \n \nMy EDA tool of choice is Altium Designer.. \n \n---- \nPlease note: I have a policy of only adding connections to those that I have either worked with or worked for. I usually respond to requests outside of this with a polite refusal, but due to recent volume this is no longer possible. Please don't be offended if you ask for a link and get no reply. \n----- Specialties:Electronics: High speed analogue and digital, Microprocessor, Microcontroller, ARM, DSP, design simulation and modelling. \nFPGA:VHDL,Xilinx, Altera, Actel, Lattice, CPLD \nEDA Tools: Altium Designer, Pro/E Wildfire, SPICE, MathCAD, LabView, JTAG \nPCB: Multi layer, HDI, high speed, fine detail SMT assembly and rework  \nSoftware: C, C++, Python, VHDL, ABLE, Java, Assembler, BASH, Delphi, PHP, TCL \nOS: Linux, GNU tools, Windows, desktop apps. I am a highly experienced senior electronics design engineer with firm practical and well grounded theoretical knowledge of analogue and digital electronics design, microprocessor and FPGA. I am an expert with a wide range of EDA packages as well as design simulation and modelling tools. \n \nAs well as electronics design skills, I have excellent programming experience in C, Assembler, Delphi and Python to name but a few. \n \nI'm just as at home with an op-amp filter design as I am with Embedded Linux on an ARM processor. \n \nIn addition to electronics and software, my diverse skills include 3D mechanical design and modelling in Pro/Engineer Wildfire, PCB design and soldering fine detail SMT \n \nMy EDA tool of choice is Altium Designer.. \n \n---- \nPlease note: I have a policy of only adding connections to those that I have either worked with or worked for. I usually respond to requests outside of this with a polite refusal, but due to recent volume this is no longer possible. Please don't be offended if you ask for a link and get no reply. \n----- Specialties:Electronics: High speed analogue and digital, Microprocessor, Microcontroller, ARM, DSP, design simulation and modelling. \nFPGA:VHDL,Xilinx, Altera, Actel, Lattice, CPLD \nEDA Tools: Altium Designer, Pro/E Wildfire, SPICE, MathCAD, LabView, JTAG \nPCB: Multi layer, HDI, high speed, fine detail SMT assembly and rework  \nSoftware: C, C++, Python, VHDL, ABLE, Java, Assembler, BASH, Delphi, PHP, TCL \nOS: Linux, GNU tools, Windows, desktop apps. Experience Electronics Engineer Aveillant Ltd May 2013  \u2013 Present (2 years 4 months) Cambridge, United Kingdom EDVT Engineer Cisco Systems October 2012  \u2013  May 2013  (8 months) Slough, United Kingdom As a contractor at Cisco, my role is to develop and execute procedures and methods to verify the hardware design of each component of a new video conference platform, and make design change recommendations if necessary. \n \nTechnologies include Tilera multi-core processors, DDR3, signal integrity analysis, DCDC converters, documentation, Python and C. Senior Electronic Design Engineer Guidance Navigation Ltd. August 2011  \u2013  July 2012  (1 year) Leicester, United Kingdom Technologies include: Accelerometer and gyro interfacing, obsolescence mitigation, embedded Linux, Pharlap RTOS, circuit and PCB design in Altium Designer, Python. Electronics Engineer (Customer Engineering) Picochip Limited November 2010  \u2013  July 2011  (9 months) I took a big leap and chose another career as an applications engineer for Picochip, based in Bath, UK. \n \nSadly, things did not work out and my stay was cut short and I left due to the company having to tighten its belt and make redundencies. However I still enjoyed my time there and learnt a lot. I wish Picochip goto fortune for the future and hope that their current troubles are temporary. Contract Electronics Design Engineer e2v November 2009  \u2013  November 2010  (1 year 1 month) Chelmsford, United Kingdom Part of a large team, set up to create a design for a high voltage pulser (60kv) used in medical imaging. I was responsible for the design of the controller and system health monitoring electronics. Director VPN Solutions Ltd February 2004  \u2013  November 2010  (6 years 10 months) After six years of self employment (well most of the time) I've now decided to pack it all in and find a proper job. Contract Electronics Design Engineer VPN Solutions Ltd February 2004  \u2013  November 2010  (6 years 10 months) Various Contracts include:  \n \nNDT Solutions, Chesterfield (2004/5) \nDesing of a high voltage square wave pulser for ultrasonic non destructive testing. \n \nSonatest Ltd, Milton Keynes (2006/7) \nDesign of an ultrasonic pulser/multiplexer for use in the rail industry. \n \n(Withheld) 2009 \nDesign of a multi-channel servo motor controller for robotics. \n \nGuidance Microwave, Hitchin (2010) \nDesign and implementation of an ultra low power DDS modulator for use in RADAR using VHDL in an FPGA. \n \n(Withheld) 2010 \nConsultancy within design of a forensic device for salvaging data from NAND flash while maintaining a guarantee of zero effect on the stored data. \n \n \nVPN Solutions Ltd (2010) \nDesign of an MP3 Recorder / Player \n \nMBE Automation (2010) \nDesign of a power salvaging motorised door opener. \n \n(Withheld) 2010 \nDesign of an electronic device for 3D short term position sensing using MEMS accelerometers and gyroscopes Contract Electronic Design Consultant MASS Consultants September 2008  \u2013  June 2009  (10 months) Brought in to work on a replacement Propeller Electronic Controller for the Bombardier DASH8-Q400. \nOther work: Test equipment for an intercom system used on the Tornado Aircraft as well as various bids and proposals. Senior Development Engineer Guidance Navigation September 2007  \u2013  September 2008  (1 year 1 month) Produced electronic designs for components of microwave and laser navigation equipment. Hardware System Architect Citel Technologies April 2000  \u2013  February 2004  (3 years 11 months) Electronics design and implementation of advanced voice over IP hardware Senior Development Engineer - Noise and Vibration Systems Ultra Electronics June 1996  \u2013  April 2000  (3 years 11 months) Cambridge, United Kingdom Started my career here as a junior engineer, working in their test department, eventually worked as a senior engineer, designing an interface between the propeller electronic controller (PEC) for the Bombardier DASH8-Q400 aircraft and the UltraQuiet noise cancellation system. Test and Repair Engineer Network Equipment Technologies January 1995  \u2013  March 1996  (1 year 3 months) Worked in the test and repair department. As well as electronc test, fault finding and repair I was responsible for management of the department's quality systems. Network technician STACS - SIMS support January 1994  \u2013  January 1995  (1 year 1 month) Worked as a technical support engineer on Novell networks in schools. Laboritory technician Middlesex University June 1992  \u2013  January 1994  (1 year 8 months) Working as a lab technician in the Electronics Department was one of the best decisions I made. \nOK, it was not a demanding job, but it gave me a chance to hone my practical skills. \nI really enjoyed delivering electronics and microprocessor lab sessions to undergraduate and postgrad students as well as assisting PHD researchers with their work. \nManaging the Novell network in our department gave me the exposure to LAN infrastructure that formed the basis of my now excellent knowledge of computer networks and protocols. Electronics Engineer Aveillant Ltd May 2013  \u2013 Present (2 years 4 months) Cambridge, United Kingdom Electronics Engineer Aveillant Ltd May 2013  \u2013 Present (2 years 4 months) Cambridge, United Kingdom EDVT Engineer Cisco Systems October 2012  \u2013  May 2013  (8 months) Slough, United Kingdom As a contractor at Cisco, my role is to develop and execute procedures and methods to verify the hardware design of each component of a new video conference platform, and make design change recommendations if necessary. \n \nTechnologies include Tilera multi-core processors, DDR3, signal integrity analysis, DCDC converters, documentation, Python and C. EDVT Engineer Cisco Systems October 2012  \u2013  May 2013  (8 months) Slough, United Kingdom As a contractor at Cisco, my role is to develop and execute procedures and methods to verify the hardware design of each component of a new video conference platform, and make design change recommendations if necessary. \n \nTechnologies include Tilera multi-core processors, DDR3, signal integrity analysis, DCDC converters, documentation, Python and C. Senior Electronic Design Engineer Guidance Navigation Ltd. August 2011  \u2013  July 2012  (1 year) Leicester, United Kingdom Technologies include: Accelerometer and gyro interfacing, obsolescence mitigation, embedded Linux, Pharlap RTOS, circuit and PCB design in Altium Designer, Python. Senior Electronic Design Engineer Guidance Navigation Ltd. August 2011  \u2013  July 2012  (1 year) Leicester, United Kingdom Technologies include: Accelerometer and gyro interfacing, obsolescence mitigation, embedded Linux, Pharlap RTOS, circuit and PCB design in Altium Designer, Python. Electronics Engineer (Customer Engineering) Picochip Limited November 2010  \u2013  July 2011  (9 months) I took a big leap and chose another career as an applications engineer for Picochip, based in Bath, UK. \n \nSadly, things did not work out and my stay was cut short and I left due to the company having to tighten its belt and make redundencies. However I still enjoyed my time there and learnt a lot. I wish Picochip goto fortune for the future and hope that their current troubles are temporary. Electronics Engineer (Customer Engineering) Picochip Limited November 2010  \u2013  July 2011  (9 months) I took a big leap and chose another career as an applications engineer for Picochip, based in Bath, UK. \n \nSadly, things did not work out and my stay was cut short and I left due to the company having to tighten its belt and make redundencies. However I still enjoyed my time there and learnt a lot. I wish Picochip goto fortune for the future and hope that their current troubles are temporary. Contract Electronics Design Engineer e2v November 2009  \u2013  November 2010  (1 year 1 month) Chelmsford, United Kingdom Part of a large team, set up to create a design for a high voltage pulser (60kv) used in medical imaging. I was responsible for the design of the controller and system health monitoring electronics. Contract Electronics Design Engineer e2v November 2009  \u2013  November 2010  (1 year 1 month) Chelmsford, United Kingdom Part of a large team, set up to create a design for a high voltage pulser (60kv) used in medical imaging. I was responsible for the design of the controller and system health monitoring electronics. Director VPN Solutions Ltd February 2004  \u2013  November 2010  (6 years 10 months) After six years of self employment (well most of the time) I've now decided to pack it all in and find a proper job. Director VPN Solutions Ltd February 2004  \u2013  November 2010  (6 years 10 months) After six years of self employment (well most of the time) I've now decided to pack it all in and find a proper job. Contract Electronics Design Engineer VPN Solutions Ltd February 2004  \u2013  November 2010  (6 years 10 months) Various Contracts include:  \n \nNDT Solutions, Chesterfield (2004/5) \nDesing of a high voltage square wave pulser for ultrasonic non destructive testing. \n \nSonatest Ltd, Milton Keynes (2006/7) \nDesign of an ultrasonic pulser/multiplexer for use in the rail industry. \n \n(Withheld) 2009 \nDesign of a multi-channel servo motor controller for robotics. \n \nGuidance Microwave, Hitchin (2010) \nDesign and implementation of an ultra low power DDS modulator for use in RADAR using VHDL in an FPGA. \n \n(Withheld) 2010 \nConsultancy within design of a forensic device for salvaging data from NAND flash while maintaining a guarantee of zero effect on the stored data. \n \n \nVPN Solutions Ltd (2010) \nDesign of an MP3 Recorder / Player \n \nMBE Automation (2010) \nDesign of a power salvaging motorised door opener. \n \n(Withheld) 2010 \nDesign of an electronic device for 3D short term position sensing using MEMS accelerometers and gyroscopes Contract Electronics Design Engineer VPN Solutions Ltd February 2004  \u2013  November 2010  (6 years 10 months) Various Contracts include:  \n \nNDT Solutions, Chesterfield (2004/5) \nDesing of a high voltage square wave pulser for ultrasonic non destructive testing. \n \nSonatest Ltd, Milton Keynes (2006/7) \nDesign of an ultrasonic pulser/multiplexer for use in the rail industry. \n \n(Withheld) 2009 \nDesign of a multi-channel servo motor controller for robotics. \n \nGuidance Microwave, Hitchin (2010) \nDesign and implementation of an ultra low power DDS modulator for use in RADAR using VHDL in an FPGA. \n \n(Withheld) 2010 \nConsultancy within design of a forensic device for salvaging data from NAND flash while maintaining a guarantee of zero effect on the stored data. \n \n \nVPN Solutions Ltd (2010) \nDesign of an MP3 Recorder / Player \n \nMBE Automation (2010) \nDesign of a power salvaging motorised door opener. \n \n(Withheld) 2010 \nDesign of an electronic device for 3D short term position sensing using MEMS accelerometers and gyroscopes Contract Electronic Design Consultant MASS Consultants September 2008  \u2013  June 2009  (10 months) Brought in to work on a replacement Propeller Electronic Controller for the Bombardier DASH8-Q400. \nOther work: Test equipment for an intercom system used on the Tornado Aircraft as well as various bids and proposals. Contract Electronic Design Consultant MASS Consultants September 2008  \u2013  June 2009  (10 months) Brought in to work on a replacement Propeller Electronic Controller for the Bombardier DASH8-Q400. \nOther work: Test equipment for an intercom system used on the Tornado Aircraft as well as various bids and proposals. Senior Development Engineer Guidance Navigation September 2007  \u2013  September 2008  (1 year 1 month) Produced electronic designs for components of microwave and laser navigation equipment. Senior Development Engineer Guidance Navigation September 2007  \u2013  September 2008  (1 year 1 month) Produced electronic designs for components of microwave and laser navigation equipment. Hardware System Architect Citel Technologies April 2000  \u2013  February 2004  (3 years 11 months) Electronics design and implementation of advanced voice over IP hardware Hardware System Architect Citel Technologies April 2000  \u2013  February 2004  (3 years 11 months) Electronics design and implementation of advanced voice over IP hardware Senior Development Engineer - Noise and Vibration Systems Ultra Electronics June 1996  \u2013  April 2000  (3 years 11 months) Cambridge, United Kingdom Started my career here as a junior engineer, working in their test department, eventually worked as a senior engineer, designing an interface between the propeller electronic controller (PEC) for the Bombardier DASH8-Q400 aircraft and the UltraQuiet noise cancellation system. Senior Development Engineer - Noise and Vibration Systems Ultra Electronics June 1996  \u2013  April 2000  (3 years 11 months) Cambridge, United Kingdom Started my career here as a junior engineer, working in their test department, eventually worked as a senior engineer, designing an interface between the propeller electronic controller (PEC) for the Bombardier DASH8-Q400 aircraft and the UltraQuiet noise cancellation system. Test and Repair Engineer Network Equipment Technologies January 1995  \u2013  March 1996  (1 year 3 months) Worked in the test and repair department. As well as electronc test, fault finding and repair I was responsible for management of the department's quality systems. Test and Repair Engineer Network Equipment Technologies January 1995  \u2013  March 1996  (1 year 3 months) Worked in the test and repair department. As well as electronc test, fault finding and repair I was responsible for management of the department's quality systems. Network technician STACS - SIMS support January 1994  \u2013  January 1995  (1 year 1 month) Worked as a technical support engineer on Novell networks in schools. Network technician STACS - SIMS support January 1994  \u2013  January 1995  (1 year 1 month) Worked as a technical support engineer on Novell networks in schools. Laboritory technician Middlesex University June 1992  \u2013  January 1994  (1 year 8 months) Working as a lab technician in the Electronics Department was one of the best decisions I made. \nOK, it was not a demanding job, but it gave me a chance to hone my practical skills. \nI really enjoyed delivering electronics and microprocessor lab sessions to undergraduate and postgrad students as well as assisting PHD researchers with their work. \nManaging the Novell network in our department gave me the exposure to LAN infrastructure that formed the basis of my now excellent knowledge of computer networks and protocols. Laboritory technician Middlesex University June 1992  \u2013  January 1994  (1 year 8 months) Working as a lab technician in the Electronics Department was one of the best decisions I made. \nOK, it was not a demanding job, but it gave me a chance to hone my practical skills. \nI really enjoyed delivering electronics and microprocessor lab sessions to undergraduate and postgrad students as well as assisting PHD researchers with their work. \nManaging the Novell network in our department gave me the exposure to LAN infrastructure that formed the basis of my now excellent knowledge of computer networks and protocols. Languages Italian Italian Italian Skills Electronic Engineering Software Engineering Advanced Driving (IAM) VHDL Altium Designer ARM Labview Xilinx CPLD JTAG Altera Actel Electronics C C++ Linux PCB design Microcontrollers FPGA Firmware Embedded Systems TCL Embedded Linux Microprocessors Digital Electronics Python SPICE MathCAD Assembly Language Analogue Electronics Hardware Architecture Simulations Processors RTOS Testing Digital Signal... Hardware Embedded Software Schematic Capture See 24+ \u00a0 \u00a0 See less Skills  Electronic Engineering Software Engineering Advanced Driving (IAM) VHDL Altium Designer ARM Labview Xilinx CPLD JTAG Altera Actel Electronics C C++ Linux PCB design Microcontrollers FPGA Firmware Embedded Systems TCL Embedded Linux Microprocessors Digital Electronics Python SPICE MathCAD Assembly Language Analogue Electronics Hardware Architecture Simulations Processors RTOS Testing Digital Signal... Hardware Embedded Software Schematic Capture See 24+ \u00a0 \u00a0 See less Electronic Engineering Software Engineering Advanced Driving (IAM) VHDL Altium Designer ARM Labview Xilinx CPLD JTAG Altera Actel Electronics C C++ Linux PCB design Microcontrollers FPGA Firmware Embedded Systems TCL Embedded Linux Microprocessors Digital Electronics Python SPICE MathCAD Assembly Language Analogue Electronics Hardware Architecture Simulations Processors RTOS Testing Digital Signal... Hardware Embedded Software Schematic Capture See 24+ \u00a0 \u00a0 See less Electronic Engineering Software Engineering Advanced Driving (IAM) VHDL Altium Designer ARM Labview Xilinx CPLD JTAG Altera Actel Electronics C C++ Linux PCB design Microcontrollers FPGA Firmware Embedded Systems TCL Embedded Linux Microprocessors Digital Electronics Python SPICE MathCAD Assembly Language Analogue Electronics Hardware Architecture Simulations Processors RTOS Testing Digital Signal... Hardware Embedded Software Schematic Capture See 24+ \u00a0 \u00a0 See less ", "Experience Senior Hardware Engineer SiCon Design Technologies Pvt. Ltd. November 2012  \u2013 Present (2 years 10 months) Joined as a lateral and working in deputation at CISCO System, Bangalore as Electronic Design Validation Test (EDVT) engineer. Currently undertaking system level testing and EDVT Qualification Engineer for CISCO Routers and Switches used in Telecom Domain. \nResponsibilities:  \nWriting automated circuit simulation to emulate the complete final test performance of a production design  \nDebugging the Design issues found during EDVT tests.  \nFull Project Qualification Ownership.; Project: EDVT Test \nDescription: CISCO routers and switches are used all over the Telecom Exchanges. Equipment\u2019s like Gigabit Switching Router (GSR series) which has provision for different interface like 10G Ethernet and 1G Ethernet. EDVT is performed to identify and rectify design \nrelated issues. \n \nCross functional team interaction and execution. \nQualification ownership responsibility. \nProduction yield and documentation. \nFormulation of Test Plans and execution. Sr.Compliance Engineer Inforce Computing, Inc. November 2010  \u2013  November 2012  (2 years 1 month) Cochin Area, India Responsible for full product qualification, Certification and Testing. \nUL Safety Certification, EMI/EMC test, Thermal Valiation etc... \nSchematic review from EMC perspective, Board bring-up and DVT activities.. Lead Inforce Computing (India) Pvt. Ltd November 2010  \u2013  November 2012  (2 years 1 month) Work Profile\t: Regulatory & Compliance;  \nManaging and preparing the Compliance team on International certification of boards.  \nComplete Board level and product level Testing and global compliance certification of boards as per the product requirements. \nWork with certification agencies across the globe in qualifying the boards as per the regulatory norms.  \nDefine, plan and Execute product EMC, product safety and reliability for the boards.  \nPlan, Prepare and Execute complete DVT process from the initial stages of design. \nSchematic Review\u2019s with respect to compliance on the designs to ensure that the board meet the product requirements. \n \nAchievements:  \nAppreciated by the customers/clients in giving effective and on-time technical support. \nPlayed Key role in developing test cases and test methods as per the product regulatory requirements. \nAppreciated by the team-mates in planning and executing the global certification of boards with in the limited time frame.  \nWorked with various certification agencies on product qualification. \n \nProject Experience: \n \nProject: NIC Boards \nPrepare and work for the International certification of all NIC Boards. \nPrepared and execute safety test and environmental tests. \nWorking remotely with client location on product qualification.  \n \nProject: IPTV/ Set top Box System \nPrepared and executed complete Regulatory and Compliance plan for the IPTV \nWorked in Board bring-up and DVT of the board. \n \nProject: Portable systems 1: Intel Atom (SOC) E6xx series Mother board with Top Cliff (IOH) \nPrepared and executed Board bring-up and DVT process. \nPrepared and executed safety and EMC test with respect to regulatory standard and resolved EMC issues.  \n \nProject: Portable systems 2: Intel Atom Zxx series Mother board  \nPrepared EMC test plan and executed the test. \nPrepared factory test method and procedure to test the product Engineer Wipro Technologies Canada November 2008  \u2013  November 2010  (2 years 1 month) Work Profile\t: Compliance; (EMI/EMC); Wipro\u2019s Compliance and Pre-Compliance testing lab) from; .  \nResponsibilities include R&D on new Standards like DO160, ISO7637-2. \nSystem modeling using CST. \nPreparing test plans, test case development, test report generation and support activities. \n \nAchievements:  \nAppreciated by the customers for the debugging and the problem analysis skills. \nPlayed Key role in developing new test cases and cost effective test methods. \nAwarded for giving good debug solutions for technical support. \nAwarded for giving good support activities for customer project in Wipro. Senior Hardware Engineer SiCon Design Technologies Pvt. Ltd. November 2012  \u2013 Present (2 years 10 months) Joined as a lateral and working in deputation at CISCO System, Bangalore as Electronic Design Validation Test (EDVT) engineer. Currently undertaking system level testing and EDVT Qualification Engineer for CISCO Routers and Switches used in Telecom Domain. \nResponsibilities:  \nWriting automated circuit simulation to emulate the complete final test performance of a production design  \nDebugging the Design issues found during EDVT tests.  \nFull Project Qualification Ownership.; Project: EDVT Test \nDescription: CISCO routers and switches are used all over the Telecom Exchanges. Equipment\u2019s like Gigabit Switching Router (GSR series) which has provision for different interface like 10G Ethernet and 1G Ethernet. EDVT is performed to identify and rectify design \nrelated issues. \n \nCross functional team interaction and execution. \nQualification ownership responsibility. \nProduction yield and documentation. \nFormulation of Test Plans and execution. Senior Hardware Engineer SiCon Design Technologies Pvt. Ltd. November 2012  \u2013 Present (2 years 10 months) Joined as a lateral and working in deputation at CISCO System, Bangalore as Electronic Design Validation Test (EDVT) engineer. Currently undertaking system level testing and EDVT Qualification Engineer for CISCO Routers and Switches used in Telecom Domain. \nResponsibilities:  \nWriting automated circuit simulation to emulate the complete final test performance of a production design  \nDebugging the Design issues found during EDVT tests.  \nFull Project Qualification Ownership.; Project: EDVT Test \nDescription: CISCO routers and switches are used all over the Telecom Exchanges. Equipment\u2019s like Gigabit Switching Router (GSR series) which has provision for different interface like 10G Ethernet and 1G Ethernet. EDVT is performed to identify and rectify design \nrelated issues. \n \nCross functional team interaction and execution. \nQualification ownership responsibility. \nProduction yield and documentation. \nFormulation of Test Plans and execution. Sr.Compliance Engineer Inforce Computing, Inc. November 2010  \u2013  November 2012  (2 years 1 month) Cochin Area, India Responsible for full product qualification, Certification and Testing. \nUL Safety Certification, EMI/EMC test, Thermal Valiation etc... \nSchematic review from EMC perspective, Board bring-up and DVT activities.. Sr.Compliance Engineer Inforce Computing, Inc. November 2010  \u2013  November 2012  (2 years 1 month) Cochin Area, India Responsible for full product qualification, Certification and Testing. \nUL Safety Certification, EMI/EMC test, Thermal Valiation etc... \nSchematic review from EMC perspective, Board bring-up and DVT activities.. Lead Inforce Computing (India) Pvt. Ltd November 2010  \u2013  November 2012  (2 years 1 month) Work Profile\t: Regulatory & Compliance;  \nManaging and preparing the Compliance team on International certification of boards.  \nComplete Board level and product level Testing and global compliance certification of boards as per the product requirements. \nWork with certification agencies across the globe in qualifying the boards as per the regulatory norms.  \nDefine, plan and Execute product EMC, product safety and reliability for the boards.  \nPlan, Prepare and Execute complete DVT process from the initial stages of design. \nSchematic Review\u2019s with respect to compliance on the designs to ensure that the board meet the product requirements. \n \nAchievements:  \nAppreciated by the customers/clients in giving effective and on-time technical support. \nPlayed Key role in developing test cases and test methods as per the product regulatory requirements. \nAppreciated by the team-mates in planning and executing the global certification of boards with in the limited time frame.  \nWorked with various certification agencies on product qualification. \n \nProject Experience: \n \nProject: NIC Boards \nPrepare and work for the International certification of all NIC Boards. \nPrepared and execute safety test and environmental tests. \nWorking remotely with client location on product qualification.  \n \nProject: IPTV/ Set top Box System \nPrepared and executed complete Regulatory and Compliance plan for the IPTV \nWorked in Board bring-up and DVT of the board. \n \nProject: Portable systems 1: Intel Atom (SOC) E6xx series Mother board with Top Cliff (IOH) \nPrepared and executed Board bring-up and DVT process. \nPrepared and executed safety and EMC test with respect to regulatory standard and resolved EMC issues.  \n \nProject: Portable systems 2: Intel Atom Zxx series Mother board  \nPrepared EMC test plan and executed the test. \nPrepared factory test method and procedure to test the product Lead Inforce Computing (India) Pvt. Ltd November 2010  \u2013  November 2012  (2 years 1 month) Work Profile\t: Regulatory & Compliance;  \nManaging and preparing the Compliance team on International certification of boards.  \nComplete Board level and product level Testing and global compliance certification of boards as per the product requirements. \nWork with certification agencies across the globe in qualifying the boards as per the regulatory norms.  \nDefine, plan and Execute product EMC, product safety and reliability for the boards.  \nPlan, Prepare and Execute complete DVT process from the initial stages of design. \nSchematic Review\u2019s with respect to compliance on the designs to ensure that the board meet the product requirements. \n \nAchievements:  \nAppreciated by the customers/clients in giving effective and on-time technical support. \nPlayed Key role in developing test cases and test methods as per the product regulatory requirements. \nAppreciated by the team-mates in planning and executing the global certification of boards with in the limited time frame.  \nWorked with various certification agencies on product qualification. \n \nProject Experience: \n \nProject: NIC Boards \nPrepare and work for the International certification of all NIC Boards. \nPrepared and execute safety test and environmental tests. \nWorking remotely with client location on product qualification.  \n \nProject: IPTV/ Set top Box System \nPrepared and executed complete Regulatory and Compliance plan for the IPTV \nWorked in Board bring-up and DVT of the board. \n \nProject: Portable systems 1: Intel Atom (SOC) E6xx series Mother board with Top Cliff (IOH) \nPrepared and executed Board bring-up and DVT process. \nPrepared and executed safety and EMC test with respect to regulatory standard and resolved EMC issues.  \n \nProject: Portable systems 2: Intel Atom Zxx series Mother board  \nPrepared EMC test plan and executed the test. \nPrepared factory test method and procedure to test the product Engineer Wipro Technologies Canada November 2008  \u2013  November 2010  (2 years 1 month) Work Profile\t: Compliance; (EMI/EMC); Wipro\u2019s Compliance and Pre-Compliance testing lab) from; .  \nResponsibilities include R&D on new Standards like DO160, ISO7637-2. \nSystem modeling using CST. \nPreparing test plans, test case development, test report generation and support activities. \n \nAchievements:  \nAppreciated by the customers for the debugging and the problem analysis skills. \nPlayed Key role in developing new test cases and cost effective test methods. \nAwarded for giving good debug solutions for technical support. \nAwarded for giving good support activities for customer project in Wipro. Engineer Wipro Technologies Canada November 2008  \u2013  November 2010  (2 years 1 month) Work Profile\t: Compliance; (EMI/EMC); Wipro\u2019s Compliance and Pre-Compliance testing lab) from; .  \nResponsibilities include R&D on new Standards like DO160, ISO7637-2. \nSystem modeling using CST. \nPreparing test plans, test case development, test report generation and support activities. \n \nAchievements:  \nAppreciated by the customers for the debugging and the problem analysis skills. \nPlayed Key role in developing new test cases and cost effective test methods. \nAwarded for giving good debug solutions for technical support. \nAwarded for giving good support activities for customer project in Wipro. Skills Embedded Systems C System Design Signal Integrity Testing PCB design RF FPGA Embedded Software Electronics Hardware Architecture Debugging Systems Design Hardware Skills  Embedded Systems C System Design Signal Integrity Testing PCB design RF FPGA Embedded Software Electronics Hardware Architecture Debugging Systems Design Hardware Embedded Systems C System Design Signal Integrity Testing PCB design RF FPGA Embedded Software Electronics Hardware Architecture Debugging Systems Design Hardware Embedded Systems C System Design Signal Integrity Testing PCB design RF FPGA Embedded Software Electronics Hardware Architecture Debugging Systems Design Hardware Education Cochin University for Science and Technology B.Tech,  Electronics & Communication Engg 2008 Cochin University for Science and Technology B.Tech,  Electronics & Communication Engg 2008 Cochin University for Science and Technology B.Tech,  Electronics & Communication Engg 2008 Cochin University for Science and Technology B.Tech,  Electronics & Communication Engg 2008 ", "Experience EDVT Engineer CISCO SYSTEMS July 2015  \u2013 Present (2 months) Test Engineer CISCO SYSTEMS June 2014  \u2013  April 2015  (11 months) Cable Products, Cable routers (CMTS) and cable modems \nWorked in PSIT (Performance, Scale, Integration Test) group to run RFC2544 and TCP performance test on cBR-8 160 Gbps product. Automated RFC2544 and TCP with iTest in order to run weekly image effectively. Test Engineer MOTOROLA MOBILITY October 2012  \u2013  August 2013  (11 months) Cable modem and advanced wireless gateway products \nWorked in SIT (System Integration Test) group to run automated and TCP performance test with different modem models (wired/wireless) and modulation profiles on three different CMTS (Cisco10K, Arris C4, and BSR64K) using Spirent Test Center and Iperf (tool). Contributed in modifying, rewriting test script, writing test plan, reproduced customer issues, and validated bugs resolving. Test Engineer GOOGLE March 2012  \u2013  August 2012  (6 months) FTTH and advanced wireless gateway products \nPerformed testing on Google-Fiber to the home network (Wireless, Voice, Video, Bluetooth/IR) using Spirent Test Center as well as other performance tools (Iperf, Ixia) to perform performance test on Wireless (802.11 a/g/n), Data (RFC 2544), video (multi-cast), QoS, IPv4/IPv6. Worked closely with software engineering team members to tune and optimize product stability as well as communicate changes with system stability. Test Engineer CISCO SYSTEMS June 2003  \u2013  July 2011  (8 years 2 months) Cable Products, Cable routers (CMTS) and cable modems\tWorked in Software QA group. Designed, wrote, and executed test plans on Cable Modem Termination Systems (CMTS) and different Port Adapters Interfaces. The overall test approach including bring-up, features, regression, stress, and performance is conducted on each DOCSIS CMTS project. Tested the Cisco Cable technology features including CIR, High Availability, GUI Cable Broadband Troubleshooter (CBT) Tools on Unix, Linux, Windows XP servers. Built managed and tested on Large Scale testbed with 5k modems. Configured Terminal Server, Cisco C7609, access router, Switch 3750/3550, IneoQuest [video test tool], Smartbits 6000B/C, High-end Linux-based video servers. Supported and maintained regression lab used by Cisco engineers in India. Planned for lab space, network IP blocks, power outlets, Telco racks, and other non-Cisco devices to build network for CMTS and video testing. Automated manual test cases using Expect/TCL to hand off to ODI prior to existing the project. Used test tools of Spirent Test Center, Smartbit 6000B/C chassis, Adtech 4000, Abacus, Ixia, Cisco Pagent Traffic Generator, AutoTest. Trained new hires, interns, and other BU engineers. Test Engineer CISCO SYSTEMS January 1996  \u2013  June 2003  (7 years 6 months) Cable Products, Cable routers (CMTS) and cable modems \nWorked in Hardware R&D group. Responsible for the bring-up, test, debug of prototype CMTS and cable modem hardware. Assisted design team in testing and evaluating prototype CMTS hardware, root-causing issue. Documented, analyzed, and fixed hardware and software failures. Generated and applied engineering change orders and experimental reworks. Communicated and worked closely with cross-functional teams regarding updates, issues, and resolutions. Tracked, distributed prototype CMTS hardware to development groups, internal customers using inventory tracking system and generating tracking reports. Provided directions to rework/test technicians. Identified, \ntracked manufacturing defects in prototypes, and worked with manufacturing team to debug failed printed circuit boards. EDVT Engineer CISCO SYSTEMS July 2015  \u2013 Present (2 months) EDVT Engineer CISCO SYSTEMS July 2015  \u2013 Present (2 months) Test Engineer CISCO SYSTEMS June 2014  \u2013  April 2015  (11 months) Cable Products, Cable routers (CMTS) and cable modems \nWorked in PSIT (Performance, Scale, Integration Test) group to run RFC2544 and TCP performance test on cBR-8 160 Gbps product. Automated RFC2544 and TCP with iTest in order to run weekly image effectively. Test Engineer CISCO SYSTEMS June 2014  \u2013  April 2015  (11 months) Cable Products, Cable routers (CMTS) and cable modems \nWorked in PSIT (Performance, Scale, Integration Test) group to run RFC2544 and TCP performance test on cBR-8 160 Gbps product. Automated RFC2544 and TCP with iTest in order to run weekly image effectively. Test Engineer MOTOROLA MOBILITY October 2012  \u2013  August 2013  (11 months) Cable modem and advanced wireless gateway products \nWorked in SIT (System Integration Test) group to run automated and TCP performance test with different modem models (wired/wireless) and modulation profiles on three different CMTS (Cisco10K, Arris C4, and BSR64K) using Spirent Test Center and Iperf (tool). Contributed in modifying, rewriting test script, writing test plan, reproduced customer issues, and validated bugs resolving. Test Engineer MOTOROLA MOBILITY October 2012  \u2013  August 2013  (11 months) Cable modem and advanced wireless gateway products \nWorked in SIT (System Integration Test) group to run automated and TCP performance test with different modem models (wired/wireless) and modulation profiles on three different CMTS (Cisco10K, Arris C4, and BSR64K) using Spirent Test Center and Iperf (tool). Contributed in modifying, rewriting test script, writing test plan, reproduced customer issues, and validated bugs resolving. Test Engineer GOOGLE March 2012  \u2013  August 2012  (6 months) FTTH and advanced wireless gateway products \nPerformed testing on Google-Fiber to the home network (Wireless, Voice, Video, Bluetooth/IR) using Spirent Test Center as well as other performance tools (Iperf, Ixia) to perform performance test on Wireless (802.11 a/g/n), Data (RFC 2544), video (multi-cast), QoS, IPv4/IPv6. Worked closely with software engineering team members to tune and optimize product stability as well as communicate changes with system stability. Test Engineer GOOGLE March 2012  \u2013  August 2012  (6 months) FTTH and advanced wireless gateway products \nPerformed testing on Google-Fiber to the home network (Wireless, Voice, Video, Bluetooth/IR) using Spirent Test Center as well as other performance tools (Iperf, Ixia) to perform performance test on Wireless (802.11 a/g/n), Data (RFC 2544), video (multi-cast), QoS, IPv4/IPv6. Worked closely with software engineering team members to tune and optimize product stability as well as communicate changes with system stability. Test Engineer CISCO SYSTEMS June 2003  \u2013  July 2011  (8 years 2 months) Cable Products, Cable routers (CMTS) and cable modems\tWorked in Software QA group. Designed, wrote, and executed test plans on Cable Modem Termination Systems (CMTS) and different Port Adapters Interfaces. The overall test approach including bring-up, features, regression, stress, and performance is conducted on each DOCSIS CMTS project. Tested the Cisco Cable technology features including CIR, High Availability, GUI Cable Broadband Troubleshooter (CBT) Tools on Unix, Linux, Windows XP servers. Built managed and tested on Large Scale testbed with 5k modems. Configured Terminal Server, Cisco C7609, access router, Switch 3750/3550, IneoQuest [video test tool], Smartbits 6000B/C, High-end Linux-based video servers. Supported and maintained regression lab used by Cisco engineers in India. Planned for lab space, network IP blocks, power outlets, Telco racks, and other non-Cisco devices to build network for CMTS and video testing. Automated manual test cases using Expect/TCL to hand off to ODI prior to existing the project. Used test tools of Spirent Test Center, Smartbit 6000B/C chassis, Adtech 4000, Abacus, Ixia, Cisco Pagent Traffic Generator, AutoTest. Trained new hires, interns, and other BU engineers. Test Engineer CISCO SYSTEMS June 2003  \u2013  July 2011  (8 years 2 months) Cable Products, Cable routers (CMTS) and cable modems\tWorked in Software QA group. Designed, wrote, and executed test plans on Cable Modem Termination Systems (CMTS) and different Port Adapters Interfaces. The overall test approach including bring-up, features, regression, stress, and performance is conducted on each DOCSIS CMTS project. Tested the Cisco Cable technology features including CIR, High Availability, GUI Cable Broadband Troubleshooter (CBT) Tools on Unix, Linux, Windows XP servers. Built managed and tested on Large Scale testbed with 5k modems. Configured Terminal Server, Cisco C7609, access router, Switch 3750/3550, IneoQuest [video test tool], Smartbits 6000B/C, High-end Linux-based video servers. Supported and maintained regression lab used by Cisco engineers in India. Planned for lab space, network IP blocks, power outlets, Telco racks, and other non-Cisco devices to build network for CMTS and video testing. Automated manual test cases using Expect/TCL to hand off to ODI prior to existing the project. Used test tools of Spirent Test Center, Smartbit 6000B/C chassis, Adtech 4000, Abacus, Ixia, Cisco Pagent Traffic Generator, AutoTest. Trained new hires, interns, and other BU engineers. Test Engineer CISCO SYSTEMS January 1996  \u2013  June 2003  (7 years 6 months) Cable Products, Cable routers (CMTS) and cable modems \nWorked in Hardware R&D group. Responsible for the bring-up, test, debug of prototype CMTS and cable modem hardware. Assisted design team in testing and evaluating prototype CMTS hardware, root-causing issue. Documented, analyzed, and fixed hardware and software failures. Generated and applied engineering change orders and experimental reworks. Communicated and worked closely with cross-functional teams regarding updates, issues, and resolutions. Tracked, distributed prototype CMTS hardware to development groups, internal customers using inventory tracking system and generating tracking reports. Provided directions to rework/test technicians. Identified, \ntracked manufacturing defects in prototypes, and worked with manufacturing team to debug failed printed circuit boards. Test Engineer CISCO SYSTEMS January 1996  \u2013  June 2003  (7 years 6 months) Cable Products, Cable routers (CMTS) and cable modems \nWorked in Hardware R&D group. Responsible for the bring-up, test, debug of prototype CMTS and cable modem hardware. Assisted design team in testing and evaluating prototype CMTS hardware, root-causing issue. Documented, analyzed, and fixed hardware and software failures. Generated and applied engineering change orders and experimental reworks. Communicated and worked closely with cross-functional teams regarding updates, issues, and resolutions. Tracked, distributed prototype CMTS hardware to development groups, internal customers using inventory tracking system and generating tracking reports. Provided directions to rework/test technicians. Identified, \ntracked manufacturing defects in prototypes, and worked with manufacturing team to debug failed printed circuit boards. Skills Testing Test Planning Unix Linux Software Quality... Integration Manual Testing Regression Testing Software Development Test Cases Skills  Testing Test Planning Unix Linux Software Quality... Integration Manual Testing Regression Testing Software Development Test Cases Testing Test Planning Unix Linux Software Quality... Integration Manual Testing Regression Testing Software Development Test Cases Testing Test Planning Unix Linux Software Quality... Integration Manual Testing Regression Testing Software Development Test Cases Education California State University BSEE California State University BSEE California State University BSEE California State University BSEE ", "Summary Seeking to explore the symbiosis between the HW & SW fields of Engineering, acquire knowledge and experience with which I can hone my skills further and contribute my best to the world of Engineering \n \nAbility to multi task ; Highly interactive ; Team Player ; Excellent communication skills ; Ability to work well under pressure ; Quick learner ; Technically sharp ; \n \nHandling Automation & EDVT (Electronic Design Validation Test) for Cisco 2k/3k/4k Switches worth over $6B of Cisco's yearly revenue (5+ years) \n \nExperience in Trouble shooting and debugging HW design, HW Component (PCB, PHY, Magjacks, ASIC, CPU, Pwr Supply etc) and SW Image issues \n \nAutomated and executed EDVT HW Test plans for Cisco Compact Switches 2960C, 3560C , Cisco Catalyst Switches - 3850, 3750-E, 3750-X, 3560-E, 3560-X, C2960. Also supported Cisco's IoT (Internet of Things group) product line - IE2K, IE3K etc  \n \nDeveloped, Automated and Executed innovative HW test plans for brand new features like PD-PSE (Powered Device and Power Sourcing Equipment), EEE (Energy Efficient Ethernet), UPoE (60W) , PTP 1588 (Precision Time Protocol) , MacSec, Data Stacking, CPU Power Management (Deep sleep mode) , Secure Boot, Input and Output Alarms etc \n \nDeveloped Test Infrastructure Libraries in Tcl, Expect \n \nExperience in Working with Cisco's Vendor companies like Marvell, LSI and Trained Cisco's partners like Wipro, IBM, CTH in HW Test plans, EDVT Automation \n \nHelped architect the next gen automated HW test tool, IBM Rational Quality Manager (RQM), to accommodate Cisco ENG's HW Test and Automation requirements \n \nMaintained Cisco's Automated HW Test tool - Testtracker \n \nExperience in automating and trouble shooting Cisco's networking equipment , other testing and measurement equipment like Ixia chassis, Ixia line cards, AC/DC Power source, NPS (Network Power switch), Edgar PoE+ etc Summary Seeking to explore the symbiosis between the HW & SW fields of Engineering, acquire knowledge and experience with which I can hone my skills further and contribute my best to the world of Engineering \n \nAbility to multi task ; Highly interactive ; Team Player ; Excellent communication skills ; Ability to work well under pressure ; Quick learner ; Technically sharp ; \n \nHandling Automation & EDVT (Electronic Design Validation Test) for Cisco 2k/3k/4k Switches worth over $6B of Cisco's yearly revenue (5+ years) \n \nExperience in Trouble shooting and debugging HW design, HW Component (PCB, PHY, Magjacks, ASIC, CPU, Pwr Supply etc) and SW Image issues \n \nAutomated and executed EDVT HW Test plans for Cisco Compact Switches 2960C, 3560C , Cisco Catalyst Switches - 3850, 3750-E, 3750-X, 3560-E, 3560-X, C2960. Also supported Cisco's IoT (Internet of Things group) product line - IE2K, IE3K etc  \n \nDeveloped, Automated and Executed innovative HW test plans for brand new features like PD-PSE (Powered Device and Power Sourcing Equipment), EEE (Energy Efficient Ethernet), UPoE (60W) , PTP 1588 (Precision Time Protocol) , MacSec, Data Stacking, CPU Power Management (Deep sleep mode) , Secure Boot, Input and Output Alarms etc \n \nDeveloped Test Infrastructure Libraries in Tcl, Expect \n \nExperience in Working with Cisco's Vendor companies like Marvell, LSI and Trained Cisco's partners like Wipro, IBM, CTH in HW Test plans, EDVT Automation \n \nHelped architect the next gen automated HW test tool, IBM Rational Quality Manager (RQM), to accommodate Cisco ENG's HW Test and Automation requirements \n \nMaintained Cisco's Automated HW Test tool - Testtracker \n \nExperience in automating and trouble shooting Cisco's networking equipment , other testing and measurement equipment like Ixia chassis, Ixia line cards, AC/DC Power source, NPS (Network Power switch), Edgar PoE+ etc Seeking to explore the symbiosis between the HW & SW fields of Engineering, acquire knowledge and experience with which I can hone my skills further and contribute my best to the world of Engineering \n \nAbility to multi task ; Highly interactive ; Team Player ; Excellent communication skills ; Ability to work well under pressure ; Quick learner ; Technically sharp ; \n \nHandling Automation & EDVT (Electronic Design Validation Test) for Cisco 2k/3k/4k Switches worth over $6B of Cisco's yearly revenue (5+ years) \n \nExperience in Trouble shooting and debugging HW design, HW Component (PCB, PHY, Magjacks, ASIC, CPU, Pwr Supply etc) and SW Image issues \n \nAutomated and executed EDVT HW Test plans for Cisco Compact Switches 2960C, 3560C , Cisco Catalyst Switches - 3850, 3750-E, 3750-X, 3560-E, 3560-X, C2960. Also supported Cisco's IoT (Internet of Things group) product line - IE2K, IE3K etc  \n \nDeveloped, Automated and Executed innovative HW test plans for brand new features like PD-PSE (Powered Device and Power Sourcing Equipment), EEE (Energy Efficient Ethernet), UPoE (60W) , PTP 1588 (Precision Time Protocol) , MacSec, Data Stacking, CPU Power Management (Deep sleep mode) , Secure Boot, Input and Output Alarms etc \n \nDeveloped Test Infrastructure Libraries in Tcl, Expect \n \nExperience in Working with Cisco's Vendor companies like Marvell, LSI and Trained Cisco's partners like Wipro, IBM, CTH in HW Test plans, EDVT Automation \n \nHelped architect the next gen automated HW test tool, IBM Rational Quality Manager (RQM), to accommodate Cisco ENG's HW Test and Automation requirements \n \nMaintained Cisco's Automated HW Test tool - Testtracker \n \nExperience in automating and trouble shooting Cisco's networking equipment , other testing and measurement equipment like Ixia chassis, Ixia line cards, AC/DC Power source, NPS (Network Power switch), Edgar PoE+ etc Seeking to explore the symbiosis between the HW & SW fields of Engineering, acquire knowledge and experience with which I can hone my skills further and contribute my best to the world of Engineering \n \nAbility to multi task ; Highly interactive ; Team Player ; Excellent communication skills ; Ability to work well under pressure ; Quick learner ; Technically sharp ; \n \nHandling Automation & EDVT (Electronic Design Validation Test) for Cisco 2k/3k/4k Switches worth over $6B of Cisco's yearly revenue (5+ years) \n \nExperience in Trouble shooting and debugging HW design, HW Component (PCB, PHY, Magjacks, ASIC, CPU, Pwr Supply etc) and SW Image issues \n \nAutomated and executed EDVT HW Test plans for Cisco Compact Switches 2960C, 3560C , Cisco Catalyst Switches - 3850, 3750-E, 3750-X, 3560-E, 3560-X, C2960. Also supported Cisco's IoT (Internet of Things group) product line - IE2K, IE3K etc  \n \nDeveloped, Automated and Executed innovative HW test plans for brand new features like PD-PSE (Powered Device and Power Sourcing Equipment), EEE (Energy Efficient Ethernet), UPoE (60W) , PTP 1588 (Precision Time Protocol) , MacSec, Data Stacking, CPU Power Management (Deep sleep mode) , Secure Boot, Input and Output Alarms etc \n \nDeveloped Test Infrastructure Libraries in Tcl, Expect \n \nExperience in Working with Cisco's Vendor companies like Marvell, LSI and Trained Cisco's partners like Wipro, IBM, CTH in HW Test plans, EDVT Automation \n \nHelped architect the next gen automated HW test tool, IBM Rational Quality Manager (RQM), to accommodate Cisco ENG's HW Test and Automation requirements \n \nMaintained Cisco's Automated HW Test tool - Testtracker \n \nExperience in automating and trouble shooting Cisco's networking equipment , other testing and measurement equipment like Ixia chassis, Ixia line cards, AC/DC Power source, NPS (Network Power switch), Edgar PoE+ etc Experience EDVT & Automation Engineer Cisco Systems July 2010  \u2013 Present (5 years 2 months) SJC - Generating EDVT (Electronic Design & Validation Test) Test Plans \n- Evaluating and reviewing Hardware specifications and Test Plans \n- Troubleshooting and debugging Test Environments, HW Design & SW images \n- Developing and maintaining automated test scripts that involve the application and control of environmental test chambers, AC & DC power supplies and a wide range of Cisco networking equipment \n- Automating test Scripts for 2k/3k/4k & IoT Product lines and support automated testing using the Cisco's TestTracker tool \n- Developing test strategies and automate innovative testplans for brand new features like UPoE (60W PoE per port), MACSEC, EEE (Energy Efficient Ethernet), CPU Power Management (Deep Sleep mode), Data Stacking , PD-PSE (Powered Device and Power Source Equipment) \n- Training Cisco partners like Wipro, CTH in EDVT Automation and HW Testplans and procedures \n- Working with IBM to help architect the IBM Rational Quality Manager tool to accommodate all the Cisco ENG's EDVT and Automation needs to support 2K/3K/4K/6K Switches, Routers and Internet of things Product lines \n- Executing EDVT Test Plans against Cisco Catalyst Switches & Internet of Things (IoT) Product lines \n- EDVT testing includes HW design validation on PCIE, PHY, MagJacks, Power Supply, ASIC, CPU, USB, Fiber 1G/10G uplinks etc \n- Working with the IxExplorer traffic generation, capture and analysis, GUI basic operation and Advanced Scheduler- Tcl Software structure.  \n- Create CDET/bugs (Cisco's defect and enhancement tracking system) and follow through the bug tracking until fixed \n- Working with various testing and measurement equipment like Edgar PoE+, AC/DC Power sources, NPS (Network Power switch) , Ixia Chassis and line cards etc \n- Working with HW Design, SW - Cisco IOS/Diag teams, Feature test, Manufacturing, Thermal, Bring up teams to understand the product requirements & ensure Product quality \n- Review test logs, Document test results and Decide the project Go/No go for the next phase EDVT Engineer Infoyogi December 2009  \u2013  July 2010  (8 months) Cisco Systems -\tEvaluate Test plans, automate the test scripts as per the project requirement. \n-\tGenerating test strategy, setting up switches on test bed, automating the test scripts, running the test efforts (both in script development mode & production mode), debugging the failure log to root cause the respective issues. \n-\tTrained on using Ixia equipment, working knowledge of Ixia 1600T, XM-16, XM-12 chassis. \n-\tConfiguring the XM-12 chassis and validating the regression test. Comparing and updating the test scripts for XM-12 vs Ixia-1600T chassis and line cards. \n-\tWorking with the IxExplorer traffic generation, capture and analysis, GUI basic operation and Advanced Scheduler- Tcl Software structure. \n-\tMaintained the lab infrastructure, created an Excel Spreadsheet to track the inventory. \n- Create and Verify CDETs (open bugs) and work with the concerned teams (HW Design, Diag, Cisco IOS teams or HW Vendors) to ensure the CDET is processed and fixed \n- Communicate the test results with the team  \n- Review the test logs and document test results using MicroSoft Power Point and Excel \n- Validate the product's HW Design and SW image to ensure the best quality \n- Support the brand new HW/SW Test features like Data Stacking, PoE etc and automate the innovative test plans as per the product and feature requirements EDVT & Automation Engineer Cisco Systems July 2010  \u2013 Present (5 years 2 months) SJC - Generating EDVT (Electronic Design & Validation Test) Test Plans \n- Evaluating and reviewing Hardware specifications and Test Plans \n- Troubleshooting and debugging Test Environments, HW Design & SW images \n- Developing and maintaining automated test scripts that involve the application and control of environmental test chambers, AC & DC power supplies and a wide range of Cisco networking equipment \n- Automating test Scripts for 2k/3k/4k & IoT Product lines and support automated testing using the Cisco's TestTracker tool \n- Developing test strategies and automate innovative testplans for brand new features like UPoE (60W PoE per port), MACSEC, EEE (Energy Efficient Ethernet), CPU Power Management (Deep Sleep mode), Data Stacking , PD-PSE (Powered Device and Power Source Equipment) \n- Training Cisco partners like Wipro, CTH in EDVT Automation and HW Testplans and procedures \n- Working with IBM to help architect the IBM Rational Quality Manager tool to accommodate all the Cisco ENG's EDVT and Automation needs to support 2K/3K/4K/6K Switches, Routers and Internet of things Product lines \n- Executing EDVT Test Plans against Cisco Catalyst Switches & Internet of Things (IoT) Product lines \n- EDVT testing includes HW design validation on PCIE, PHY, MagJacks, Power Supply, ASIC, CPU, USB, Fiber 1G/10G uplinks etc \n- Working with the IxExplorer traffic generation, capture and analysis, GUI basic operation and Advanced Scheduler- Tcl Software structure.  \n- Create CDET/bugs (Cisco's defect and enhancement tracking system) and follow through the bug tracking until fixed \n- Working with various testing and measurement equipment like Edgar PoE+, AC/DC Power sources, NPS (Network Power switch) , Ixia Chassis and line cards etc \n- Working with HW Design, SW - Cisco IOS/Diag teams, Feature test, Manufacturing, Thermal, Bring up teams to understand the product requirements & ensure Product quality \n- Review test logs, Document test results and Decide the project Go/No go for the next phase EDVT & Automation Engineer Cisco Systems July 2010  \u2013 Present (5 years 2 months) SJC - Generating EDVT (Electronic Design & Validation Test) Test Plans \n- Evaluating and reviewing Hardware specifications and Test Plans \n- Troubleshooting and debugging Test Environments, HW Design & SW images \n- Developing and maintaining automated test scripts that involve the application and control of environmental test chambers, AC & DC power supplies and a wide range of Cisco networking equipment \n- Automating test Scripts for 2k/3k/4k & IoT Product lines and support automated testing using the Cisco's TestTracker tool \n- Developing test strategies and automate innovative testplans for brand new features like UPoE (60W PoE per port), MACSEC, EEE (Energy Efficient Ethernet), CPU Power Management (Deep Sleep mode), Data Stacking , PD-PSE (Powered Device and Power Source Equipment) \n- Training Cisco partners like Wipro, CTH in EDVT Automation and HW Testplans and procedures \n- Working with IBM to help architect the IBM Rational Quality Manager tool to accommodate all the Cisco ENG's EDVT and Automation needs to support 2K/3K/4K/6K Switches, Routers and Internet of things Product lines \n- Executing EDVT Test Plans against Cisco Catalyst Switches & Internet of Things (IoT) Product lines \n- EDVT testing includes HW design validation on PCIE, PHY, MagJacks, Power Supply, ASIC, CPU, USB, Fiber 1G/10G uplinks etc \n- Working with the IxExplorer traffic generation, capture and analysis, GUI basic operation and Advanced Scheduler- Tcl Software structure.  \n- Create CDET/bugs (Cisco's defect and enhancement tracking system) and follow through the bug tracking until fixed \n- Working with various testing and measurement equipment like Edgar PoE+, AC/DC Power sources, NPS (Network Power switch) , Ixia Chassis and line cards etc \n- Working with HW Design, SW - Cisco IOS/Diag teams, Feature test, Manufacturing, Thermal, Bring up teams to understand the product requirements & ensure Product quality \n- Review test logs, Document test results and Decide the project Go/No go for the next phase EDVT Engineer Infoyogi December 2009  \u2013  July 2010  (8 months) Cisco Systems -\tEvaluate Test plans, automate the test scripts as per the project requirement. \n-\tGenerating test strategy, setting up switches on test bed, automating the test scripts, running the test efforts (both in script development mode & production mode), debugging the failure log to root cause the respective issues. \n-\tTrained on using Ixia equipment, working knowledge of Ixia 1600T, XM-16, XM-12 chassis. \n-\tConfiguring the XM-12 chassis and validating the regression test. Comparing and updating the test scripts for XM-12 vs Ixia-1600T chassis and line cards. \n-\tWorking with the IxExplorer traffic generation, capture and analysis, GUI basic operation and Advanced Scheduler- Tcl Software structure. \n-\tMaintained the lab infrastructure, created an Excel Spreadsheet to track the inventory. \n- Create and Verify CDETs (open bugs) and work with the concerned teams (HW Design, Diag, Cisco IOS teams or HW Vendors) to ensure the CDET is processed and fixed \n- Communicate the test results with the team  \n- Review the test logs and document test results using MicroSoft Power Point and Excel \n- Validate the product's HW Design and SW image to ensure the best quality \n- Support the brand new HW/SW Test features like Data Stacking, PoE etc and automate the innovative test plans as per the product and feature requirements EDVT Engineer Infoyogi December 2009  \u2013  July 2010  (8 months) Cisco Systems -\tEvaluate Test plans, automate the test scripts as per the project requirement. \n-\tGenerating test strategy, setting up switches on test bed, automating the test scripts, running the test efforts (both in script development mode & production mode), debugging the failure log to root cause the respective issues. \n-\tTrained on using Ixia equipment, working knowledge of Ixia 1600T, XM-16, XM-12 chassis. \n-\tConfiguring the XM-12 chassis and validating the regression test. Comparing and updating the test scripts for XM-12 vs Ixia-1600T chassis and line cards. \n-\tWorking with the IxExplorer traffic generation, capture and analysis, GUI basic operation and Advanced Scheduler- Tcl Software structure. \n-\tMaintained the lab infrastructure, created an Excel Spreadsheet to track the inventory. \n- Create and Verify CDETs (open bugs) and work with the concerned teams (HW Design, Diag, Cisco IOS teams or HW Vendors) to ensure the CDET is processed and fixed \n- Communicate the test results with the team  \n- Review the test logs and document test results using MicroSoft Power Point and Excel \n- Validate the product's HW Design and SW image to ensure the best quality \n- Support the brand new HW/SW Test features like Data Stacking, PoE etc and automate the innovative test plans as per the product and feature requirements Languages English Telugu Hindi English Telugu Hindi English Telugu Hindi Skills Test Automation PoE TCL Catalyst Switches Ethernet Network Hardware Test Strategy Debugging TCP/IP Prolog MySQL IXIA Networking SSH Client Linux Unix Windows Mac OS Teamwork Hardware OSPF Cisco IOS Cisco Technologies System Testing Hardware Diagnostics PCIe SERDES SFP Fiber Switches Networking Protocol Microsoft Word Microsoft Excel PowerPoint Energy Efficient... VLAN Automation Testing See 22+ \u00a0 \u00a0 See less Skills  Test Automation PoE TCL Catalyst Switches Ethernet Network Hardware Test Strategy Debugging TCP/IP Prolog MySQL IXIA Networking SSH Client Linux Unix Windows Mac OS Teamwork Hardware OSPF Cisco IOS Cisco Technologies System Testing Hardware Diagnostics PCIe SERDES SFP Fiber Switches Networking Protocol Microsoft Word Microsoft Excel PowerPoint Energy Efficient... VLAN Automation Testing See 22+ \u00a0 \u00a0 See less Test Automation PoE TCL Catalyst Switches Ethernet Network Hardware Test Strategy Debugging TCP/IP Prolog MySQL IXIA Networking SSH Client Linux Unix Windows Mac OS Teamwork Hardware OSPF Cisco IOS Cisco Technologies System Testing Hardware Diagnostics PCIe SERDES SFP Fiber Switches Networking Protocol Microsoft Word Microsoft Excel PowerPoint Energy Efficient... VLAN Automation Testing See 22+ \u00a0 \u00a0 See less Test Automation PoE TCL Catalyst Switches Ethernet Network Hardware Test Strategy Debugging TCP/IP Prolog MySQL IXIA Networking SSH Client Linux Unix Windows Mac OS Teamwork Hardware OSPF Cisco IOS Cisco Technologies System Testing Hardware Diagnostics PCIe SERDES SFP Fiber Switches Networking Protocol Microsoft Word Microsoft Excel PowerPoint Energy Efficient... VLAN Automation Testing See 22+ \u00a0 \u00a0 See less Education Santa Clara University Master of Science (MS),  Computer Engineering 2009  \u2013 2010 Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech.),  Electronics and Communications Engineering 2004  \u2013 2008 Santa Clara University Master of Science (MS),  Computer Engineering 2009  \u2013 2010 Santa Clara University Master of Science (MS),  Computer Engineering 2009  \u2013 2010 Santa Clara University Master of Science (MS),  Computer Engineering 2009  \u2013 2010 Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech.),  Electronics and Communications Engineering 2004  \u2013 2008 Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech.),  Electronics and Communications Engineering 2004  \u2013 2008 Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech.),  Electronics and Communications Engineering 2004  \u2013 2008 Honors & Awards CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems December 2010 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems February 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems May 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems December 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems August 2012 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems January 2013 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems July 2013 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems November 2013 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems December 2010 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems December 2010 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems December 2010 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems February 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems February 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems February 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems May 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems May 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems May 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems December 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems December 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems December 2011 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems August 2012 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems August 2012 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems August 2012 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems January 2013 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems January 2013 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems January 2013 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems July 2013 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems July 2013 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems July 2013 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems November 2013 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems November 2013 CAP (Cisco Achievement Program ) Extra Effort Award Cisco Systems November 2013 ", "Experience Hardware Engineer Cisco Systems February 2010  \u2013 Present (5 years 7 months) San Jose, CA Hardware Engineer Cisco Systems February 2010  \u2013 Present (5 years 7 months) San Jose, CA Hardware Engineer Cisco Systems February 2010  \u2013 Present (5 years 7 months) San Jose, CA Languages   Skills Skills     Honors & Awards "]}