# WEEK 4

| Day | Topic | Completed | Link |
|-----|-------|-----------|------|
| Day 1 | Basics of NMOS Drain current (Id) vs Drain-to-source Voltage (Vds) | ✅ | [Day 1](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_4/day_1) |
| Day 2 | Velocity saturation and basics of CMOS inverter VTC | ✅ | [Day 2](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_4/day_2) |
| Day 3 | CMOS Switching threshold and dynamic simulations | ✅ | [Day 3](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_4/day_3) |
| Day 4 | CMOS Noise Margin robustness evaluation | ✅ | [Day 4](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_4/day_4) |
| Day 5 | CMOS power supply and device variation robustness evaluation | ✅ | [Day 5](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_4/day_5) |


[Week 4 Deliverables](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_4/Deliverables)




