INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab6_Helina/Lab6/Lab6.srcs/sources_1/new/LAB6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_10000
INFO: [VRFC 10-311] analyzing module LAB6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab6_Helina/Lab6/Lab6.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab6_Helina/Lab6/Lab6.srcs/sources_1/new/SSD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab6_Helina/Lab6/Lab6.srcs/sim_1/new/Test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Bench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab6_Helina/Lab6/Lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
