// Seed: 1083062949
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
  assign id_1 = id_1 ? 1 & 1 : 1;
  assign module_1.id_4 = 0;
  always @(id_1 or 1'b0) id_1 = 1;
endmodule
module module_1 #(
    parameter id_24 = 32'd1,
    parameter id_25 = 32'd61
) (
    output tri0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri id_4,
    input wor id_5,
    input tri1 id_6,
    input wor id_7,
    input wor id_8,
    output supply1 id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    input supply1 id_13,
    input wor id_14,
    input wor id_15,
    output tri id_16,
    output wand id_17,
    input uwire id_18,
    output tri1 id_19,
    input supply1 id_20,
    input wand id_21,
    input wor id_22
);
  defparam id_24.id_25 = 1;
  xor primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_18,
      id_20,
      id_21,
      id_22,
      id_24,
      id_25,
      id_3,
      id_5,
      id_6,
      id_7,
      id_8
  );
  module_0 modCall_1 ();
endmodule
