#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 27 23:50:38 2020
# Process ID: 18748
# Current directory: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1
# Command line: vivado.exe -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/design_2_wrapper.vdi
# Journal file: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cosas/eseca_M2/SoC/SoC_ESECA/lab2/ADI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 281.020 ; gain = 37.797
Command: link_design -top design_2_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_2/ip/design_2_filter_top_0_0/design_2_filter_top_0_0.dcp' for cell 'design_2_i/filter_top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_2/ip/design_2_vhdlnoclk_0_0/design_2_vhdlnoclk_0_0.dcp' for cell 'design_2_i/vhdlnoclk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.dcp' for cell 'design_2_i/vio_0'
INFO: [Netlist 29-17] Analyzing 542 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_2_i/vio_0 UUID: 7742f348-85d4-5253-b40a-3e0b57f8e211 
Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.xdc] for cell 'design_2_i/vio_0'
Finished Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.xdc] for cell 'design_2_i/vio_0'
Parsing XDC File [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_tri_i[0]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_tri_i[1]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_tri_i[2]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_tri_i[3]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_tri_i[0]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_tri_i[1]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_tri_i[2]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_tri_i[3]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_tri_o[0]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_tri_o[1]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_tri_o[2]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_tri_o[3]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_BCLK[0]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_MUTEN'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_PBDAT[0]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_PBLRC[0]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_RECDAT'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_RECLRC[0]'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_0_scl_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_0_sda_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_0_ss1_o'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io0_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io1_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_0_sck_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 27 Warnings, 27 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 619.672 ; gain = 338.652
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 634.254 ; gain = 14.582

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 196e66d51

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1171.781 ; gain = 537.527

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "30f7f45caeb2ef5e".
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/.Xil/Vivado-18748-DESKTOP-VJ7SO95/dbg_hub_CV.0/out/xsdbm.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/.Xil/Vivado-18748-DESKTOP-VJ7SO95/dbg_hub_CV.0/out/xsdbm.xdc:13]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/.Xil/Vivado-18748-DESKTOP-VJ7SO95/dbg_hub_CV.0/out/xsdbm.xdc:18]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/.Xil/Vivado-18748-DESKTOP-VJ7SO95/dbg_hub_CV.0/out/xsdbm.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/.Xil/Vivado-18748-DESKTOP-VJ7SO95/dbg_hub_CV.0/out/xsdbm.xdc:21]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/.Xil/Vivado-18748-DESKTOP-VJ7SO95/dbg_hub_CV.0/out/xsdbm.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/.Xil/Vivado-18748-DESKTOP-VJ7SO95/dbg_hub_CV.0/out/xsdbm.xdc:26]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/.Xil/Vivado-18748-DESKTOP-VJ7SO95/dbg_hub_CV.0/out/xsdbm.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/.Xil/Vivado-18748-DESKTOP-VJ7SO95/dbg_hub_CV.0/out/xsdbm.xdc:34]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/.Xil/Vivado-18748-DESKTOP-VJ7SO95/dbg_hub_CV.0/out/xsdbm.xdc:37]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1214.879 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 7c845d8c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1214.879 ; gain = 43.098

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 882da9f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 1214.879 ; gain = 43.098
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 882da9f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 1214.879 ; gain = 43.098
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: d19c457e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 1214.879 ; gain = 43.098
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: d19c457e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 1214.879 ; gain = 43.098
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 8db188ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 1214.879 ; gain = 43.098
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 8db188ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 1214.879 ; gain = 43.098
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1214.879 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 8db188ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 1214.879 ; gain = 43.098

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8db188ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1214.879 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8db188ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1214.879 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 29 Warnings, 37 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1214.879 ; gain = 595.207
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1214.879 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 85a1c9da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1214.879 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8e399c50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1675a038d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1675a038d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.879 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1675a038d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bea26071

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1214.879 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: a4b1484e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1214.879 ; gain = 0.000
Phase 2 Global Placement | Checksum: 7637d985

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7637d985

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11d41c6ea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e81d4dba

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e81d4dba

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 904afbc6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 71ff1545

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 71ff1545

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1214.879 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 71ff1545

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1214.879 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 179ddb1cb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 179ddb1cb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1231.727 ; gain = 16.848
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.050. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c3393089

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1231.727 ; gain = 16.848
Phase 4.1 Post Commit Optimization | Checksum: 1c3393089

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1231.727 ; gain = 16.848

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c3393089

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1231.727 ; gain = 16.848

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c3393089

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1231.727 ; gain = 16.848

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ebcad653

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1231.727 ; gain = 16.848
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ebcad653

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1231.727 ; gain = 16.848
Ending Placer Task | Checksum: 111ac6b86

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1231.727 ; gain = 16.848
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 29 Warnings, 37 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1231.727 ; gain = 16.848
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1240.336 ; gain = 8.609
INFO: [Common 17-1381] The checkpoint 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.336 ; gain = 8.609
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.667 . Memory (MB): peak = 1240.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.765 . Memory (MB): peak = 1240.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1240.336 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4ee94945 ConstDB: 0 ShapeSum: c2c32241 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1423da0be

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1292.188 ; gain = 51.852
Post Restoration Checksum: NetGraph: 491e6181 NumContArr: f91f3f3d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1423da0be

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1292.188 ; gain = 51.852

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1423da0be

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1298.176 ; gain = 57.840

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1423da0be

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1298.176 ; gain = 57.840
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bac85ab4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1309.609 ; gain = 69.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.019 | TNS=0.000  | WHS=-0.149 | THS=-19.662|

Phase 2 Router Initialization | Checksum: 1ed30ac0e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1333.293 ; gain = 92.957

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e9b8b1c1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1333.293 ; gain = 92.957

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=25.811 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 198ebaa9f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1333.293 ; gain = 92.957

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=25.811 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 216da97b9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1333.293 ; gain = 92.957
Phase 4 Rip-up And Reroute | Checksum: 216da97b9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1333.293 ; gain = 92.957

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 216da97b9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1333.293 ; gain = 92.957

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 216da97b9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1333.293 ; gain = 92.957
Phase 5 Delay and Skew Optimization | Checksum: 216da97b9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1333.293 ; gain = 92.957

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 256360ec3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1333.293 ; gain = 92.957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=25.959 | TNS=0.000  | WHS=0.072  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a433271a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1333.293 ; gain = 92.957
Phase 6 Post Hold Fix | Checksum: 1a433271a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1333.293 ; gain = 92.957

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.471 %
  Global Horizontal Routing Utilization  = 4.43612 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17e3b91e9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1333.293 ; gain = 92.957

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17e3b91e9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1333.293 ; gain = 92.957

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 184ed35be

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1333.293 ; gain = 92.957

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=25.959 | TNS=0.000  | WHS=0.072  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 184ed35be

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1333.293 ; gain = 92.957
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1333.293 ; gain = 92.957

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 29 Warnings, 37 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1333.293 ; gain = 92.957
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1333.293 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1340.895 ; gain = 7.602
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 29 Warnings, 37 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[0].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[0].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[0].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[0].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[10].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[10].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[10].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[10].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[11].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[11].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[11].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[11].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[12].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[12].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[12].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[12].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[13].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[13].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[13].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[13].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[14].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[14].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[14].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[14].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[15].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[15].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[15].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[15].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[16].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[16].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[16].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[16].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[17].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[17].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[17].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[17].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[18].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[18].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[18].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[18].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[19].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[19].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[19].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[19].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[1].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[1].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[1].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[1].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[20].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[20].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[20].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[20].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[21].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[21].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[21].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[21].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[22].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[22].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[22].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[22].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[23].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[23].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[23].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[23].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[24].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[24].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[24].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[24].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[25].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[25].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[25].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[25].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[26].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[26].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[26].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[26].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[27].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[27].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[27].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[27].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[28].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[28].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[28].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[28].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[29].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[29].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[29].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[29].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[2].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[2].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[2].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[2].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[30].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[30].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[30].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[30].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[31].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[31].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[31].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[31].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[32].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[32].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[32].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[32].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[33].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[33].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[33].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[33].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[34].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[34].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[34].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[34].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[35].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[35].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[35].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[35].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[36].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[36].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[36].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[36].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[37].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[37].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[37].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[37].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[38].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[38].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[38].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[38].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[39].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[39].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[39].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[39].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[3].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[3].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[3].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[3].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[4].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[4].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[4].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[4].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[5].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[5].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[5].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[5].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[6].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[6].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[6].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[6].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[7].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[7].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[7].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[7].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[8].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[8].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[8].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[8].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[9].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[9].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[9].B/mul_intermediate input design_2_i/filter_top_0/U0/FIR1/FB[9].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[0].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[0].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[10].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[10].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[11].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[11].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[12].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[12].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[13].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[13].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[14].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[14].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[15].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[15].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[16].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[16].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[17].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[17].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[18].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[18].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[19].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[19].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[1].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[1].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[20].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[20].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[21].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[21].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[22].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[22].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[23].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[23].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[24].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[24].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[25].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[25].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[26].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[26].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[27].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[27].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[28].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[28].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[29].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[29].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[2].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[2].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[30].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[30].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[31].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[31].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[32].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[32].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[33].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[33].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[34].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[34].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[35].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[35].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[36].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[36].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[37].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[37].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[38].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[38].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[39].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[39].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[3].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[3].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[4].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[4].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[5].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[5].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[6].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[6].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[7].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[7].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[8].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[8].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[9].B/mul_intermediate output design_2_i/filter_top_0/U0/FIR1/FB[9].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[0].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[0].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[10].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[10].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[11].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[11].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[12].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[12].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[13].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[13].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[14].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[14].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[15].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[15].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[16].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[16].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[17].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[17].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[18].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[18].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[19].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[19].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[1].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[1].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[20].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[20].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[21].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[21].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[22].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[22].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[23].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[23].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[24].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[24].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[25].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[25].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[26].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[26].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[27].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[27].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[28].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[28].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[29].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[29].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[2].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[2].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[30].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[30].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[31].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[31].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[32].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[32].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[33].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[33].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[34].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[34].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[35].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[35].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[36].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[36].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[37].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[37].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[38].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[38].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[39].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[39].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[3].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[3].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[4].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[4].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[5].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[5].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[6].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[6].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[7].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[7].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[8].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[8].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_2_i/filter_top_0/U0/FIR1/FB[9].B/mul_intermediate multiplier stage design_2_i/filter_top_0/U0/FIR1/FB[9].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 162 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 191 Warnings, 37 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1780.117 ; gain = 415.188
INFO: [Common 17-206] Exiting Vivado at Sun Dec 27 23:55:20 2020...
