\hypertarget{struct_l_p_c___a_t_i_m_e_r___t}{}\section{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T Struct Reference}
\label{struct_l_p_c___a_t_i_m_e_r___t}\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}}


Alarm Timer register block structure.  




{\ttfamily \#include $<$atimer\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___a_t_i_m_e_r___t_ab2ea775cfcec21eb71f15db36156fd26}{D\+O\+W\+N\+C\+O\+U\+N\+T\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___a_t_i_m_e_r___t_a2940982cef9c8d56fa9a4b6c54fd1795}{P\+R\+E\+S\+ET}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___a_t_i_m_e_r___t_ac50acdf4aa719337f026cb62cb90d44b}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}1012\mbox{]}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___a_t_i_m_e_r___t_a0c63291e63fedf8b332bf13806dcc1be}{C\+L\+R\+\_\+\+EN}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___a_t_i_m_e_r___t_a53431ee1ced472ce8016f1993e94b104}{S\+E\+T\+\_\+\+EN}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___a_t_i_m_e_r___t_a11836e2d7e9004b04fd7a3be8990fb73}{S\+T\+A\+T\+US}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___a_t_i_m_e_r___t_a1db7267663cd5a0ddbd92c7017edcd2d}{E\+N\+A\+B\+LE}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___a_t_i_m_e_r___t_ac4386dfa2c7f25e393de9f146cce210f}{C\+L\+R\+\_\+\+S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___a_t_i_m_e_r___t_a496d53e8e6ff2ee21f08495c81cffac1}{S\+E\+T\+\_\+\+S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Alarm Timer register block structure. 

Definition at line 47 of file atimer\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___a_t_i_m_e_r___t_a0c63291e63fedf8b332bf13806dcc1be}\label{struct_l_p_c___a_t_i_m_e_r___t_a0c63291e63fedf8b332bf13806dcc1be}} 
\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}!C\+L\+R\+\_\+\+EN@{C\+L\+R\+\_\+\+EN}}
\index{C\+L\+R\+\_\+\+EN@{C\+L\+R\+\_\+\+EN}!L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{C\+L\+R\+\_\+\+EN}{CLR\_EN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+T\+::\+C\+L\+R\+\_\+\+EN}

Interrupt clear enable register 

Definition at line 51 of file atimer\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___a_t_i_m_e_r___t_ac4386dfa2c7f25e393de9f146cce210f}\label{struct_l_p_c___a_t_i_m_e_r___t_ac4386dfa2c7f25e393de9f146cce210f}} 
\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}!C\+L\+R\+\_\+\+S\+T\+AT@{C\+L\+R\+\_\+\+S\+T\+AT}}
\index{C\+L\+R\+\_\+\+S\+T\+AT@{C\+L\+R\+\_\+\+S\+T\+AT}!L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{C\+L\+R\+\_\+\+S\+T\+AT}{CLR\_STAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+T\+::\+C\+L\+R\+\_\+\+S\+T\+AT}

Clear register 

Definition at line 55 of file atimer\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___a_t_i_m_e_r___t_ab2ea775cfcec21eb71f15db36156fd26}\label{struct_l_p_c___a_t_i_m_e_r___t_ab2ea775cfcec21eb71f15db36156fd26}} 
\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}!D\+O\+W\+N\+C\+O\+U\+N\+T\+ER@{D\+O\+W\+N\+C\+O\+U\+N\+T\+ER}}
\index{D\+O\+W\+N\+C\+O\+U\+N\+T\+ER@{D\+O\+W\+N\+C\+O\+U\+N\+T\+ER}!L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{D\+O\+W\+N\+C\+O\+U\+N\+T\+ER}{DOWNCOUNTER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+T\+::\+D\+O\+W\+N\+C\+O\+U\+N\+T\+ER}

$<$ A\+T\+I\+M\+ER Structure Downcounter register 

Definition at line 48 of file atimer\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___a_t_i_m_e_r___t_a1db7267663cd5a0ddbd92c7017edcd2d}\label{struct_l_p_c___a_t_i_m_e_r___t_a1db7267663cd5a0ddbd92c7017edcd2d}} 
\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}!E\+N\+A\+B\+LE@{E\+N\+A\+B\+LE}}
\index{E\+N\+A\+B\+LE@{E\+N\+A\+B\+LE}!L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{E\+N\+A\+B\+LE}{ENABLE}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+T\+::\+E\+N\+A\+B\+LE}

Enable register 

Definition at line 54 of file atimer\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___a_t_i_m_e_r___t_a2940982cef9c8d56fa9a4b6c54fd1795}\label{struct_l_p_c___a_t_i_m_e_r___t_a2940982cef9c8d56fa9a4b6c54fd1795}} 
\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}!P\+R\+E\+S\+ET@{P\+R\+E\+S\+ET}}
\index{P\+R\+E\+S\+ET@{P\+R\+E\+S\+ET}!L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{P\+R\+E\+S\+ET}{PRESET}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+T\+::\+P\+R\+E\+S\+ET}

Preset value register 

Definition at line 49 of file atimer\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___a_t_i_m_e_r___t_ac50acdf4aa719337f026cb62cb90d44b}\label{struct_l_p_c___a_t_i_m_e_r___t_ac50acdf4aa719337f026cb62cb90d44b}} 
\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}1012\mbox{]}}



Definition at line 50 of file atimer\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___a_t_i_m_e_r___t_a53431ee1ced472ce8016f1993e94b104}\label{struct_l_p_c___a_t_i_m_e_r___t_a53431ee1ced472ce8016f1993e94b104}} 
\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}!S\+E\+T\+\_\+\+EN@{S\+E\+T\+\_\+\+EN}}
\index{S\+E\+T\+\_\+\+EN@{S\+E\+T\+\_\+\+EN}!L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{S\+E\+T\+\_\+\+EN}{SET\_EN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+T\+::\+S\+E\+T\+\_\+\+EN}

Interrupt set enable register 

Definition at line 52 of file atimer\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___a_t_i_m_e_r___t_a496d53e8e6ff2ee21f08495c81cffac1}\label{struct_l_p_c___a_t_i_m_e_r___t_a496d53e8e6ff2ee21f08495c81cffac1}} 
\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}!S\+E\+T\+\_\+\+S\+T\+AT@{S\+E\+T\+\_\+\+S\+T\+AT}}
\index{S\+E\+T\+\_\+\+S\+T\+AT@{S\+E\+T\+\_\+\+S\+T\+AT}!L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{S\+E\+T\+\_\+\+S\+T\+AT}{SET\_STAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+T\+::\+S\+E\+T\+\_\+\+S\+T\+AT}

Set register 

Definition at line 56 of file atimer\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___a_t_i_m_e_r___t_a11836e2d7e9004b04fd7a3be8990fb73}\label{struct_l_p_c___a_t_i_m_e_r___t_a11836e2d7e9004b04fd7a3be8990fb73}} 
\index{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}!S\+T\+A\+T\+US@{S\+T\+A\+T\+US}}
\index{S\+T\+A\+T\+US@{S\+T\+A\+T\+US}!L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+US}{STATUS}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+A\+T\+I\+M\+E\+R\+\_\+\+T\+::\+S\+T\+A\+T\+US}

Status register 

Definition at line 53 of file atimer\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{atimer__18xx__43xx_8h}{atimer\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
