// Seed: 4232744717
module module_0;
  uwire id_1;
  reg id_2, id_3;
  logic [7:0] id_4;
  wor id_5;
  assign module_1.id_0 = 0;
  initial @(posedge id_5 or posedge {id_1 * 1}) id_2 <= "";
  assign id_4[1] = id_5;
  wire id_6;
  assign id_2 = id_2;
  always id_1 = 1;
  wire id_7;
  wire id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output tri id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wand id_5,
    input wire id_6
);
  wire id_8, id_9, id_10;
  module_0 modCall_1 ();
  id_11(
      .id_0(1)
  );
  supply1 id_12 = 1'b0, id_13;
endmodule
