Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne12.ecn.purdue.edu, pid 5975
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/ns_l_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/ns_l_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615e0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615e76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615ef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615fa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02616026a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f026158c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f026159d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615a76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615af6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615b96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615c16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f026154b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f026155d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f026150a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f026151c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615306a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614ca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614d36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614dd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614e56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614ef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614f76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02615016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f026149b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614ae6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614b76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614c06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f026145b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f026146e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f026141b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f026142d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614406a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02613c96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02613d26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02613db6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02613e46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02613ed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02613f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02613ff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02614076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02613906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f02613996a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02613a4390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02613a4dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02613ad860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02613b52e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02613b5d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02613be7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02613c7240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02613c7c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261350710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026135a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026135abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261360668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026136a0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026136ab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02613735c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026137c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026137ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261386518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261386f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02613109e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261316470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261316eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026131f940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026132a3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026132ae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261331898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026133c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026133cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02613457f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612ce278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612cecc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612d6748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612e11d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612e1c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612e96a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612f1128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612f1b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612fb5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261304080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261304ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026128d550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026128df98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261298a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612a04a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612a0ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612a6978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612b1400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612b1e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612bb8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612c3358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612c3da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026124b828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f02612542b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261254cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026125e780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261268208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261268c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026126f6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0262327080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0262327b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f026127f5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261209048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261209a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0261212518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261212e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f02612190b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f02612192e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261219518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261219748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261219978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261219ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261219dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261226048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261226278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f02612264a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f02612266d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261226908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261226b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261226d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0261226f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f02611d8eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f02611e1518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33550097746500 because a thread reached the max instruction count
