// Seed: 1616534507
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_5;
  if (1 && 1 == 1 && "" || id_2) wire id_6 = id_6;
  else assign id_2 = 1;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wor id_2,
    input wor id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output wire id_7,
    output supply0 id_8,
    input supply1 id_9,
    output tri id_10,
    output supply1 id_11,
    output wor id_12,
    output tri id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
  assign modCall_1.id_4 = 0;
  assign id_2 = 1 < 1;
endmodule
