{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 02:43:33 2006 " "Info: Processing started: Mon Jul 10 02:43:33 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex12 -c ex12 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ex12 -c ex12" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex12 EP1C12F256C7 " "Info: Selected device EP1C12F256C7 for design \"ex12\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6F256C7 " "Info: Device EP1C6F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6F256I7 " "Info: Device EP1C6F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F256I7 " "Info: Device EP1C12F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "12_288MHz Global clock " "Info: Automatically promoted signal \"12_288MHz\" to use Global clock" {  } { { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 264 32 200 280 "12_288MHz" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "12_288MHz " "Info: Pin \"12_288MHz\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 264 32 200 280 "12_288MHz" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "12_288MHz" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 12_288MHz } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "50MHz " "Warning: Ignored I/O standard assignment to node \"50MHz\"" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "50MHz" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LED\[1\] " "Warning: Ignored I/O standard assignment to node \"LED\[1\]\"" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SWITCH2 " "Warning: Ignored I/O standard assignment to node \"SWITCH2\"" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SWITCH2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "altera_reserved_tck " "Warning: Ignored I/O standard assignment to node \"altera_reserved_tck\"" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_reserved_tck" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "altera_reserved_tdi " "Warning: Ignored I/O standard assignment to node \"altera_reserved_tdi\"" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_reserved_tdi" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "altera_reserved_tdo " "Warning: Ignored I/O standard assignment to node \"altera_reserved_tdo\"" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_reserved_tdo" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "altera_reserved_tms " "Warning: Ignored I/O standard assignment to node \"altera_reserved_tms\"" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_reserved_tms" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "50MHz " "Warning: Node \"50MHz\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "50MHz" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Warning: Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH2 " "Warning: Node \"SWITCH2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SWITCH2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "altera_reserved_tck " "Warning: Node \"altera_reserved_tck\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_reserved_tck" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "altera_reserved_tdi " "Warning: Node \"altera_reserved_tdi\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_reserved_tdi" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "altera_reserved_tdo " "Warning: Node \"altera_reserved_tdo\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_reserved_tdo" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "altera_reserved_tms " "Warning: Node \"altera_reserved_tms\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_reserved_tms" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.650 ns register register " "Info: Estimated most critical path is register to register delay of 13.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cordic_core:inst1\|cur_phase\[1\] 1 REG LAB_X39_Y15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X39_Y15; Fanout = 4; REG Node = 'cordic_core:inst1\|cur_phase\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { cordic_core:inst1|cur_phase[1] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.101 ns) 1.327 ns cordic_core:inst1\|LessThan0~1312 2 COMB LAB_X39_Y12 1 " "Info: 2: + IC(1.226 ns) + CELL(0.101 ns) = 1.327 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'cordic_core:inst1\|LessThan0~1312'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.327 ns" { cordic_core:inst1|cur_phase[1] cordic_core:inst1|LessThan0~1312 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.390 ns) 1.951 ns cordic_core:inst1\|LessThan0~1313 3 COMB LAB_X39_Y12 1 " "Info: 3: + IC(0.234 ns) + CELL(0.390 ns) = 1.951 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'cordic_core:inst1\|LessThan0~1313'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.624 ns" { cordic_core:inst1|LessThan0~1312 cordic_core:inst1|LessThan0~1313 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.390 ns) 2.575 ns cordic_core:inst1\|LessThan0~1315 4 COMB LAB_X39_Y12 1 " "Info: 4: + IC(0.234 ns) + CELL(0.390 ns) = 2.575 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'cordic_core:inst1\|LessThan0~1315'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.624 ns" { cordic_core:inst1|LessThan0~1313 cordic_core:inst1|LessThan0~1315 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.390 ns) 3.199 ns cordic_core:inst1\|LessThan0~1316 5 COMB LAB_X39_Y12 1 " "Info: 5: + IC(0.234 ns) + CELL(0.390 ns) = 3.199 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'cordic_core:inst1\|LessThan0~1316'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.624 ns" { cordic_core:inst1|LessThan0~1315 cordic_core:inst1|LessThan0~1316 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.522 ns) 4.385 ns cordic_core:inst1\|LessThan0~1321 6 COMB LAB_X38_Y13 1 " "Info: 6: + IC(0.664 ns) + CELL(0.522 ns) = 4.385 ns; Loc. = LAB_X38_Y13; Fanout = 1; COMB Node = 'cordic_core:inst1\|LessThan0~1321'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.186 ns" { cordic_core:inst1|LessThan0~1316 cordic_core:inst1|LessThan0~1321 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.258 ns) 4.963 ns cordic_core:inst1\|LessThan0~1332 7 COMB LAB_X38_Y13 29 " "Info: 7: + IC(0.320 ns) + CELL(0.258 ns) = 4.963 ns; Loc. = LAB_X38_Y13; Fanout = 29; COMB Node = 'cordic_core:inst1\|LessThan0~1332'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.578 ns" { cordic_core:inst1|LessThan0~1321 cordic_core:inst1|LessThan0~1332 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.522 ns) 6.730 ns cordic_core:inst1\|Add1~4929 8 COMB LAB_X32_Y12 8 " "Info: 8: + IC(1.245 ns) + CELL(0.522 ns) = 6.730 ns; Loc. = LAB_X32_Y12; Fanout = 8; COMB Node = 'cordic_core:inst1\|Add1~4929'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.767 ns" { cordic_core:inst1|LessThan0~1332 cordic_core:inst1|Add1~4929 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.258 ns) 8.502 ns cordic_core:inst1\|Add3~4734 9 COMB LAB_X38_Y13 3 " "Info: 9: + IC(1.514 ns) + CELL(0.258 ns) = 8.502 ns; Loc. = LAB_X38_Y13; Fanout = 3; COMB Node = 'cordic_core:inst1\|Add3~4734'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.772 ns" { cordic_core:inst1|Add1~4929 cordic_core:inst1|Add3~4734 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.509 ns) 10.270 ns cordic_core:inst1\|Add3~4730COUT1_4762 10 COMB LAB_X35_Y10 2 " "Info: 10: + IC(1.259 ns) + CELL(0.509 ns) = 10.270 ns; Loc. = LAB_X35_Y10; Fanout = 2; COMB Node = 'cordic_core:inst1\|Add3~4730COUT1_4762'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.768 ns" { cordic_core:inst1|Add3~4734 cordic_core:inst1|Add3~4730COUT1_4762 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.341 ns cordic_core:inst1\|Add3~4724COUT1_4763 11 COMB LAB_X35_Y10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 10.341 ns; Loc. = LAB_X35_Y10; Fanout = 2; COMB Node = 'cordic_core:inst1\|Add3~4724COUT1_4763'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { cordic_core:inst1|Add3~4730COUT1_4762 cordic_core:inst1|Add3~4724COUT1_4763 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.412 ns cordic_core:inst1\|Add3~4718COUT1_4764 12 COMB LAB_X35_Y10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 10.412 ns; Loc. = LAB_X35_Y10; Fanout = 2; COMB Node = 'cordic_core:inst1\|Add3~4718COUT1_4764'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { cordic_core:inst1|Add3~4724COUT1_4763 cordic_core:inst1|Add3~4718COUT1_4764 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.483 ns cordic_core:inst1\|Add3~4712COUT1_4765 13 COMB LAB_X35_Y10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 10.483 ns; Loc. = LAB_X35_Y10; Fanout = 2; COMB Node = 'cordic_core:inst1\|Add3~4712COUT1_4765'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.071 ns" { cordic_core:inst1|Add3~4718COUT1_4764 cordic_core:inst1|Add3~4712COUT1_4765 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.228 ns) 10.711 ns cordic_core:inst1\|Add3~4709 14 COMB LAB_X35_Y10 6 " "Info: 14: + IC(0.000 ns) + CELL(0.228 ns) = 10.711 ns; Loc. = LAB_X35_Y10; Fanout = 6; COMB Node = 'cordic_core:inst1\|Add3~4709'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { cordic_core:inst1|Add3~4712COUT1_4765 cordic_core:inst1|Add3~4709 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.120 ns) 10.831 ns cordic_core:inst1\|Add3~4694 15 COMB LAB_X35_Y10 6 " "Info: 15: + IC(0.000 ns) + CELL(0.120 ns) = 10.831 ns; Loc. = LAB_X35_Y10; Fanout = 6; COMB Node = 'cordic_core:inst1\|Add3~4694'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.120 ns" { cordic_core:inst1|Add3~4709 cordic_core:inst1|Add3~4694 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 11.432 ns cordic_core:inst1\|Add3~4687 16 COMB LAB_X35_Y9 2 " "Info: 16: + IC(0.000 ns) + CELL(0.601 ns) = 11.432 ns; Loc. = LAB_X35_Y9; Fanout = 2; COMB Node = 'cordic_core:inst1\|Add3~4687'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.601 ns" { cordic_core:inst1|Add3~4694 cordic_core:inst1|Add3~4687 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.390 ns) 12.925 ns cordic_core:inst1\|Selector6~305 17 COMB LAB_X38_Y11 1 " "Info: 17: + IC(1.103 ns) + CELL(0.390 ns) = 12.925 ns; Loc. = LAB_X38_Y11; Fanout = 1; COMB Node = 'cordic_core:inst1\|Selector6~305'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.493 ns" { cordic_core:inst1|Add3~4687 cordic_core:inst1|Selector6~305 } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.537 ns) 13.650 ns cordic_core:inst1\|cur_cos\[15\] 18 REG LAB_X38_Y11 8 " "Info: 18: + IC(0.188 ns) + CELL(0.537 ns) = 13.650 ns; Loc. = LAB_X38_Y11; Fanout = 8; REG Node = 'cordic_core:inst1\|cur_cos\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.725 ns" { cordic_core:inst1|Selector6~305 cordic_core:inst1|cur_cos[15] } "NODE_NAME" } } { "cordic_core.VHD" "" { Text "C:/altera/FPGA_course/ex12/cordic_core.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.429 ns ( 39.77 % ) " "Info: Total cell delay = 5.429 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.221 ns ( 60.23 % ) " "Info: Total interconnect delay = 8.221 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.650 ns" { cordic_core:inst1|cur_phase[1] cordic_core:inst1|LessThan0~1312 cordic_core:inst1|LessThan0~1313 cordic_core:inst1|LessThan0~1315 cordic_core:inst1|LessThan0~1316 cordic_core:inst1|LessThan0~1321 cordic_core:inst1|LessThan0~1332 cordic_core:inst1|Add1~4929 cordic_core:inst1|Add3~4734 cordic_core:inst1|Add3~4730COUT1_4762 cordic_core:inst1|Add3~4724COUT1_4763 cordic_core:inst1|Add3~4718COUT1_4764 cordic_core:inst1|Add3~4712COUT1_4765 cordic_core:inst1|Add3~4709 cordic_core:inst1|Add3~4694 cordic_core:inst1|Add3~4687 cordic_core:inst1|Selector6~305 cordic_core:inst1|cur_cos[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 7 " "Info: Average interconnect usage is 1% of the available device resources. Peak interconnect usage is 7%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "x32_y0 x42_y13 " "Info: The peak interconnect region extends from location x32_y0 to location x42_y13" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RESETn VCC " "Info: Pin RESETn has VCC driving its datain port" {  } { { "ex12.bdf" "" { Schematic "C:/altera/FPGA_course/ex12/ex12.bdf" { { 408 536 712 424 "RESETn" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "RESETn" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 11:43:45 2006 " "Info: Processing ended: Mon Jul 10 11:43:45 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "09:00:12 " "Info: Elapsed time: 09:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
