Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 21 12:43:44 2022
| Host         : PC-638 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.792        0.000                      0                   97        0.263        0.000                      0                   97        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.792        0.000                      0                   97        0.263        0.000                      0                   97        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 pwm_gen/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.596ns (33.876%)  route 3.115ns (66.124%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.174    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  pwm_gen/s_cnt_local_reg[2]/Q
                         net (fo=3, routed)           0.860     6.489    pwm_gen/s_cnt_local_reg[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  pwm_gen/s_cnt_local0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.613    pwm_gen/s_cnt_local0_carry_i_7_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  pwm_gen/s_cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    pwm_gen/s_cnt_local0_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  pwm_gen/s_cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.286    pwm_gen/s_cnt_local0_carry__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  pwm_gen/s_cnt_local0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    pwm_gen/s_cnt_local0_carry__1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 f  pwm_gen/s_cnt_local0_carry__2/CO[3]
                         net (fo=4, routed)           0.939     8.453    pwm_gen/s_cnt_local0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  pwm_gen/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.308     9.885    pwm_gen/s_cnt_local
    SLICE_X1Y30          FDRE                                         r  pwm_gen/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.883    pwm_gen/CLK100MHZ
    SLICE_X1Y30          FDRE                                         r  pwm_gen/s_cnt_local_reg[28]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    14.677    pwm_gen/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 pwm_gen/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.596ns (33.876%)  route 3.115ns (66.124%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.174    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  pwm_gen/s_cnt_local_reg[2]/Q
                         net (fo=3, routed)           0.860     6.489    pwm_gen/s_cnt_local_reg[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  pwm_gen/s_cnt_local0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.613    pwm_gen/s_cnt_local0_carry_i_7_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  pwm_gen/s_cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    pwm_gen/s_cnt_local0_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  pwm_gen/s_cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.286    pwm_gen/s_cnt_local0_carry__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  pwm_gen/s_cnt_local0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    pwm_gen/s_cnt_local0_carry__1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 f  pwm_gen/s_cnt_local0_carry__2/CO[3]
                         net (fo=4, routed)           0.939     8.453    pwm_gen/s_cnt_local0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  pwm_gen/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.308     9.885    pwm_gen/s_cnt_local
    SLICE_X1Y30          FDRE                                         r  pwm_gen/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.883    pwm_gen/CLK100MHZ
    SLICE_X1Y30          FDRE                                         r  pwm_gen/s_cnt_local_reg[29]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    14.677    pwm_gen/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 pwm_gen/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.596ns (33.876%)  route 3.115ns (66.124%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.174    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  pwm_gen/s_cnt_local_reg[2]/Q
                         net (fo=3, routed)           0.860     6.489    pwm_gen/s_cnt_local_reg[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  pwm_gen/s_cnt_local0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.613    pwm_gen/s_cnt_local0_carry_i_7_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  pwm_gen/s_cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    pwm_gen/s_cnt_local0_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  pwm_gen/s_cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.286    pwm_gen/s_cnt_local0_carry__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  pwm_gen/s_cnt_local0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    pwm_gen/s_cnt_local0_carry__1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 f  pwm_gen/s_cnt_local0_carry__2/CO[3]
                         net (fo=4, routed)           0.939     8.453    pwm_gen/s_cnt_local0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  pwm_gen/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.308     9.885    pwm_gen/s_cnt_local
    SLICE_X1Y30          FDRE                                         r  pwm_gen/s_cnt_local_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.883    pwm_gen/CLK100MHZ
    SLICE_X1Y30          FDRE                                         r  pwm_gen/s_cnt_local_reg[30]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    14.677    pwm_gen/s_cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 pwm_gen/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.596ns (34.902%)  route 2.977ns (65.098%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.174    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  pwm_gen/s_cnt_local_reg[2]/Q
                         net (fo=3, routed)           0.860     6.489    pwm_gen/s_cnt_local_reg[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  pwm_gen/s_cnt_local0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.613    pwm_gen/s_cnt_local0_carry_i_7_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  pwm_gen/s_cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    pwm_gen/s_cnt_local0_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  pwm_gen/s_cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.286    pwm_gen/s_cnt_local0_carry__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  pwm_gen/s_cnt_local0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    pwm_gen/s_cnt_local0_carry__1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 f  pwm_gen/s_cnt_local0_carry__2/CO[3]
                         net (fo=4, routed)           0.939     8.453    pwm_gen/s_cnt_local0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  pwm_gen/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.169     9.747    pwm_gen/s_cnt_local
    SLICE_X1Y29          FDRE                                         r  pwm_gen/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.883    pwm_gen/CLK100MHZ
    SLICE_X1Y29          FDRE                                         r  pwm_gen/s_cnt_local_reg[24]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    14.677    pwm_gen/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 pwm_gen/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.596ns (34.902%)  route 2.977ns (65.098%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.174    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  pwm_gen/s_cnt_local_reg[2]/Q
                         net (fo=3, routed)           0.860     6.489    pwm_gen/s_cnt_local_reg[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  pwm_gen/s_cnt_local0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.613    pwm_gen/s_cnt_local0_carry_i_7_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  pwm_gen/s_cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    pwm_gen/s_cnt_local0_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  pwm_gen/s_cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.286    pwm_gen/s_cnt_local0_carry__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  pwm_gen/s_cnt_local0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    pwm_gen/s_cnt_local0_carry__1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 f  pwm_gen/s_cnt_local0_carry__2/CO[3]
                         net (fo=4, routed)           0.939     8.453    pwm_gen/s_cnt_local0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  pwm_gen/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.169     9.747    pwm_gen/s_cnt_local
    SLICE_X1Y29          FDRE                                         r  pwm_gen/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.883    pwm_gen/CLK100MHZ
    SLICE_X1Y29          FDRE                                         r  pwm_gen/s_cnt_local_reg[25]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    14.677    pwm_gen/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 pwm_gen/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.596ns (34.902%)  route 2.977ns (65.098%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.174    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  pwm_gen/s_cnt_local_reg[2]/Q
                         net (fo=3, routed)           0.860     6.489    pwm_gen/s_cnt_local_reg[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  pwm_gen/s_cnt_local0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.613    pwm_gen/s_cnt_local0_carry_i_7_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  pwm_gen/s_cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    pwm_gen/s_cnt_local0_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  pwm_gen/s_cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.286    pwm_gen/s_cnt_local0_carry__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  pwm_gen/s_cnt_local0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    pwm_gen/s_cnt_local0_carry__1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 f  pwm_gen/s_cnt_local0_carry__2/CO[3]
                         net (fo=4, routed)           0.939     8.453    pwm_gen/s_cnt_local0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  pwm_gen/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.169     9.747    pwm_gen/s_cnt_local
    SLICE_X1Y29          FDRE                                         r  pwm_gen/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.883    pwm_gen/CLK100MHZ
    SLICE_X1Y29          FDRE                                         r  pwm_gen/s_cnt_local_reg[26]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    14.677    pwm_gen/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 pwm_gen/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.596ns (34.902%)  route 2.977ns (65.098%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.174    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  pwm_gen/s_cnt_local_reg[2]/Q
                         net (fo=3, routed)           0.860     6.489    pwm_gen/s_cnt_local_reg[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  pwm_gen/s_cnt_local0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.613    pwm_gen/s_cnt_local0_carry_i_7_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  pwm_gen/s_cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    pwm_gen/s_cnt_local0_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  pwm_gen/s_cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.286    pwm_gen/s_cnt_local0_carry__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  pwm_gen/s_cnt_local0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    pwm_gen/s_cnt_local0_carry__1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 f  pwm_gen/s_cnt_local0_carry__2/CO[3]
                         net (fo=4, routed)           0.939     8.453    pwm_gen/s_cnt_local0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  pwm_gen/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.169     9.747    pwm_gen/s_cnt_local
    SLICE_X1Y29          FDRE                                         r  pwm_gen/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.883    pwm_gen/CLK100MHZ
    SLICE_X1Y29          FDRE                                         r  pwm_gen/s_cnt_local_reg[27]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    14.677    pwm_gen/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 pwm_gen/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.596ns (36.071%)  route 2.829ns (63.929%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.174    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  pwm_gen/s_cnt_local_reg[2]/Q
                         net (fo=3, routed)           0.860     6.489    pwm_gen/s_cnt_local_reg[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  pwm_gen/s_cnt_local0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.613    pwm_gen/s_cnt_local0_carry_i_7_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  pwm_gen/s_cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    pwm_gen/s_cnt_local0_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  pwm_gen/s_cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.286    pwm_gen/s_cnt_local0_carry__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  pwm_gen/s_cnt_local0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    pwm_gen/s_cnt_local0_carry__1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 f  pwm_gen/s_cnt_local0_carry__2/CO[3]
                         net (fo=4, routed)           0.939     8.453    pwm_gen/s_cnt_local0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  pwm_gen/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.021     9.598    pwm_gen/s_cnt_local
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    14.882    pwm_gen/CLK100MHZ
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[20]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    14.676    pwm_gen/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 pwm_gen/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.596ns (36.071%)  route 2.829ns (63.929%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.174    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  pwm_gen/s_cnt_local_reg[2]/Q
                         net (fo=3, routed)           0.860     6.489    pwm_gen/s_cnt_local_reg[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  pwm_gen/s_cnt_local0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.613    pwm_gen/s_cnt_local0_carry_i_7_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  pwm_gen/s_cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    pwm_gen/s_cnt_local0_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  pwm_gen/s_cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.286    pwm_gen/s_cnt_local0_carry__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  pwm_gen/s_cnt_local0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    pwm_gen/s_cnt_local0_carry__1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 f  pwm_gen/s_cnt_local0_carry__2/CO[3]
                         net (fo=4, routed)           0.939     8.453    pwm_gen/s_cnt_local0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  pwm_gen/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.021     9.598    pwm_gen/s_cnt_local
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    14.882    pwm_gen/CLK100MHZ
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[21]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    14.676    pwm_gen/s_cnt_local_reg[21]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 pwm_gen/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.596ns (36.071%)  route 2.829ns (63.929%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.174    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  pwm_gen/s_cnt_local_reg[2]/Q
                         net (fo=3, routed)           0.860     6.489    pwm_gen/s_cnt_local_reg[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.613 r  pwm_gen/s_cnt_local0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.613    pwm_gen/s_cnt_local0_carry_i_7_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.163 r  pwm_gen/s_cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.163    pwm_gen/s_cnt_local0_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  pwm_gen/s_cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.286    pwm_gen/s_cnt_local0_carry__0_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  pwm_gen/s_cnt_local0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.400    pwm_gen/s_cnt_local0_carry__1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 f  pwm_gen/s_cnt_local0_carry__2/CO[3]
                         net (fo=4, routed)           0.939     8.453    pwm_gen/s_cnt_local0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  pwm_gen/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.021     9.598    pwm_gen/s_cnt_local
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    14.882    pwm_gen/CLK100MHZ
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[22]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    14.676    pwm_gen/s_cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pwm_gen/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.498    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pwm_gen/s_cnt_local_reg[3]/Q
                         net (fo=3, routed)           0.119     1.759    pwm_gen/s_cnt_local_reg[3]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  pwm_gen/s_cnt_local_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.867    pwm_gen/s_cnt_local_reg[0]_i_3_n_4
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     2.011    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[3]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.603    pwm_gen/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_gen/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.497    pwm_gen/CLK100MHZ
    SLICE_X1Y24          FDRE                                         r  pwm_gen/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  pwm_gen/s_cnt_local_reg[7]/Q
                         net (fo=3, routed)           0.120     1.759    pwm_gen/s_cnt_local_reg[7]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  pwm_gen/s_cnt_local_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    pwm_gen/s_cnt_local_reg[4]_i_1_n_4
    SLICE_X1Y24          FDRE                                         r  pwm_gen/s_cnt_local_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.852     2.010    pwm_gen/CLK100MHZ
    SLICE_X1Y24          FDRE                                         r  pwm_gen/s_cnt_local_reg[7]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.602    pwm_gen/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_gen/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.501    pwm_gen/CLK100MHZ
    SLICE_X1Y29          FDRE                                         r  pwm_gen/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  pwm_gen/s_cnt_local_reg[27]/Q
                         net (fo=3, routed)           0.120     1.763    pwm_gen/s_cnt_local_reg[27]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  pwm_gen/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    pwm_gen/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X1Y29          FDRE                                         r  pwm_gen/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     2.015    pwm_gen/CLK100MHZ
    SLICE_X1Y29          FDRE                                         r  pwm_gen/s_cnt_local_reg[27]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.105     1.606    pwm_gen/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_gen/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.500    pwm_gen/CLK100MHZ
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwm_gen/s_cnt_local_reg[23]/Q
                         net (fo=3, routed)           0.120     1.762    pwm_gen/s_cnt_local_reg[23]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  pwm_gen/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    pwm_gen/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     2.014    pwm_gen/CLK100MHZ
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[23]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.105     1.605    pwm_gen/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_gen/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.498    pwm_gen/CLK100MHZ
    SLICE_X1Y26          FDRE                                         r  pwm_gen/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pwm_gen/s_cnt_local_reg[15]/Q
                         net (fo=4, routed)           0.120     1.760    pwm_gen/s_cnt_local_reg[15]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  pwm_gen/s_cnt_local_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    pwm_gen/s_cnt_local_reg[12]_i_1_n_4
    SLICE_X1Y26          FDRE                                         r  pwm_gen/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     2.011    pwm_gen/CLK100MHZ
    SLICE_X1Y26          FDRE                                         r  pwm_gen/s_cnt_local_reg[15]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.603    pwm_gen/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_gen/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.500    pwm_gen/CLK100MHZ
    SLICE_X1Y27          FDRE                                         r  pwm_gen/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwm_gen/s_cnt_local_reg[19]/Q
                         net (fo=3, routed)           0.120     1.762    pwm_gen/s_cnt_local_reg[19]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  pwm_gen/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    pwm_gen/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X1Y27          FDRE                                         r  pwm_gen/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     2.013    pwm_gen/CLK100MHZ
    SLICE_X1Y27          FDRE                                         r  pwm_gen/s_cnt_local_reg[19]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105     1.605    pwm_gen/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pwm_gen/s_cnt_local_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.497    pwm_gen/CLK100MHZ
    SLICE_X1Y24          FDRE                                         r  pwm_gen/s_cnt_local_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  pwm_gen/s_cnt_local_reg[4]/Q
                         net (fo=3, routed)           0.116     1.754    pwm_gen/s_cnt_local_reg[4]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  pwm_gen/s_cnt_local_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    pwm_gen/s_cnt_local_reg[4]_i_1_n_7
    SLICE_X1Y24          FDRE                                         r  pwm_gen/s_cnt_local_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.852     2.010    pwm_gen/CLK100MHZ
    SLICE_X1Y24          FDRE                                         r  pwm_gen/s_cnt_local_reg[4]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.602    pwm_gen/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_gen/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.498    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pwm_gen/s_cnt_local_reg[2]/Q
                         net (fo=3, routed)           0.121     1.760    pwm_gen/s_cnt_local_reg[2]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.871 r  pwm_gen/s_cnt_local_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.871    pwm_gen/s_cnt_local_reg[0]_i_3_n_5
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     2.011    pwm_gen/CLK100MHZ
    SLICE_X1Y23          FDRE                                         r  pwm_gen/s_cnt_local_reg[2]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.603    pwm_gen/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_gen/s_cnt_local_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.498    pwm_gen/CLK100MHZ
    SLICE_X1Y26          FDRE                                         r  pwm_gen/s_cnt_local_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pwm_gen/s_cnt_local_reg[12]/Q
                         net (fo=4, routed)           0.117     1.757    pwm_gen/s_cnt_local_reg[12]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  pwm_gen/s_cnt_local_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    pwm_gen/s_cnt_local_reg[12]_i_1_n_7
    SLICE_X1Y26          FDRE                                         r  pwm_gen/s_cnt_local_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     2.011    pwm_gen/CLK100MHZ
    SLICE_X1Y26          FDRE                                         r  pwm_gen/s_cnt_local_reg[12]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.603    pwm_gen/s_cnt_local_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_gen/s_cnt_local_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_cnt_local_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.500    pwm_gen/CLK100MHZ
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwm_gen/s_cnt_local_reg[20]/Q
                         net (fo=3, routed)           0.117     1.759    pwm_gen/s_cnt_local_reg[20]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.874 r  pwm_gen/s_cnt_local_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    pwm_gen/s_cnt_local_reg[20]_i_1_n_7
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     2.014    pwm_gen/CLK100MHZ
    SLICE_X1Y28          FDRE                                         r  pwm_gen/s_cnt_local_reg[20]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.105     1.605    pwm_gen/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31     pwm_gen/pwm_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31     pwm_gen/pwm_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23     pwm_gen/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     pwm_gen/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     pwm_gen/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26     pwm_gen/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26     pwm_gen/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26     pwm_gen/s_cnt_local_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26     pwm_gen/s_cnt_local_reg[15]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     pwm_gen/pwm_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     pwm_gen/pwm_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23     pwm_gen/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm_gen/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm_gen/s_cnt_local_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     pwm_gen/s_cnt_local_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     pwm_gen/s_cnt_local_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     pwm_gen/s_cnt_local_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     pwm_gen/s_cnt_local_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23     pwm_gen/s_cnt_local_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     pwm_gen/pwm_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     pwm_gen/pwm_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm_gen/s_cnt_local_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm_gen/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     pwm_gen/s_cnt_local_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     pwm_gen/s_cnt_local_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     pwm_gen/s_cnt_local_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     pwm_gen/s_cnt_local_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm_gen/s_cnt_local_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm_gen/s_cnt_local_reg[9]/C



