/**
 * @file SIMDFeatureTest.cpp
 * @brief Tests for SIMD feature detection and infrastructure.
 *
 * Tests cover:
 * - CPU feature detection (VxDetectSIMDFeatures)
 * - Feature caching (VxGetSIMDFeatures)
 * - SIMD info string (VxGetSIMDInfo)
 * - Aligned memory allocation (VxNewAligned/VxDeleteAligned)
 * - Dispatch table validity
 */

#include <gtest/gtest.h>
#include <cstdint>
#include <cstring>

#include "VxSIMD.h"
#include "SIMDTestCommon.h"

namespace {

//=============================================================================
// Feature Detection Tests
//=============================================================================

TEST(SIMDFeatureDetection, VxDetectSIMDFeatures_ReturnsValidStruct) {
    VxSIMDFeatures features = VxDetectSIMDFeatures();

    // On x86/x64, at minimum SSE/SSE2 should be available (baseline for 64-bit)
#if defined(VX_SIMD_X64)
    EXPECT_TRUE(features.SSE) << "SSE should be available on x64";
    EXPECT_TRUE(features.SSE2) << "SSE2 should be available on x64";
#endif

    // Advanced features imply their prerequisites
    if (features.SSE4_2) {
        EXPECT_TRUE(features.SSE4_1) << "SSE4.2 implies SSE4.1";
    }
    if (features.SSE4_1) {
        EXPECT_TRUE(features.SSSE3) << "SSE4.1 implies SSSE3";
    }
    if (features.SSSE3) {
        EXPECT_TRUE(features.SSE3) << "SSSE3 implies SSE3";
    }
    if (features.SSE3) {
        EXPECT_TRUE(features.SSE2) << "SSE3 implies SSE2";
    }
    if (features.AVX2) {
        EXPECT_TRUE(features.AVX) << "AVX2 implies AVX";
    }
    if (features.AVX512F) {
        EXPECT_TRUE(features.AVX2) << "AVX512F implies AVX2";
        EXPECT_TRUE(features.AVX) << "AVX512F implies AVX";
    }
}

TEST(SIMDFeatureDetection, VxGetSIMDFeatures_ReturnsCachedValue) {
    // Call multiple times - should return same reference
    const VxSIMDFeatures& ref1 = VxGetSIMDFeatures();
    const VxSIMDFeatures& ref2 = VxGetSIMDFeatures();

    EXPECT_EQ(&ref1, &ref2) << "VxGetSIMDFeatures should return cached reference";

    // Values should be identical
    EXPECT_EQ(ref1.SSE, ref2.SSE);
    EXPECT_EQ(ref1.SSE2, ref2.SSE2);
    EXPECT_EQ(ref1.SSE3, ref2.SSE3);
    EXPECT_EQ(ref1.AVX, ref2.AVX);
    EXPECT_EQ(ref1.AVX2, ref2.AVX2);
    EXPECT_EQ(ref1.FMA, ref2.FMA);
}

TEST(SIMDFeatureDetection, VxGetSIMDInfo_ReturnsNonEmptyString) {
    const char* info = VxGetSIMDInfo();

    ASSERT_NE(info, nullptr);
    EXPECT_GT(strlen(info), 0) << "SIMD info string should not be empty";
    EXPECT_NE(strstr(info, "VxMath"), nullptr) << "Info should mention VxMath";

    // Should mention active variant
    EXPECT_NE(strstr(info, "Active variant"), nullptr);
}

TEST(SIMDFeatureDetection, VxGetSIMDInfo_ContainsDetectedFeatures) {
    const char* info = VxGetSIMDInfo();
    const VxSIMDFeatures& features = VxGetSIMDFeatures();

    // Verify detected features appear in info string
#if defined(VX_SIMD_X86)
    if (features.SSE) {
        EXPECT_NE(strstr(info, "SSE"), nullptr) << "Info should list SSE if available";
    }
    if (features.SSE2) {
        EXPECT_NE(strstr(info, "SSE2"), nullptr) << "Info should list SSE2 if available";
    }
    if (features.AVX) {
        EXPECT_NE(strstr(info, "AVX"), nullptr) << "Info should list AVX if available";
    }
    if (features.AVX2) {
        EXPECT_NE(strstr(info, "AVX2"), nullptr) << "Info should list AVX2 if available";
    }
    if (features.FMA) {
        EXPECT_NE(strstr(info, "FMA"), nullptr) << "Info should list FMA if available";
    }
#endif
}

//=============================================================================
// Aligned Memory Tests
//=============================================================================

class SIMDAlignedMemoryTest : public ::testing::Test {
protected:
    void TearDown() override {
        for (void* ptr : m_allocated) {
            VxDeleteAligned(ptr);
        }
        m_allocated.clear();
    }

    void* AllocAndTrack(size_t size, size_t alignment) {
        void* ptr = VxNewAligned(size, alignment);
        if (ptr) m_allocated.push_back(ptr);
        return ptr;
    }

    std::vector<void*> m_allocated;
};

TEST_F(SIMDAlignedMemoryTest, VxNewAligned_ReturnsAligned16) {
    void* ptr = AllocAndTrack(64, 16);

    ASSERT_NE(ptr, nullptr);
    EXPECT_EQ(reinterpret_cast<uintptr_t>(ptr) % 16, 0)
        << "Pointer should be 16-byte aligned";
}

TEST_F(SIMDAlignedMemoryTest, VxNewAligned_ReturnsAligned32) {
    void* ptr = AllocAndTrack(128, 32);

    ASSERT_NE(ptr, nullptr);
    EXPECT_EQ(reinterpret_cast<uintptr_t>(ptr) % 32, 0)
        << "Pointer should be 32-byte aligned";
}

TEST_F(SIMDAlignedMemoryTest, VxNewAligned_ReturnsAligned64) {
    void* ptr = AllocAndTrack(256, 64);

    ASSERT_NE(ptr, nullptr);
    EXPECT_EQ(reinterpret_cast<uintptr_t>(ptr) % 64, 0)
        << "Pointer should be 64-byte aligned";
}

TEST_F(SIMDAlignedMemoryTest, VxNewAligned_VariousSizes) {
    const size_t sizes[] = {1, 7, 15, 16, 31, 32, 63, 64, 100, 1000, 4096};
    const size_t alignments[] = {16, 32, 64};

    for (size_t align : alignments) {
        for (size_t size : sizes) {
            void* ptr = AllocAndTrack(size, align);
            ASSERT_NE(ptr, nullptr) << "Allocation failed for size=" << size << ", align=" << align;
            EXPECT_EQ(reinterpret_cast<uintptr_t>(ptr) % align, 0)
                << "Misaligned for size=" << size << ", align=" << align;

            // Write to all bytes to verify memory is usable
            std::memset(ptr, 0xAB, size);
        }
    }
}

TEST_F(SIMDAlignedMemoryTest, VxNewAligned_ZeroSize) {
    // Zero size allocation behavior is implementation-defined
    // But we should not crash
    void* ptr = VxNewAligned(0, 16);
    // If returns non-null, it should still be aligned
    if (ptr) {
        EXPECT_EQ(reinterpret_cast<uintptr_t>(ptr) % 16, 0);
        VxDeleteAligned(ptr);
    }
}

TEST_F(SIMDAlignedMemoryTest, VxDeleteAligned_HandleNull) {
    // Should not crash on null
    VxDeleteAligned(nullptr);
    SUCCEED() << "VxDeleteAligned(nullptr) did not crash";
}

TEST_F(SIMDAlignedMemoryTest, VxNewAligned_MemoryIsWritable) {
    const size_t size = 1024;
    float* ptr = static_cast<float*>(AllocAndTrack(size * sizeof(float), 32));
    ASSERT_NE(ptr, nullptr);

    // Write pattern
    for (size_t i = 0; i < size; ++i) {
        ptr[i] = static_cast<float>(i * 1.5);
    }

    // Verify
    for (size_t i = 0; i < size; ++i) {
        EXPECT_FLOAT_EQ(ptr[i], static_cast<float>(i * 1.5));
    }
}

//=============================================================================
// SIMD Inline Function Availability Tests
// (Replaces the old dispatch table tests - verifies inline SIMD functions work)
//=============================================================================

#if defined(VX_SIMD_SSE)

TEST(SIMDInlineFunctions, VectorOperationsWork) {
    // Test that the inline SIMD vector functions are available and work correctly
    VxVector a(1.0f, 2.0f, 3.0f);
    VxVector b(4.0f, 5.0f, 6.0f);
    VxVector result;

    VxSIMDAddVector(&result, &a, &b);
    EXPECT_FLOAT_EQ(result.x, 5.0f);
    EXPECT_FLOAT_EQ(result.y, 7.0f);
    EXPECT_FLOAT_EQ(result.z, 9.0f);

    VxSIMDSubtractVector(&result, &a, &b);
    EXPECT_FLOAT_EQ(result.x, -3.0f);
    EXPECT_FLOAT_EQ(result.y, -3.0f);
    EXPECT_FLOAT_EQ(result.z, -3.0f);

    VxSIMDScaleVector(&result, &a, 2.0f);
    EXPECT_FLOAT_EQ(result.x, 2.0f);
    EXPECT_FLOAT_EQ(result.y, 4.0f);
    EXPECT_FLOAT_EQ(result.z, 6.0f);

    float dot = VxSIMDDotVector(&a, &b);
    EXPECT_FLOAT_EQ(dot, 32.0f);  // 1*4 + 2*5 + 3*6 = 32

    float len = VxSIMDLengthVector(&a);
    EXPECT_NEAR(len, std::sqrt(14.0f), 1e-5f);  // sqrt(1+4+9)
}

TEST(SIMDInlineFunctions, MatrixOperationsWork) {
    VxMatrix identity;
    VxSIMDMatrixIdentity(&identity);

    // Verify identity matrix
    for (int i = 0; i < 4; ++i) {
        for (int j = 0; j < 4; ++j) {
            float expected = (i == j) ? 1.0f : 0.0f;
            EXPECT_FLOAT_EQ(identity[i][j], expected);
        }
    }

    // Test matrix-vector multiply with identity
    VxVector v(1.0f, 2.0f, 3.0f);
    VxVector result;
    VxSIMDMultiplyMatrixVector(&result, &identity, &v);
    EXPECT_FLOAT_EQ(result.x, v.x);
    EXPECT_FLOAT_EQ(result.y, v.y);
    EXPECT_FLOAT_EQ(result.z, v.z);
}

TEST(SIMDInlineFunctions, QuaternionOperationsWork) {
    VxQuaternion identity(0.0f, 0.0f, 0.0f, 1.0f);
    VxQuaternion q = identity;

    VxSIMDNormalizeQuaternion(&q);
    float len = std::sqrt(q.x * q.x + q.y * q.y + q.z * q.z + q.w * q.w);
    EXPECT_NEAR(len, 1.0f, 1e-5f);

    // Test quaternion multiplication with identity
    VxQuaternion a(0.5f, 0.5f, 0.5f, 0.5f);
    VxQuaternion result;
    VxSIMDMultiplyQuaternion(&result, &identity, &a);
    EXPECT_NEAR(result.x, a.x, 1e-5f);
    EXPECT_NEAR(result.y, a.y, 1e-5f);
    EXPECT_NEAR(result.z, a.z, 1e-5f);
    EXPECT_NEAR(result.w, a.w, 1e-5f);
}

TEST(SIMDInlineFunctions, Vector4OperationsWork) {
    VxVector4 a(1.0f, 2.0f, 3.0f, 4.0f);
    VxVector4 b(5.0f, 6.0f, 7.0f, 8.0f);
    VxVector4 result;

    VxSIMDAddVector4(&result, &a, &b);
    EXPECT_FLOAT_EQ(result.x, 6.0f);
    EXPECT_FLOAT_EQ(result.y, 8.0f);
    EXPECT_FLOAT_EQ(result.z, 10.0f);
    EXPECT_FLOAT_EQ(result.w, 12.0f);

    float dot = VxSIMDDotVector4(&a, &b);
    EXPECT_FLOAT_EQ(dot, 70.0f);  // 1*5 + 2*6 + 3*7 + 4*8 = 70
}

#endif // VX_SIMD_SSE

} // namespace
