

================================================================
== Vitis HLS Report for 'FIR_filter_transposed_1'
================================================================
* Date:           Sun Nov 16 16:27:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v3
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     156|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|       0|      15|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      84|    -|
|Register         |        -|     -|     881|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     881|     415|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_10ns_26_1_0_U22  |mul_16s_10ns_26_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_13s_29_1_1_U20   |mul_16s_13s_29_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_15ns_31_1_0_U21  |mul_16s_15ns_31_1_0  |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   3|  0|  15|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_9ns_32s_32_4_0_U23  |mac_muladd_16s_9ns_32s_32_4_0  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln87_1_fu_133_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln87_2_fu_138_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln87_3_fu_143_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln87_fu_108_p2    |         +|   0|  0|  39|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 156|         128|         128|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   16|         48|
    |ap_return_1  |  14|          3|   32|         96|
    |ap_return_2  |  14|          3|   32|         96|
    |ap_return_3  |  14|          3|   32|         96|
    |ap_return_4  |  14|          3|   32|         96|
    |ap_return_5  |  14|          3|   32|         96|
    +-------------+----+-----------+-----+-----------+
    |Total        |  84|         18|  176|        528|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |FIR_delays_read_14_int_reg               |  32|   0|   32|          0|
    |FIR_delays_read_15_int_reg               |  32|   0|   32|          0|
    |FIR_delays_read_16_int_reg               |  32|   0|   32|          0|
    |FIR_delays_read_17_int_reg               |  32|   0|   32|          0|
    |FIR_delays_read_1_reg_199                |  32|   0|   32|          0|
    |FIR_delays_read_2_reg_204                |  32|   0|   32|          0|
    |FIR_delays_read_3_reg_209                |  32|   0|   32|          0|
    |FIR_delays_read_4_reg_214                |  32|   0|   32|          0|
    |FIR_delays_read_9_reg_219                |  32|   0|   32|          0|
    |FIR_delays_read_9_reg_219_pp0_iter1_reg  |  32|   0|   32|          0|
    |FIR_delays_read_int_reg                  |  32|   0|   32|          0|
    |ap_ce_reg                                |   1|   0|    1|          0|
    |ap_return_0_int_reg                      |  16|   0|   16|          0|
    |ap_return_1_int_reg                      |  32|   0|   32|          0|
    |ap_return_2_int_reg                      |  32|   0|   32|          0|
    |ap_return_3_int_reg                      |  32|   0|   32|          0|
    |ap_return_4_int_reg                      |  32|   0|   32|          0|
    |ap_return_5_int_reg                      |  32|   0|   32|          0|
    |x_n_int_reg                              |  16|   0|   16|          0|
    |x_n_read_reg_192                         |  16|   0|   16|          0|
    |FIR_delays_read_1_reg_199                |  64|  32|   32|          0|
    |FIR_delays_read_2_reg_204                |  64|  32|   32|          0|
    |FIR_delays_read_3_reg_209                |  64|  32|   32|          0|
    |FIR_delays_read_4_reg_214                |  64|  32|   32|          0|
    |x_n_read_reg_192                         |  64|  32|   16|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 881| 160|  705|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  FIR_filter_transposed.1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  FIR_filter_transposed.1|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|  FIR_filter_transposed.1|  return value|
|ap_return_1         |  out|   32|  ap_ctrl_hs|  FIR_filter_transposed.1|  return value|
|ap_return_2         |  out|   32|  ap_ctrl_hs|  FIR_filter_transposed.1|  return value|
|ap_return_3         |  out|   32|  ap_ctrl_hs|  FIR_filter_transposed.1|  return value|
|ap_return_4         |  out|   32|  ap_ctrl_hs|  FIR_filter_transposed.1|  return value|
|ap_return_5         |  out|   32|  ap_ctrl_hs|  FIR_filter_transposed.1|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|  FIR_filter_transposed.1|  return value|
|FIR_delays_read     |   in|   32|     ap_none|          FIR_delays_read|        scalar|
|FIR_delays_read_14  |   in|   32|     ap_none|       FIR_delays_read_14|        scalar|
|FIR_delays_read_15  |   in|   32|     ap_none|       FIR_delays_read_15|        scalar|
|FIR_delays_read_16  |   in|   32|     ap_none|       FIR_delays_read_16|        scalar|
|FIR_delays_read_17  |   in|   32|     ap_none|       FIR_delays_read_17|        scalar|
|x_n                 |   in|   16|     ap_none|                      x_n|        scalar|
+--------------------+-----+-----+------------+-------------------------+--------------+

