Register File

逻辑区分：时序逻辑

拥有3组接口：(addr_r1, data_o1) (addr_r2, data_o2) (addr_w1, data_i1)