$date
	Fri Nov 22 15:38:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clear_n $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module uut $end
$var wire 1 " clear_n $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
1"
x!
$end
#3
0!
0"
#5
1#
#8
1"
#10
0#
#15
1#
#18
1$
#20
0#
#25
1!
1#
#28
1%
0$
#30
0#
#35
0!
1#
#38
1$
#40
0#
#45
1!
1#
#48
0%
0$
#50
0#
#55
1#
#58
0!
0"
#60
0#
#63
1"
#65
1#
#70
0#
#73
1$
#75
1!
1#
#80
0#
#83
1%
