"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[581],{5610(e){e.exports=JSON.parse('{"pluginId":"default","version":"current","label":"Next","banner":null,"badge":false,"noIndex":false,"className":"docs-version-current","isLast":true,"docsSidebars":{"icDesignSidebar":[{"type":"category","label":"\u82af\u7247\u8bbe\u8ba1","collapsible":true,"collapsed":false,"items":[{"type":"link","label":"\u82af\u7247\u8bbe\u8ba1\u6982\u8ff0","href":"/semiconductor-docs/docs/ic-design/intro","docId":"ic-design/intro"},{"type":"category","label":"\u6570\u5b57\u7535\u8def\u8bbe\u8ba1","collapsible":true,"collapsed":false,"items":[{"type":"link","label":"\u6570\u5b57\u7535\u8def\u8bbe\u8ba1\u89c4\u5219","href":"/semiconductor-docs/docs/ic-design/digital/design-rules","docId":"ic-design/digital/design-rules"},{"type":"link","label":"\u65f6\u5e8f\u5206\u6790","href":"/semiconductor-docs/docs/ic-design/digital/timing-analysis","docId":"ic-design/digital/timing-analysis"},{"type":"link","label":"IP\u6838\u6982\u8ff0","href":"/semiconductor-docs/docs/ip-core/overview","docId":"ip-core/overview"}]}]}],"processSidebar":[{"type":"category","label":"\u5de5\u827a\u4e0e\u5236\u9020","collapsible":true,"collapsed":false,"items":[{"type":"link","label":"\u5de5\u827a\u4e0e\u5236\u9020\u6982\u8ff0","href":"/semiconductor-docs/docs/process/intro","docId":"process/intro"},{"type":"category","label":"\u5de5\u827a\u6280\u672f\u8282\u70b9","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"7nm/5nm\u5de5\u827a\u6280\u672f","href":"/semiconductor-docs/docs/process/nodes/7nm-5nm","docId":"process/nodes/7nm-5nm"},{"type":"link","label":"finfet","href":"/semiconductor-docs/docs/process/nodes/finfet","docId":"process/nodes/finfet"}]},{"type":"category","label":"\u5c01\u88c5\u6d4b\u8bd5","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"sip","href":"/semiconductor-docs/docs/process/packaging/sip","docId":"process/packaging/sip"}]}]}],"edaToolsSidebar":[{"type":"category","label":"EDA\u5de5\u5177","collapsible":true,"collapsed":false,"items":[{"type":"link","label":"EDA\u5de5\u5177\u6982\u8ff0","href":"/semiconductor-docs/docs/eda-tools/intro","docId":"eda-tools/intro"},{"type":"category","label":"Cadence\u5de5\u5177","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"Cadence Virtuoso \u4f7f\u7528\u6307\u5357","href":"/semiconductor-docs/docs/eda-tools/cadence/virtuoso","docId":"eda-tools/cadence/virtuoso"}]},{"type":"category","label":"Synopsys\u5de5\u5177","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"Design Compiler \u4f7f\u7528\u6307\u5357","href":"/semiconductor-docs/docs/eda-tools/synopsys/design-compiler","docId":"eda-tools/synopsys/design-compiler"},{"type":"link","label":"PrimeTime","href":"/semiconductor-docs/docs/eda-tools/synopsys/primetime","docId":"eda-tools/synopsys/primetime"}]},{"type":"category","label":"\u5f00\u6e90\u5de5\u5177","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"OpenROAD \u5f00\u6e90\u5de5\u5177\u94fe","href":"/semiconductor-docs/docs/eda-tools/opensource/openroad","docId":"eda-tools/opensource/openroad"}]}]}],"standardsSidebar":[{"type":"category","label":"\u534f\u8bae\u4e0e\u6807\u51c6","collapsible":true,"collapsed":false,"items":[{"type":"link","label":"\u534f\u8bae\u4e0e\u6807\u51c6\u6982\u8ff0","href":"/semiconductor-docs/docs/standards/intro","docId":"standards/intro"},{"type":"category","label":"\u603b\u7ebf\u534f\u8bae","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"AMBA AXI \u534f\u8bae","href":"/semiconductor-docs/docs/standards/bus/amba-axi","docId":"standards/bus/amba-axi"},{"type":"link","label":"i2c-spi","href":"/semiconductor-docs/docs/standards/bus/i2c-spi","docId":"standards/bus/i2c-spi"}]},{"type":"category","label":"\u5b58\u50a8\u534f\u8bae","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"DDR4/DDR5 \u534f\u8bae\u8be6\u89e3","href":"/semiconductor-docs/docs/standards/memory/ddr4-ddr5","docId":"standards/memory/ddr4-ddr5"}]}]}]},"docs":{"eda-tools/cadence/virtuoso":{"id":"eda-tools/cadence/virtuoso","title":"Cadence Virtuoso \u4f7f\u7528\u6307\u5357","description":"\u7b80\u4ecb","sidebar":"edaToolsSidebar"},"eda-tools/intro":{"id":"eda-tools/intro","title":"EDA\u5de5\u5177\u6982\u8ff0","description":"\u4ec0\u4e48\u662fEDA\u5de5\u5177\uff1f","sidebar":"edaToolsSidebar"},"eda-tools/opensource/openroad":{"id":"eda-tools/opensource/openroad","title":"OpenROAD \u5f00\u6e90\u5de5\u5177\u94fe","description":"\u7b80\u4ecb","sidebar":"edaToolsSidebar"},"eda-tools/synopsys/design-compiler":{"id":"eda-tools/synopsys/design-compiler","title":"Design Compiler \u4f7f\u7528\u6307\u5357","description":"\u7b80\u4ecb","sidebar":"edaToolsSidebar"},"eda-tools/synopsys/primetime":{"id":"eda-tools/synopsys/primetime","title":"Synopsys PrimeTime \u65f6\u5e8f\u5206\u6790","description":"\u9759\u6001\u65f6\u5e8f\u5206\u6790\u5de5\u5177 PrimeTime \u4f7f\u7528\u6307\u5357","sidebar":"edaToolsSidebar"},"ic-design/digital/design-rules":{"id":"ic-design/digital/design-rules","title":"\u6570\u5b57\u7535\u8def\u8bbe\u8ba1\u89c4\u5219","description":"\u57fa\u672c\u8bbe\u8ba1\u539f\u5219","sidebar":"icDesignSidebar"},"ic-design/digital/timing-analysis":{"id":"ic-design/digital/timing-analysis","title":"\u65f6\u5e8f\u5206\u6790","description":"\u4ec0\u4e48\u662f\u65f6\u5e8f\u5206\u6790\uff1f","sidebar":"icDesignSidebar"},"ic-design/intro":{"id":"ic-design/intro","title":"\u82af\u7247\u8bbe\u8ba1\u6982\u8ff0","description":"\u7b80\u4ecb","sidebar":"icDesignSidebar"},"intro":{"id":"intro","title":"\u6b22\u8fce\u4f7f\u7528\u534a\u5bfc\u4f53\u77e5\u8bc6\u6587\u6863\u5e93","description":"\u672c\u5e73\u53f0\u662f\u4e00\u4e2a\u4e13\u4e1a\u7684\u534a\u5bfc\u4f53\u6280\u672f\u6587\u6863\u68c0\u7d22\u7cfb\u7edf\uff0c\u6c47\u96c6\u4e86\u82af\u7247\u8bbe\u8ba1\u3001\u5de5\u827a\u5236\u9020\u3001EDA\u5de5\u5177\u3001\u534f\u8bae\u6807\u51c6\u7b49\u9886\u57df\u7684\u6280\u672f\u6587\u6863\u3002"},"ip-core/overview":{"id":"ip-core/overview","title":"IP\u6838\u6982\u8ff0","description":"\u4ec0\u4e48\u662fIP\u6838\uff1f","sidebar":"icDesignSidebar"},"process/intro":{"id":"process/intro","title":"\u5de5\u827a\u4e0e\u5236\u9020\u6982\u8ff0","description":"\u534a\u5bfc\u4f53\u5236\u9020\u5de5\u827a\u7b80\u4ecb","sidebar":"processSidebar"},"process/nodes/7nm-5nm":{"id":"process/nodes/7nm-5nm","title":"7nm/5nm\u5de5\u827a\u6280\u672f","description":"\u5de5\u827a\u7279\u70b9","sidebar":"processSidebar"},"process/nodes/finfet":{"id":"process/nodes/finfet","title":"finfet","description":"","sidebar":"processSidebar"},"process/packaging/sip":{"id":"process/packaging/sip","title":"sip","description":"","sidebar":"processSidebar"},"standards/bus/amba-axi":{"id":"standards/bus/amba-axi","title":"AMBA AXI \u534f\u8bae","description":"\u7b80\u4ecb","sidebar":"standardsSidebar"},"standards/bus/i2c-spi":{"id":"standards/bus/i2c-spi","title":"i2c-spi","description":"","sidebar":"standardsSidebar"},"standards/intro":{"id":"standards/intro","title":"\u534f\u8bae\u4e0e\u6807\u51c6\u6982\u8ff0","description":"\u4e3a\u4ec0\u4e48\u9700\u8981\u6807\u51c6\uff1f","sidebar":"standardsSidebar"},"standards/memory/ddr4-ddr5":{"id":"standards/memory/ddr4-ddr5","title":"DDR4/DDR5 \u534f\u8bae\u8be6\u89e3","description":"\u6982\u8ff0","sidebar":"standardsSidebar"}}}')}}]);