

================================================================
== Vitis HLS Report for 'Conv_sysarr'
================================================================
* Date:           Thu Jan 20 09:42:08 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3247|     3247| 32.470 us | 32.470 us |  3248|  3248|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dataflow_parent_loop_proc16_fu_522  |dataflow_parent_loop_proc16  |     2801|     2801| 28.010 us | 28.010 us |  2801|  2801|   none  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_150_1                    |        4|        4|         2|          1|          1|     4|    yes   |
        |- VITIS_LOOP_159_3_VITIS_LOOP_161_4   |      146|      146|         4|          1|          1|   144|    yes   |
        |- VITIS_LOOP_172_6_VITIS_LOOP_174_7   |       83|       83|         4|          1|          1|    81|    yes   |
        |- VITIS_LOOP_218_9_VITIS_LOOP_220_10  |      199|      199|         5|          1|          1|   196|    yes   |
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|     1017|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|    46|     4763|     6238|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      752|    -|
|Register             |        -|     -|     1927|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|    49|     6690|     8135|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     2|    ~0   |        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_dataflow_parent_loop_proc16_fu_522  |dataflow_parent_loop_proc16  |       16|  22|  4763|  6098|    0|
    |mul_30ns_32ns_62_1_1_U285               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_30ns_32ns_62_1_1_U287               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_30ns_32ns_62_1_1_U288               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_32s_32s_32_1_1_U282                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U283                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U284                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U286                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |       16|  46|  4763|  6238|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_10s_10ns_10_4_1_U290  |mac_muladd_10s_10s_10ns_10_4_1  | i0 * i1 + i2 |
    |mac_muladd_9s_9s_9ns_9_4_1_U289      |mac_muladd_9s_9s_9ns_9_4_1      | i0 * i1 + i2 |
    |mac_muladd_9s_9s_9ns_9_4_1_U291      |mac_muladd_9s_9s_9ns_9_4_1      | i0 * i1 + i2 |
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |data_l2_0_U    |data_l2_0    |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_1_U    |data_l2_0    |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_2_U    |data_l2_0    |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_3_U    |data_l2_0    |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |output_l1_0_U  |output_l1_0  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_1_U  |output_l1_0  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_2_U  |output_l1_0  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_3_U  |output_l1_0  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |weight_l2_0_U  |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_1_U  |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_2_U  |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_3_U  |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_0_U    |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_1_U    |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_2_U    |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_3_U    |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |             |       16|  0|   0|    0| 10240|  224|    16|       131072|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln150_fu_600_p2                                      |     +    |   0|  0|  37|          30|           1|
    |add_ln159_1_fu_701_p2                                    |     +    |   0|  0|  39|           1|          32|
    |add_ln159_fu_682_p2                                      |     +    |   0|  0|  69|          62|           1|
    |add_ln161_fu_723_p2                                      |     +    |   0|  0|  37|           1|          30|
    |add_ln172_1_fu_829_p2                                    |     +    |   0|  0|  39|           1|          32|
    |add_ln172_fu_810_p2                                      |     +    |   0|  0|  69|          62|           1|
    |add_ln174_fu_851_p2                                      |     +    |   0|  0|  37|           1|          30|
    |add_ln218_1_fu_948_p2                                    |     +    |   0|  0|  39|           1|          32|
    |add_ln218_fu_919_p2                                      |     +    |   0|  0|  69|          62|           1|
    |add_ln220_fu_942_p2                                      |     +    |   0|  0|  37|           1|          30|
    |add_ln226_1_fu_993_p2                                    |     +    |   0|  0|  39|          32|          32|
    |add_ln226_2_fu_1003_p2                                   |     +    |   0|  0|  39|          32|          32|
    |add_ln226_3_fu_1013_p2                                   |     +    |   0|  0|  39|          32|          32|
    |add_ln226_fu_983_p2                                      |     +    |   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state13_pp1_stage0_iter3                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state18_pp2_stage0_iter3                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state25_pp3_stage0_iter4                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1                         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln150_fu_595_p2                                     |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln159_fu_677_p2                                     |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln161_fu_688_p2                                     |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln172_fu_805_p2                                     |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln174_fu_816_p2                                     |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln218_fu_914_p2                                     |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln220_fu_925_p2                                     |   icmp   |   0|  0|  20|          30|          30|
    |ap_block_state1                                          |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc16_fu_522_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc16_fu_522_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |select_ln159_1_fu_707_p3                                 |  select  |   0|  0|  32|           1|          32|
    |select_ln159_fu_693_p3                                   |  select  |   0|  0|  30|           1|           1|
    |select_ln172_1_fu_835_p3                                 |  select  |   0|  0|  32|           1|          32|
    |select_ln172_fu_821_p3                                   |  select  |   0|  0|  30|           1|           1|
    |select_ln218_1_fu_954_p3                                 |  select  |   0|  0|  32|           1|          32|
    |select_ln218_fu_930_p3                                   |  select  |   0|  0|  30|           1|           1|
    |ap_enable_pp0                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp2                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp3                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|1017|         683|         745|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3        |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter3        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter4        |   9|          2|    1|          2|
    |ap_phi_mux_crs_phi_fu_438_p4   |   9|          2|   32|         64|
    |ap_phi_mux_ko_phi_fu_415_p4    |   9|          2|   30|         60|
    |ap_phi_mux_wh_1_phi_fu_515_p4  |   9|          2|   32|         64|
    |ap_phi_mux_wh_phi_fu_471_p4    |   9|          2|   32|         64|
    |bias_in_V_blk_n                |   9|          2|    1|          2|
    |bias_l1_0_address0             |  15|          3|    9|         27|
    |bias_l1_1_address0             |  15|          3|    9|         27|
    |bias_l1_2_address0             |  15|          3|    9|         27|
    |bias_l1_3_address0             |  15|          3|    9|         27|
    |co_reg_478                     |   9|          2|   30|         60|
    |conv_out_V_blk_n               |   9|          2|    1|          2|
    |crs_reg_434                    |   9|          2|   32|         64|
    |data_in_V_blk_n                |   9|          2|    1|          2|
    |data_l2_0_address0             |  15|          3|   10|         30|
    |data_l2_0_ce0                  |  15|          3|    1|          3|
    |data_l2_1_address0             |  15|          3|   10|         30|
    |data_l2_1_ce0                  |  15|          3|    1|          3|
    |data_l2_2_address0             |  15|          3|   10|         30|
    |data_l2_2_ce0                  |  15|          3|    1|          3|
    |data_l2_3_address0             |  15|          3|   10|         30|
    |data_l2_3_ce0                  |  15|          3|    1|          3|
    |indvar_flatten13_reg_489       |   9|          2|   62|        124|
    |indvar_flatten6_reg_456        |   9|          2|   62|        124|
    |indvar_flatten_reg_423         |   9|          2|   62|        124|
    |ko_1_reg_445                   |   9|          2|   30|         60|
    |ko_2_reg_500                   |   9|          2|   30|         60|
    |ko_reg_411                     |   9|          2|   30|         60|
    |output_l1_0_address0           |  15|          3|    9|         27|
    |output_l1_0_ce0                |  15|          3|    1|          3|
    |output_l1_0_we0                |   9|          2|    1|          2|
    |output_l1_1_address0           |  15|          3|    9|         27|
    |output_l1_1_ce0                |  15|          3|    1|          3|
    |output_l1_1_we0                |   9|          2|    1|          2|
    |output_l1_2_address0           |  15|          3|    9|         27|
    |output_l1_2_ce0                |  15|          3|    1|          3|
    |output_l1_2_we0                |   9|          2|    1|          2|
    |output_l1_3_address0           |  15|          3|    9|         27|
    |output_l1_3_ce0                |  15|          3|    1|          3|
    |output_l1_3_we0                |   9|          2|    1|          2|
    |weight_in_V_blk_n              |   9|          2|    1|          2|
    |weight_l2_0_address0           |  15|          3|    9|         27|
    |weight_l2_0_ce0                |  15|          3|    1|          3|
    |weight_l2_1_address0           |  15|          3|    9|         27|
    |weight_l2_1_ce0                |  15|          3|    1|          3|
    |weight_l2_2_address0           |  15|          3|    9|         27|
    |weight_l2_2_ce0                |  15|          3|    1|          3|
    |weight_l2_3_address0           |  15|          3|    9|         27|
    |weight_l2_3_ce0                |  15|          3|    1|          3|
    |wh_1_reg_511                   |   9|          2|   32|         64|
    |wh_reg_467                     |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 752|        159|  704|       1583|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                            |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |C_reg_1072                                                   |   32|   0|   32|          0|
    |RS_reg_1110                                                  |   32|   0|   32|          0|
    |WH_in_reg_1094                                               |   32|   0|   32|          0|
    |WH_reg_1082                                                  |   32|   0|   32|          0|
    |add_ln150_reg_1126                                           |   30|   0|   30|          0|
    |ap_CS_fsm                                                    |   15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                                      |    1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc16_fu_522_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc16_fu_522_ap_ready  |    1|   0|    1|          0|
    |bias_in_V_read_1_reg_1067                                    |  256|   0|  256|          0|
    |bias_in_V_read_3_reg_1089                                    |  256|   0|  256|          0|
    |bound11_reg_1230                                             |   62|   0|   62|          0|
    |bound4_reg_1191                                              |   62|   0|   62|          0|
    |bound_reg_1146                                               |   62|   0|   62|          0|
    |cast1_reg_1141                                               |   30|   0|   62|         32|
    |co_reg_478                                                   |   30|   0|   30|          0|
    |crs_reg_434                                                  |   32|   0|   32|          0|
    |div30_cast_reg_1058                                          |   30|   0|   30|          0|
    |div76_cast_reg_1185                                          |   30|   0|   30|          0|
    |empty_69_reg_1180                                            |   10|   0|   10|          0|
    |empty_71_reg_1225                                            |   10|   0|   10|          0|
    |grp_dataflow_parent_loop_proc16_fu_522_ap_start_reg          |    1|   0|    1|          0|
    |icmp_ln150_reg_1122                                          |    1|   0|    1|          0|
    |icmp_ln159_reg_1151                                          |    1|   0|    1|          0|
    |icmp_ln172_reg_1196                                          |    1|   0|    1|          0|
    |icmp_ln218_reg_1235                                          |    1|   0|    1|          0|
    |icmp_ln220_reg_1244                                          |    1|   0|    1|          0|
    |icmp_ln220_reg_1244_pp3_iter1_reg                            |    1|   0|    1|          0|
    |indvar_flatten13_reg_489                                     |   62|   0|   62|          0|
    |indvar_flatten6_reg_456                                      |   62|   0|   62|          0|
    |indvar_flatten_reg_423                                       |   62|   0|   62|          0|
    |ko_1_reg_445                                                 |   30|   0|   30|          0|
    |ko_2_reg_500                                                 |   30|   0|   30|          0|
    |ko_reg_411                                                   |   30|   0|   30|          0|
    |mul_ln147_reg_1100                                           |   32|   0|   32|          0|
    |select_ln159_1_reg_1160                                      |   32|   0|   32|          0|
    |select_ln172_1_reg_1205                                      |   32|   0|   32|          0|
    |select_ln218_1_reg_1264                                      |   32|   0|   32|          0|
    |select_ln218_reg_1249                                        |   30|   0|   30|          0|
    |tmp_reg_1131                                                 |   32|   0|   32|          0|
    |trunc_ln135_reg_1077                                         |    9|   0|    9|          0|
    |trunc_ln145_reg_1117                                         |    9|   0|    9|          0|
    |trunc_ln147_reg_1105                                         |    9|   0|    9|          0|
    |trunc_ln159_1_reg_1165                                       |    9|   0|    9|          0|
    |trunc_ln159_1_reg_1165_pp1_iter1_reg                         |    9|   0|    9|          0|
    |trunc_ln159_reg_1136                                         |    9|   0|    9|          0|
    |trunc_ln172_reg_1210                                         |   10|   0|   10|          0|
    |trunc_ln172_reg_1210_pp2_iter1_reg                           |   10|   0|   10|          0|
    |wh_1_reg_511                                                 |   32|   0|   32|          0|
    |wh_reg_467                                                   |   32|   0|   32|          0|
    |icmp_ln159_reg_1151                                          |   64|  32|    1|          0|
    |icmp_ln172_reg_1196                                          |   64|  32|    1|          0|
    |icmp_ln218_reg_1235                                          |   64|  32|    1|          0|
    |select_ln218_reg_1249                                        |   64|  32|   30|          0|
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                        | 1927| 128| 1736|         32|
    +-------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|bias_in_V_dout       |  in |  256|   ap_fifo  |   bias_in_V  |    pointer   |
|bias_in_V_empty_n    |  in |    1|   ap_fifo  |   bias_in_V  |    pointer   |
|bias_in_V_read       | out |    1|   ap_fifo  |   bias_in_V  |    pointer   |
|weight_in_V_dout     |  in |  256|   ap_fifo  |  weight_in_V |    pointer   |
|weight_in_V_empty_n  |  in |    1|   ap_fifo  |  weight_in_V |    pointer   |
|weight_in_V_read     | out |    1|   ap_fifo  |  weight_in_V |    pointer   |
|data_in_V_dout       |  in |  256|   ap_fifo  |   data_in_V  |    pointer   |
|data_in_V_empty_n    |  in |    1|   ap_fifo  |   data_in_V  |    pointer   |
|data_in_V_read       | out |    1|   ap_fifo  |   data_in_V  |    pointer   |
|conv_out_V_din       | out |  256|   ap_fifo  |  conv_out_V  |    pointer   |
|conv_out_V_full_n    |  in |    1|   ap_fifo  |  conv_out_V  |    pointer   |
|conv_out_V_write     | out |    1|   ap_fifo  |  conv_out_V  |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

