#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 10 21:33:00 2024
# Process ID: 15748
# Current directory: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent97016 C:\Users\conno\Documents\Stuff\UIUC\2024-2025\FALL\ECE385\final\repo\HUB75_testing\HUB75_testing.xpr
# Log file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/vivado.log
# Journal file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing\vivado.jou
# Running On: Connors_laptop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 34042 MB
#-----------------------------------------------------------
ststart_guopopen_project C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.xpWARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1099.250 ; gain = 294.445
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 21:44:09 2024...
imulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_modified' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_modified_behav -key {Behavioral:sim_1:Functional:tb1_modified} -tclbatch {tb1_modified.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb1_modified.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/input_image" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/screen_red" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/screen_green" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb1_modified/screen_blue" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1194.852 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1194.852 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1194.852 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_modified' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-32.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/test-bars-16-64x64.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.852 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.852 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1206.465 ; gain = 10.891
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1206.465 ; gain = 10.891
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,632,632
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1652,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
0,1780,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,1652
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,632
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,1396
632,1652,632
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,760,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,632,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
124,1020,1652
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
124,376,124
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1396,376
632,632,1652
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1652
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,1780,124
632,760,124
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,632
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,760,1144
0,1652,124
632,1020,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,632
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
760,0,0
632,1020,0
124,0,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
0,1020,632
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
376,1396,376
0,1780,1780
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,1528
252,1528,508
508,508,632
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,1528
632,1652,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,1780,252
632,760,252
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,632
124,760,252
124,760,1272
124,760,1272
124,760,1272
124,760,1272
124,632,252
632,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,1144,632
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
760,124,124
632,1144,124
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,124,632
252,1144,632
252,1272,508
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
252,252,1528
0,1528,508
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,1780,760
0,760,760
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,1396
124,252,376
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,1652,1528
632,632,1528
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1652
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,1652,1528
508,632,1528
632,1528,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
760,508,1652
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
632,1528,1528
508,1528,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,508,1652
508,1528,632
252,0,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
124,1020,1780
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,884
0,124,252
0,0,252
0,0,252
0,0,252
0,0,252
0,0,252
0,1144,1272
632,632,632
760,1780,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,1780,760
760,760,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,632,1780
760,1652,1780
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1652
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,1780,1780
632,760,1780
632,1780,1780
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
760,760,1652
632,632,760
124,1020,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
252,632,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,1272
632,632,1652
760,760,760
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,1780,760
760,760,760
760,632,1780
760,632,1780
760,632,1780
760,632,1780
632,1780,632
632,1780,632
632,1780,632
632,1780,632
632,1780,1652
632,1780,1652
632,760,1652
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
632,760,1780
760,760,1652
760,1780,1652
760,1780,1652
760,1780,1652
760,760,1652
760,760,1652
632,632,760
124,0,1904
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1020,884
124,1652,1528
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,1904,1780
124,884,760
0,1144,252
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,1020,1272
0,124,252
508,1528,1528
508,508,1528
632,508,1652
632,1652,632
632,1652,632
632,1652,1652
632,1652,1652
632,1652,1652
632,632,1652
632,632,1652
632,1652,1652
632,1652,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
632,1652,632
632,632,632
632,1652,1652
632,632,632
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,1780,1780
760,1780,1780
760,1780,760
760,1780,760
760,760,760
760,760,760
760,760,760
760,760,760
760,632,1780
376,1020,1780
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
376,0,760
632,1652,1144
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
632,1904,1396
124,0,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
124,1020,376
252,252,252
252,252,1272
252,252,252
376,376,376
376,376,376
376,1396,376
376,1396,1396
508,508,508
508,508,1528
508,508,1528
508,508,1528
508,1528,508
508,508,508
632,632,1652
632,632,632
632,1652,1652
632,1652,1652
632,1652,632
632,1652,1652
632,1652,1652
760,760,760
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,1780,760
760,1780,1780
760,1780,1780
760,760,1780
760,760,760
760,1780,1780
760,760,1780
760,1780,760
760,760,760
760,760,760
760,760,1780
760,760,1780
760,1780,760
760,1780,760
760,760,760
760,1020,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
760,0,252
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
252,1020,1396
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,1396
124,124,1144
124,124,124
124,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,632,632
632,632,632
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,1780,1780
760,760,760
760,760,1780
760,760,1780
760,760,1904
760,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,1144
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,1144,124
124,1144,1144
124,1144,124
252,252,1272
252,252,1272
252,1272,1272
376,376,376
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,508,1528
632,1652,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
632,632,632
760,760,760
760,760,760
760,760,760
760,1780,1780
760,1780,1780
760,760,760
760,760,1780
760,1780,1780
760,1780,760
760,1780,760
760,1780,760
760,1904,884
884,884,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,884
884,1904,884
884,760,1780
884,1020,1020
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,1020,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,1020,376
124,124,1144
124,124,124
252,124,1144
252,1272,252
252,1272,252
252,1272,252
376,1396,1396
376,376,376
376,1396,1396
376,1396,1396
508,508,1528
508,1528,508
508,508,1528
508,1528,1528
632,632,632
632,632,632
632,632,1652
632,632,1652
632,632,632
632,1652,1780
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1780
760,760,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
632,1652,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,1904,1144
884,884,124
252,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,124,1144
124,124,124
252,124,1144
252,252,1272
252,252,1272
252,1272,252
376,1272,1396
376,1396,1396
376,376,376
376,376,376
508,1528,508
508,508,1528
508,1528,508
508,1528,508
508,1528,1652
632,1652,1652
632,1652,632
632,632,1652
632,1652,1652
760,760,760
760,1780,1780
760,1780,1780
760,1780,1780
760,760,760
760,760,760
760,1780,1780
760,1780,760
760,760,760
760,760,1904
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,1904,884
884,1904,884
884,884,1904
884,884,1904
884,1904,884
884,1904,884
884,1780,1780
884,1020,124
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
884,1020,0
508,508,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
760,760,1144
632,1652,1144
124,1020,1272
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,0,252
124,1020,124
124,124,1144
124,1144,1144
376,376,376
376,1396,1396
508,508,508
508,508,1528
508,1528,1528
508,508,508
508,508,508
632,1652,632
632,1652,632
632,632,1652
632,1652,632
632,632,632
632,632,632
632,1652,1652
508,508,508
508,1528,1528
508,1528,1528
508,508,508
508,1528,1528
508,508,508
508,508,508
508,1528,1528
508,1528,1652
632,1652,632
632,1652,1652
632,1652,1652
632,632,1652
632,632,632
632,632,1652
632,632,1652
632,1652,1652
632,1652,632
632,632,632
632,632,1652
632,632,1652
632,1652,632
632,1652,632
632,1652,1652
760,1020,124
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
760,1020,1020
0,0,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,252,124
252,1272,1144
0,1020,1020
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,0
0,1020,1020
0,0,1020
0,1020,0
0,0,1020
760,1780,760
760,760,1780
760,760,1780
760,760,1780
760,760,760
760,760,760
884,884,884
884,884,884
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
884,884,884
884,884,884
124,124,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,124,124
124,1144,1144
124,1144,1144
124,124,124
124,124,1144
124,1144,1144
124,1144,124
124,124,124
124,124,124
124,124,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,124
252,0,124
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
252,0,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
0,1020,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,884,884
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
884,1904,1904
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
$finish called at time : 454592 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 214
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1210.922 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1210.922 ; gain = 0.859
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1210.922 ; gain = 0.859
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_pdp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_modified
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:54]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_slave(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.memory_initialization
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.display_buffer_bram
Compiling module xil_defaultlib.sync_pdp_ram(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.controller(BITS_PER_PIXEL=16)
Compiling module xil_defaultlib.tb1_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1215.234 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1215.234 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb1_modified_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb1_modified'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb1_modified_behav xil_defaultlib.tb1_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:69]
WARNING: [VRFC 10-3823] variable 'spi_ss' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv:98]
WARNING: [VRFC 10-3823] variable 'spi_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:54]
WARNING: [VRFC 10-3823] variable 'hub75_clk' might have multiple concurrent drivers [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:152]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_top.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb1_modified.dut.sync_pdp_ram.buffer_bottom.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
66666600
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
0,1020,1020
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1396,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1652,1652
252,1272,1272
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1904,0
0,1904,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1780
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1144,124
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,1144,1144
124,376,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,124,124
124,632,632
252,760,252
376,1396,884
376,1396,884
376,1396,884
376,1396,884
376,1396,884
376,884,760
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1396,0
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,252,1020
252,1528,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,1020,252
0,508,252
0,508,252
0,508,252
0,508,252
0,508,252
0,508,1780
124,1652,1144
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,376,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,124,1144
124,632,124
252,1272,760
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1780
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,884,0
252,1396,0
0,1396,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,252
0,376,508
0,376,508
0,376,508
0,376,508
0,376,508
0,1780,1020
252,1528,1272
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,1020,252
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
376,0,0
252,1528,0
0,0,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,252
0,1528,1272
124,1652,1144
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,1652,124
124,760,1528
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,1780
124,760,252
252,1272,252
252,1272,760
252,1272,760
252,1272,760
252,1272,760
252,1272,760
252,760,1780
252,1780,1144
252,884,124
252,884,124
252,884,124
252,884,124
252,884,124
252,1396,124
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,252
0,1396,124
0,1396,632
0,1396,632
0,1396,632
0,1396,632
0,1272,124
252,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,508,1272
376,0,1020
376,0,1020
376,0,1020
376,0,1020
376,0,1020
376,0,1020
252,508,1020
124,0,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1020,1272
124,1528,252
124,1652,252
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
124,124,760
252,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,884,1396
0,1396,1396
0,124,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1652
0,1144,1144
252,1780,760
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,1780,1780
252,252,1780
252,1780,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,760,1780
252,252,760
252,760,1780
376,252,760
376,252,760
376,252,760
376,252,760
376,252,760
376,252,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,1780,760
252,760,760
252,1780,760
252,252,760
252,252,760
252,252,760
252,252,760
252,252,760
252,1780,1272
124,0,1904
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
0,1528,884
252,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1396
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,0,1144
0,1528,1652
252,1272,252
376,884,884
376,884,884
376,884,884
376,884,884
376,376,376
376,884,376
376,376,376
376,884,376
376,376,376
376,376,376
376,376,376
376,376,376
376,376,376
376,252,1904
376,252,1904
376,252,1904
376,252,1904
376,252,1904
376,1780,1904
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1780
252,1904,1904
252,1904,1904
252,1904,1904
252,1904,1904
252,1904,1904
252,1396,1904
252,1904,1904
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
376,1396,1780
252,1272,376
0,508,884
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
0,508,376
252,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,1904
0,376,884
0,508,124
0,508,1652
0,508,1652
0,508,1652
0,508,1652
0,508,1652
0,0,632
252,252,760
376,1396,1396
376,1396,1396
376,1396,1396
376,1396,1396
376,884,884
376,884,884
376,376,884
376,376,884
376,1904,884
376,1904,376
376,1904,376
376,1904,376
376,1904,376
376,1904,376
376,1396,376
376,1272,1904
376,1272,1904
376,1272,1904
376,1272,1904
252,1904,1272
252,1904,1272
252,1904,1272
252,1904,1272
252,1904,760
252,1904,760
252,1396,760
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
252,1396,884
376,376,760
376,884,760
376,884,760
376,884,760
376,376,760
376,376,760
252,252,1396
0,0,884
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
0,1528,376
252,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,884,1904
0,1396,1396
0,1528,1144
0,508,632
0,508,632
0,508,632
0,508,632
0,508,632
0,0,124
252,1780,1780
252,1272,760
252,252,1780
252,1780,1272
252,760,252
252,1780,1780
252,760,760
252,1780,1780
252,1272,760
252,252,1780
252,760,760
252,1780,1780
252,760,252
252,1272,1272
252,252,252
252,760,760
252,1780,1272
252,252,252
252,760,760
252,1272,1272
252,1780,1780
376,376,376
376,884,884
376,1396,1396
376,1904,1904
376,376,376
376,376,376
376,884,884
376,884,1396
376,1396,1396
376,1396,1396
376,1396,1904
376,1904,1904
376,1904,1904
376,1904,376
376,1904,376
376,376,376
376,376,376
376,376,376
376,376,376
376,1272,884
124,508,1904
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
124,0,376
252,1904,1904
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,1652
252,1904,632
0,1020,1144
0,508,124
0,508,124
0,508,124
0,508,124
0,508,124
0,1528,124
124,124,124
124,1144,1652
124,1144,124
124,1144,124
124,1144,124
124,632,1144
124,1652,632
252,1272,252
252,252,1780
252,1272,760
252,252,1780
252,760,252
252,1272,1272
252,252,1780
252,252,252
252,760,760
252,760,760
252,760,252
252,760,760
252,760,760
376,376,376
376,1904,1904
376,1396,1396
376,376,376
376,1904,1904
376,884,884
376,1904,376
376,884,884
376,1904,1904
376,376,884
376,1396,1396
376,1904,1904
376,376,884
376,884,1396
376,1396,1396
376,1396,1396
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,1396,376
376,508,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,0,124
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,508
124,508,632
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,632
0,0,508
0,1020,1020
0,0,508
124,1652,124
124,632,1144
124,1652,124
124,1652,632
124,124,1144
124,632,1652
124,632,1652
252,760,252
252,252,1780
252,1780,1272
252,1272,760
252,252,252
252,1272,1272
252,760,252
252,1272,760
252,1780,1780
252,252,252
376,376,376
376,376,376
376,376,376
376,1904,1904
376,1904,1904
376,1396,1396
376,884,884
376,376,376
376,1396,1904
376,376,884
376,1396,1904
376,1904,376
376,884,1396
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,884
376,884,1396
376,884,1396
376,1904,884
376,1528,508
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,376,508
124,508,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,1144
0,508,1020
0,1528,1528
0,508,1020
124,124,632
124,1144,1652
124,1652,632
124,124,1144
124,632,1652
124,1144,124
124,1144,124
252,760,252
252,252,1780
252,1780,1272
252,1272,760
252,760,760
252,1780,1780
252,760,252
252,1272,760
252,1780,1780
252,252,252
376,376,376
376,376,376
376,376,376
376,1904,1904
376,1904,1904
376,1396,1396
376,376,884
376,1904,1904
376,884,1396
376,1904,376
376,884,1396
376,1904,376
376,376,884
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,1396
376,884,1396
376,1396,884
376,1528,508
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,376,0
124,508,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,508,1144
0,0,508
0,1020,1020
124,0,508
124,1652,124
124,632,1144
124,1652,124
124,1652,632
124,124,1144
124,632,1652
124,632,1652
252,252,1780
252,1780,1272
252,1272,760
252,760,760
252,252,252
252,1272,1272
252,252,1780
252,252,1780
252,1272,1272
252,1780,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
376,1396,1396
376,884,884
376,1904,376
376,1396,1396
376,376,884
376,1396,1904
376,376,884
376,884,1396
376,1904,376
376,376,884
376,884,1396
376,884,1396
376,1396,1904
376,1396,1904
376,1904,376
376,1904,376
376,884,1904
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1904,1780
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1904,1528
376,1396,1020
124,1020,1144
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,124
0,1020,1144
0,0,508
0,1020,1020
124,0,508
124,1144,1652
124,124,632
124,632,1144
124,632,1652
124,1652,632
124,124,1144
124,124,1144
252,1780,1272
252,1272,760
252,760,252
252,760,252
252,1780,1780
252,760,760
252,1780,1272
252,1272,760
252,1780,1780
376,376,376
376,884,884
376,884,884
376,884,884
376,376,376
376,376,376
376,1904,1904
376,884,1396
376,376,376
376,1396,1904
376,376,884
376,1396,1904
376,1904,376
376,884,1396
376,1396,1904
376,1904,376
376,1904,376
376,376,884
376,376,884
376,884,1396
376,884,1396
376,1904,884
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,1528,0
376,376,1780
376,376,1528
376,376,1528
376,376,1528
376,376,1528
376,376,1528
376,376,1528
252,1780,1528
0,508,1652
0,0,124
0,0,124
0,0,124
0,0,124
0,0,124
0,0,1144
0,508,0
0,0,508
0,1528,508
124,1144,124
124,632,1652
252,252,1272
252,1272,760
252,760,1780
252,252,1272
252,1272,252
252,1780,1272
252,760,252
252,1272,760
252,1780,1272
252,252,252
252,252,252
252,760,760
252,1272,1272
252,1780,1780
252,1780,1780
252,1272,1272
252,760,760
252,252,252
252,1272,1272
252,760,760
252,1780,1780
252,760,1272
252,1780,1780
252,760,760
252,1272,1780
252,252,252
252,252,760
252,1272,1780
252,1780,1780
252,1780,252
252,252,252
252,252,760
252,252,760
252,760,1272
252,760,1272
252,1780,760
376,508,1020
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
376,1528,508
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,1144,1020
124,632,508
0,508,508
0,508,0
0,508,0
0,508,0
0,508,0
0,508,0
0,508,508
0,1020,508
0,508,0
0,1020,508
376,884,376
376,1396,884
376,376,1904
376,1396,884
376,376,376
376,1396,1396
376,376,376
376,1396,1396
376,1904,1904
376,884,884
376,1904,1904
376,376,376
376,1396,1396
376,376,376
0,1020,508
0,0,0
0,508,508
0,1020,1020
0,1528,1528
0,0,0
0,508,508
0,1020,1020
0,1528,1528
0,1528,1528
0,0,0
0,0,508
0,508,508
0,508,1020
0,1020,1020
0,1020,1020
0,1020,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,508,1020
124,0,1020
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
124,1020,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,508,508
0,1528,1528
0,508,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,508
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1528,0
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,508,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,508,508
0,508,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,508
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1396,1396
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,508,0
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1528,1528
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,0,0
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
376,884,884
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,1904,1904
376,884,884
0,1020,1020
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,0,0
0,1020,1020
0,0,0
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
0,1020,1020
$finish called at time : 454664 ns : File "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv" Line 214
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1215.234 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1215.234 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1215.234 ; gain = 0.000
set_property top tb1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: xsimkernel Simulation Memory Usage: 18992 KB (Peak: 18992 KB), Simulation CPU Usage: 10796 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 21:43:54 2024...
