<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>XCoreInstrInfo.cpp source code [llvm/llvm/lib/Target/XCore/XCoreInstrInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::XCore::CondCode "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/XCore/XCoreInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>XCore</a>/<a href='XCoreInstrInfo.cpp.html'>XCoreInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- XCoreInstrInfo.cpp - XCore Instruction Information ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the XCore implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="XCoreInstrInfo.h.html">"XCoreInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="XCore.h.html">"XCore.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="XCoreMachineFunctionInfo.h.html">"XCoreMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="31">31</th><td><u>#include <span class='error' title="&apos;XCoreGenInstrInfo.inc&apos; file not found">"XCoreGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="34">34</th><td><b>namespace</b> <span class="namespace">XCore</span> {</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <i>// XCore Condition Codes</i></td></tr>
<tr><th id="37">37</th><td>  <b>enum</b> <dfn class="type def" id="llvm::XCore::CondCode" title='llvm::XCore::CondCode' data-ref="llvm::XCore::CondCode">CondCode</dfn> {</td></tr>
<tr><th id="38">38</th><td>    <dfn class="enum" id="llvm::XCore::CondCode::COND_TRUE" title='llvm::XCore::CondCode::COND_TRUE' data-ref="llvm::XCore::CondCode::COND_TRUE">COND_TRUE</dfn>,</td></tr>
<tr><th id="39">39</th><td>    <dfn class="enum" id="llvm::XCore::CondCode::COND_FALSE" title='llvm::XCore::CondCode::COND_FALSE' data-ref="llvm::XCore::CondCode::COND_FALSE">COND_FALSE</dfn>,</td></tr>
<tr><th id="40">40</th><td>    <dfn class="enum" id="llvm::XCore::CondCode::COND_INVALID" title='llvm::XCore::CondCode::COND_INVALID' data-ref="llvm::XCore::CondCode::COND_INVALID">COND_INVALID</dfn></td></tr>
<tr><th id="41">41</th><td>  };</td></tr>
<tr><th id="42">42</th><td>}</td></tr>
<tr><th id="43">43</th><td>}</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="46">46</th><td><em>void</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::<dfn class="virtual decl def" id="_ZN4llvm14XCoreInstrInfo6anchorEv" title='llvm::XCoreInstrInfo::anchor' data-ref="_ZN4llvm14XCoreInstrInfo6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm14XCoreInstrInfoC1Ev" title='llvm::XCoreInstrInfo::XCoreInstrInfo' data-ref="_ZN4llvm14XCoreInstrInfoC1Ev">XCoreInstrInfo</dfn>()</td></tr>
<tr><th id="49">49</th><td>  : XCoreGenInstrInfo(XCore::ADJCALLSTACKDOWN, XCore::ADJCALLSTACKUP),</td></tr>
<tr><th id="50">50</th><td>    RI() {</td></tr>
<tr><th id="51">51</th><td>}</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9isZeroImmRKN4llvm14MachineOperandE" title='isZeroImm' data-type='bool isZeroImm(const llvm::MachineOperand &amp; op)' data-ref="_ZL9isZeroImmRKN4llvm14MachineOperandE">isZeroImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1op" title='op' data-type='const llvm::MachineOperand &amp;' data-ref="1op">op</dfn>) {</td></tr>
<tr><th id="54">54</th><td>  <b>return</b> <a class="local col1 ref" href="#1op" title='op' data-ref="1op">op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col1 ref" href="#1op" title='op' data-ref="1op">op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>;</td></tr>
<tr><th id="55">55</th><td>}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i class="doc">/// isLoadFromStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">/// load from a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">/// the destination along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">/// any side effects other than loading from the stack slot.</i></td></tr>
<tr><th id="62">62</th><td><em>unsigned</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14XCoreInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::XCoreInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm14XCoreInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="2MI">MI</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                             <em>int</em> &amp;<dfn class="local col3 decl" id="3FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="3FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="64">64</th><td>  <em>int</em> <dfn class="local col4 decl" id="4Opcode" title='Opcode' data-type='int' data-ref="4Opcode">Opcode</dfn> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="65">65</th><td>  <b>if</b> (Opcode == XCore::<span class='error' title="no member named &apos;LDWFI&apos; in namespace &apos;llvm::XCore&apos;">LDWFI</span>)</td></tr>
<tr><th id="66">66</th><td>  {</td></tr>
<tr><th id="67">67</th><td>    <b>if</b> ((<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) &amp;&amp;  <i>// is a stack slot</i></td></tr>
<tr><th id="68">68</th><td>        (<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) &amp;&amp; <i>// the imm is zero</i></td></tr>
<tr><th id="69">69</th><td>        (<a class="tu ref" href="#_ZL9isZeroImmRKN4llvm14MachineOperandE" title='isZeroImm' data-use='c' data-ref="_ZL9isZeroImmRKN4llvm14MachineOperandE">isZeroImm</a>(<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)))) {</td></tr>
<tr><th id="70">70</th><td>      <a class="local col3 ref" href="#3FrameIndex" title='FrameIndex' data-ref="3FrameIndex">FrameIndex</a> = <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="71">71</th><td>      <b>return</b> <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="72">72</th><td>    }</td></tr>
<tr><th id="73">73</th><td>  }</td></tr>
<tr><th id="74">74</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="75">75</th><td>}</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i class="doc">/// isStoreToStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  /// store to a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  /// the source reg along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">  /// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">  /// any side effects other than storing to the stack slot.</i></td></tr>
<tr><th id="82">82</th><td><em>unsigned</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14XCoreInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::XCoreInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm14XCoreInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn>,</td></tr>
<tr><th id="83">83</th><td>                                            <em>int</em> &amp;<dfn class="local col6 decl" id="6FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="6FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="84">84</th><td>  <em>int</em> <dfn class="local col7 decl" id="7Opcode" title='Opcode' data-type='int' data-ref="7Opcode">Opcode</dfn> = <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="85">85</th><td>  <b>if</b> (Opcode == XCore::<span class='error' title="no member named &apos;STWFI&apos; in namespace &apos;llvm::XCore&apos;">STWFI</span>)</td></tr>
<tr><th id="86">86</th><td>  {</td></tr>
<tr><th id="87">87</th><td>    <b>if</b> ((<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) &amp;&amp;  <i>// is a stack slot</i></td></tr>
<tr><th id="88">88</th><td>        (<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) &amp;&amp; <i>// the imm is zero</i></td></tr>
<tr><th id="89">89</th><td>        (<a class="tu ref" href="#_ZL9isZeroImmRKN4llvm14MachineOperandE" title='isZeroImm' data-use='c' data-ref="_ZL9isZeroImmRKN4llvm14MachineOperandE">isZeroImm</a>(<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)))) {</td></tr>
<tr><th id="90">90</th><td>      <a class="local col6 ref" href="#6FrameIndex" title='FrameIndex' data-ref="6FrameIndex">FrameIndex</a> = <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="91">91</th><td>      <b>return</b> <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="92">92</th><td>    }</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="95">95</th><td>}</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i  data-doc="_ZL5IsBRUj">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="98">98</th><td><i  data-doc="_ZL5IsBRUj">// Branch Analysis</i></td></tr>
<tr><th id="99">99</th><td><i  data-doc="_ZL5IsBRUj">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL5IsBRUj" title='IsBRU' data-type='bool IsBRU(unsigned int BrOpc)' data-ref="_ZL5IsBRUj">IsBRU</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="8BrOpc" title='BrOpc' data-type='unsigned int' data-ref="8BrOpc">BrOpc</dfn>) {</td></tr>
<tr><th id="102">102</th><td>  <b>return</b> BrOpc == XCore::<span class='error' title="no member named &apos;BRFU_u6&apos; in namespace &apos;llvm::XCore&apos;">BRFU_u6</span></td></tr>
<tr><th id="103">103</th><td>      || BrOpc == XCore::<span class='error' title="no member named &apos;BRFU_lu6&apos; in namespace &apos;llvm::XCore&apos;">BRFU_lu6</span></td></tr>
<tr><th id="104">104</th><td>      || BrOpc == XCore::<span class='error' title="no member named &apos;BRBU_u6&apos; in namespace &apos;llvm::XCore&apos;">BRBU_u6</span></td></tr>
<tr><th id="105">105</th><td>      || BrOpc == XCore::<span class='error' title="no member named &apos;BRBU_lu6&apos; in namespace &apos;llvm::XCore&apos;">BRBU_lu6</span>;</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL5IsBRTj" title='IsBRT' data-type='bool IsBRT(unsigned int BrOpc)' data-ref="_ZL5IsBRTj">IsBRT</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9BrOpc" title='BrOpc' data-type='unsigned int' data-ref="9BrOpc">BrOpc</dfn>) {</td></tr>
<tr><th id="109">109</th><td>  <b>return</b> BrOpc == XCore::<span class='error' title="no member named &apos;BRFT_ru6&apos; in namespace &apos;llvm::XCore&apos;">BRFT_ru6</span></td></tr>
<tr><th id="110">110</th><td>      || BrOpc == XCore::<span class='error' title="no member named &apos;BRFT_lru6&apos; in namespace &apos;llvm::XCore&apos;">BRFT_lru6</span></td></tr>
<tr><th id="111">111</th><td>      || BrOpc == XCore::<span class='error' title="no member named &apos;BRBT_ru6&apos; in namespace &apos;llvm::XCore&apos;">BRBT_ru6</span></td></tr>
<tr><th id="112">112</th><td>      || BrOpc == XCore::<span class='error' title="no member named &apos;BRBT_lru6&apos; in namespace &apos;llvm::XCore&apos;">BRBT_lru6</span>;</td></tr>
<tr><th id="113">113</th><td>}</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL5IsBRFj" title='IsBRF' data-type='bool IsBRF(unsigned int BrOpc)' data-ref="_ZL5IsBRFj">IsBRF</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="10BrOpc" title='BrOpc' data-type='unsigned int' data-ref="10BrOpc">BrOpc</dfn>) {</td></tr>
<tr><th id="116">116</th><td>  <b>return</b> BrOpc == XCore::<span class='error' title="no member named &apos;BRFF_ru6&apos; in namespace &apos;llvm::XCore&apos;">BRFF_ru6</span></td></tr>
<tr><th id="117">117</th><td>      || BrOpc == XCore::<span class='error' title="no member named &apos;BRFF_lru6&apos; in namespace &apos;llvm::XCore&apos;">BRFF_lru6</span></td></tr>
<tr><th id="118">118</th><td>      || BrOpc == XCore::<span class='error' title="no member named &apos;BRBF_ru6&apos; in namespace &apos;llvm::XCore&apos;">BRBF_ru6</span></td></tr>
<tr><th id="119">119</th><td>      || BrOpc == XCore::<span class='error' title="no member named &apos;BRBF_lru6&apos; in namespace &apos;llvm::XCore&apos;">BRBF_lru6</span>;</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL12IsCondBranchj" title='IsCondBranch' data-type='bool IsCondBranch(unsigned int BrOpc)' data-ref="_ZL12IsCondBranchj">IsCondBranch</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="11BrOpc" title='BrOpc' data-type='unsigned int' data-ref="11BrOpc">BrOpc</dfn>) {</td></tr>
<tr><th id="123">123</th><td>  <b>return</b> <a class="tu ref" href="#_ZL5IsBRFj" title='IsBRF' data-use='c' data-ref="_ZL5IsBRFj">IsBRF</a>(<a class="local col1 ref" href="#11BrOpc" title='BrOpc' data-ref="11BrOpc">BrOpc</a>) || <a class="tu ref" href="#_ZL5IsBRTj" title='IsBRT' data-use='c' data-ref="_ZL5IsBRTj">IsBRT</a>(<a class="local col1 ref" href="#11BrOpc" title='BrOpc' data-ref="11BrOpc">BrOpc</a>);</td></tr>
<tr><th id="124">124</th><td>}</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL7IsBR_JTj" title='IsBR_JT' data-type='bool IsBR_JT(unsigned int BrOpc)' data-ref="_ZL7IsBR_JTj">IsBR_JT</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12BrOpc" title='BrOpc' data-type='unsigned int' data-ref="12BrOpc">BrOpc</dfn>) {</td></tr>
<tr><th id="127">127</th><td>  <b>return</b> BrOpc == XCore::<span class='error' title="no member named &apos;BR_JT&apos; in namespace &apos;llvm::XCore&apos;">BR_JT</span></td></tr>
<tr><th id="128">128</th><td>      || BrOpc == XCore::<span class='error' title="no member named &apos;BR_JT32&apos; in namespace &apos;llvm::XCore&apos;">BR_JT32</span>;</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i class="doc" data-doc="_ZL20GetCondFromBranchOpcj">/// GetCondFromBranchOpc - Return the XCore CC that matches</i></td></tr>
<tr><th id="132">132</th><td><i class="doc" data-doc="_ZL20GetCondFromBranchOpcj">/// the correspondent Branch instruction opcode.</i></td></tr>
<tr><th id="133">133</th><td><em>static</em> <span class="namespace">XCore::</span><a class="type" href="#llvm::XCore::CondCode" title='llvm::XCore::CondCode' data-ref="llvm::XCore::CondCode">CondCode</a> <dfn class="tu decl def" id="_ZL20GetCondFromBranchOpcj" title='GetCondFromBranchOpc' data-type='XCore::CondCode GetCondFromBranchOpc(unsigned int BrOpc)' data-ref="_ZL20GetCondFromBranchOpcj">GetCondFromBranchOpc</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13BrOpc" title='BrOpc' data-type='unsigned int' data-ref="13BrOpc">BrOpc</dfn>)</td></tr>
<tr><th id="134">134</th><td>{</td></tr>
<tr><th id="135">135</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL5IsBRTj" title='IsBRT' data-use='c' data-ref="_ZL5IsBRTj">IsBRT</a>(<a class="local col3 ref" href="#13BrOpc" title='BrOpc' data-ref="13BrOpc">BrOpc</a>)) {</td></tr>
<tr><th id="136">136</th><td>    <b>return</b> <span class="namespace">XCore::</span><a class="enum" href="#llvm::XCore::CondCode::COND_TRUE" title='llvm::XCore::CondCode::COND_TRUE' data-ref="llvm::XCore::CondCode::COND_TRUE">COND_TRUE</a>;</td></tr>
<tr><th id="137">137</th><td>  } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL5IsBRFj" title='IsBRF' data-use='c' data-ref="_ZL5IsBRFj">IsBRF</a>(<a class="local col3 ref" href="#13BrOpc" title='BrOpc' data-ref="13BrOpc">BrOpc</a>)) {</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> <span class="namespace">XCore::</span><a class="enum" href="#llvm::XCore::CondCode::COND_FALSE" title='llvm::XCore::CondCode::COND_FALSE' data-ref="llvm::XCore::CondCode::COND_FALSE">COND_FALSE</a>;</td></tr>
<tr><th id="139">139</th><td>  } <b>else</b> {</td></tr>
<tr><th id="140">140</th><td>    <b>return</b> <span class="namespace">XCore::</span><a class="enum" href="#llvm::XCore::CondCode::COND_INVALID" title='llvm::XCore::CondCode::COND_INVALID' data-ref="llvm::XCore::CondCode::COND_INVALID">COND_INVALID</a>;</td></tr>
<tr><th id="141">141</th><td>  }</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i class="doc" data-doc="_ZL21GetCondBranchFromCondN4llvm5XCore8CondCodeE">/// GetCondBranchFromCond - Return the Branch instruction</i></td></tr>
<tr><th id="145">145</th><td><i class="doc" data-doc="_ZL21GetCondBranchFromCondN4llvm5XCore8CondCodeE">/// opcode that matches the cc.</i></td></tr>
<tr><th id="146">146</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="tu decl def" id="_ZL21GetCondBranchFromCondN4llvm5XCore8CondCodeE" title='GetCondBranchFromCond' data-type='unsigned int GetCondBranchFromCond(XCore::CondCode CC)' data-ref="_ZL21GetCondBranchFromCondN4llvm5XCore8CondCodeE">GetCondBranchFromCond</dfn>(<span class="namespace">XCore::</span><a class="type" href="#llvm::XCore::CondCode" title='llvm::XCore::CondCode' data-ref="llvm::XCore::CondCode">CondCode</a> <dfn class="local col4 decl" id="14CC" title='CC' data-type='XCore::CondCode' data-ref="14CC">CC</dfn>)</td></tr>
<tr><th id="147">147</th><td>{</td></tr>
<tr><th id="148">148</th><td>  <b>switch</b> (<a class="local col4 ref" href="#14CC" title='CC' data-ref="14CC">CC</a>) {</td></tr>
<tr><th id="149">149</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Illegal condition code!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/XCore/XCoreInstrInfo.cpp&quot;, 149)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Illegal condition code!"</q>);</td></tr>
<tr><th id="150">150</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="#llvm::XCore::CondCode::COND_TRUE" title='llvm::XCore::CondCode::COND_TRUE' data-ref="llvm::XCore::CondCode::COND_TRUE">COND_TRUE</a>   : <b>return</b> XCore::<span class='error' title="no member named &apos;BRFT_lru6&apos; in namespace &apos;llvm::XCore&apos;">BRFT_lru6</span>;</td></tr>
<tr><th id="151">151</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="#llvm::XCore::CondCode::COND_FALSE" title='llvm::XCore::CondCode::COND_FALSE' data-ref="llvm::XCore::CondCode::COND_FALSE">COND_FALSE</a>  : <b>return</b> XCore::<span class='error' title="no member named &apos;BRFF_lru6&apos; in namespace &apos;llvm::XCore&apos;">BRFF_lru6</span>;</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i class="doc" data-doc="_ZL26GetOppositeBranchConditionN4llvm5XCore8CondCodeE">/// GetOppositeBranchCondition - Return the inverse of the specified</i></td></tr>
<tr><th id="156">156</th><td><i class="doc" data-doc="_ZL26GetOppositeBranchConditionN4llvm5XCore8CondCodeE">/// condition, e.g. turning COND_E to COND_NE.</i></td></tr>
<tr><th id="157">157</th><td><em>static</em> <b>inline</b> <span class="namespace">XCore::</span><a class="type" href="#llvm::XCore::CondCode" title='llvm::XCore::CondCode' data-ref="llvm::XCore::CondCode">CondCode</a> <dfn class="tu decl def" id="_ZL26GetOppositeBranchConditionN4llvm5XCore8CondCodeE" title='GetOppositeBranchCondition' data-type='XCore::CondCode GetOppositeBranchCondition(XCore::CondCode CC)' data-ref="_ZL26GetOppositeBranchConditionN4llvm5XCore8CondCodeE">GetOppositeBranchCondition</dfn>(<span class="namespace">XCore::</span><a class="type" href="#llvm::XCore::CondCode" title='llvm::XCore::CondCode' data-ref="llvm::XCore::CondCode">CondCode</a> <dfn class="local col5 decl" id="15CC" title='CC' data-type='XCore::CondCode' data-ref="15CC">CC</dfn>)</td></tr>
<tr><th id="158">158</th><td>{</td></tr>
<tr><th id="159">159</th><td>  <b>switch</b> (<a class="local col5 ref" href="#15CC" title='CC' data-ref="15CC">CC</a>) {</td></tr>
<tr><th id="160">160</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Illegal condition code!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/XCore/XCoreInstrInfo.cpp&quot;, 160)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Illegal condition code!"</q>);</td></tr>
<tr><th id="161">161</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="#llvm::XCore::CondCode::COND_TRUE" title='llvm::XCore::CondCode::COND_TRUE' data-ref="llvm::XCore::CondCode::COND_TRUE">COND_TRUE</a>   : <b>return</b> <span class="namespace">XCore::</span><a class="enum" href="#llvm::XCore::CondCode::COND_FALSE" title='llvm::XCore::CondCode::COND_FALSE' data-ref="llvm::XCore::CondCode::COND_FALSE">COND_FALSE</a>;</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> <span class="namespace">XCore::</span><a class="enum" href="#llvm::XCore::CondCode::COND_FALSE" title='llvm::XCore::CondCode::COND_FALSE' data-ref="llvm::XCore::CondCode::COND_FALSE">COND_FALSE</a>  : <b>return</b> <span class="namespace">XCore::</span><a class="enum" href="#llvm::XCore::CondCode::COND_TRUE" title='llvm::XCore::CondCode::COND_TRUE' data-ref="llvm::XCore::CondCode::COND_TRUE">COND_TRUE</a>;</td></tr>
<tr><th id="163">163</th><td>  }</td></tr>
<tr><th id="164">164</th><td>}</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i class="doc">/// AnalyzeBranch - Analyze the branching code at the end of MBB, returning</i></td></tr>
<tr><th id="167">167</th><td><i class="doc">/// true if it cannot be understood (e.g. it's a switch dispatch or isn't</i></td></tr>
<tr><th id="168">168</th><td><i class="doc">/// implemented for a target).  Upon success, this returns false and returns</i></td></tr>
<tr><th id="169">169</th><td><i class="doc">/// with the following information in various cases:</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">///</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">/// 1. If this block ends with no branches (it just falls through to its succ)</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">///    just return false, leaving TBB/FBB null.</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">/// 2. If this block ends with only an unconditional branch, it sets TBB to be</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">///    the destination block.</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">/// 3. If this block ends with an conditional branch and it falls through to</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">///    an successor block, it sets TBB to be the branch destination block and a</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">///    list of operands that evaluate the condition. These</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">///    operands can be passed to other TargetInstrInfo methods to create new</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">///    branches.</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">/// 4. If this block ends with an conditional branch and an unconditional</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">///    block, it returns the 'true' destination in TBB, the 'false' destination</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">///    in FBB, and a list of operands that evaluate the condition. These</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">///    operands can be passed to other TargetInstrInfo methods to create new</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">///    branches.</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">///</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">/// Note that removeBranch and insertBranch must be implemented to support</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">/// cases where this method returns success.</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">///</i></td></tr>
<tr><th id="189">189</th><td><em>bool</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14XCoreInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::XCoreInstrInfo::analyzeBranch' data-ref="_ZNK4llvm14XCoreInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="16MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="16MBB">MBB</dfn>,</td></tr>
<tr><th id="190">190</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="17TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="17TBB">TBB</dfn>,</td></tr>
<tr><th id="191">191</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="18FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="18FBB">FBB</dfn>,</td></tr>
<tr><th id="192">192</th><td>                                   <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="19Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="19Cond">Cond</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                   <em>bool</em> <dfn class="local col0 decl" id="20AllowModify" title='AllowModify' data-type='bool' data-ref="20AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="194">194</th><td>  <i>// If the block has no terminators, it just falls into the block after it.</i></td></tr>
<tr><th id="195">195</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="21I" title='I' data-type='MachineBasicBlock::iterator' data-ref="21I">I</dfn> = <a class="local col6 ref" href="#16MBB" title='MBB' data-ref="16MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (<a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#16MBB" title='MBB' data-ref="16MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="197">197</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*I))</td></tr>
<tr><th id="200">200</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <i>// Get the last instruction in the block.</i></td></tr>
<tr><th id="203">203</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="22LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="22LastInst">LastInst</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="206">206</th><td>  <b>if</b> (I == MBB.begin() || !<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*--I)) {</td></tr>
<tr><th id="207">207</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL5IsBRUj" title='IsBRU' data-use='c' data-ref="_ZL5IsBRUj">IsBRU</a>(<a class="local col2 ref" href="#22LastInst" title='LastInst' data-ref="22LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="208">208</th><td>      <a class="local col7 ref" href="#17TBB" title='TBB' data-ref="17TBB">TBB</a> = <a class="local col2 ref" href="#22LastInst" title='LastInst' data-ref="22LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="209">209</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="210">210</th><td>    }</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>    <span class="namespace">XCore::</span><a class="type" href="#llvm::XCore::CondCode" title='llvm::XCore::CondCode' data-ref="llvm::XCore::CondCode">CondCode</a> <dfn class="local col3 decl" id="23BranchCode" title='BranchCode' data-type='XCore::CondCode' data-ref="23BranchCode">BranchCode</dfn> = <a class="tu ref" href="#_ZL20GetCondFromBranchOpcj" title='GetCondFromBranchOpc' data-use='c' data-ref="_ZL20GetCondFromBranchOpcj">GetCondFromBranchOpc</a>(<a class="local col2 ref" href="#22LastInst" title='LastInst' data-ref="22LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="213">213</th><td>    <b>if</b> (<a class="local col3 ref" href="#23BranchCode" title='BranchCode' data-ref="23BranchCode">BranchCode</a> == <span class="namespace">XCore::</span><a class="enum" href="#llvm::XCore::CondCode::COND_INVALID" title='llvm::XCore::CondCode::COND_INVALID' data-ref="llvm::XCore::CondCode::COND_INVALID">COND_INVALID</a>)</td></tr>
<tr><th id="214">214</th><td>      <b>return</b> <b>true</b>;  <i>// Can't handle indirect branch.</i></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>    <i>// Conditional branch</i></td></tr>
<tr><th id="217">217</th><td><i>    // Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <a class="local col7 ref" href="#17TBB" title='TBB' data-ref="17TBB">TBB</a> = <a class="local col2 ref" href="#22LastInst" title='LastInst' data-ref="22LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="220">220</th><td>    <a class="local col9 ref" href="#19Cond" title='Cond' data-ref="19Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col3 ref" href="#23BranchCode" title='BranchCode' data-ref="23BranchCode">BranchCode</a>));</td></tr>
<tr><th id="221">221</th><td>    <a class="local col9 ref" href="#19Cond" title='Cond' data-ref="19Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#22LastInst" title='LastInst' data-ref="22LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="223">223</th><td>  }</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i>// Get the instruction before it if it's a terminator.</i></td></tr>
<tr><th id="226">226</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="24SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr *' data-ref="24SecondLastInst">SecondLastInst</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i>// If there are three terminators, we don't know what sort of block this is.</i></td></tr>
<tr><th id="229">229</th><td>  <b>if</b> (SecondLastInst &amp;&amp; I != MBB.begin() &amp;&amp; <span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*--I))</td></tr>
<tr><th id="230">230</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25SecondLastOpc" title='SecondLastOpc' data-type='unsigned int' data-ref="25SecondLastOpc">SecondLastOpc</dfn>    = <a class="local col4 ref" href="#24SecondLastInst" title='SecondLastInst' data-ref="24SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="233">233</th><td>  <span class="namespace">XCore::</span><a class="type" href="#llvm::XCore::CondCode" title='llvm::XCore::CondCode' data-ref="llvm::XCore::CondCode">CondCode</a> <dfn class="local col6 decl" id="26BranchCode" title='BranchCode' data-type='XCore::CondCode' data-ref="26BranchCode">BranchCode</dfn> = <a class="tu ref" href="#_ZL20GetCondFromBranchOpcj" title='GetCondFromBranchOpc' data-use='c' data-ref="_ZL20GetCondFromBranchOpcj">GetCondFromBranchOpc</a>(<a class="local col5 ref" href="#25SecondLastOpc" title='SecondLastOpc' data-ref="25SecondLastOpc">SecondLastOpc</a>);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <i>// If the block ends with conditional branch followed by unconditional,</i></td></tr>
<tr><th id="236">236</th><td><i>  // handle it.</i></td></tr>
<tr><th id="237">237</th><td>  <b>if</b> (<a class="local col6 ref" href="#26BranchCode" title='BranchCode' data-ref="26BranchCode">BranchCode</a> != <span class="namespace">XCore::</span><a class="enum" href="#llvm::XCore::CondCode::COND_INVALID" title='llvm::XCore::CondCode::COND_INVALID' data-ref="llvm::XCore::CondCode::COND_INVALID">COND_INVALID</a></td></tr>
<tr><th id="238">238</th><td>    &amp;&amp; <a class="tu ref" href="#_ZL5IsBRUj" title='IsBRU' data-use='c' data-ref="_ZL5IsBRUj">IsBRU</a>(<a class="local col2 ref" href="#22LastInst" title='LastInst' data-ref="22LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>    <a class="local col7 ref" href="#17TBB" title='TBB' data-ref="17TBB">TBB</a> = <a class="local col4 ref" href="#24SecondLastInst" title='SecondLastInst' data-ref="24SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="241">241</th><td>    <a class="local col9 ref" href="#19Cond" title='Cond' data-ref="19Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col6 ref" href="#26BranchCode" title='BranchCode' data-ref="26BranchCode">BranchCode</a>));</td></tr>
<tr><th id="242">242</th><td>    <a class="local col9 ref" href="#19Cond" title='Cond' data-ref="19Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#24SecondLastInst" title='SecondLastInst' data-ref="24SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>    <a class="local col8 ref" href="#18FBB" title='FBB' data-ref="18FBB">FBB</a> = <a class="local col2 ref" href="#22LastInst" title='LastInst' data-ref="22LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="245">245</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="246">246</th><td>  }</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i>// If the block ends with two unconditional branches, handle it.  The second</i></td></tr>
<tr><th id="249">249</th><td><i>  // one is not executed, so remove it.</i></td></tr>
<tr><th id="250">250</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL5IsBRUj" title='IsBRU' data-use='c' data-ref="_ZL5IsBRUj">IsBRU</a>(<a class="local col4 ref" href="#24SecondLastInst" title='SecondLastInst' data-ref="24SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="251">251</th><td>      <a class="tu ref" href="#_ZL5IsBRUj" title='IsBRU' data-use='c' data-ref="_ZL5IsBRUj">IsBRU</a>(<a class="local col2 ref" href="#22LastInst" title='LastInst' data-ref="22LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="252">252</th><td>    <a class="local col7 ref" href="#17TBB" title='TBB' data-ref="17TBB">TBB</a> = <a class="local col4 ref" href="#24SecondLastInst" title='SecondLastInst' data-ref="24SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="253">253</th><td>    <a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#22LastInst" title='LastInst' data-ref="22LastInst">LastInst</a>;</td></tr>
<tr><th id="254">254</th><td>    <b>if</b> (<a class="local col0 ref" href="#20AllowModify" title='AllowModify' data-ref="20AllowModify">AllowModify</a>)</td></tr>
<tr><th id="255">255</th><td>      <a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="256">256</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="257">257</th><td>  }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i>// Likewise if it ends with a branch table followed by an unconditional branch.</i></td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL7IsBR_JTj" title='IsBR_JT' data-use='c' data-ref="_ZL7IsBR_JTj">IsBR_JT</a>(<a class="local col4 ref" href="#24SecondLastInst" title='SecondLastInst' data-ref="24SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; <a class="tu ref" href="#_ZL5IsBRUj" title='IsBRU' data-use='c' data-ref="_ZL5IsBRUj">IsBRU</a>(<a class="local col2 ref" href="#22LastInst" title='LastInst' data-ref="22LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="261">261</th><td>    <a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#22LastInst" title='LastInst' data-ref="22LastInst">LastInst</a>;</td></tr>
<tr><th id="262">262</th><td>    <b>if</b> (<a class="local col0 ref" href="#20AllowModify" title='AllowModify' data-ref="20AllowModify">AllowModify</a>)</td></tr>
<tr><th id="263">263</th><td>      <a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="264">264</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="265">265</th><td>  }</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i>// Otherwise, can't handle this.</i></td></tr>
<tr><th id="268">268</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="269">269</th><td>}</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><em>unsigned</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14XCoreInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::XCoreInstrInfo::insertBranch' data-ref="_ZNK4llvm14XCoreInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="27MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="27MBB">MBB</dfn>,</td></tr>
<tr><th id="272">272</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="28TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="28TBB">TBB</dfn>,</td></tr>
<tr><th id="273">273</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="29FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="29FBB">FBB</dfn>,</td></tr>
<tr><th id="274">274</th><td>                                      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="30Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="30Cond">Cond</dfn>,</td></tr>
<tr><th id="275">275</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="31DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="31DL">DL</dfn>,</td></tr>
<tr><th id="276">276</th><td>                                      <em>int</em> *<dfn class="local col2 decl" id="32BytesAdded" title='BytesAdded' data-type='int *' data-ref="32BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="277">277</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="278">278</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;) ? void (0) : __assert_fail (&quot;TBB &amp;&amp; \&quot;insertBranch must not be told to insert a fallthrough\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/XCore/XCoreInstrInfo.cpp&quot;, 278, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#28TBB" title='TBB' data-ref="28TBB">TBB</a> &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="279">279</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Cond.size() == 2 || Cond.size() == 0) &amp;&amp; &quot;Unexpected number of components!&quot;) ? void (0) : __assert_fail (&quot;(Cond.size() == 2 || Cond.size() == 0) &amp;&amp; \&quot;Unexpected number of components!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/XCore/XCoreInstrInfo.cpp&quot;, 280, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#30Cond" title='Cond' data-ref="30Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> || <a class="local col0 ref" href="#30Cond" title='Cond' data-ref="30Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="280">280</th><td>         <q>"Unexpected number of components!"</q>);</td></tr>
<tr><th id="281">281</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesAdded &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesAdded &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/XCore/XCoreInstrInfo.cpp&quot;, 281, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#32BytesAdded" title='BytesAdded' data-ref="32BytesAdded">BytesAdded</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (!<a class="local col9 ref" href="#29FBB" title='FBB' data-ref="29FBB">FBB</a>) { <i>// One way branch.</i></td></tr>
<tr><th id="284">284</th><td>    <b>if</b> (<a class="local col0 ref" href="#30Cond" title='Cond' data-ref="30Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="285">285</th><td>      <i>// Unconditional branch</i></td></tr>
<tr><th id="286">286</th><td>      BuildMI(&amp;MBB, DL, get(XCore::<span class='error' title="no member named &apos;BRFU_lu6&apos; in namespace &apos;llvm::XCore&apos;">BRFU_lu6</span>)).addMBB(TBB);</td></tr>
<tr><th id="287">287</th><td>    } <b>else</b> {</td></tr>
<tr><th id="288">288</th><td>      <i>// Conditional branch.</i></td></tr>
<tr><th id="289">289</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="33Opc" title='Opc' data-type='unsigned int' data-ref="33Opc">Opc</dfn> = <a class="tu ref" href="#_ZL21GetCondBranchFromCondN4llvm5XCore8CondCodeE" title='GetCondBranchFromCond' data-use='c' data-ref="_ZL21GetCondBranchFromCondN4llvm5XCore8CondCodeE">GetCondBranchFromCond</a>((<span class="namespace">XCore::</span><a class="type" href="#llvm::XCore::CondCode" title='llvm::XCore::CondCode' data-ref="llvm::XCore::CondCode">CondCode</a>)<a class="local col0 ref" href="#30Cond" title='Cond' data-ref="30Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="290">290</th><td>      BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc)).addReg(Cond[<var>1</var>].getReg())</td></tr>
<tr><th id="291">291</th><td>                             .addMBB(TBB);</td></tr>
<tr><th id="292">292</th><td>    }</td></tr>
<tr><th id="293">293</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="294">294</th><td>  }</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i>// Two-way Conditional branch.</i></td></tr>
<tr><th id="297">297</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond.size() == 2 &amp;&amp; &quot;Unexpected number of components!&quot;) ? void (0) : __assert_fail (&quot;Cond.size() == 2 &amp;&amp; \&quot;Unexpected number of components!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/XCore/XCoreInstrInfo.cpp&quot;, 297, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#30Cond" title='Cond' data-ref="30Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Unexpected number of components!"</q>);</td></tr>
<tr><th id="298">298</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34Opc" title='Opc' data-type='unsigned int' data-ref="34Opc">Opc</dfn> = <a class="tu ref" href="#_ZL21GetCondBranchFromCondN4llvm5XCore8CondCodeE" title='GetCondBranchFromCond' data-use='c' data-ref="_ZL21GetCondBranchFromCondN4llvm5XCore8CondCodeE">GetCondBranchFromCond</a>((<span class="namespace">XCore::</span><a class="type" href="#llvm::XCore::CondCode" title='llvm::XCore::CondCode' data-ref="llvm::XCore::CondCode">CondCode</a>)<a class="local col0 ref" href="#30Cond" title='Cond' data-ref="30Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="299">299</th><td>  BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc)).addReg(Cond[<var>1</var>].getReg())</td></tr>
<tr><th id="300">300</th><td>                         .addMBB(TBB);</td></tr>
<tr><th id="301">301</th><td>  BuildMI(&amp;MBB, DL, get(XCore::<span class='error' title="no member named &apos;BRFU_lu6&apos; in namespace &apos;llvm::XCore&apos;">BRFU_lu6</span>)).addMBB(FBB);</td></tr>
<tr><th id="302">302</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="303">303</th><td>}</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><em>unsigned</em></td></tr>
<tr><th id="306">306</th><td><a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14XCoreInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::XCoreInstrInfo::removeBranch' data-ref="_ZNK4llvm14XCoreInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="35MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="35MBB">MBB</dfn>, <em>int</em> *<dfn class="local col6 decl" id="36BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="36BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="307">307</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesRemoved &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesRemoved &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/XCore/XCoreInstrInfo.cpp&quot;, 307, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#36BytesRemoved" title='BytesRemoved' data-ref="36BytesRemoved">BytesRemoved</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="37I" title='I' data-type='MachineBasicBlock::iterator' data-ref="37I">I</dfn> = <a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="310">310</th><td>  <b>if</b> (<a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="311">311</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL5IsBRUj" title='IsBRU' data-use='c' data-ref="_ZL5IsBRUj">IsBRU</a>(<a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp; !<a class="tu ref" href="#_ZL12IsCondBranchj" title='IsCondBranch' data-use='c' data-ref="_ZL12IsCondBranchj">IsCondBranch</a>(<a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="314">314</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="317">317</th><td>  <a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <b>if</b> (<a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) <b>return</b> <var>1</var>;</td></tr>
<tr><th id="322">322</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a>;</td></tr>
<tr><th id="323">323</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL12IsCondBranchj" title='IsCondBranch' data-use='c' data-ref="_ZL12IsCondBranchj">IsCondBranch</a>(<a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="324">324</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="327">327</th><td>  <a class="local col7 ref" href="#37I" title='I' data-ref="37I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="328">328</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><em>void</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14XCoreInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::XCoreInstrInfo::copyPhysReg' data-ref="_ZNK4llvm14XCoreInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="38MBB">MBB</dfn>,</td></tr>
<tr><th id="332">332</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="39I" title='I' data-type='MachineBasicBlock::iterator' data-ref="39I">I</dfn>,</td></tr>
<tr><th id="333">333</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="40DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="40DL">DL</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41DestReg" title='DestReg' data-type='unsigned int' data-ref="41DestReg">DestReg</dfn>,</td></tr>
<tr><th id="334">334</th><td>                                 <em>unsigned</em> <dfn class="local col2 decl" id="42SrcReg" title='SrcReg' data-type='unsigned int' data-ref="42SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="43KillSrc" title='KillSrc' data-type='bool' data-ref="43KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="335">335</th><td>  <em>bool</em> <dfn class="local col4 decl" id="44GRDest" title='GRDest' data-type='bool' data-ref="44GRDest">GRDest</dfn> = XCore::<span class='error' title="no member named &apos;GRRegsRegClass&apos; in namespace &apos;llvm::XCore&apos;">GRRegsRegClass</span>.contains(DestReg);</td></tr>
<tr><th id="336">336</th><td>  <em>bool</em> <dfn class="local col5 decl" id="45GRSrc" title='GRSrc' data-type='bool' data-ref="45GRSrc">GRSrc</dfn>  = XCore::<span class='error' title="no member named &apos;GRRegsRegClass&apos; in namespace &apos;llvm::XCore&apos;">GRRegsRegClass</span>.contains(SrcReg);</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <b>if</b> (GRDest &amp;&amp; GRSrc) {</td></tr>
<tr><th id="339">339</th><td>    BuildMI(MBB, I, DL, get(XCore::<span class='error' title="no member named &apos;ADD_2rus&apos; in namespace &apos;llvm::XCore&apos;">ADD_2rus</span>), DestReg)</td></tr>
<tr><th id="340">340</th><td>      .addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="341">341</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="342">342</th><td>    <b>return</b>;</td></tr>
<tr><th id="343">343</th><td>  }</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <b>if</b> (GRDest &amp;&amp; SrcReg == XCore::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::XCore&apos;">SP</span>) {</td></tr>
<tr><th id="346">346</th><td>    BuildMI(MBB, I, DL, get(XCore::<span class='error' title="no member named &apos;LDAWSP_ru6&apos; in namespace &apos;llvm::XCore&apos;">LDAWSP_ru6</span>), DestReg).addImm(<var>0</var>);</td></tr>
<tr><th id="347">347</th><td>    <b>return</b>;</td></tr>
<tr><th id="348">348</th><td>  }</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <b>if</b> (DestReg == XCore::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::XCore&apos;">SP</span> &amp;&amp; GRSrc) {</td></tr>
<tr><th id="351">351</th><td>    BuildMI(MBB, I, DL, get(XCore::<span class='error' title="no member named &apos;SETSP_1r&apos; in namespace &apos;llvm::XCore&apos;">SETSP_1r</span>))</td></tr>
<tr><th id="352">352</th><td>      .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="353">353</th><td>    <b>return</b>;</td></tr>
<tr><th id="354">354</th><td>  }</td></tr>
<tr><th id="355">355</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Impossible reg-to-reg copy&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/XCore/XCoreInstrInfo.cpp&quot;, 355)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Impossible reg-to-reg copy"</q>);</td></tr>
<tr><th id="356">356</th><td>}</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><em>void</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14XCoreInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegiste14670952" title='llvm::XCoreInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm14XCoreInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegiste14670952">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="46MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="46MBB">MBB</dfn>,</td></tr>
<tr><th id="359">359</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="47I" title='I' data-type='MachineBasicBlock::iterator' data-ref="47I">I</dfn>,</td></tr>
<tr><th id="360">360</th><td>                                         <em>unsigned</em> <dfn class="local col8 decl" id="48SrcReg" title='SrcReg' data-type='unsigned int' data-ref="48SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="49isKill" title='isKill' data-type='bool' data-ref="49isKill">isKill</dfn>,</td></tr>
<tr><th id="361">361</th><td>                                         <em>int</em> <dfn class="local col0 decl" id="50FrameIndex" title='FrameIndex' data-type='int' data-ref="50FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="362">362</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="51RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="51RC">RC</dfn>,</td></tr>
<tr><th id="363">363</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="52TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="52TRI">TRI</dfn>) <em>const</em></td></tr>
<tr><th id="364">364</th><td>{</td></tr>
<tr><th id="365">365</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="53DL" title='DL' data-type='llvm::DebugLoc' data-ref="53DL">DL</dfn>;</td></tr>
<tr><th id="366">366</th><td>  <b>if</b> (<a class="local col7 ref" href="#47I" title='I' data-ref="47I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; !<a class="local col7 ref" href="#47I" title='I' data-ref="47I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="367">367</th><td>    <a class="local col3 ref" href="#53DL" title='DL' data-ref="53DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col7 ref" href="#47I" title='I' data-ref="47I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="368">368</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="54MF" title='MF' data-type='llvm::MachineFunction *' data-ref="54MF">MF</dfn> = <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="369">369</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="55MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="55MFI">MFI</dfn> = <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="370">370</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="56MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="56MMO">MMO</dfn> = <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="371">371</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a></span>, <a class="local col0 ref" href="#50FrameIndex" title='FrameIndex' data-ref="50FrameIndex">FrameIndex</a>),</td></tr>
<tr><th id="372">372</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>, <a class="local col5 ref" href="#55MFI" title='MFI' data-ref="55MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col0 ref" href="#50FrameIndex" title='FrameIndex' data-ref="50FrameIndex">FrameIndex</a>),</td></tr>
<tr><th id="373">373</th><td>      <a class="local col5 ref" href="#55MFI" title='MFI' data-ref="55MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col0 ref" href="#50FrameIndex" title='FrameIndex' data-ref="50FrameIndex">FrameIndex</a>));</td></tr>
<tr><th id="374">374</th><td>  BuildMI(MBB, I, DL, get(XCore::<span class='error' title="no member named &apos;STWFI&apos; in namespace &apos;llvm::XCore&apos;">STWFI</span>))</td></tr>
<tr><th id="375">375</th><td>    .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="376">376</th><td>    .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="377">377</th><td>    .addImm(<var>0</var>)</td></tr>
<tr><th id="378">378</th><td>    .addMemOperand(MMO);</td></tr>
<tr><th id="379">379</th><td>}</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><em>void</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14XCoreInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegiste5029291" title='llvm::XCoreInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm14XCoreInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegiste5029291">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="57MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="57MBB">MBB</dfn>,</td></tr>
<tr><th id="382">382</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="58I" title='I' data-type='MachineBasicBlock::iterator' data-ref="58I">I</dfn>,</td></tr>
<tr><th id="383">383</th><td>                                          <em>unsigned</em> <dfn class="local col9 decl" id="59DestReg" title='DestReg' data-type='unsigned int' data-ref="59DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col0 decl" id="60FrameIndex" title='FrameIndex' data-type='int' data-ref="60FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="384">384</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="61RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="61RC">RC</dfn>,</td></tr>
<tr><th id="385">385</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="62TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="62TRI">TRI</dfn>) <em>const</em></td></tr>
<tr><th id="386">386</th><td>{</td></tr>
<tr><th id="387">387</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="63DL" title='DL' data-type='llvm::DebugLoc' data-ref="63DL">DL</dfn>;</td></tr>
<tr><th id="388">388</th><td>  <b>if</b> (<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; !<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="389">389</th><td>    <a class="local col3 ref" href="#63DL" title='DL' data-ref="63DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="390">390</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="64MF" title='MF' data-type='llvm::MachineFunction *' data-ref="64MF">MF</dfn> = <a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="391">391</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="65MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="65MFI">MFI</dfn> = <a class="local col4 ref" href="#64MF" title='MF' data-ref="64MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="392">392</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="66MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="66MMO">MMO</dfn> = <a class="local col4 ref" href="#64MF" title='MF' data-ref="64MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="393">393</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col4 ref" href="#64MF" title='MF' data-ref="64MF">MF</a></span>, <a class="local col0 ref" href="#60FrameIndex" title='FrameIndex' data-ref="60FrameIndex">FrameIndex</a>),</td></tr>
<tr><th id="394">394</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, <a class="local col5 ref" href="#65MFI" title='MFI' data-ref="65MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col0 ref" href="#60FrameIndex" title='FrameIndex' data-ref="60FrameIndex">FrameIndex</a>),</td></tr>
<tr><th id="395">395</th><td>      <a class="local col5 ref" href="#65MFI" title='MFI' data-ref="65MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col0 ref" href="#60FrameIndex" title='FrameIndex' data-ref="60FrameIndex">FrameIndex</a>));</td></tr>
<tr><th id="396">396</th><td>  BuildMI(MBB, I, DL, get(XCore::<span class='error' title="no member named &apos;LDWFI&apos; in namespace &apos;llvm::XCore&apos;">LDWFI</span>), DestReg)</td></tr>
<tr><th id="397">397</th><td>    .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="398">398</th><td>    .addImm(<var>0</var>)</td></tr>
<tr><th id="399">399</th><td>    .addMemOperand(MMO);</td></tr>
<tr><th id="400">400</th><td>}</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><em>bool</em> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::</td></tr>
<tr><th id="403">403</th><td><dfn class="decl def" id="_ZNK4llvm14XCoreInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::XCoreInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm14XCoreInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="67Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="67Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="404">404</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Cond.size() == 2) &amp;&amp; &quot;Invalid XCore branch condition!&quot;) ? void (0) : __assert_fail (&quot;(Cond.size() == 2) &amp;&amp; \&quot;Invalid XCore branch condition!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/XCore/XCoreInstrInfo.cpp&quot;, 405, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="405">405</th><td>          <q>"Invalid XCore branch condition!"</q>);</td></tr>
<tr><th id="406">406</th><td>  <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="tu ref" href="#_ZL26GetOppositeBranchConditionN4llvm5XCore8CondCodeE" title='GetOppositeBranchCondition' data-use='c' data-ref="_ZL26GetOppositeBranchConditionN4llvm5XCore8CondCodeE">GetOppositeBranchCondition</a>((<span class="namespace">XCore::</span><a class="type" href="#llvm::XCore::CondCode" title='llvm::XCore::CondCode' data-ref="llvm::XCore::CondCode">CondCode</a>)<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="407">407</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="408">408</th><td>}</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL7isImmU6j" title='isImmU6' data-type='bool isImmU6(unsigned int val)' data-ref="_ZL7isImmU6j">isImmU6</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="68val" title='val' data-type='unsigned int' data-ref="68val">val</dfn>) {</td></tr>
<tr><th id="411">411</th><td>  <b>return</b> <a class="local col8 ref" href="#68val" title='val' data-ref="68val">val</a> &lt; (<var>1</var> &lt;&lt; <var>6</var>);</td></tr>
<tr><th id="412">412</th><td>}</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL8isImmU16j" title='isImmU16' data-type='bool isImmU16(unsigned int val)' data-ref="_ZL8isImmU16j">isImmU16</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="69val" title='val' data-type='unsigned int' data-ref="69val">val</dfn>) {</td></tr>
<tr><th id="415">415</th><td>  <b>return</b> <a class="local col9 ref" href="#69val" title='val' data-ref="69val">val</a> &lt; (<var>1</var> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="416">416</th><td>}</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isImmMskBitpj" title='isImmMskBitp' data-type='bool isImmMskBitp(unsigned int val)' data-ref="_ZL12isImmMskBitpj">isImmMskBitp</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="70val" title='val' data-type='unsigned int' data-ref="70val">val</dfn>) {</td></tr>
<tr><th id="419">419</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9isMask_32Ej" title='llvm::isMask_32' data-ref="_ZN4llvm9isMask_32Ej">isMask_32</a>(<a class="local col0 ref" href="#70val" title='val' data-ref="70val">val</a>)) {</td></tr>
<tr><th id="420">420</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="421">421</th><td>  }</td></tr>
<tr><th id="422">422</th><td>  <em>int</em> <dfn class="local col1 decl" id="71N" title='N' data-type='int' data-ref="71N">N</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col0 ref" href="#70val" title='val' data-ref="70val">val</a>) + <var>1</var>;</td></tr>
<tr><th id="423">423</th><td>  <b>return</b> (<a class="local col1 ref" href="#71N" title='N' data-ref="71N">N</a> &gt;= <var>1</var> &amp;&amp; <a class="local col1 ref" href="#71N" title='N' data-ref="71N">N</a> &lt;= <var>8</var>) || <a class="local col1 ref" href="#71N" title='N' data-ref="71N">N</a> == <var>16</var> || <a class="local col1 ref" href="#71N" title='N' data-ref="71N">N</a> == <var>24</var> || <a class="local col1 ref" href="#71N" title='N' data-ref="71N">N</a> == <var>32</var>;</td></tr>
<tr><th id="424">424</th><td>}</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="type" href="XCoreInstrInfo.h.html#llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14XCoreInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" title='llvm::XCoreInstrInfo::loadImmediate' data-ref="_ZNK4llvm14XCoreInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm">loadImmediate</dfn>(</td></tr>
<tr><th id="427">427</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="72MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="72MBB">MBB</dfn>,</td></tr>
<tr><th id="428">428</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="73MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="73MI">MI</dfn>,</td></tr>
<tr><th id="429">429</th><td>                                              <em>unsigned</em> <dfn class="local col4 decl" id="74Reg" title='Reg' data-type='unsigned int' data-ref="74Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="75Value" title='Value' data-type='uint64_t' data-ref="75Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="430">430</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col6 decl" id="76dl" title='dl' data-type='llvm::DebugLoc' data-ref="76dl">dl</dfn>;</td></tr>
<tr><th id="431">431</th><td>  <b>if</b> (<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; !<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="432">432</th><td>    <a class="local col6 ref" href="#76dl" title='dl' data-ref="76dl">dl</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="433">433</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL12isImmMskBitpj" title='isImmMskBitp' data-use='c' data-ref="_ZL12isImmMskBitpj">isImmMskBitp</a>(<a class="local col5 ref" href="#75Value" title='Value' data-ref="75Value">Value</a>)) {</td></tr>
<tr><th id="434">434</th><td>    <em>int</em> <dfn class="local col7 decl" id="77N" title='N' data-type='int' data-ref="77N">N</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col5 ref" href="#75Value" title='Value' data-ref="75Value">Value</a>) + <var>1</var>;</td></tr>
<tr><th id="435">435</th><td>    <b>return</b> BuildMI(MBB, MI, dl, get(XCore::<span class='error' title="no member named &apos;MKMSK_rus&apos; in namespace &apos;llvm::XCore&apos;">MKMSK_rus</span>), Reg)</td></tr>
<tr><th id="436">436</th><td>        .addImm(N)</td></tr>
<tr><th id="437">437</th><td>        .getInstr();</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL8isImmU16j" title='isImmU16' data-use='c' data-ref="_ZL8isImmU16j">isImmU16</a>(<a class="local col5 ref" href="#75Value" title='Value' data-ref="75Value">Value</a>)) {</td></tr>
<tr><th id="440">440</th><td>    <em>int</em> <dfn class="local col8 decl" id="78Opcode" title='Opcode' data-type='int' data-ref="78Opcode">Opcode</dfn> = isImmU6(Value) ? XCore::<span class='error' title="no member named &apos;LDC_ru6&apos; in namespace &apos;llvm::XCore&apos;">LDC_ru6</span> : XCore::<span class='error' title="no member named &apos;LDC_lru6&apos; in namespace &apos;llvm::XCore&apos;">LDC_lru6</span>;</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> BuildMI(MBB, MI, dl, get(Opcode), Reg).addImm(Value).getInstr();</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool">MachineConstantPool</a> *<dfn class="local col9 decl" id="79ConstantPool" title='ConstantPool' data-type='llvm::MachineConstantPool *' data-ref="79ConstantPool">ConstantPool</dfn> = <a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="444">444</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col0 decl" id="80C" title='C' data-type='const llvm::Constant *' data-ref="80C">C</dfn> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb">get</a>(</td></tr>
<tr><th id="445">445</th><td>        <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'><a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>), <a class="local col5 ref" href="#75Value" title='Value' data-ref="75Value">Value</a>);</td></tr>
<tr><th id="446">446</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="81Idx" title='Idx' data-type='unsigned int' data-ref="81Idx">Idx</dfn> = <a class="local col9 ref" href="#79ConstantPool" title='ConstantPool' data-ref="79ConstantPool">ConstantPool</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="local col0 ref" href="#80C" title='C' data-ref="80C">C</a>, <var>4</var>);</td></tr>
<tr><th id="447">447</th><td>  <b>return</b> BuildMI(MBB, MI, dl, get(XCore::<span class='error' title="no member named &apos;LDWCP_lru6&apos; in namespace &apos;llvm::XCore&apos;">LDWCP_lru6</span>), Reg)</td></tr>
<tr><th id="448">448</th><td>      .addConstantPoolIndex(Idx)</td></tr>
<tr><th id="449">449</th><td>      .getInstr();</td></tr>
<tr><th id="450">450</th><td>}</td></tr>
<tr><th id="451">451</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
