
PHindesFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e70  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08006020  08006020  00007020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060c0  080060c0  0000806c  2**0
                  CONTENTS
  4 .ARM          00000008  080060c0  080060c0  000070c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060c8  080060c8  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060c8  080060c8  000070c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080060cc  080060cc  000070cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080060d0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000806c  2**0
                  CONTENTS
 10 .bss          00025b14  2000006c  2000006c  0000806c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025b80  20025b80  0000806c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e013  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027c4  00000000  00000000  000160af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000de8  00000000  00000000  00018878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a9a  00000000  00000000  00019660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002657a  00000000  00000000  0001a0fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011ce0  00000000  00000000  00040674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e16a6  00000000  00000000  00052354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001339fa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004084  00000000  00000000  00133a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  00137ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006008 	.word	0x08006008

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000070 	.word	0x20000070
 80001ec:	08006008 	.word	0x08006008

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ApplicationInit>:
void LCDTouchScreenInterruptGPIOInit(void);
#endif // TOUCH_INTERRUPT_ENABLED
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 8000584:	f001 fbee 	bl	8001d64 <initialise_monitor_handles>
    LTCD__Init();
 8000588:	f000 f9ee 	bl	8000968 <LTCD__Init>
    LTCD_Layer_Init(0);
 800058c:	2000      	movs	r0, #0
 800058e:	f000 f9ab 	bl	80008e8 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 8000592:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000596:	2000      	movs	r0, #0
 8000598:	f000 faa2 	bl	8000ae0 <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 800059c:	f000 fac8 	bl	8000b30 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005a0:	4b03      	ldr	r3, [pc, #12]	@ (80005b0 <ApplicationInit+0x30>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	719a      	strb	r2, [r3, #6]

	#if TOUCH_INTERRUPT_ENABLED == 1
	LCDTouchScreenInterruptGPIOInit();
 80005a6:	f000 f805 	bl	80005b4 <LCDTouchScreenInterruptGPIOInit>
	#endif // TOUCH_INTERRUPT_ENABLED

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	20000088 	.word	0x20000088

080005b4 <LCDTouchScreenInterruptGPIOInit>:

// TouchScreen Interrupt
#if TOUCH_INTERRUPT_ENABLED == 1

void LCDTouchScreenInterruptGPIOInit(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b086      	sub	sp, #24
 80005b8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef LCDConfig = {0};
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]
    LCDConfig.Pin = GPIO_PIN_15;
 80005c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005cc:	607b      	str	r3, [r7, #4]
    LCDConfig.Mode = GPIO_MODE_IT_RISING_FALLING;
 80005ce:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80005d2:	60bb      	str	r3, [r7, #8]
    LCDConfig.Pull = GPIO_NOPULL;
 80005d4:	2300      	movs	r3, #0
 80005d6:	60fb      	str	r3, [r7, #12]
    LCDConfig.Speed = GPIO_SPEED_FREQ_HIGH;
 80005d8:	2302      	movs	r3, #2
 80005da:	613b      	str	r3, [r7, #16]
    
    // Clock enable
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005dc:	2300      	movs	r3, #0
 80005de:	603b      	str	r3, [r7, #0]
 80005e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000618 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e4:	4a0c      	ldr	r2, [pc, #48]	@ (8000618 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005e6:	f043 0301 	orr.w	r3, r3, #1
 80005ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000618 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f0:	f003 0301 	and.w	r3, r3, #1
 80005f4:	603b      	str	r3, [r7, #0]
 80005f6:	683b      	ldr	r3, [r7, #0]

    // GPIO Init      
    HAL_GPIO_Init(GPIOA, &LCDConfig);
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	4619      	mov	r1, r3
 80005fc:	4807      	ldr	r0, [pc, #28]	@ (800061c <LCDTouchScreenInterruptGPIOInit+0x68>)
 80005fe:	f001 feb5 	bl	800236c <HAL_GPIO_Init>

    // Interrupt Configuration
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000602:	2028      	movs	r0, #40	@ 0x28
 8000604:	f001 fe63 	bl	80022ce <HAL_NVIC_EnableIRQ>

	LCDTouchIRQ.Line = EXTI_LINE_15;
 8000608:	4b05      	ldr	r3, [pc, #20]	@ (8000620 <LCDTouchScreenInterruptGPIOInit+0x6c>)
 800060a:	4a06      	ldr	r2, [pc, #24]	@ (8000624 <LCDTouchScreenInterruptGPIOInit+0x70>)
 800060c:	601a      	str	r2, [r3, #0]

}
 800060e:	bf00      	nop
 8000610:	3718      	adds	r7, #24
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	40023800 	.word	0x40023800
 800061c:	40020000 	.word	0x40020000
 8000620:	20000090 	.word	0x20000090
 8000624:	0600000f 	.word	0x0600000f

08000628 <EXTI15_10_IRQHandler>:
#define TOUCH_DETECTED_IRQ_STATUS_BIT   (1 << 0)  // Touchscreen detected bitmask

static uint8_t statusFlag;

void EXTI15_10_IRQHandler()
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af02      	add	r7, sp, #8
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); // May consider making this a universial interrupt guard
 800062e:	2028      	movs	r0, #40	@ 0x28
 8000630:	f001 fe5b 	bl	80022ea <HAL_NVIC_DisableIRQ>
	bool isTouchDetected = false;
 8000634:	2300      	movs	r3, #0
 8000636:	71fb      	strb	r3, [r7, #7]

	static uint32_t count;
	count = 0;
 8000638:	4b40      	ldr	r3, [pc, #256]	@ (800073c <EXTI15_10_IRQHandler+0x114>)
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
	while(count == 0){
 800063e:	e006      	b.n	800064e <EXTI15_10_IRQHandler+0x26>
		count = STMPE811_Read(STMPE811_FIFO_SIZE);
 8000640:	204c      	movs	r0, #76	@ 0x4c
 8000642:	f001 f8fe 	bl	8001842 <STMPE811_Read>
 8000646:	4603      	mov	r3, r0
 8000648:	461a      	mov	r2, r3
 800064a:	4b3c      	ldr	r3, [pc, #240]	@ (800073c <EXTI15_10_IRQHandler+0x114>)
 800064c:	601a      	str	r2, [r3, #0]
	while(count == 0){
 800064e:	4b3b      	ldr	r3, [pc, #236]	@ (800073c <EXTI15_10_IRQHandler+0x114>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d0f4      	beq.n	8000640 <EXTI15_10_IRQHandler+0x18>
	}

	// Disable touch interrupt bit on the STMPE811
	uint8_t currentIRQEnables = ReadRegisterFromTouchModule(STMPE811_INT_EN);
 8000656:	200a      	movs	r0, #10
 8000658:	f000 fa80 	bl	8000b5c <ReadRegisterFromTouchModule>
 800065c:	4603      	mov	r3, r0
 800065e:	71bb      	strb	r3, [r7, #6]
	WriteDataToTouchModule(STMPE811_INT_EN, 0x00);
 8000660:	2100      	movs	r1, #0
 8000662:	200a      	movs	r0, #10
 8000664:	f000 fa88 	bl	8000b78 <WriteDataToTouchModule>

	// Clear the interrupt bit in the STMPE811
	statusFlag = ReadRegisterFromTouchModule(STMPE811_INT_STA);
 8000668:	200b      	movs	r0, #11
 800066a:	f000 fa77 	bl	8000b5c <ReadRegisterFromTouchModule>
 800066e:	4603      	mov	r3, r0
 8000670:	461a      	mov	r2, r3
 8000672:	4b33      	ldr	r3, [pc, #204]	@ (8000740 <EXTI15_10_IRQHandler+0x118>)
 8000674:	701a      	strb	r2, [r3, #0]
	uint8_t clearIRQData = (statusFlag | TOUCH_DETECTED_IRQ_STATUS_BIT); // Write one to clear bit
 8000676:	4b32      	ldr	r3, [pc, #200]	@ (8000740 <EXTI15_10_IRQHandler+0x118>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	f043 0301 	orr.w	r3, r3, #1
 800067e:	717b      	strb	r3, [r7, #5]
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 8000680:	797b      	ldrb	r3, [r7, #5]
 8000682:	4619      	mov	r1, r3
 8000684:	200b      	movs	r0, #11
 8000686:	f000 fa77 	bl	8000b78 <WriteDataToTouchModule>
	
	uint8_t ctrlReg = ReadRegisterFromTouchModule(STMPE811_TSC_CTRL);
 800068a:	2040      	movs	r0, #64	@ 0x40
 800068c:	f000 fa66 	bl	8000b5c <ReadRegisterFromTouchModule>
 8000690:	4603      	mov	r3, r0
 8000692:	713b      	strb	r3, [r7, #4]
	if (ctrlReg & 0x80)
 8000694:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000698:	2b00      	cmp	r3, #0
 800069a:	da01      	bge.n	80006a0 <EXTI15_10_IRQHandler+0x78>
	{
		isTouchDetected = true;
 800069c:	2301      	movs	r3, #1
 800069e:	71fb      	strb	r3, [r7, #7]
	}

	// Determine if it is pressed or unpressed
	if(isTouchDetected) // Touch has been detected
 80006a0:	79fb      	ldrb	r3, [r7, #7]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d021      	beq.n	80006ea <EXTI15_10_IRQHandler+0xc2>
	{
		printf("\nPressed");
 80006a6:	4827      	ldr	r0, [pc, #156]	@ (8000744 <EXTI15_10_IRQHandler+0x11c>)
 80006a8:	f004 fde2 	bl	8005270 <iprintf>
		// May need to do numerous retries? 
		DetermineTouchPosition(&StaticTouchData);
 80006ac:	4826      	ldr	r0, [pc, #152]	@ (8000748 <EXTI15_10_IRQHandler+0x120>)
 80006ae:	f000 fa4a 	bl	8000b46 <DetermineTouchPosition>
		/* Touch valid */
		printf("\nX: %03d\nY: %03d \n", StaticTouchData.x, StaticTouchData.y);
 80006b2:	4b25      	ldr	r3, [pc, #148]	@ (8000748 <EXTI15_10_IRQHandler+0x120>)
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	4619      	mov	r1, r3
 80006b8:	4b23      	ldr	r3, [pc, #140]	@ (8000748 <EXTI15_10_IRQHandler+0x120>)
 80006ba:	885b      	ldrh	r3, [r3, #2]
 80006bc:	461a      	mov	r2, r3
 80006be:	4823      	ldr	r0, [pc, #140]	@ (800074c <EXTI15_10_IRQHandler+0x124>)
 80006c0:	f004 fdd6 	bl	8005270 <iprintf>
		LCD_Clear(0, LCD_COLOR_RED);
 80006c4:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 80006c8:	2000      	movs	r0, #0
 80006ca:	f000 fa09 	bl	8000ae0 <LCD_Clear>

//		LCD_Draw_Circle_Fill(StaticTouchData.x,LCD_PIXEL_HEIGHT-StaticTouchData.y,40,LCD_COLOR_BLACK);
		LCD_Draw_Rectangle_Fill(StaticTouchData.x,LCD_PIXEL_HEIGHT-StaticTouchData.y,40,40,LCD_COLOR_BLACK);
 80006ce:	4b1e      	ldr	r3, [pc, #120]	@ (8000748 <EXTI15_10_IRQHandler+0x120>)
 80006d0:	8818      	ldrh	r0, [r3, #0]
 80006d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000748 <EXTI15_10_IRQHandler+0x120>)
 80006d4:	885b      	ldrh	r3, [r3, #2]
 80006d6:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80006da:	b299      	uxth	r1, r3
 80006dc:	2300      	movs	r3, #0
 80006de:	9300      	str	r3, [sp, #0]
 80006e0:	2328      	movs	r3, #40	@ 0x28
 80006e2:	2228      	movs	r2, #40	@ 0x28
 80006e4:	f000 f9c2 	bl	8000a6c <LCD_Draw_Rectangle_Fill>
 80006e8:	e007      	b.n	80006fa <EXTI15_10_IRQHandler+0xd2>

	}else{
		/* Touch not pressed */
		printf("\nNot pressed \n");
 80006ea:	4819      	ldr	r0, [pc, #100]	@ (8000750 <EXTI15_10_IRQHandler+0x128>)
 80006ec:	f004 fe28 	bl	8005340 <puts>
		LCD_Clear(0, LCD_COLOR_GREEN);
 80006f0:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 80006f4:	2000      	movs	r0, #0
 80006f6:	f000 f9f3 	bl	8000ae0 <LCD_Clear>
	}

	STMPE811_Write(STMPE811_FIFO_STA, 0x01);
 80006fa:	2101      	movs	r1, #1
 80006fc:	204b      	movs	r0, #75	@ 0x4b
 80006fe:	f001 f8b1 	bl	8001864 <STMPE811_Write>
	STMPE811_Write(STMPE811_FIFO_STA, 0x00);
 8000702:	2100      	movs	r1, #0
 8000704:	204b      	movs	r0, #75	@ 0x4b
 8000706:	f001 f8ad 	bl	8001864 <STMPE811_Write>

	// Re-enable IRQs
    WriteDataToTouchModule(STMPE811_INT_EN, currentIRQEnables);
 800070a:	79bb      	ldrb	r3, [r7, #6]
 800070c:	4619      	mov	r1, r3
 800070e:	200a      	movs	r0, #10
 8000710:	f000 fa32 	bl	8000b78 <WriteDataToTouchModule>
	HAL_EXTI_ClearPending(&LCDTouchIRQ, EXTI_TRIGGER_RISING_FALLING);
 8000714:	2103      	movs	r1, #3
 8000716:	480f      	ldr	r0, [pc, #60]	@ (8000754 <EXTI15_10_IRQHandler+0x12c>)
 8000718:	f001 fe10 	bl	800233c <HAL_EXTI_ClearPending>

	HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 800071c:	2028      	movs	r0, #40	@ 0x28
 800071e:	f001 fdfe 	bl	800231e <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000722:	2028      	movs	r0, #40	@ 0x28
 8000724:	f001 fdd3 	bl	80022ce <HAL_NVIC_EnableIRQ>

	//Potential ERRATA? Clearing IRQ bit again due to an IRQ being triggered DURING the handling of this IRQ..
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 8000728:	797b      	ldrb	r3, [r7, #5]
 800072a:	4619      	mov	r1, r3
 800072c:	200b      	movs	r0, #11
 800072e:	f000 fa23 	bl	8000b78 <WriteDataToTouchModule>

}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	2000009c 	.word	0x2000009c
 8000740:	20000098 	.word	0x20000098
 8000744:	08006044 	.word	0x08006044
 8000748:	20000088 	.word	0x20000088
 800074c:	08006050 	.word	0x08006050
 8000750:	08006064 	.word	0x08006064
 8000754:	20000090 	.word	0x20000090

08000758 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b08c      	sub	sp, #48	@ 0x30
 800075c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	61bb      	str	r3, [r7, #24]
 8000762:	4b5a      	ldr	r3, [pc, #360]	@ (80008cc <LCD_GPIO_Init+0x174>)
 8000764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000766:	4a59      	ldr	r2, [pc, #356]	@ (80008cc <LCD_GPIO_Init+0x174>)
 8000768:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800076c:	6453      	str	r3, [r2, #68]	@ 0x44
 800076e:	4b57      	ldr	r3, [pc, #348]	@ (80008cc <LCD_GPIO_Init+0x174>)
 8000770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000772:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000776:	61bb      	str	r3, [r7, #24]
 8000778:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
 800077e:	4b53      	ldr	r3, [pc, #332]	@ (80008cc <LCD_GPIO_Init+0x174>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a52      	ldr	r2, [pc, #328]	@ (80008cc <LCD_GPIO_Init+0x174>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
 800078a:	4b50      	ldr	r3, [pc, #320]	@ (80008cc <LCD_GPIO_Init+0x174>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	617b      	str	r3, [r7, #20]
 8000794:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	613b      	str	r3, [r7, #16]
 800079a:	4b4c      	ldr	r3, [pc, #304]	@ (80008cc <LCD_GPIO_Init+0x174>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	4a4b      	ldr	r2, [pc, #300]	@ (80008cc <LCD_GPIO_Init+0x174>)
 80007a0:	f043 0302 	orr.w	r3, r3, #2
 80007a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a6:	4b49      	ldr	r3, [pc, #292]	@ (80008cc <LCD_GPIO_Init+0x174>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	f003 0302 	and.w	r3, r3, #2
 80007ae:	613b      	str	r3, [r7, #16]
 80007b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	60fb      	str	r3, [r7, #12]
 80007b6:	4b45      	ldr	r3, [pc, #276]	@ (80008cc <LCD_GPIO_Init+0x174>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	4a44      	ldr	r2, [pc, #272]	@ (80008cc <LCD_GPIO_Init+0x174>)
 80007bc:	f043 0304 	orr.w	r3, r3, #4
 80007c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c2:	4b42      	ldr	r3, [pc, #264]	@ (80008cc <LCD_GPIO_Init+0x174>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	f003 0304 	and.w	r3, r3, #4
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	4b3e      	ldr	r3, [pc, #248]	@ (80008cc <LCD_GPIO_Init+0x174>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	4a3d      	ldr	r2, [pc, #244]	@ (80008cc <LCD_GPIO_Init+0x174>)
 80007d8:	f043 0308 	orr.w	r3, r3, #8
 80007dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007de:	4b3b      	ldr	r3, [pc, #236]	@ (80008cc <LCD_GPIO_Init+0x174>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	f003 0308 	and.w	r3, r3, #8
 80007e6:	60bb      	str	r3, [r7, #8]
 80007e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	4b37      	ldr	r3, [pc, #220]	@ (80008cc <LCD_GPIO_Init+0x174>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	4a36      	ldr	r2, [pc, #216]	@ (80008cc <LCD_GPIO_Init+0x174>)
 80007f4:	f043 0320 	orr.w	r3, r3, #32
 80007f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fa:	4b34      	ldr	r3, [pc, #208]	@ (80008cc <LCD_GPIO_Init+0x174>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	f003 0320 	and.w	r3, r3, #32
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	603b      	str	r3, [r7, #0]
 800080a:	4b30      	ldr	r3, [pc, #192]	@ (80008cc <LCD_GPIO_Init+0x174>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a2f      	ldr	r2, [pc, #188]	@ (80008cc <LCD_GPIO_Init+0x174>)
 8000810:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b2d      	ldr	r3, [pc, #180]	@ (80008cc <LCD_GPIO_Init+0x174>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8000822:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000826:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000828:	2302      	movs	r3, #2
 800082a:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000830:	2302      	movs	r3, #2
 8000832:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000834:	230e      	movs	r3, #14
 8000836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000838:	f107 031c 	add.w	r3, r7, #28
 800083c:	4619      	mov	r1, r3
 800083e:	4824      	ldr	r0, [pc, #144]	@ (80008d0 <LCD_GPIO_Init+0x178>)
 8000840:	f001 fd94 	bl	800236c <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000844:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000848:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800084a:	f107 031c 	add.w	r3, r7, #28
 800084e:	4619      	mov	r1, r3
 8000850:	4820      	ldr	r0, [pc, #128]	@ (80008d4 <LCD_GPIO_Init+0x17c>)
 8000852:	f001 fd8b 	bl	800236c <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000856:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800085a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4619      	mov	r1, r3
 8000862:	481d      	ldr	r0, [pc, #116]	@ (80008d8 <LCD_GPIO_Init+0x180>)
 8000864:	f001 fd82 	bl	800236c <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000868:	2348      	movs	r3, #72	@ 0x48
 800086a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800086c:	f107 031c 	add.w	r3, r7, #28
 8000870:	4619      	mov	r1, r3
 8000872:	481a      	ldr	r0, [pc, #104]	@ (80008dc <LCD_GPIO_Init+0x184>)
 8000874:	f001 fd7a 	bl	800236c <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000878:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800087c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800087e:	f107 031c 	add.w	r3, r7, #28
 8000882:	4619      	mov	r1, r3
 8000884:	4816      	ldr	r0, [pc, #88]	@ (80008e0 <LCD_GPIO_Init+0x188>)
 8000886:	f001 fd71 	bl	800236c <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800088a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800088e:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000890:	f107 031c 	add.w	r3, r7, #28
 8000894:	4619      	mov	r1, r3
 8000896:	4813      	ldr	r0, [pc, #76]	@ (80008e4 <LCD_GPIO_Init+0x18c>)
 8000898:	f001 fd68 	bl	800236c <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800089c:	2303      	movs	r3, #3
 800089e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80008a0:	2309      	movs	r3, #9
 80008a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008a4:	f107 031c 	add.w	r3, r7, #28
 80008a8:	4619      	mov	r1, r3
 80008aa:	480a      	ldr	r0, [pc, #40]	@ (80008d4 <LCD_GPIO_Init+0x17c>)
 80008ac:	f001 fd5e 	bl	800236c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80008b0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80008b6:	f107 031c 	add.w	r3, r7, #28
 80008ba:	4619      	mov	r1, r3
 80008bc:	4809      	ldr	r0, [pc, #36]	@ (80008e4 <LCD_GPIO_Init+0x18c>)
 80008be:	f001 fd55 	bl	800236c <HAL_GPIO_Init>
}
 80008c2:	bf00      	nop
 80008c4:	3730      	adds	r7, #48	@ 0x30
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40023800 	.word	0x40023800
 80008d0:	40020000 	.word	0x40020000
 80008d4:	40020400 	.word	0x40020400
 80008d8:	40020800 	.word	0x40020800
 80008dc:	40020c00 	.word	0x40020c00
 80008e0:	40021400 	.word	0x40021400
 80008e4:	40021800 	.word	0x40021800

080008e8 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b090      	sub	sp, #64	@ 0x40
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	4603      	mov	r3, r0
 80008f0:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 80008f2:	2300      	movs	r3, #0
 80008f4:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 80008f6:	23f0      	movs	r3, #240	@ 0xf0
 80008f8:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 80008fa:	2300      	movs	r3, #0
 80008fc:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 80008fe:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000902:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8000904:	2302      	movs	r3, #2
 8000906:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000908:	23ff      	movs	r3, #255	@ 0xff
 800090a:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 800090c:	2300      	movs	r3, #0
 800090e:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000910:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000914:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000916:	2305      	movs	r3, #5
 8000918:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d101      	bne.n	8000924 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000920:	4b0f      	ldr	r3, [pc, #60]	@ (8000960 <LTCD_Layer_Init+0x78>)
 8000922:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000924:	23f0      	movs	r3, #240	@ 0xf0
 8000926:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000928:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800092c:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000934:	2300      	movs	r3, #0
 8000936:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 800093a:	2300      	movs	r3, #0
 800093c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000940:	79fa      	ldrb	r2, [r7, #7]
 8000942:	f107 030c 	add.w	r3, r7, #12
 8000946:	4619      	mov	r1, r3
 8000948:	4806      	ldr	r0, [pc, #24]	@ (8000964 <LTCD_Layer_Init+0x7c>)
 800094a:	f003 f8d5 	bl	8003af8 <HAL_LTDC_ConfigLayer>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000954:	f000 f8e6 	bl	8000b24 <LCD_Error_Handler>
	}
}
 8000958:	bf00      	nop
 800095a:	3740      	adds	r7, #64	@ 0x40
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	20000178 	.word	0x20000178
 8000964:	200000a0 	.word	0x200000a0

08000968 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 800096c:	4b2a      	ldr	r3, [pc, #168]	@ (8000a18 <LTCD__Init+0xb0>)
 800096e:	4a2b      	ldr	r2, [pc, #172]	@ (8000a1c <LTCD__Init+0xb4>)
 8000970:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000972:	4b29      	ldr	r3, [pc, #164]	@ (8000a18 <LTCD__Init+0xb0>)
 8000974:	2209      	movs	r2, #9
 8000976:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000978:	4b27      	ldr	r3, [pc, #156]	@ (8000a18 <LTCD__Init+0xb0>)
 800097a:	2201      	movs	r2, #1
 800097c:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 800097e:	4b26      	ldr	r3, [pc, #152]	@ (8000a18 <LTCD__Init+0xb0>)
 8000980:	221d      	movs	r2, #29
 8000982:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000984:	4b24      	ldr	r3, [pc, #144]	@ (8000a18 <LTCD__Init+0xb0>)
 8000986:	2203      	movs	r2, #3
 8000988:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 800098a:	4b23      	ldr	r3, [pc, #140]	@ (8000a18 <LTCD__Init+0xb0>)
 800098c:	f240 120d 	movw	r2, #269	@ 0x10d
 8000990:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8000992:	4b21      	ldr	r3, [pc, #132]	@ (8000a18 <LTCD__Init+0xb0>)
 8000994:	f240 1243 	movw	r2, #323	@ 0x143
 8000998:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 800099a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a18 <LTCD__Init+0xb0>)
 800099c:	f240 1217 	movw	r2, #279	@ 0x117
 80009a0:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 80009a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a18 <LTCD__Init+0xb0>)
 80009a4:	f240 1247 	movw	r2, #327	@ 0x147
 80009a8:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 80009aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000a18 <LTCD__Init+0xb0>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 80009b2:	4b19      	ldr	r3, [pc, #100]	@ (8000a18 <LTCD__Init+0xb0>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 80009ba:	4b17      	ldr	r3, [pc, #92]	@ (8000a18 <LTCD__Init+0xb0>)
 80009bc:	2200      	movs	r2, #0
 80009be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80009c2:	4b17      	ldr	r3, [pc, #92]	@ (8000a20 <LTCD__Init+0xb8>)
 80009c4:	2208      	movs	r2, #8
 80009c6:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80009c8:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <LTCD__Init+0xb8>)
 80009ca:	22c0      	movs	r2, #192	@ 0xc0
 80009cc:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <LTCD__Init+0xb8>)
 80009d0:	2204      	movs	r2, #4
 80009d2:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80009d4:	4b12      	ldr	r3, [pc, #72]	@ (8000a20 <LTCD__Init+0xb8>)
 80009d6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80009da:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80009dc:	4810      	ldr	r0, [pc, #64]	@ (8000a20 <LTCD__Init+0xb8>)
 80009de:	f003 fee5 	bl	80047ac <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <LTCD__Init+0xb0>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80009e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <LTCD__Init+0xb0>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80009ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000a18 <LTCD__Init+0xb0>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80009f4:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <LTCD__Init+0xb0>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 80009fa:	f7ff fead 	bl	8000758 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80009fe:	4806      	ldr	r0, [pc, #24]	@ (8000a18 <LTCD__Init+0xb0>)
 8000a00:	f002 ffaa 	bl	8003958 <HAL_LTDC_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000a0a:	f000 f88b 	bl	8000b24 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000a0e:	f000 f8c5 	bl	8000b9c <ili9341_Init>
}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	200000a0 	.word	0x200000a0
 8000a1c:	40016800 	.word	0x40016800
 8000a20:	20000148 	.word	0x20000148

08000a24 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	80fb      	strh	r3, [r7, #6]
 8000a2e:	460b      	mov	r3, r1
 8000a30:	80bb      	strh	r3, [r7, #4]
 8000a32:	4613      	mov	r3, r2
 8000a34:	807b      	strh	r3, [r7, #2]
#if PREVENT_PIXEL_OUT_OF_BOUNDS == 1
	if (x>=0 && y>=0 && x <LCD_PIXEL_WIDTH && y<LCD_PIXEL_HEIGHT)
 8000a36:	88fb      	ldrh	r3, [r7, #6]
 8000a38:	2bef      	cmp	r3, #239	@ 0xef
 8000a3a:	d80f      	bhi.n	8000a5c <LCD_Draw_Pixel+0x38>
 8000a3c:	88bb      	ldrh	r3, [r7, #4]
 8000a3e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000a42:	d20b      	bcs.n	8000a5c <LCD_Draw_Pixel+0x38>
#endif
		frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;
 8000a44:	88ba      	ldrh	r2, [r7, #4]
 8000a46:	4613      	mov	r3, r2
 8000a48:	011b      	lsls	r3, r3, #4
 8000a4a:	1a9b      	subs	r3, r3, r2
 8000a4c:	011b      	lsls	r3, r3, #4
 8000a4e:	461a      	mov	r2, r3
 8000a50:	88fb      	ldrh	r3, [r7, #6]
 8000a52:	4413      	add	r3, r2
 8000a54:	4904      	ldr	r1, [pc, #16]	@ (8000a68 <LCD_Draw_Pixel+0x44>)
 8000a56:	887a      	ldrh	r2, [r7, #2]
 8000a58:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000a5c:	bf00      	nop
 8000a5e:	370c      	adds	r7, #12
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr
 8000a68:	20000178 	.word	0x20000178

08000a6c <LCD_Draw_Rectangle_Fill>:
        }
    }
}

void LCD_Draw_Rectangle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t Xlen, uint16_t Ylen, uint16_t color)
{
 8000a6c:	b590      	push	{r4, r7, lr}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4604      	mov	r4, r0
 8000a74:	4608      	mov	r0, r1
 8000a76:	4611      	mov	r1, r2
 8000a78:	461a      	mov	r2, r3
 8000a7a:	4623      	mov	r3, r4
 8000a7c:	80fb      	strh	r3, [r7, #6]
 8000a7e:	4603      	mov	r3, r0
 8000a80:	80bb      	strh	r3, [r7, #4]
 8000a82:	460b      	mov	r3, r1
 8000a84:	807b      	strh	r3, [r7, #2]
 8000a86:	4613      	mov	r3, r2
 8000a88:	803b      	strh	r3, [r7, #0]
    for(int16_t y = Ypos; y < Ypos + Ylen; y++)
 8000a8a:	88bb      	ldrh	r3, [r7, #4]
 8000a8c:	81fb      	strh	r3, [r7, #14]
 8000a8e:	e01b      	b.n	8000ac8 <LCD_Draw_Rectangle_Fill+0x5c>
    {
        for(int16_t x = Xpos; x < Xpos + Xlen; x++)
 8000a90:	88fb      	ldrh	r3, [r7, #6]
 8000a92:	81bb      	strh	r3, [r7, #12]
 8000a94:	e00b      	b.n	8000aae <LCD_Draw_Rectangle_Fill+0x42>
        {
            LCD_Draw_Pixel(x, y, color);
 8000a96:	89bb      	ldrh	r3, [r7, #12]
 8000a98:	89f9      	ldrh	r1, [r7, #14]
 8000a9a:	8c3a      	ldrh	r2, [r7, #32]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ffc1 	bl	8000a24 <LCD_Draw_Pixel>
        for(int16_t x = Xpos; x < Xpos + Xlen; x++)
 8000aa2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000aa6:	b29b      	uxth	r3, r3
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	81bb      	strh	r3, [r7, #12]
 8000aae:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000ab2:	88f9      	ldrh	r1, [r7, #6]
 8000ab4:	887b      	ldrh	r3, [r7, #2]
 8000ab6:	440b      	add	r3, r1
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	dbec      	blt.n	8000a96 <LCD_Draw_Rectangle_Fill+0x2a>
    for(int16_t y = Ypos; y < Ypos + Ylen; y++)
 8000abc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	b29b      	uxth	r3, r3
 8000ac6:	81fb      	strh	r3, [r7, #14]
 8000ac8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000acc:	88b9      	ldrh	r1, [r7, #4]
 8000ace:	883b      	ldrh	r3, [r7, #0]
 8000ad0:	440b      	add	r3, r1
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	dbdc      	blt.n	8000a90 <LCD_Draw_Rectangle_Fill+0x24>
        }
    }
}
 8000ad6:	bf00      	nop
 8000ad8:	bf00      	nop
 8000ada:	3714      	adds	r7, #20
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd90      	pop	{r4, r7, pc}

08000ae0 <LCD_Clear>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	460a      	mov	r2, r1
 8000aea:	71fb      	strb	r3, [r7, #7]
 8000aec:	4613      	mov	r3, r2
 8000aee:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d10e      	bne.n	8000b14 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000af6:	2300      	movs	r3, #0
 8000af8:	60fb      	str	r3, [r7, #12]
 8000afa:	e007      	b.n	8000b0c <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000afc:	4908      	ldr	r1, [pc, #32]	@ (8000b20 <LCD_Clear+0x40>)
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	88ba      	ldrh	r2, [r7, #4]
 8000b02:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	3301      	adds	r3, #1
 8000b0a:	60fb      	str	r3, [r7, #12]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000b12:	d3f3      	bcc.n	8000afc <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8000b14:	bf00      	nop
 8000b16:	3714      	adds	r7, #20
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	20000178 	.word	0x20000178

08000b24 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b28:	b672      	cpsid	i
}
 8000b2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <LCD_Error_Handler+0x8>

08000b30 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8000b34:	f000 fdbe 	bl	80016b4 <STMPE811_Init>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	d001      	beq.n	8000b42 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8000b3e:	bf00      	nop
 8000b40:	e7fd      	b.n	8000b3e <InitializeLCDTouch+0xe>
  }
}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}

08000b46 <DetermineTouchPosition>:
{
	return STMPE811_ReadTouch(touchStruct);
}

void DetermineTouchPosition(STMPE811_TouchData * touchStruct)
{
 8000b46:	b580      	push	{r7, lr}
 8000b48:	b082      	sub	sp, #8
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
	STMPE811_DetermineTouchPosition(touchStruct);
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f000 fe9a 	bl	8001888 <STMPE811_DetermineTouchPosition>
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <ReadRegisterFromTouchModule>:

uint8_t ReadRegisterFromTouchModule(uint8_t RegToRead)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	71fb      	strb	r3, [r7, #7]
	return STMPE811_Read(RegToRead);
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f000 fe6a 	bl	8001842 <STMPE811_Read>
 8000b6e:	4603      	mov	r3, r0
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <WriteDataToTouchModule>:

void WriteDataToTouchModule(uint8_t RegToWrite, uint8_t writeData)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	4603      	mov	r3, r0
 8000b80:	460a      	mov	r2, r1
 8000b82:	71fb      	strb	r3, [r7, #7]
 8000b84:	4613      	mov	r3, r2
 8000b86:	71bb      	strb	r3, [r7, #6]
	STMPE811_Write(RegToWrite, writeData);
 8000b88:	79ba      	ldrb	r2, [r7, #6]
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	4611      	mov	r1, r2
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 fe68 	bl	8001864 <STMPE811_Write>
}
 8000b94:	bf00      	nop
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000ba0:	f000 f9fe 	bl	8000fa0 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8000ba4:	20ca      	movs	r0, #202	@ 0xca
 8000ba6:	f000 f943 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8000baa:	20c3      	movs	r0, #195	@ 0xc3
 8000bac:	f000 f94d 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8000bb0:	2008      	movs	r0, #8
 8000bb2:	f000 f94a 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8000bb6:	2050      	movs	r0, #80	@ 0x50
 8000bb8:	f000 f947 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8000bbc:	20cf      	movs	r0, #207	@ 0xcf
 8000bbe:	f000 f937 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8000bc2:	2000      	movs	r0, #0
 8000bc4:	f000 f941 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8000bc8:	20c1      	movs	r0, #193	@ 0xc1
 8000bca:	f000 f93e 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8000bce:	2030      	movs	r0, #48	@ 0x30
 8000bd0:	f000 f93b 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8000bd4:	20ed      	movs	r0, #237	@ 0xed
 8000bd6:	f000 f92b 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8000bda:	2064      	movs	r0, #100	@ 0x64
 8000bdc:	f000 f935 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8000be0:	2003      	movs	r0, #3
 8000be2:	f000 f932 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8000be6:	2012      	movs	r0, #18
 8000be8:	f000 f92f 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8000bec:	2081      	movs	r0, #129	@ 0x81
 8000bee:	f000 f92c 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8000bf2:	20e8      	movs	r0, #232	@ 0xe8
 8000bf4:	f000 f91c 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8000bf8:	2085      	movs	r0, #133	@ 0x85
 8000bfa:	f000 f926 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f000 f923 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000c04:	2078      	movs	r0, #120	@ 0x78
 8000c06:	f000 f920 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8000c0a:	20cb      	movs	r0, #203	@ 0xcb
 8000c0c:	f000 f910 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8000c10:	2039      	movs	r0, #57	@ 0x39
 8000c12:	f000 f91a 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8000c16:	202c      	movs	r0, #44	@ 0x2c
 8000c18:	f000 f917 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f000 f914 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8000c22:	2034      	movs	r0, #52	@ 0x34
 8000c24:	f000 f911 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8000c28:	2002      	movs	r0, #2
 8000c2a:	f000 f90e 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8000c2e:	20f7      	movs	r0, #247	@ 0xf7
 8000c30:	f000 f8fe 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8000c34:	2020      	movs	r0, #32
 8000c36:	f000 f908 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8000c3a:	20ea      	movs	r0, #234	@ 0xea
 8000c3c:	f000 f8f8 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000c40:	2000      	movs	r0, #0
 8000c42:	f000 f902 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000c46:	2000      	movs	r0, #0
 8000c48:	f000 f8ff 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8000c4c:	20b1      	movs	r0, #177	@ 0xb1
 8000c4e:	f000 f8ef 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000c52:	2000      	movs	r0, #0
 8000c54:	f000 f8f9 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000c58:	201b      	movs	r0, #27
 8000c5a:	f000 f8f6 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000c5e:	20b6      	movs	r0, #182	@ 0xb6
 8000c60:	f000 f8e6 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000c64:	200a      	movs	r0, #10
 8000c66:	f000 f8f0 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8000c6a:	20a2      	movs	r0, #162	@ 0xa2
 8000c6c:	f000 f8ed 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8000c70:	20c0      	movs	r0, #192	@ 0xc0
 8000c72:	f000 f8dd 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000c76:	2010      	movs	r0, #16
 8000c78:	f000 f8e7 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8000c7c:	20c1      	movs	r0, #193	@ 0xc1
 8000c7e:	f000 f8d7 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000c82:	2010      	movs	r0, #16
 8000c84:	f000 f8e1 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8000c88:	20c5      	movs	r0, #197	@ 0xc5
 8000c8a:	f000 f8d1 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8000c8e:	2045      	movs	r0, #69	@ 0x45
 8000c90:	f000 f8db 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8000c94:	2015      	movs	r0, #21
 8000c96:	f000 f8d8 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8000c9a:	20c7      	movs	r0, #199	@ 0xc7
 8000c9c:	f000 f8c8 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8000ca0:	2090      	movs	r0, #144	@ 0x90
 8000ca2:	f000 f8d2 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8000ca6:	2036      	movs	r0, #54	@ 0x36
 8000ca8:	f000 f8c2 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8000cac:	20c8      	movs	r0, #200	@ 0xc8
 8000cae:	f000 f8cc 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8000cb2:	20f2      	movs	r0, #242	@ 0xf2
 8000cb4:	f000 f8bc 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000cb8:	2000      	movs	r0, #0
 8000cba:	f000 f8c6 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8000cbe:	20b0      	movs	r0, #176	@ 0xb0
 8000cc0:	f000 f8b6 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8000cc4:	20c2      	movs	r0, #194	@ 0xc2
 8000cc6:	f000 f8c0 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000cca:	20b6      	movs	r0, #182	@ 0xb6
 8000ccc:	f000 f8b0 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000cd0:	200a      	movs	r0, #10
 8000cd2:	f000 f8ba 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8000cd6:	20a7      	movs	r0, #167	@ 0xa7
 8000cd8:	f000 f8b7 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8000cdc:	2027      	movs	r0, #39	@ 0x27
 8000cde:	f000 f8b4 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8000ce2:	2004      	movs	r0, #4
 8000ce4:	f000 f8b1 	bl	8000e4a <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8000ce8:	202a      	movs	r0, #42	@ 0x2a
 8000cea:	f000 f8a1 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f000 f8ab 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	f000 f8a8 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f000 f8a5 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8000d00:	20ef      	movs	r0, #239	@ 0xef
 8000d02:	f000 f8a2 	bl	8000e4a <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8000d06:	202b      	movs	r0, #43	@ 0x2b
 8000d08:	f000 f892 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000d0c:	2000      	movs	r0, #0
 8000d0e:	f000 f89c 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000d12:	2000      	movs	r0, #0
 8000d14:	f000 f899 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8000d18:	2001      	movs	r0, #1
 8000d1a:	f000 f896 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8000d1e:	203f      	movs	r0, #63	@ 0x3f
 8000d20:	f000 f893 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8000d24:	20f6      	movs	r0, #246	@ 0xf6
 8000d26:	f000 f883 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	f000 f88d 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000d30:	2000      	movs	r0, #0
 8000d32:	f000 f88a 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8000d36:	2006      	movs	r0, #6
 8000d38:	f000 f887 	bl	8000e4a <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8000d3c:	202c      	movs	r0, #44	@ 0x2c
 8000d3e:	f000 f877 	bl	8000e30 <ili9341_Write_Reg>
  LCD_Delay(200);
 8000d42:	20c8      	movs	r0, #200	@ 0xc8
 8000d44:	f000 f9e8 	bl	8001118 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8000d48:	2026      	movs	r0, #38	@ 0x26
 8000d4a:	f000 f871 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8000d4e:	2001      	movs	r0, #1
 8000d50:	f000 f87b 	bl	8000e4a <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8000d54:	20e0      	movs	r0, #224	@ 0xe0
 8000d56:	f000 f86b 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8000d5a:	200f      	movs	r0, #15
 8000d5c:	f000 f875 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8000d60:	2029      	movs	r0, #41	@ 0x29
 8000d62:	f000 f872 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8000d66:	2024      	movs	r0, #36	@ 0x24
 8000d68:	f000 f86f 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8000d6c:	200c      	movs	r0, #12
 8000d6e:	f000 f86c 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8000d72:	200e      	movs	r0, #14
 8000d74:	f000 f869 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8000d78:	2009      	movs	r0, #9
 8000d7a:	f000 f866 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8000d7e:	204e      	movs	r0, #78	@ 0x4e
 8000d80:	f000 f863 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000d84:	2078      	movs	r0, #120	@ 0x78
 8000d86:	f000 f860 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8000d8a:	203c      	movs	r0, #60	@ 0x3c
 8000d8c:	f000 f85d 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8000d90:	2009      	movs	r0, #9
 8000d92:	f000 f85a 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8000d96:	2013      	movs	r0, #19
 8000d98:	f000 f857 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8000d9c:	2005      	movs	r0, #5
 8000d9e:	f000 f854 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8000da2:	2017      	movs	r0, #23
 8000da4:	f000 f851 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8000da8:	2011      	movs	r0, #17
 8000daa:	f000 f84e 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000dae:	2000      	movs	r0, #0
 8000db0:	f000 f84b 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8000db4:	20e1      	movs	r0, #225	@ 0xe1
 8000db6:	f000 f83b 	bl	8000e30 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000dba:	2000      	movs	r0, #0
 8000dbc:	f000 f845 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8000dc0:	2016      	movs	r0, #22
 8000dc2:	f000 f842 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000dc6:	201b      	movs	r0, #27
 8000dc8:	f000 f83f 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8000dcc:	2004      	movs	r0, #4
 8000dce:	f000 f83c 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8000dd2:	2011      	movs	r0, #17
 8000dd4:	f000 f839 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8000dd8:	2007      	movs	r0, #7
 8000dda:	f000 f836 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8000dde:	2031      	movs	r0, #49	@ 0x31
 8000de0:	f000 f833 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8000de4:	2033      	movs	r0, #51	@ 0x33
 8000de6:	f000 f830 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8000dea:	2042      	movs	r0, #66	@ 0x42
 8000dec:	f000 f82d 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8000df0:	2005      	movs	r0, #5
 8000df2:	f000 f82a 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8000df6:	200c      	movs	r0, #12
 8000df8:	f000 f827 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8000dfc:	200a      	movs	r0, #10
 8000dfe:	f000 f824 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8000e02:	2028      	movs	r0, #40	@ 0x28
 8000e04:	f000 f821 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8000e08:	202f      	movs	r0, #47	@ 0x2f
 8000e0a:	f000 f81e 	bl	8000e4a <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8000e0e:	200f      	movs	r0, #15
 8000e10:	f000 f81b 	bl	8000e4a <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8000e14:	2011      	movs	r0, #17
 8000e16:	f000 f80b 	bl	8000e30 <ili9341_Write_Reg>
  LCD_Delay(200);
 8000e1a:	20c8      	movs	r0, #200	@ 0xc8
 8000e1c:	f000 f97c 	bl	8001118 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8000e20:	2029      	movs	r0, #41	@ 0x29
 8000e22:	f000 f805 	bl	8000e30 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8000e26:	202c      	movs	r0, #44	@ 0x2c
 8000e28:	f000 f802 	bl	8000e30 <ili9341_Write_Reg>
}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 f949 	bl	80010d4 <LCD_IO_WriteReg>
}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	4603      	mov	r3, r0
 8000e52:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8000e54:	88fb      	ldrh	r3, [r7, #6]
 8000e56:	4618      	mov	r0, r3
 8000e58:	f000 f91a 	bl	8001090 <LCD_IO_WriteData>
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8000e68:	4819      	ldr	r0, [pc, #100]	@ (8000ed0 <SPI_Init+0x6c>)
 8000e6a:	f004 f854 	bl	8004f16 <HAL_SPI_GetState>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d12b      	bne.n	8000ecc <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8000e74:	4b16      	ldr	r3, [pc, #88]	@ (8000ed0 <SPI_Init+0x6c>)
 8000e76:	4a17      	ldr	r2, [pc, #92]	@ (8000ed4 <SPI_Init+0x70>)
 8000e78:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000e7a:	4b15      	ldr	r3, [pc, #84]	@ (8000ed0 <SPI_Init+0x6c>)
 8000e7c:	2218      	movs	r2, #24
 8000e7e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8000e80:	4b13      	ldr	r3, [pc, #76]	@ (8000ed0 <SPI_Init+0x6c>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8000e86:	4b12      	ldr	r3, [pc, #72]	@ (8000ed0 <SPI_Init+0x6c>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8000e8c:	4b10      	ldr	r3, [pc, #64]	@ (8000ed0 <SPI_Init+0x6c>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8000e92:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed0 <SPI_Init+0x6c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8000e98:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed0 <SPI_Init+0x6c>)
 8000e9a:	2207      	movs	r2, #7
 8000e9c:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8000e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed0 <SPI_Init+0x6c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8000ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed0 <SPI_Init+0x6c>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8000eaa:	4b09      	ldr	r3, [pc, #36]	@ (8000ed0 <SPI_Init+0x6c>)
 8000eac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eb0:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8000eb2:	4b07      	ldr	r3, [pc, #28]	@ (8000ed0 <SPI_Init+0x6c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8000eb8:	4b05      	ldr	r3, [pc, #20]	@ (8000ed0 <SPI_Init+0x6c>)
 8000eba:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ebe:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8000ec0:	4803      	ldr	r0, [pc, #12]	@ (8000ed0 <SPI_Init+0x6c>)
 8000ec2:	f000 f833 	bl	8000f2c <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8000ec6:	4802      	ldr	r0, [pc, #8]	@ (8000ed0 <SPI_Init+0x6c>)
 8000ec8:	f003 fe30 	bl	8004b2c <HAL_SPI_Init>
  }
}
 8000ecc:	bf00      	nop
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20025978 	.word	0x20025978
 8000ed4:	40015000 	.word	0x40015000

08000ed8 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8000ee6:	4b09      	ldr	r3, [pc, #36]	@ (8000f0c <SPI_Write+0x34>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	1db9      	adds	r1, r7, #6
 8000eec:	2201      	movs	r2, #1
 8000eee:	4808      	ldr	r0, [pc, #32]	@ (8000f10 <SPI_Write+0x38>)
 8000ef0:	f003 fecd 	bl	8004c8e <HAL_SPI_Transmit>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8000ef8:	7bfb      	ldrb	r3, [r7, #15]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8000efe:	f000 f809 	bl	8000f14 <SPI_Error>
  }
}
 8000f02:	bf00      	nop
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	20000000 	.word	0x20000000
 8000f10:	20025978 	.word	0x20025978

08000f14 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8000f18:	4803      	ldr	r0, [pc, #12]	@ (8000f28 <SPI_Error+0x14>)
 8000f1a:	f003 fe90 	bl	8004c3e <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8000f1e:	f7ff ffa1 	bl	8000e64 <SPI_Init>
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20025978 	.word	0x20025978

08000f2c <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08a      	sub	sp, #40	@ 0x28
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8000f34:	2300      	movs	r3, #0
 8000f36:	613b      	str	r3, [r7, #16]
 8000f38:	4b17      	ldr	r3, [pc, #92]	@ (8000f98 <SPI_MspInit+0x6c>)
 8000f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f3c:	4a16      	ldr	r2, [pc, #88]	@ (8000f98 <SPI_MspInit+0x6c>)
 8000f3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000f42:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f44:	4b14      	ldr	r3, [pc, #80]	@ (8000f98 <SPI_MspInit+0x6c>)
 8000f46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f4c:	613b      	str	r3, [r7, #16]
 8000f4e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8000f50:	2300      	movs	r3, #0
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <SPI_MspInit+0x6c>)
 8000f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f58:	4a0f      	ldr	r2, [pc, #60]	@ (8000f98 <SPI_MspInit+0x6c>)
 8000f5a:	f043 0320 	orr.w	r3, r3, #32
 8000f5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f60:	4b0d      	ldr	r3, [pc, #52]	@ (8000f98 <SPI_MspInit+0x6c>)
 8000f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f64:	f003 0320 	and.w	r3, r3, #32
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8000f6c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000f70:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8000f72:	2302      	movs	r3, #2
 8000f74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8000f76:	2302      	movs	r3, #2
 8000f78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8000f7e:	2305      	movs	r3, #5
 8000f80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8000f82:	f107 0314 	add.w	r3, r7, #20
 8000f86:	4619      	mov	r1, r3
 8000f88:	4804      	ldr	r0, [pc, #16]	@ (8000f9c <SPI_MspInit+0x70>)
 8000f8a:	f001 f9ef 	bl	800236c <HAL_GPIO_Init>
}
 8000f8e:	bf00      	nop
 8000f90:	3728      	adds	r7, #40	@ 0x28
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40021400 	.word	0x40021400

08000fa0 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b088      	sub	sp, #32
 8000fa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8000fa6:	4b36      	ldr	r3, [pc, #216]	@ (8001080 <LCD_IO_Init+0xe0>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d164      	bne.n	8001078 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8000fae:	4b34      	ldr	r3, [pc, #208]	@ (8001080 <LCD_IO_Init+0xe0>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	4b32      	ldr	r3, [pc, #200]	@ (8001084 <LCD_IO_Init+0xe4>)
 8000fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbc:	4a31      	ldr	r2, [pc, #196]	@ (8001084 <LCD_IO_Init+0xe4>)
 8000fbe:	f043 0308 	orr.w	r3, r3, #8
 8000fc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc4:	4b2f      	ldr	r3, [pc, #188]	@ (8001084 <LCD_IO_Init+0xe4>)
 8000fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc8:	f003 0308 	and.w	r3, r3, #8
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8000fd0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fd4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8000fe2:	f107 030c 	add.w	r3, r7, #12
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4827      	ldr	r0, [pc, #156]	@ (8001088 <LCD_IO_Init+0xe8>)
 8000fea:	f001 f9bf 	bl	800236c <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	4b24      	ldr	r3, [pc, #144]	@ (8001084 <LCD_IO_Init+0xe4>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a23      	ldr	r2, [pc, #140]	@ (8001084 <LCD_IO_Init+0xe4>)
 8000ff8:	f043 0308 	orr.w	r3, r3, #8
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <LCD_IO_Init+0xe4>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f003 0308 	and.w	r3, r3, #8
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800100a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800100e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001010:	2301      	movs	r3, #1
 8001012:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001018:	2302      	movs	r3, #2
 800101a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	4619      	mov	r1, r3
 8001022:	4819      	ldr	r0, [pc, #100]	@ (8001088 <LCD_IO_Init+0xe8>)
 8001024:	f001 f9a2 	bl	800236c <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001028:	2300      	movs	r3, #0
 800102a:	603b      	str	r3, [r7, #0]
 800102c:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <LCD_IO_Init+0xe4>)
 800102e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001030:	4a14      	ldr	r2, [pc, #80]	@ (8001084 <LCD_IO_Init+0xe4>)
 8001032:	f043 0304 	orr.w	r3, r3, #4
 8001036:	6313      	str	r3, [r2, #48]	@ 0x30
 8001038:	4b12      	ldr	r3, [pc, #72]	@ (8001084 <LCD_IO_Init+0xe4>)
 800103a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103c:	f003 0304 	and.w	r3, r3, #4
 8001040:	603b      	str	r3, [r7, #0]
 8001042:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001044:	2304      	movs	r3, #4
 8001046:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001048:	2301      	movs	r3, #1
 800104a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001050:	2302      	movs	r3, #2
 8001052:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001054:	f107 030c 	add.w	r3, r7, #12
 8001058:	4619      	mov	r1, r3
 800105a:	480c      	ldr	r0, [pc, #48]	@ (800108c <LCD_IO_Init+0xec>)
 800105c:	f001 f986 	bl	800236c <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001060:	2200      	movs	r2, #0
 8001062:	2104      	movs	r1, #4
 8001064:	4809      	ldr	r0, [pc, #36]	@ (800108c <LCD_IO_Init+0xec>)
 8001066:	f001 fc39 	bl	80028dc <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800106a:	2201      	movs	r2, #1
 800106c:	2104      	movs	r1, #4
 800106e:	4807      	ldr	r0, [pc, #28]	@ (800108c <LCD_IO_Init+0xec>)
 8001070:	f001 fc34 	bl	80028dc <HAL_GPIO_WritePin>

    SPI_Init();
 8001074:	f7ff fef6 	bl	8000e64 <SPI_Init>
  }
}
 8001078:	bf00      	nop
 800107a:	3720      	adds	r7, #32
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	200259d0 	.word	0x200259d0
 8001084:	40023800 	.word	0x40023800
 8001088:	40020c00 	.word	0x40020c00
 800108c:	40020800 	.word	0x40020800

08001090 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800109a:	2201      	movs	r2, #1
 800109c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010a0:	480a      	ldr	r0, [pc, #40]	@ (80010cc <LCD_IO_WriteData+0x3c>)
 80010a2:	f001 fc1b 	bl	80028dc <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80010a6:	2200      	movs	r2, #0
 80010a8:	2104      	movs	r1, #4
 80010aa:	4809      	ldr	r0, [pc, #36]	@ (80010d0 <LCD_IO_WriteData+0x40>)
 80010ac:	f001 fc16 	bl	80028dc <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 80010b0:	88fb      	ldrh	r3, [r7, #6]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff ff10 	bl	8000ed8 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80010b8:	2201      	movs	r2, #1
 80010ba:	2104      	movs	r1, #4
 80010bc:	4804      	ldr	r0, [pc, #16]	@ (80010d0 <LCD_IO_WriteData+0x40>)
 80010be:	f001 fc0d 	bl	80028dc <HAL_GPIO_WritePin>
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40020c00 	.word	0x40020c00
 80010d0:	40020800 	.word	0x40020800

080010d4 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80010de:	2200      	movs	r2, #0
 80010e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010e4:	480a      	ldr	r0, [pc, #40]	@ (8001110 <LCD_IO_WriteReg+0x3c>)
 80010e6:	f001 fbf9 	bl	80028dc <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80010ea:	2200      	movs	r2, #0
 80010ec:	2104      	movs	r1, #4
 80010ee:	4809      	ldr	r0, [pc, #36]	@ (8001114 <LCD_IO_WriteReg+0x40>)
 80010f0:	f001 fbf4 	bl	80028dc <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff feed 	bl	8000ed8 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80010fe:	2201      	movs	r2, #1
 8001100:	2104      	movs	r1, #4
 8001102:	4804      	ldr	r0, [pc, #16]	@ (8001114 <LCD_IO_WriteReg+0x40>)
 8001104:	f001 fbea 	bl	80028dc <HAL_GPIO_WritePin>
}
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40020c00 	.word	0x40020c00
 8001114:	40020800 	.word	0x40020800

08001118 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f000 ff77 	bl	8002014 <HAL_Delay>
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	af00      	add	r7, sp, #0

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001132:	f000 fefd 	bl	8001f30 <HAL_Init>

  // The default system configuration function is "suspect" so we need to make our own clock configuration
  // Note - You, the developer, MAY have to play with some of this coniguration as you progress in your project
  SystemClockOverride();
 8001136:	f000 f809 	bl	800114c <SystemClockOverride>

  ApplicationInit(); // Initializes the LCD functionality
 800113a:	f7ff fa21 	bl	8000580 <ApplicationInit>

//  LCD_Visual_Demo();

  HAL_Delay(5000);
 800113e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001142:	f000 ff67 	bl	8002014 <HAL_Delay>

  // DO NOT CALL THIS FUNCTION WHEN INTERRUPT MODE IS SELECTED IN THE COMPILE SWITCH IN stmpe811.h
  // Un-comment the below function after setting COMPILE_TOUCH to 1 in stmpe811.h
  //LCD_Touch_Polling_Demo(); // This function Will not return

  while (1)
 8001146:	bf00      	nop
 8001148:	e7fd      	b.n	8001146 <main+0x18>
	...

0800114c <SystemClockOverride>:
    Error_Handler();
  }
}

void SystemClockOverride(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b092      	sub	sp, #72	@ 0x48
 8001150:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	603b      	str	r3, [r7, #0]
 8001156:	4b1c      	ldr	r3, [pc, #112]	@ (80011c8 <SystemClockOverride+0x7c>)
 8001158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115a:	4a1b      	ldr	r2, [pc, #108]	@ (80011c8 <SystemClockOverride+0x7c>)
 800115c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001160:	6413      	str	r3, [r2, #64]	@ 0x40
 8001162:	4b19      	ldr	r3, [pc, #100]	@ (80011c8 <SystemClockOverride+0x7c>)
 8001164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001166:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800116a:	603b      	str	r3, [r7, #0]
 800116c:	683b      	ldr	r3, [r7, #0]

  // __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); // not needed, power scaling consumption for when not running at max freq.

  /* Enable HSE Osc and activate PLL with HSE source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800116e:	2301      	movs	r3, #1
 8001170:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001172:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001176:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001178:	2302      	movs	r3, #2
 800117a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800117c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001180:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001182:	2308      	movs	r3, #8
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001186:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800118a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800118c:	2302      	movs	r3, #2
 800118e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001190:	2307      	movs	r3, #7
 8001192:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001194:	1d3b      	adds	r3, r7, #4
 8001196:	4618      	mov	r0, r3
 8001198:	f002 fe84 	bl	8003ea4 <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800119c:	230f      	movs	r3, #15
 800119e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011a0:	2302      	movs	r3, #2
 80011a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a4:	2300      	movs	r3, #0
 80011a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011a8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011b2:	647b      	str	r3, [r7, #68]	@ 0x44
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 80011b4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011b8:	2105      	movs	r1, #5
 80011ba:	4618      	mov	r0, r3
 80011bc:	f003 f8ea 	bl	8004394 <HAL_RCC_ClockConfig>
}
 80011c0:	bf00      	nop
 80011c2:	3748      	adds	r7, #72	@ 0x48
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40023800 	.word	0x40023800

080011cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80011d0:	b672      	cpsid	i
}
 80011d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <Error_Handler+0x8>

080011d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <HAL_MspInit+0x4c>)
 80011e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001224 <HAL_MspInit+0x4c>)
 80011e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80011ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001224 <HAL_MspInit+0x4c>)
 80011f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	603b      	str	r3, [r7, #0]
 80011fe:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <HAL_MspInit+0x4c>)
 8001200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001202:	4a08      	ldr	r2, [pc, #32]	@ (8001224 <HAL_MspInit+0x4c>)
 8001204:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001208:	6413      	str	r3, [r2, #64]	@ 0x40
 800120a:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <HAL_MspInit+0x4c>)
 800120c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001212:	603b      	str	r3, [r7, #0]
 8001214:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001216:	2007      	movs	r0, #7
 8001218:	f001 f832 	bl	8002280 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40023800 	.word	0x40023800

08001228 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08a      	sub	sp, #40	@ 0x28
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a29      	ldr	r2, [pc, #164]	@ (80012ec <HAL_I2C_MspInit+0xc4>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d14b      	bne.n	80012e2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	4b28      	ldr	r3, [pc, #160]	@ (80012f0 <HAL_I2C_MspInit+0xc8>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	4a27      	ldr	r2, [pc, #156]	@ (80012f0 <HAL_I2C_MspInit+0xc8>)
 8001254:	f043 0304 	orr.w	r3, r3, #4
 8001258:	6313      	str	r3, [r2, #48]	@ 0x30
 800125a:	4b25      	ldr	r3, [pc, #148]	@ (80012f0 <HAL_I2C_MspInit+0xc8>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	f003 0304 	and.w	r3, r3, #4
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	4b21      	ldr	r3, [pc, #132]	@ (80012f0 <HAL_I2C_MspInit+0xc8>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	4a20      	ldr	r2, [pc, #128]	@ (80012f0 <HAL_I2C_MspInit+0xc8>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6313      	str	r3, [r2, #48]	@ 0x30
 8001276:	4b1e      	ldr	r3, [pc, #120]	@ (80012f0 <HAL_I2C_MspInit+0xc8>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001282:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001286:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001288:	2312      	movs	r3, #18
 800128a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001290:	2300      	movs	r3, #0
 8001292:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001294:	2304      	movs	r3, #4
 8001296:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	4619      	mov	r1, r3
 800129e:	4815      	ldr	r0, [pc, #84]	@ (80012f4 <HAL_I2C_MspInit+0xcc>)
 80012a0:	f001 f864 	bl	800236c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80012a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012aa:	2312      	movs	r3, #18
 80012ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b2:	2300      	movs	r3, #0
 80012b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80012b6:	2304      	movs	r3, #4
 80012b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	4619      	mov	r1, r3
 80012c0:	480d      	ldr	r0, [pc, #52]	@ (80012f8 <HAL_I2C_MspInit+0xd0>)
 80012c2:	f001 f853 	bl	800236c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	4b09      	ldr	r3, [pc, #36]	@ (80012f0 <HAL_I2C_MspInit+0xc8>)
 80012cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ce:	4a08      	ldr	r2, [pc, #32]	@ (80012f0 <HAL_I2C_MspInit+0xc8>)
 80012d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80012d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012d6:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <HAL_I2C_MspInit+0xc8>)
 80012d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80012de:	60bb      	str	r3, [r7, #8]
 80012e0:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 80012e2:	bf00      	nop
 80012e4:	3728      	adds	r7, #40	@ 0x28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40005c00 	.word	0x40005c00
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40020800 	.word	0x40020800
 80012f8:	40020000 	.word	0x40020000

080012fc <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b09a      	sub	sp, #104	@ 0x68
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001304:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001314:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001318:	2230      	movs	r2, #48	@ 0x30
 800131a:	2100      	movs	r1, #0
 800131c:	4618      	mov	r0, r3
 800131e:	f004 f8ef 	bl	8005500 <memset>
  if(hltdc->Instance==LTDC)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a81      	ldr	r2, [pc, #516]	@ (800152c <HAL_LTDC_MspInit+0x230>)
 8001328:	4293      	cmp	r3, r2
 800132a:	f040 80fa 	bne.w	8001522 <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800132e:	2308      	movs	r3, #8
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001332:	2332      	movs	r3, #50	@ 0x32
 8001334:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001336:	2302      	movs	r3, #2
 8001338:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800133a:	2300      	movs	r3, #0
 800133c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800133e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001342:	4618      	mov	r0, r3
 8001344:	f003 fa32 	bl	80047ac <HAL_RCCEx_PeriphCLKConfig>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 800134e:	f7ff ff3d 	bl	80011cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	623b      	str	r3, [r7, #32]
 8001356:	4b76      	ldr	r3, [pc, #472]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 8001358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135a:	4a75      	ldr	r2, [pc, #468]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 800135c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001360:	6453      	str	r3, [r2, #68]	@ 0x44
 8001362:	4b73      	ldr	r3, [pc, #460]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 8001364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001366:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800136a:	623b      	str	r3, [r7, #32]
 800136c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	61fb      	str	r3, [r7, #28]
 8001372:	4b6f      	ldr	r3, [pc, #444]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a6e      	ldr	r2, [pc, #440]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 8001378:	f043 0320 	orr.w	r3, r3, #32
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b6c      	ldr	r3, [pc, #432]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0320 	and.w	r3, r3, #32
 8001386:	61fb      	str	r3, [r7, #28]
 8001388:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	61bb      	str	r3, [r7, #24]
 800138e:	4b68      	ldr	r3, [pc, #416]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001392:	4a67      	ldr	r2, [pc, #412]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6313      	str	r3, [r2, #48]	@ 0x30
 800139a:	4b65      	ldr	r3, [pc, #404]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	61bb      	str	r3, [r7, #24]
 80013a4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]
 80013aa:	4b61      	ldr	r3, [pc, #388]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	4a60      	ldr	r2, [pc, #384]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b6:	4b5e      	ldr	r3, [pc, #376]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	617b      	str	r3, [r7, #20]
 80013c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
 80013c6:	4b5a      	ldr	r3, [pc, #360]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	4a59      	ldr	r2, [pc, #356]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 80013cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d2:	4b57      	ldr	r3, [pc, #348]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013da:	613b      	str	r3, [r7, #16]
 80013dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	4b53      	ldr	r3, [pc, #332]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	4a52      	ldr	r2, [pc, #328]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ee:	4b50      	ldr	r3, [pc, #320]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	f003 0304 	and.w	r3, r3, #4
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	4b4c      	ldr	r3, [pc, #304]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	4a4b      	ldr	r2, [pc, #300]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 8001404:	f043 0308 	orr.w	r3, r3, #8
 8001408:	6313      	str	r3, [r2, #48]	@ 0x30
 800140a:	4b49      	ldr	r3, [pc, #292]	@ (8001530 <HAL_LTDC_MspInit+0x234>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	f003 0308 	and.w	r3, r3, #8
 8001412:	60bb      	str	r3, [r7, #8]
 8001414:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001416:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800141a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141c:	2302      	movs	r3, #2
 800141e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001424:	2300      	movs	r3, #0
 8001426:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001428:	230e      	movs	r3, #14
 800142a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800142c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001430:	4619      	mov	r1, r3
 8001432:	4840      	ldr	r0, [pc, #256]	@ (8001534 <HAL_LTDC_MspInit+0x238>)
 8001434:	f000 ff9a 	bl	800236c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001438:	f641 0358 	movw	r3, #6232	@ 0x1858
 800143c:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143e:	2302      	movs	r3, #2
 8001440:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001446:	2300      	movs	r3, #0
 8001448:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800144a:	230e      	movs	r3, #14
 800144c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001452:	4619      	mov	r1, r3
 8001454:	4838      	ldr	r0, [pc, #224]	@ (8001538 <HAL_LTDC_MspInit+0x23c>)
 8001456:	f000 ff89 	bl	800236c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800145a:	2303      	movs	r3, #3
 800145c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145e:	2302      	movs	r3, #2
 8001460:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001466:	2300      	movs	r3, #0
 8001468:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800146a:	2309      	movs	r3, #9
 800146c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800146e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001472:	4619      	mov	r1, r3
 8001474:	4831      	ldr	r0, [pc, #196]	@ (800153c <HAL_LTDC_MspInit+0x240>)
 8001476:	f000 ff79 	bl	800236c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 800147a:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800147e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001480:	2302      	movs	r3, #2
 8001482:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001488:	2300      	movs	r3, #0
 800148a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800148c:	230e      	movs	r3, #14
 800148e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001490:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001494:	4619      	mov	r1, r3
 8001496:	4829      	ldr	r0, [pc, #164]	@ (800153c <HAL_LTDC_MspInit+0x240>)
 8001498:	f000 ff68 	bl	800236c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 800149c:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80014a0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2302      	movs	r3, #2
 80014a4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014aa:	2300      	movs	r3, #0
 80014ac:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80014ae:	230e      	movs	r3, #14
 80014b0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014b2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80014b6:	4619      	mov	r1, r3
 80014b8:	4821      	ldr	r0, [pc, #132]	@ (8001540 <HAL_LTDC_MspInit+0x244>)
 80014ba:	f000 ff57 	bl	800236c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80014be:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80014c2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c4:	2302      	movs	r3, #2
 80014c6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014cc:	2300      	movs	r3, #0
 80014ce:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80014d0:	230e      	movs	r3, #14
 80014d2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014d4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80014d8:	4619      	mov	r1, r3
 80014da:	481a      	ldr	r0, [pc, #104]	@ (8001544 <HAL_LTDC_MspInit+0x248>)
 80014dc:	f000 ff46 	bl	800236c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80014e0:	2348      	movs	r3, #72	@ 0x48
 80014e2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e4:	2302      	movs	r3, #2
 80014e6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ec:	2300      	movs	r3, #0
 80014ee:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80014f0:	230e      	movs	r3, #14
 80014f2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014f4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80014f8:	4619      	mov	r1, r3
 80014fa:	4813      	ldr	r0, [pc, #76]	@ (8001548 <HAL_LTDC_MspInit+0x24c>)
 80014fc:	f000 ff36 	bl	800236c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001500:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001504:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001506:	2302      	movs	r3, #2
 8001508:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150e:	2300      	movs	r3, #0
 8001510:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001512:	2309      	movs	r3, #9
 8001514:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001516:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800151a:	4619      	mov	r1, r3
 800151c:	4808      	ldr	r0, [pc, #32]	@ (8001540 <HAL_LTDC_MspInit+0x244>)
 800151e:	f000 ff25 	bl	800236c <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001522:	bf00      	nop
 8001524:	3768      	adds	r7, #104	@ 0x68
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40016800 	.word	0x40016800
 8001530:	40023800 	.word	0x40023800
 8001534:	40021400 	.word	0x40021400
 8001538:	40020000 	.word	0x40020000
 800153c:	40020400 	.word	0x40020400
 8001540:	40021800 	.word	0x40021800
 8001544:	40020800 	.word	0x40020800
 8001548:	40020c00 	.word	0x40020c00

0800154c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08a      	sub	sp, #40	@ 0x28
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001554:	f107 0314 	add.w	r3, r7, #20
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a19      	ldr	r2, [pc, #100]	@ (80015d0 <HAL_SPI_MspInit+0x84>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d12c      	bne.n	80015c8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	613b      	str	r3, [r7, #16]
 8001572:	4b18      	ldr	r3, [pc, #96]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 8001574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001576:	4a17      	ldr	r2, [pc, #92]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 8001578:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800157c:	6453      	str	r3, [r2, #68]	@ 0x44
 800157e:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 8001580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001582:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	4a10      	ldr	r2, [pc, #64]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 8001594:	f043 0320 	orr.w	r3, r3, #32
 8001598:	6313      	str	r3, [r2, #48]	@ 0x30
 800159a:	4b0e      	ldr	r3, [pc, #56]	@ (80015d4 <HAL_SPI_MspInit+0x88>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	f003 0320 	and.w	r3, r3, #32
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80015a6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80015aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ac:	2302      	movs	r3, #2
 80015ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	2300      	movs	r3, #0
 80015b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80015b8:	2305      	movs	r3, #5
 80015ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	4619      	mov	r1, r3
 80015c2:	4805      	ldr	r0, [pc, #20]	@ (80015d8 <HAL_SPI_MspInit+0x8c>)
 80015c4:	f000 fed2 	bl	800236c <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 80015c8:	bf00      	nop
 80015ca:	3728      	adds	r7, #40	@ 0x28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40015000 	.word	0x40015000
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40021400 	.word	0x40021400

080015dc <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a08      	ldr	r2, [pc, #32]	@ (800160c <HAL_SPI_MspDeInit+0x30>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d10a      	bne.n	8001604 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80015ee:	4b08      	ldr	r3, [pc, #32]	@ (8001610 <HAL_SPI_MspDeInit+0x34>)
 80015f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f2:	4a07      	ldr	r2, [pc, #28]	@ (8001610 <HAL_SPI_MspDeInit+0x34>)
 80015f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80015f8:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 80015fa:	f44f 7160 	mov.w	r1, #896	@ 0x380
 80015fe:	4805      	ldr	r0, [pc, #20]	@ (8001614 <HAL_SPI_MspDeInit+0x38>)
 8001600:	f001 f860 	bl	80026c4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001604:	bf00      	nop
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	40015000 	.word	0x40015000
 8001610:	40023800 	.word	0x40023800
 8001614:	40021400 	.word	0x40021400

08001618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800161c:	bf00      	nop
 800161e:	e7fd      	b.n	800161c <NMI_Handler+0x4>

08001620 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001624:	bf00      	nop
 8001626:	e7fd      	b.n	8001624 <HardFault_Handler+0x4>

08001628 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800162c:	bf00      	nop
 800162e:	e7fd      	b.n	800162c <MemManage_Handler+0x4>

08001630 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <BusFault_Handler+0x4>

08001638 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800163c:	bf00      	nop
 800163e:	e7fd      	b.n	800163c <UsageFault_Handler+0x4>

08001640 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001652:	bf00      	nop
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800166e:	f000 fcb1 	bl	8001fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
	...

08001678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	2b00      	cmp	r3, #0
 8001688:	db0b      	blt.n	80016a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800168a:	79fb      	ldrb	r3, [r7, #7]
 800168c:	f003 021f 	and.w	r2, r3, #31
 8001690:	4907      	ldr	r1, [pc, #28]	@ (80016b0 <__NVIC_EnableIRQ+0x38>)
 8001692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001696:	095b      	lsrs	r3, r3, #5
 8001698:	2001      	movs	r0, #1
 800169a:	fa00 f202 	lsl.w	r2, r0, r2
 800169e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016a2:	bf00      	nop
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	e000e100 	.word	0xe000e100

080016b4 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 80016ba:	f000 f9dd 	bl	8001a78 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 80016be:	f000 f99d 	bl	80019fc <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 80016c2:	2202      	movs	r2, #2
 80016c4:	2103      	movs	r1, #3
 80016c6:	2082      	movs	r0, #130	@ 0x82
 80016c8:	f000 fa2a 	bl	8001b20 <I2C3_Write>
    HAL_Delay(5);
 80016cc:	2005      	movs	r0, #5
 80016ce:	f000 fca1 	bl	8002014 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2103      	movs	r1, #3
 80016d6:	2082      	movs	r0, #130	@ 0x82
 80016d8:	f000 fa22 	bl	8001b20 <I2C3_Write>
    HAL_Delay(2);
 80016dc:	2002      	movs	r0, #2
 80016de:	f000 fc99 	bl	8002014 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 80016e2:	1cba      	adds	r2, r7, #2
 80016e4:	2302      	movs	r3, #2
 80016e6:	2100      	movs	r1, #0
 80016e8:	2082      	movs	r0, #130	@ 0x82
 80016ea:	f000 fa69 	bl	8001bc0 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 80016ee:	887b      	ldrh	r3, [r7, #2]
 80016f0:	021b      	lsls	r3, r3, #8
 80016f2:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 80016f4:	887b      	ldrh	r3, [r7, #2]
 80016f6:	0a1b      	lsrs	r3, r3, #8
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8001700:	88fb      	ldrh	r3, [r7, #6]
 8001702:	f640 0211 	movw	r2, #2065	@ 0x811
 8001706:	4293      	cmp	r3, r2
 8001708:	d001      	beq.n	800170e <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 800170a:	2303      	movs	r3, #3
 800170c:	e095      	b.n	800183a <STMPE811_Init+0x186>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 800170e:	2202      	movs	r2, #2
 8001710:	2103      	movs	r1, #3
 8001712:	2082      	movs	r0, #130	@ 0x82
 8001714:	f000 fa04 	bl	8001b20 <I2C3_Write>
    HAL_Delay(5);
 8001718:	2005      	movs	r0, #5
 800171a:	f000 fc7b 	bl	8002014 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 800171e:	2200      	movs	r2, #0
 8001720:	2103      	movs	r1, #3
 8001722:	2082      	movs	r0, #130	@ 0x82
 8001724:	f000 f9fc 	bl	8001b20 <I2C3_Write>
    HAL_Delay(2);
 8001728:	2002      	movs	r0, #2
 800172a:	f000 fc73 	bl	8002014 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 800172e:	2004      	movs	r0, #4
 8001730:	f000 f887 	bl	8001842 <STMPE811_Read>
 8001734:	4603      	mov	r3, r0
 8001736:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8001738:	797b      	ldrb	r3, [r7, #5]
 800173a:	f023 0301 	bic.w	r3, r3, #1
 800173e:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001740:	797b      	ldrb	r3, [r7, #5]
 8001742:	461a      	mov	r2, r3
 8001744:	2104      	movs	r1, #4
 8001746:	2082      	movs	r0, #130	@ 0x82
 8001748:	f000 f9ea 	bl	8001b20 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 800174c:	2004      	movs	r0, #4
 800174e:	f000 f878 	bl	8001842 <STMPE811_Read>
 8001752:	4603      	mov	r3, r0
 8001754:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8001756:	797b      	ldrb	r3, [r7, #5]
 8001758:	f023 0302 	bic.w	r3, r3, #2
 800175c:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 800175e:	797b      	ldrb	r3, [r7, #5]
 8001760:	461a      	mov	r2, r3
 8001762:	2104      	movs	r1, #4
 8001764:	2082      	movs	r0, #130	@ 0x82
 8001766:	f000 f9db 	bl	8001b20 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 800176a:	2249      	movs	r2, #73	@ 0x49
 800176c:	2120      	movs	r1, #32
 800176e:	2082      	movs	r0, #130	@ 0x82
 8001770:	f000 f9d6 	bl	8001b20 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8001774:	2002      	movs	r0, #2
 8001776:	f000 fc4d 	bl	8002014 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 800177a:	2201      	movs	r2, #1
 800177c:	2121      	movs	r1, #33	@ 0x21
 800177e:	2082      	movs	r0, #130	@ 0x82
 8001780:	f000 f9ce 	bl	8001b20 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8001784:	2017      	movs	r0, #23
 8001786:	f000 f85c 	bl	8001842 <STMPE811_Read>
 800178a:	4603      	mov	r3, r0
 800178c:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 800178e:	797b      	ldrb	r3, [r7, #5]
 8001790:	f043 031e 	orr.w	r3, r3, #30
 8001794:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8001796:	797b      	ldrb	r3, [r7, #5]
 8001798:	461a      	mov	r2, r3
 800179a:	2117      	movs	r1, #23
 800179c:	2082      	movs	r0, #130	@ 0x82
 800179e:	f000 f9bf 	bl	8001b20 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 80017a2:	229a      	movs	r2, #154	@ 0x9a
 80017a4:	2141      	movs	r1, #65	@ 0x41
 80017a6:	2082      	movs	r0, #130	@ 0x82
 80017a8:	f000 f9ba 	bl	8001b20 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 80017ac:	2201      	movs	r2, #1
 80017ae:	214a      	movs	r1, #74	@ 0x4a
 80017b0:	2082      	movs	r0, #130	@ 0x82
 80017b2:	f000 f9b5 	bl	8001b20 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80017b6:	2201      	movs	r2, #1
 80017b8:	214b      	movs	r1, #75	@ 0x4b
 80017ba:	2082      	movs	r0, #130	@ 0x82
 80017bc:	f000 f9b0 	bl	8001b20 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 80017c0:	2200      	movs	r2, #0
 80017c2:	214b      	movs	r1, #75	@ 0x4b
 80017c4:	2082      	movs	r0, #130	@ 0x82
 80017c6:	f000 f9ab 	bl	8001b20 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 80017ca:	2201      	movs	r2, #1
 80017cc:	2156      	movs	r1, #86	@ 0x56
 80017ce:	2082      	movs	r0, #130	@ 0x82
 80017d0:	f000 f9a6 	bl	8001b20 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 80017d4:	2201      	movs	r2, #1
 80017d6:	2158      	movs	r1, #88	@ 0x58
 80017d8:	2082      	movs	r0, #130	@ 0x82
 80017da:	f000 f9a1 	bl	8001b20 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 80017de:	2203      	movs	r2, #3
 80017e0:	2140      	movs	r1, #64	@ 0x40
 80017e2:	2082      	movs	r0, #130	@ 0x82
 80017e4:	f000 f99c 	bl	8001b20 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 80017e8:	22ff      	movs	r2, #255	@ 0xff
 80017ea:	210b      	movs	r1, #11
 80017ec:	2082      	movs	r0, #130	@ 0x82
 80017ee:	f000 f997 	bl	8001b20 <I2C3_Write>

    /* Enable global interrupts */
    #if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

    enableInterruptSupportForTouch();
 80017f2:	f000 f8c1 	bl	8001978 <enableInterruptSupportForTouch>

    mode = STMPE811_Read(STMPE811_INT_CTRL);
 80017f6:	2009      	movs	r0, #9
 80017f8:	f000 f823 	bl	8001842 <STMPE811_Read>
 80017fc:	4603      	mov	r3, r0
 80017fe:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 8001800:	797b      	ldrb	r3, [r7, #5]
 8001802:	f043 0301 	orr.w	r3, r3, #1
 8001806:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_CTRL, mode);
 8001808:	797b      	ldrb	r3, [r7, #5]
 800180a:	461a      	mov	r2, r3
 800180c:	2109      	movs	r1, #9
 800180e:	2082      	movs	r0, #130	@ 0x82
 8001810:	f000 f986 	bl	8001b20 <I2C3_Write>
    
    /* Enable touch interrupt */
    mode = STMPE811_Read(STMPE811_INT_EN);
 8001814:	200a      	movs	r0, #10
 8001816:	f000 f814 	bl	8001842 <STMPE811_Read>
 800181a:	4603      	mov	r3, r0
 800181c:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 800181e:	797b      	ldrb	r3, [r7, #5]
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_EN, mode);
 8001826:	797b      	ldrb	r3, [r7, #5]
 8001828:	461a      	mov	r2, r3
 800182a:	210a      	movs	r1, #10
 800182c:	2082      	movs	r0, #130	@ 0x82
 800182e:	f000 f977 	bl	8001b20 <I2C3_Write>
    
    #endif // COMPILE_TOUCH_INTERRUPT_SUPPORT
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8001832:	20c8      	movs	r0, #200	@ 0xc8
 8001834:	f000 fbee 	bl	8002014 <HAL_Delay>

    return STMPE811_State_Ok;
 8001838:	2302      	movs	r3, #2

}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b084      	sub	sp, #16
 8001846:	af00      	add	r7, sp, #0
 8001848:	4603      	mov	r3, r0
 800184a:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 800184c:	f107 020f 	add.w	r2, r7, #15
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	4619      	mov	r1, r3
 8001854:	2082      	movs	r0, #130	@ 0x82
 8001856:	f000 f98d 	bl	8001b74 <I2C3_Read>

    return readData;
 800185a:	7bfb      	ldrb	r3, [r7, #15]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <STMPE811_Write>:

void STMPE811_Write(uint8_t reg, uint8_t dataToWrite)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	460a      	mov	r2, r1
 800186e:	71fb      	strb	r3, [r7, #7]
 8001870:	4613      	mov	r3, r2
 8001872:	71bb      	strb	r3, [r7, #6]
    I2C3_Write(STMPE811_ADDRESS, reg, dataToWrite);
 8001874:	79ba      	ldrb	r2, [r7, #6]
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	4619      	mov	r1, r3
 800187a:	2082      	movs	r0, #130	@ 0x82
 800187c:	f000 f950 	bl	8001b20 <I2C3_Write>
}
 8001880:	bf00      	nop
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <STMPE811_DetermineTouchPosition>:

    return STMPE811_State_Released;
}

void STMPE811_DetermineTouchPosition(STMPE811_TouchData * data)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
    //Pressed
    if (data->orientation == STMPE811_Orientation_Portrait_1) {
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	799b      	ldrb	r3, [r3, #6]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d117      	bne.n	80018c8 <STMPE811_DetermineTouchPosition+0x40>
        data->x = 239 - TM_STMPE811_ReadX(data->x);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	881b      	ldrh	r3, [r3, #0]
 800189c:	4618      	mov	r0, r3
 800189e:	f000 f9b1 	bl	8001c04 <TM_STMPE811_ReadX>
 80018a2:	4603      	mov	r3, r0
 80018a4:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	801a      	strh	r2, [r3, #0]
        data->y = 319 - TM_STMPE811_ReadY(data->y);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	885b      	ldrh	r3, [r3, #2]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 fa04 	bl	8001cc0 <TM_STMPE811_ReadY>
 80018b8:	4603      	mov	r3, r0
 80018ba:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80018be:	3301      	adds	r3, #1
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	805a      	strh	r2, [r3, #2]
 80018c6:	e048      	b.n	800195a <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Portrait_2) {
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	799b      	ldrb	r3, [r3, #6]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d112      	bne.n	80018f6 <STMPE811_DetermineTouchPosition+0x6e>
        data->x = TM_STMPE811_ReadX(data->x);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f000 f995 	bl	8001c04 <TM_STMPE811_ReadX>
 80018da:	4603      	mov	r3, r0
 80018dc:	461a      	mov	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	801a      	strh	r2, [r3, #0]
        data->y = TM_STMPE811_ReadY(data->y);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	885b      	ldrh	r3, [r3, #2]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 f9ea 	bl	8001cc0 <TM_STMPE811_ReadY>
 80018ec:	4603      	mov	r3, r0
 80018ee:	461a      	mov	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	805a      	strh	r2, [r3, #2]
 80018f4:	e031      	b.n	800195a <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_1) {
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	799b      	ldrb	r3, [r3, #6]
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d115      	bne.n	800192a <STMPE811_DetermineTouchPosition+0xa2>
        data->y = TM_STMPE811_ReadX(data->y);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	885b      	ldrh	r3, [r3, #2]
 8001902:	4618      	mov	r0, r3
 8001904:	f000 f97e 	bl	8001c04 <TM_STMPE811_ReadX>
 8001908:	4603      	mov	r3, r0
 800190a:	461a      	mov	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	805a      	strh	r2, [r3, #2]
        data->x = 319 - TM_STMPE811_ReadY(data->x);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	881b      	ldrh	r3, [r3, #0]
 8001914:	4618      	mov	r0, r3
 8001916:	f000 f9d3 	bl	8001cc0 <TM_STMPE811_ReadY>
 800191a:	4603      	mov	r3, r0
 800191c:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8001920:	3301      	adds	r3, #1
 8001922:	b29a      	uxth	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	801a      	strh	r2, [r3, #0]
 8001928:	e017      	b.n	800195a <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_2) {
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	799b      	ldrb	r3, [r3, #6]
 800192e:	2b03      	cmp	r3, #3
 8001930:	d113      	bne.n	800195a <STMPE811_DetermineTouchPosition+0xd2>
        data->y = 239 - TM_STMPE811_ReadX(data->x);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	881b      	ldrh	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f000 f964 	bl	8001c04 <TM_STMPE811_ReadX>
 800193c:	4603      	mov	r3, r0
 800193e:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8001942:	b29a      	uxth	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	805a      	strh	r2, [r3, #2]
        data->x = TM_STMPE811_ReadY(data->x);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	881b      	ldrh	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f000 f9b7 	bl	8001cc0 <TM_STMPE811_ReadY>
 8001952:	4603      	mov	r3, r0
 8001954:	461a      	mov	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 800195a:	2201      	movs	r2, #1
 800195c:	214b      	movs	r1, #75	@ 0x4b
 800195e:	2082      	movs	r0, #130	@ 0x82
 8001960:	f000 f8de 	bl	8001b20 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8001964:	2200      	movs	r2, #0
 8001966:	214b      	movs	r1, #75	@ 0x4b
 8001968:	2082      	movs	r0, #130	@ 0x82
 800196a:	f000 f8d9 	bl	8001b20 <I2C3_Write>
}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <enableInterruptSupportForTouch>:
}

#if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

void enableInterruptSupportForTouch(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
    // Initialze the GPIO and enable the interrupt
    // Interrupt is on interrupt Line PA15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	603b      	str	r3, [r7, #0]
 8001982:	4b14      	ldr	r3, [pc, #80]	@ (80019d4 <enableInterruptSupportForTouch+0x5c>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001986:	4a13      	ldr	r2, [pc, #76]	@ (80019d4 <enableInterruptSupportForTouch+0x5c>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6313      	str	r3, [r2, #48]	@ 0x30
 800198e:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <enableInterruptSupportForTouch+0x5c>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	603b      	str	r3, [r7, #0]
 8001998:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199a:	1d3b      	adds	r3, r7, #4
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80019a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019ac:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80019ae:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80019b2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019b8:	2302      	movs	r3, #2
 80019ba:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019bc:	1d3b      	adds	r3, r7, #4
 80019be:	4619      	mov	r1, r3
 80019c0:	4805      	ldr	r0, [pc, #20]	@ (80019d8 <enableInterruptSupportForTouch+0x60>)
 80019c2:	f000 fcd3 	bl	800236c <HAL_GPIO_Init>

    NVIC_EnableIRQ(EXTI15_10_IRQn);
 80019c6:	2028      	movs	r0, #40	@ 0x28
 80019c8:	f7ff fe56 	bl	8001678 <__NVIC_EnableIRQ>

}
 80019cc:	bf00      	nop
 80019ce:	3718      	adds	r7, #24
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40023800 	.word	0x40023800
 80019d8:	40020000 	.word	0x40020000

080019dc <verifyHAL_I2C_IS_OKAY>:

#endif 


//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 80019e0:	4b05      	ldr	r3, [pc, #20]	@ (80019f8 <verifyHAL_I2C_IS_OKAY+0x1c>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 80019e8:	bf00      	nop
 80019ea:	e7fd      	b.n	80019e8 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 80019ec:	bf00      	nop
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	20025a28 	.word	0x20025a28

080019fc <I2C3_Init>:

static void I2C3_Init()
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	603b      	str	r3, [r7, #0]
 8001a06:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <I2C3_Init+0x6c>)
 8001a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0a:	4a17      	ldr	r2, [pc, #92]	@ (8001a68 <I2C3_Init+0x6c>)
 8001a0c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a12:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <I2C3_Init+0x6c>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a1a:	603b      	str	r3, [r7, #0]
 8001a1c:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8001a1e:	4b13      	ldr	r3, [pc, #76]	@ (8001a6c <I2C3_Init+0x70>)
 8001a20:	4a13      	ldr	r2, [pc, #76]	@ (8001a70 <I2C3_Init+0x74>)
 8001a22:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8001a24:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <I2C3_Init+0x70>)
 8001a26:	4a13      	ldr	r2, [pc, #76]	@ (8001a74 <I2C3_Init+0x78>)
 8001a28:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a2a:	4b10      	ldr	r3, [pc, #64]	@ (8001a6c <I2C3_Init+0x70>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8001a30:	4b0e      	ldr	r3, [pc, #56]	@ (8001a6c <I2C3_Init+0x70>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a36:	4b0d      	ldr	r3, [pc, #52]	@ (8001a6c <I2C3_Init+0x70>)
 8001a38:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a3c:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8001a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a6c <I2C3_Init+0x70>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a44:	4b09      	ldr	r3, [pc, #36]	@ (8001a6c <I2C3_Init+0x70>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8001a4a:	4808      	ldr	r0, [pc, #32]	@ (8001a6c <I2C3_Init+0x70>)
 8001a4c:	f000 ff60 	bl	8002910 <HAL_I2C_Init>
 8001a50:	4603      	mov	r3, r0
 8001a52:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8001a5a:	bf00      	nop
 8001a5c:	e7fd      	b.n	8001a5a <I2C3_Init+0x5e>
    }
    return;
 8001a5e:	bf00      	nop
}
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	200259d4 	.word	0x200259d4
 8001a70:	40005c00 	.word	0x40005c00
 8001a74:	000186a0 	.word	0x000186a0

08001a78 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7e:	f107 030c 	add.w	r3, r7, #12
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	60da      	str	r2, [r3, #12]
 8001a8c:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60bb      	str	r3, [r7, #8]
 8001a92:	4b20      	ldr	r3, [pc, #128]	@ (8001b14 <I2C3_MspInit+0x9c>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	4a1f      	ldr	r2, [pc, #124]	@ (8001b14 <I2C3_MspInit+0x9c>)
 8001a98:	f043 0304 	orr.w	r3, r3, #4
 8001a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001b14 <I2C3_MspInit+0x9c>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	f003 0304 	and.w	r3, r3, #4
 8001aa6:	60bb      	str	r3, [r7, #8]
 8001aa8:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	4b19      	ldr	r3, [pc, #100]	@ (8001b14 <I2C3_MspInit+0x9c>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	4a18      	ldr	r2, [pc, #96]	@ (8001b14 <I2C3_MspInit+0x9c>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aba:	4b16      	ldr	r3, [pc, #88]	@ (8001b14 <I2C3_MspInit+0x9c>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001ac6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001aca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001acc:	2312      	movs	r3, #18
 8001ace:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001ad8:	2304      	movs	r3, #4
 8001ada:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001adc:	f107 030c 	add.w	r3, r7, #12
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	480d      	ldr	r0, [pc, #52]	@ (8001b18 <I2C3_MspInit+0xa0>)
 8001ae4:	f000 fc42 	bl	800236c <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001ae8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001aec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aee:	2312      	movs	r3, #18
 8001af0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001afa:	2304      	movs	r3, #4
 8001afc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001afe:	f107 030c 	add.w	r3, r7, #12
 8001b02:	4619      	mov	r1, r3
 8001b04:	4805      	ldr	r0, [pc, #20]	@ (8001b1c <I2C3_MspInit+0xa4>)
 8001b06:	f000 fc31 	bl	800236c <HAL_GPIO_Init>
    
}
 8001b0a:	bf00      	nop
 8001b0c:	3720      	adds	r7, #32
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40020800 	.word	0x40020800
 8001b1c:	40020000 	.word	0x40020000

08001b20 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b088      	sub	sp, #32
 8001b24:	af04      	add	r7, sp, #16
 8001b26:	4603      	mov	r3, r0
 8001b28:	80fb      	strh	r3, [r7, #6]
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	717b      	strb	r3, [r7, #5]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 8001b32:	793b      	ldrb	r3, [r7, #4]
 8001b34:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8001b36:	797b      	ldrb	r3, [r7, #5]
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	88f9      	ldrh	r1, [r7, #6]
 8001b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b68 <I2C3_Write+0x48>)
 8001b3e:	9302      	str	r3, [sp, #8]
 8001b40:	2301      	movs	r3, #1
 8001b42:	9301      	str	r3, [sp, #4]
 8001b44:	f107 030f 	add.w	r3, r7, #15
 8001b48:	9300      	str	r3, [sp, #0]
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	4807      	ldr	r0, [pc, #28]	@ (8001b6c <I2C3_Write+0x4c>)
 8001b4e:	f001 f823 	bl	8002b98 <HAL_I2C_Mem_Write>
 8001b52:	4603      	mov	r3, r0
 8001b54:	461a      	mov	r2, r3
 8001b56:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <I2C3_Write+0x50>)
 8001b58:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8001b5a:	f7ff ff3f 	bl	80019dc <verifyHAL_I2C_IS_OKAY>
}
 8001b5e:	bf00      	nop
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	0003d090 	.word	0x0003d090
 8001b6c:	200259d4 	.word	0x200259d4
 8001b70:	20025a28 	.word	0x20025a28

08001b74 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af04      	add	r7, sp, #16
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	603a      	str	r2, [r7, #0]
 8001b7e:	71fb      	strb	r3, [r7, #7]
 8001b80:	460b      	mov	r3, r1
 8001b82:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	b299      	uxth	r1, r3
 8001b88:	79bb      	ldrb	r3, [r7, #6]
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	4b09      	ldr	r3, [pc, #36]	@ (8001bb4 <I2C3_Read+0x40>)
 8001b8e:	9302      	str	r3, [sp, #8]
 8001b90:	2301      	movs	r3, #1
 8001b92:	9301      	str	r3, [sp, #4]
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	2301      	movs	r3, #1
 8001b9a:	4807      	ldr	r0, [pc, #28]	@ (8001bb8 <I2C3_Read+0x44>)
 8001b9c:	f001 f8f6 	bl	8002d8c <HAL_I2C_Mem_Read>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	4b05      	ldr	r3, [pc, #20]	@ (8001bbc <I2C3_Read+0x48>)
 8001ba6:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8001ba8:	f7ff ff18 	bl	80019dc <verifyHAL_I2C_IS_OKAY>
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	0003d090 	.word	0x0003d090
 8001bb8:	200259d4 	.word	0x200259d4
 8001bbc:	20025a28 	.word	0x20025a28

08001bc0 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af04      	add	r7, sp, #16
 8001bc6:	603a      	str	r2, [r7, #0]
 8001bc8:	461a      	mov	r2, r3
 8001bca:	4603      	mov	r3, r0
 8001bcc:	71fb      	strb	r3, [r7, #7]
 8001bce:	460b      	mov	r3, r1
 8001bd0:	71bb      	strb	r3, [r7, #6]
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	b299      	uxth	r1, r3
 8001bda:	79bb      	ldrb	r3, [r7, #6]
 8001bdc:	b29a      	uxth	r2, r3
 8001bde:	4b07      	ldr	r3, [pc, #28]	@ (8001bfc <I2C3_MulitByteRead+0x3c>)
 8001be0:	9302      	str	r3, [sp, #8]
 8001be2:	88bb      	ldrh	r3, [r7, #4]
 8001be4:	9301      	str	r3, [sp, #4]
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2301      	movs	r3, #1
 8001bec:	4804      	ldr	r0, [pc, #16]	@ (8001c00 <I2C3_MulitByteRead+0x40>)
 8001bee:	f001 f8cd 	bl	8002d8c <HAL_I2C_Mem_Read>
}
 8001bf2:	bf00      	nop
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	0003d090 	.word	0x0003d090
 8001c00:	200259d4 	.word	0x200259d4

08001c04 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8001c0e:	204d      	movs	r0, #77	@ 0x4d
 8001c10:	f7ff fe17 	bl	8001842 <STMPE811_Read>
 8001c14:	4603      	mov	r3, r0
 8001c16:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8001c18:	204e      	movs	r0, #78	@ 0x4e
 8001c1a:	f7ff fe12 	bl	8001842 <STMPE811_Read>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8001c22:	7a7b      	ldrb	r3, [r7, #9]
 8001c24:	021b      	lsls	r3, r3, #8
 8001c26:	b21a      	sxth	r2, r3
 8001c28:	7a3b      	ldrb	r3, [r7, #8]
 8001c2a:	b21b      	sxth	r3, r3
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8001c30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c34:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	dc06      	bgt.n	8001c4a <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8001c3c:	89fb      	ldrh	r3, [r7, #14]
 8001c3e:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8001c42:	330c      	adds	r3, #12
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	81fb      	strh	r3, [r7, #14]
 8001c48:	e005      	b.n	8001c56 <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 8001c4a:	89fb      	ldrh	r3, [r7, #14]
 8001c4c:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8001c50:	3308      	adds	r3, #8
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8001c56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c5a:	4a18      	ldr	r2, [pc, #96]	@ (8001cbc <TM_STMPE811_ReadX+0xb8>)
 8001c5c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c60:	441a      	add	r2, r3
 8001c62:	10d2      	asrs	r2, r2, #3
 8001c64:	17db      	asrs	r3, r3, #31
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8001c6a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c6e:	2bef      	cmp	r3, #239	@ 0xef
 8001c70:	dd02      	ble.n	8001c78 <TM_STMPE811_ReadX+0x74>
        val = 239;
 8001c72:	23ef      	movs	r3, #239	@ 0xef
 8001c74:	81fb      	strh	r3, [r7, #14]
 8001c76:	e005      	b.n	8001c84 <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8001c78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	da01      	bge.n	8001c84 <TM_STMPE811_ReadX+0x80>
        val = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8001c84:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001c88:	88fb      	ldrh	r3, [r7, #6]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	dd05      	ble.n	8001c9a <TM_STMPE811_ReadX+0x96>
 8001c8e:	89fa      	ldrh	r2, [r7, #14]
 8001c90:	88fb      	ldrh	r3, [r7, #6]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	b21b      	sxth	r3, r3
 8001c98:	e004      	b.n	8001ca4 <TM_STMPE811_ReadX+0xa0>
 8001c9a:	89fb      	ldrh	r3, [r7, #14]
 8001c9c:	88fa      	ldrh	r2, [r7, #6]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	b21b      	sxth	r3, r3
 8001ca4:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8001ca6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001caa:	2b04      	cmp	r3, #4
 8001cac:	dd01      	ble.n	8001cb2 <TM_STMPE811_ReadX+0xae>
        return val;
 8001cae:	89fb      	ldrh	r3, [r7, #14]
 8001cb0:	e000      	b.n	8001cb4 <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 8001cb2:	88fb      	ldrh	r3, [r7, #6]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3710      	adds	r7, #16
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	88888889 	.word	0x88888889

08001cc0 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 8001cca:	204f      	movs	r0, #79	@ 0x4f
 8001ccc:	f7ff fdb9 	bl	8001842 <STMPE811_Read>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 8001cd4:	2050      	movs	r0, #80	@ 0x50
 8001cd6:	f7ff fdb4 	bl	8001842 <STMPE811_Read>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8001cde:	7a7b      	ldrb	r3, [r7, #9]
 8001ce0:	021b      	lsls	r3, r3, #8
 8001ce2:	b21a      	sxth	r2, r3
 8001ce4:	7a3b      	ldrb	r3, [r7, #8]
 8001ce6:	b21b      	sxth	r3, r3
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8001cec:	89fb      	ldrh	r3, [r7, #14]
 8001cee:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8001cf6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cfa:	4a19      	ldr	r2, [pc, #100]	@ (8001d60 <TM_STMPE811_ReadY+0xa0>)
 8001cfc:	fb82 1203 	smull	r1, r2, r2, r3
 8001d00:	1052      	asrs	r2, r2, #1
 8001d02:	17db      	asrs	r3, r3, #31
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8001d08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	dc02      	bgt.n	8001d16 <TM_STMPE811_ReadY+0x56>
        val = 0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	81fb      	strh	r3, [r7, #14]
 8001d14:	e007      	b.n	8001d26 <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 8001d16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d1a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001d1e:	db02      	blt.n	8001d26 <TM_STMPE811_ReadY+0x66>
        val = 319;
 8001d20:	f240 133f 	movw	r3, #319	@ 0x13f
 8001d24:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 8001d26:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001d2a:	88fb      	ldrh	r3, [r7, #6]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	dd05      	ble.n	8001d3c <TM_STMPE811_ReadY+0x7c>
 8001d30:	89fa      	ldrh	r2, [r7, #14]
 8001d32:	88fb      	ldrh	r3, [r7, #6]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	b21b      	sxth	r3, r3
 8001d3a:	e004      	b.n	8001d46 <TM_STMPE811_ReadY+0x86>
 8001d3c:	89fb      	ldrh	r3, [r7, #14]
 8001d3e:	88fa      	ldrh	r2, [r7, #6]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	b21b      	sxth	r3, r3
 8001d46:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8001d48:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001d4c:	2b04      	cmp	r3, #4
 8001d4e:	dd01      	ble.n	8001d54 <TM_STMPE811_ReadY+0x94>
        return val;
 8001d50:	89fb      	ldrh	r3, [r7, #14]
 8001d52:	e000      	b.n	8001d56 <TM_STMPE811_ReadY+0x96>
    }
    return y;
 8001d54:	88fb      	ldrh	r3, [r7, #6]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	2e8ba2e9 	.word	0x2e8ba2e9

08001d64 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b086      	sub	sp, #24
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	60f8      	str	r0, [r7, #12]
 8001d7a:	60b9      	str	r1, [r7, #8]
 8001d7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7e:	2300      	movs	r3, #0
 8001d80:	617b      	str	r3, [r7, #20]
 8001d82:	e00a      	b.n	8001d9a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d84:	f3af 8000 	nop.w
 8001d88:	4601      	mov	r1, r0
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	1c5a      	adds	r2, r3, #1
 8001d8e:	60ba      	str	r2, [r7, #8]
 8001d90:	b2ca      	uxtb	r2, r1
 8001d92:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	3301      	adds	r3, #1
 8001d98:	617b      	str	r3, [r7, #20]
 8001d9a:	697a      	ldr	r2, [r7, #20]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	dbf0      	blt.n	8001d84 <_read+0x12>
  }

  return len;
 8001da2:	687b      	ldr	r3, [r7, #4]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3718      	adds	r7, #24
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	60b9      	str	r1, [r7, #8]
 8001db6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	e009      	b.n	8001dd2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	1c5a      	adds	r2, r3, #1
 8001dc2:	60ba      	str	r2, [r7, #8]
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	3301      	adds	r3, #1
 8001dd0:	617b      	str	r3, [r7, #20]
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	dbf1      	blt.n	8001dbe <_write+0x12>
  }
  return len;
 8001dda:	687b      	ldr	r3, [r7, #4]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <_close>:

int _close(int file)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e0c:	605a      	str	r2, [r3, #4]
  return 0;
 8001e0e:	2300      	movs	r3, #0
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <_isatty>:

int _isatty(int file)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e24:	2301      	movs	r3, #1
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b085      	sub	sp, #20
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	60f8      	str	r0, [r7, #12]
 8001e3a:	60b9      	str	r1, [r7, #8]
 8001e3c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e3e:	2300      	movs	r3, #0
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3714      	adds	r7, #20
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e54:	4a14      	ldr	r2, [pc, #80]	@ (8001ea8 <_sbrk+0x5c>)
 8001e56:	4b15      	ldr	r3, [pc, #84]	@ (8001eac <_sbrk+0x60>)
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e60:	4b13      	ldr	r3, [pc, #76]	@ (8001eb0 <_sbrk+0x64>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d102      	bne.n	8001e6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e68:	4b11      	ldr	r3, [pc, #68]	@ (8001eb0 <_sbrk+0x64>)
 8001e6a:	4a12      	ldr	r2, [pc, #72]	@ (8001eb4 <_sbrk+0x68>)
 8001e6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e6e:	4b10      	ldr	r3, [pc, #64]	@ (8001eb0 <_sbrk+0x64>)
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4413      	add	r3, r2
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d207      	bcs.n	8001e8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e7c:	f003 fb8e 	bl	800559c <__errno>
 8001e80:	4603      	mov	r3, r0
 8001e82:	220c      	movs	r2, #12
 8001e84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e86:	f04f 33ff 	mov.w	r3, #4294967295
 8001e8a:	e009      	b.n	8001ea0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e8c:	4b08      	ldr	r3, [pc, #32]	@ (8001eb0 <_sbrk+0x64>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e92:	4b07      	ldr	r3, [pc, #28]	@ (8001eb0 <_sbrk+0x64>)
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4413      	add	r3, r2
 8001e9a:	4a05      	ldr	r2, [pc, #20]	@ (8001eb0 <_sbrk+0x64>)
 8001e9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3718      	adds	r7, #24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	20030000 	.word	0x20030000
 8001eac:	00000400 	.word	0x00000400
 8001eb0:	20025a2c 	.word	0x20025a2c
 8001eb4:	20025b80 	.word	0x20025b80

08001eb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ebc:	4b06      	ldr	r3, [pc, #24]	@ (8001ed8 <SystemInit+0x20>)
 8001ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ec2:	4a05      	ldr	r2, [pc, #20]	@ (8001ed8 <SystemInit+0x20>)
 8001ec4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ec8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ecc:	bf00      	nop
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	e000ed00 	.word	0xe000ed00

08001edc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001edc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f14 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ee0:	f7ff ffea 	bl	8001eb8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ee4:	480c      	ldr	r0, [pc, #48]	@ (8001f18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ee6:	490d      	ldr	r1, [pc, #52]	@ (8001f1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ee8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001eea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001eec:	e002      	b.n	8001ef4 <LoopCopyDataInit>

08001eee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ef0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ef2:	3304      	adds	r3, #4

08001ef4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ef4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ef6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ef8:	d3f9      	bcc.n	8001eee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001efa:	4a0a      	ldr	r2, [pc, #40]	@ (8001f24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001efc:	4c0a      	ldr	r4, [pc, #40]	@ (8001f28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001efe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f00:	e001      	b.n	8001f06 <LoopFillZerobss>

08001f02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f04:	3204      	adds	r2, #4

08001f06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f08:	d3fb      	bcc.n	8001f02 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001f0a:	f003 fb4d 	bl	80055a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f0e:	f7ff f90e 	bl	800112e <main>
  bx  lr    
 8001f12:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001f14:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001f18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f1c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001f20:	080060d0 	.word	0x080060d0
  ldr r2, =_sbss
 8001f24:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001f28:	20025b80 	.word	0x20025b80

08001f2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f2c:	e7fe      	b.n	8001f2c <ADC_IRQHandler>
	...

08001f30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f34:	4b0e      	ldr	r3, [pc, #56]	@ (8001f70 <HAL_Init+0x40>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a0d      	ldr	r2, [pc, #52]	@ (8001f70 <HAL_Init+0x40>)
 8001f3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f40:	4b0b      	ldr	r3, [pc, #44]	@ (8001f70 <HAL_Init+0x40>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a0a      	ldr	r2, [pc, #40]	@ (8001f70 <HAL_Init+0x40>)
 8001f46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f4c:	4b08      	ldr	r3, [pc, #32]	@ (8001f70 <HAL_Init+0x40>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a07      	ldr	r2, [pc, #28]	@ (8001f70 <HAL_Init+0x40>)
 8001f52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f58:	2003      	movs	r0, #3
 8001f5a:	f000 f991 	bl	8002280 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f000 f808 	bl	8001f74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f64:	f7ff f938 	bl	80011d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40023c00 	.word	0x40023c00

08001f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f7c:	4b12      	ldr	r3, [pc, #72]	@ (8001fc8 <HAL_InitTick+0x54>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b12      	ldr	r3, [pc, #72]	@ (8001fcc <HAL_InitTick+0x58>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	4619      	mov	r1, r3
 8001f86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f92:	4618      	mov	r0, r3
 8001f94:	f000 f9b7 	bl	8002306 <HAL_SYSTICK_Config>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e00e      	b.n	8001fc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b0f      	cmp	r3, #15
 8001fa6:	d80a      	bhi.n	8001fbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb0:	f000 f971 	bl	8002296 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fb4:	4a06      	ldr	r2, [pc, #24]	@ (8001fd0 <HAL_InitTick+0x5c>)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	e000      	b.n	8001fc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000004 	.word	0x20000004
 8001fcc:	2000000c 	.word	0x2000000c
 8001fd0:	20000008 	.word	0x20000008

08001fd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fd8:	4b06      	ldr	r3, [pc, #24]	@ (8001ff4 <HAL_IncTick+0x20>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	461a      	mov	r2, r3
 8001fde:	4b06      	ldr	r3, [pc, #24]	@ (8001ff8 <HAL_IncTick+0x24>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	4a04      	ldr	r2, [pc, #16]	@ (8001ff8 <HAL_IncTick+0x24>)
 8001fe6:	6013      	str	r3, [r2, #0]
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	2000000c 	.word	0x2000000c
 8001ff8:	20025a30 	.word	0x20025a30

08001ffc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8002000:	4b03      	ldr	r3, [pc, #12]	@ (8002010 <HAL_GetTick+0x14>)
 8002002:	681b      	ldr	r3, [r3, #0]
}
 8002004:	4618      	mov	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	20025a30 	.word	0x20025a30

08002014 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800201c:	f7ff ffee 	bl	8001ffc <HAL_GetTick>
 8002020:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800202c:	d005      	beq.n	800203a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800202e:	4b0a      	ldr	r3, [pc, #40]	@ (8002058 <HAL_Delay+0x44>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	461a      	mov	r2, r3
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	4413      	add	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800203a:	bf00      	nop
 800203c:	f7ff ffde 	bl	8001ffc <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	429a      	cmp	r2, r3
 800204a:	d8f7      	bhi.n	800203c <HAL_Delay+0x28>
  {
  }
}
 800204c:	bf00      	nop
 800204e:	bf00      	nop
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	2000000c 	.word	0x2000000c

0800205c <__NVIC_SetPriorityGrouping>:
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800206c:	4b0c      	ldr	r3, [pc, #48]	@ (80020a0 <__NVIC_SetPriorityGrouping+0x44>)
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002078:	4013      	ands	r3, r2
 800207a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002084:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002088:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800208c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800208e:	4a04      	ldr	r2, [pc, #16]	@ (80020a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	60d3      	str	r3, [r2, #12]
}
 8002094:	bf00      	nop
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	e000ed00 	.word	0xe000ed00

080020a4 <__NVIC_GetPriorityGrouping>:
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a8:	4b04      	ldr	r3, [pc, #16]	@ (80020bc <__NVIC_GetPriorityGrouping+0x18>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	0a1b      	lsrs	r3, r3, #8
 80020ae:	f003 0307 	and.w	r3, r3, #7
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <__NVIC_EnableIRQ>:
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	4603      	mov	r3, r0
 80020c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	db0b      	blt.n	80020ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	f003 021f 	and.w	r2, r3, #31
 80020d8:	4907      	ldr	r1, [pc, #28]	@ (80020f8 <__NVIC_EnableIRQ+0x38>)
 80020da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020de:	095b      	lsrs	r3, r3, #5
 80020e0:	2001      	movs	r0, #1
 80020e2:	fa00 f202 	lsl.w	r2, r0, r2
 80020e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	e000e100 	.word	0xe000e100

080020fc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	2b00      	cmp	r3, #0
 800210c:	db12      	blt.n	8002134 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	f003 021f 	and.w	r2, r3, #31
 8002114:	490a      	ldr	r1, [pc, #40]	@ (8002140 <__NVIC_DisableIRQ+0x44>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	095b      	lsrs	r3, r3, #5
 800211c:	2001      	movs	r0, #1
 800211e:	fa00 f202 	lsl.w	r2, r0, r2
 8002122:	3320      	adds	r3, #32
 8002124:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002128:	f3bf 8f4f 	dsb	sy
}
 800212c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800212e:	f3bf 8f6f 	isb	sy
}
 8002132:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	e000e100 	.word	0xe000e100

08002144 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800214e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002152:	2b00      	cmp	r3, #0
 8002154:	db0c      	blt.n	8002170 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	f003 021f 	and.w	r2, r3, #31
 800215c:	4907      	ldr	r1, [pc, #28]	@ (800217c <__NVIC_ClearPendingIRQ+0x38>)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	095b      	lsrs	r3, r3, #5
 8002164:	2001      	movs	r0, #1
 8002166:	fa00 f202 	lsl.w	r2, r0, r2
 800216a:	3360      	adds	r3, #96	@ 0x60
 800216c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	e000e100 	.word	0xe000e100

08002180 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	6039      	str	r1, [r7, #0]
 800218a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800218c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002190:	2b00      	cmp	r3, #0
 8002192:	db0a      	blt.n	80021aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	b2da      	uxtb	r2, r3
 8002198:	490c      	ldr	r1, [pc, #48]	@ (80021cc <__NVIC_SetPriority+0x4c>)
 800219a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219e:	0112      	lsls	r2, r2, #4
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	440b      	add	r3, r1
 80021a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021a8:	e00a      	b.n	80021c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	4908      	ldr	r1, [pc, #32]	@ (80021d0 <__NVIC_SetPriority+0x50>)
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	f003 030f 	and.w	r3, r3, #15
 80021b6:	3b04      	subs	r3, #4
 80021b8:	0112      	lsls	r2, r2, #4
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	440b      	add	r3, r1
 80021be:	761a      	strb	r2, [r3, #24]
}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	e000e100 	.word	0xe000e100
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b089      	sub	sp, #36	@ 0x24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f1c3 0307 	rsb	r3, r3, #7
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	bf28      	it	cs
 80021f2:	2304      	movcs	r3, #4
 80021f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	3304      	adds	r3, #4
 80021fa:	2b06      	cmp	r3, #6
 80021fc:	d902      	bls.n	8002204 <NVIC_EncodePriority+0x30>
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	3b03      	subs	r3, #3
 8002202:	e000      	b.n	8002206 <NVIC_EncodePriority+0x32>
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002208:	f04f 32ff 	mov.w	r2, #4294967295
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43da      	mvns	r2, r3
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	401a      	ands	r2, r3
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800221c:	f04f 31ff 	mov.w	r1, #4294967295
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	fa01 f303 	lsl.w	r3, r1, r3
 8002226:	43d9      	mvns	r1, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800222c:	4313      	orrs	r3, r2
         );
}
 800222e:	4618      	mov	r0, r3
 8002230:	3724      	adds	r7, #36	@ 0x24
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
	...

0800223c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	3b01      	subs	r3, #1
 8002248:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800224c:	d301      	bcc.n	8002252 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800224e:	2301      	movs	r3, #1
 8002250:	e00f      	b.n	8002272 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002252:	4a0a      	ldr	r2, [pc, #40]	@ (800227c <SysTick_Config+0x40>)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3b01      	subs	r3, #1
 8002258:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800225a:	210f      	movs	r1, #15
 800225c:	f04f 30ff 	mov.w	r0, #4294967295
 8002260:	f7ff ff8e 	bl	8002180 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002264:	4b05      	ldr	r3, [pc, #20]	@ (800227c <SysTick_Config+0x40>)
 8002266:	2200      	movs	r2, #0
 8002268:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800226a:	4b04      	ldr	r3, [pc, #16]	@ (800227c <SysTick_Config+0x40>)
 800226c:	2207      	movs	r2, #7
 800226e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	e000e010 	.word	0xe000e010

08002280 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f7ff fee7 	bl	800205c <__NVIC_SetPriorityGrouping>
}
 800228e:	bf00      	nop
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002296:	b580      	push	{r7, lr}
 8002298:	b086      	sub	sp, #24
 800229a:	af00      	add	r7, sp, #0
 800229c:	4603      	mov	r3, r0
 800229e:	60b9      	str	r1, [r7, #8]
 80022a0:	607a      	str	r2, [r7, #4]
 80022a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022a4:	2300      	movs	r3, #0
 80022a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022a8:	f7ff fefc 	bl	80020a4 <__NVIC_GetPriorityGrouping>
 80022ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	68b9      	ldr	r1, [r7, #8]
 80022b2:	6978      	ldr	r0, [r7, #20]
 80022b4:	f7ff ff8e 	bl	80021d4 <NVIC_EncodePriority>
 80022b8:	4602      	mov	r2, r0
 80022ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022be:	4611      	mov	r1, r2
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7ff ff5d 	bl	8002180 <__NVIC_SetPriority>
}
 80022c6:	bf00      	nop
 80022c8:	3718      	adds	r7, #24
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b082      	sub	sp, #8
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	4603      	mov	r3, r0
 80022d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022dc:	4618      	mov	r0, r3
 80022de:	f7ff feef 	bl	80020c0 <__NVIC_EnableIRQ>
}
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b082      	sub	sp, #8
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	4603      	mov	r3, r0
 80022f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80022f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff feff 	bl	80020fc <__NVIC_DisableIRQ>
}
 80022fe:	bf00      	nop
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b082      	sub	sp, #8
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7ff ff94 	bl	800223c <SysTick_Config>
 8002314:	4603      	mov	r3, r0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b082      	sub	sp, #8
 8002322:	af00      	add	r7, sp, #0
 8002324:	4603      	mov	r3, r0
 8002326:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff ff09 	bl	8002144 <__NVIC_ClearPendingIRQ>
}
 8002332:	bf00      	nop
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
	...

0800233c <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 031f 	and.w	r3, r3, #31
 800234e:	2201      	movs	r2, #1
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 8002356:	4a04      	ldr	r2, [pc, #16]	@ (8002368 <HAL_EXTI_ClearPending+0x2c>)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6153      	str	r3, [r2, #20]
}
 800235c:	bf00      	nop
 800235e:	3714      	adds	r7, #20
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	40013c00 	.word	0x40013c00

0800236c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800236c:	b480      	push	{r7}
 800236e:	b089      	sub	sp, #36	@ 0x24
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002376:	2300      	movs	r3, #0
 8002378:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800237e:	2300      	movs	r3, #0
 8002380:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002382:	2300      	movs	r3, #0
 8002384:	61fb      	str	r3, [r7, #28]
 8002386:	e177      	b.n	8002678 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002388:	2201      	movs	r2, #1
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	4013      	ands	r3, r2
 800239a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	f040 8166 	bne.w	8002672 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d005      	beq.n	80023be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d130      	bne.n	8002420 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	2203      	movs	r2, #3
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	43db      	mvns	r3, r3
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	4013      	ands	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	68da      	ldr	r2, [r3, #12]
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	69ba      	ldr	r2, [r7, #24]
 80023ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023f4:	2201      	movs	r2, #1
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	43db      	mvns	r3, r3
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	4013      	ands	r3, r2
 8002402:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	091b      	lsrs	r3, r3, #4
 800240a:	f003 0201 	and.w	r2, r3, #1
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	4313      	orrs	r3, r2
 8002418:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f003 0303 	and.w	r3, r3, #3
 8002428:	2b03      	cmp	r3, #3
 800242a:	d017      	beq.n	800245c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	2203      	movs	r2, #3
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	43db      	mvns	r3, r3
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	4013      	ands	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	689a      	ldr	r2, [r3, #8]
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	fa02 f303 	lsl.w	r3, r2, r3
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	4313      	orrs	r3, r2
 8002454:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f003 0303 	and.w	r3, r3, #3
 8002464:	2b02      	cmp	r3, #2
 8002466:	d123      	bne.n	80024b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	08da      	lsrs	r2, r3, #3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3208      	adds	r2, #8
 8002470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002474:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	f003 0307 	and.w	r3, r3, #7
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	220f      	movs	r2, #15
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	43db      	mvns	r3, r3
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	4013      	ands	r3, r2
 800248a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	691a      	ldr	r2, [r3, #16]
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	4313      	orrs	r3, r2
 80024a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	08da      	lsrs	r2, r3, #3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	3208      	adds	r2, #8
 80024aa:	69b9      	ldr	r1, [r7, #24]
 80024ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	2203      	movs	r2, #3
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	43db      	mvns	r3, r3
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	4013      	ands	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 0203 	and.w	r2, r3, #3
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	4313      	orrs	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	f000 80c0 	beq.w	8002672 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	60fb      	str	r3, [r7, #12]
 80024f6:	4b66      	ldr	r3, [pc, #408]	@ (8002690 <HAL_GPIO_Init+0x324>)
 80024f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024fa:	4a65      	ldr	r2, [pc, #404]	@ (8002690 <HAL_GPIO_Init+0x324>)
 80024fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002500:	6453      	str	r3, [r2, #68]	@ 0x44
 8002502:	4b63      	ldr	r3, [pc, #396]	@ (8002690 <HAL_GPIO_Init+0x324>)
 8002504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002506:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800250e:	4a61      	ldr	r2, [pc, #388]	@ (8002694 <HAL_GPIO_Init+0x328>)
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	089b      	lsrs	r3, r3, #2
 8002514:	3302      	adds	r3, #2
 8002516:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800251a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	f003 0303 	and.w	r3, r3, #3
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	220f      	movs	r2, #15
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43db      	mvns	r3, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4013      	ands	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a58      	ldr	r2, [pc, #352]	@ (8002698 <HAL_GPIO_Init+0x32c>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d037      	beq.n	80025aa <HAL_GPIO_Init+0x23e>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a57      	ldr	r2, [pc, #348]	@ (800269c <HAL_GPIO_Init+0x330>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d031      	beq.n	80025a6 <HAL_GPIO_Init+0x23a>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a56      	ldr	r2, [pc, #344]	@ (80026a0 <HAL_GPIO_Init+0x334>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d02b      	beq.n	80025a2 <HAL_GPIO_Init+0x236>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a55      	ldr	r2, [pc, #340]	@ (80026a4 <HAL_GPIO_Init+0x338>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d025      	beq.n	800259e <HAL_GPIO_Init+0x232>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a54      	ldr	r2, [pc, #336]	@ (80026a8 <HAL_GPIO_Init+0x33c>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d01f      	beq.n	800259a <HAL_GPIO_Init+0x22e>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a53      	ldr	r2, [pc, #332]	@ (80026ac <HAL_GPIO_Init+0x340>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d019      	beq.n	8002596 <HAL_GPIO_Init+0x22a>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a52      	ldr	r2, [pc, #328]	@ (80026b0 <HAL_GPIO_Init+0x344>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d013      	beq.n	8002592 <HAL_GPIO_Init+0x226>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a51      	ldr	r2, [pc, #324]	@ (80026b4 <HAL_GPIO_Init+0x348>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d00d      	beq.n	800258e <HAL_GPIO_Init+0x222>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a50      	ldr	r2, [pc, #320]	@ (80026b8 <HAL_GPIO_Init+0x34c>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d007      	beq.n	800258a <HAL_GPIO_Init+0x21e>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a4f      	ldr	r2, [pc, #316]	@ (80026bc <HAL_GPIO_Init+0x350>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d101      	bne.n	8002586 <HAL_GPIO_Init+0x21a>
 8002582:	2309      	movs	r3, #9
 8002584:	e012      	b.n	80025ac <HAL_GPIO_Init+0x240>
 8002586:	230a      	movs	r3, #10
 8002588:	e010      	b.n	80025ac <HAL_GPIO_Init+0x240>
 800258a:	2308      	movs	r3, #8
 800258c:	e00e      	b.n	80025ac <HAL_GPIO_Init+0x240>
 800258e:	2307      	movs	r3, #7
 8002590:	e00c      	b.n	80025ac <HAL_GPIO_Init+0x240>
 8002592:	2306      	movs	r3, #6
 8002594:	e00a      	b.n	80025ac <HAL_GPIO_Init+0x240>
 8002596:	2305      	movs	r3, #5
 8002598:	e008      	b.n	80025ac <HAL_GPIO_Init+0x240>
 800259a:	2304      	movs	r3, #4
 800259c:	e006      	b.n	80025ac <HAL_GPIO_Init+0x240>
 800259e:	2303      	movs	r3, #3
 80025a0:	e004      	b.n	80025ac <HAL_GPIO_Init+0x240>
 80025a2:	2302      	movs	r3, #2
 80025a4:	e002      	b.n	80025ac <HAL_GPIO_Init+0x240>
 80025a6:	2301      	movs	r3, #1
 80025a8:	e000      	b.n	80025ac <HAL_GPIO_Init+0x240>
 80025aa:	2300      	movs	r3, #0
 80025ac:	69fa      	ldr	r2, [r7, #28]
 80025ae:	f002 0203 	and.w	r2, r2, #3
 80025b2:	0092      	lsls	r2, r2, #2
 80025b4:	4093      	lsls	r3, r2
 80025b6:	69ba      	ldr	r2, [r7, #24]
 80025b8:	4313      	orrs	r3, r2
 80025ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025bc:	4935      	ldr	r1, [pc, #212]	@ (8002694 <HAL_GPIO_Init+0x328>)
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	089b      	lsrs	r3, r3, #2
 80025c2:	3302      	adds	r3, #2
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025ca:	4b3d      	ldr	r3, [pc, #244]	@ (80026c0 <HAL_GPIO_Init+0x354>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	43db      	mvns	r3, r3
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	4013      	ands	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d003      	beq.n	80025ee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80025e6:	69ba      	ldr	r2, [r7, #24]
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025ee:	4a34      	ldr	r2, [pc, #208]	@ (80026c0 <HAL_GPIO_Init+0x354>)
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025f4:	4b32      	ldr	r3, [pc, #200]	@ (80026c0 <HAL_GPIO_Init+0x354>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	43db      	mvns	r3, r3
 80025fe:	69ba      	ldr	r2, [r7, #24]
 8002600:	4013      	ands	r3, r2
 8002602:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d003      	beq.n	8002618 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	4313      	orrs	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002618:	4a29      	ldr	r2, [pc, #164]	@ (80026c0 <HAL_GPIO_Init+0x354>)
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800261e:	4b28      	ldr	r3, [pc, #160]	@ (80026c0 <HAL_GPIO_Init+0x354>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	43db      	mvns	r3, r3
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	4013      	ands	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d003      	beq.n	8002642 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	4313      	orrs	r3, r2
 8002640:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002642:	4a1f      	ldr	r2, [pc, #124]	@ (80026c0 <HAL_GPIO_Init+0x354>)
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002648:	4b1d      	ldr	r3, [pc, #116]	@ (80026c0 <HAL_GPIO_Init+0x354>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	43db      	mvns	r3, r3
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	4013      	ands	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d003      	beq.n	800266c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	4313      	orrs	r3, r2
 800266a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800266c:	4a14      	ldr	r2, [pc, #80]	@ (80026c0 <HAL_GPIO_Init+0x354>)
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	3301      	adds	r3, #1
 8002676:	61fb      	str	r3, [r7, #28]
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	2b0f      	cmp	r3, #15
 800267c:	f67f ae84 	bls.w	8002388 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002680:	bf00      	nop
 8002682:	bf00      	nop
 8002684:	3724      	adds	r7, #36	@ 0x24
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	40023800 	.word	0x40023800
 8002694:	40013800 	.word	0x40013800
 8002698:	40020000 	.word	0x40020000
 800269c:	40020400 	.word	0x40020400
 80026a0:	40020800 	.word	0x40020800
 80026a4:	40020c00 	.word	0x40020c00
 80026a8:	40021000 	.word	0x40021000
 80026ac:	40021400 	.word	0x40021400
 80026b0:	40021800 	.word	0x40021800
 80026b4:	40021c00 	.word	0x40021c00
 80026b8:	40022000 	.word	0x40022000
 80026bc:	40022400 	.word	0x40022400
 80026c0:	40013c00 	.word	0x40013c00

080026c4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b087      	sub	sp, #28
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]
 80026de:	e0d9      	b.n	8002894 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026e0:	2201      	movs	r2, #1
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	4013      	ands	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	f040 80c9 	bne.w	800288e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80026fc:	4a6b      	ldr	r2, [pc, #428]	@ (80028ac <HAL_GPIO_DeInit+0x1e8>)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	089b      	lsrs	r3, r3, #2
 8002702:	3302      	adds	r3, #2
 8002704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002708:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	f003 0303 	and.w	r3, r3, #3
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	220f      	movs	r2, #15
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	68ba      	ldr	r2, [r7, #8]
 800271a:	4013      	ands	r3, r2
 800271c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a63      	ldr	r2, [pc, #396]	@ (80028b0 <HAL_GPIO_DeInit+0x1ec>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d037      	beq.n	8002796 <HAL_GPIO_DeInit+0xd2>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a62      	ldr	r2, [pc, #392]	@ (80028b4 <HAL_GPIO_DeInit+0x1f0>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d031      	beq.n	8002792 <HAL_GPIO_DeInit+0xce>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a61      	ldr	r2, [pc, #388]	@ (80028b8 <HAL_GPIO_DeInit+0x1f4>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d02b      	beq.n	800278e <HAL_GPIO_DeInit+0xca>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a60      	ldr	r2, [pc, #384]	@ (80028bc <HAL_GPIO_DeInit+0x1f8>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d025      	beq.n	800278a <HAL_GPIO_DeInit+0xc6>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a5f      	ldr	r2, [pc, #380]	@ (80028c0 <HAL_GPIO_DeInit+0x1fc>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d01f      	beq.n	8002786 <HAL_GPIO_DeInit+0xc2>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a5e      	ldr	r2, [pc, #376]	@ (80028c4 <HAL_GPIO_DeInit+0x200>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d019      	beq.n	8002782 <HAL_GPIO_DeInit+0xbe>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a5d      	ldr	r2, [pc, #372]	@ (80028c8 <HAL_GPIO_DeInit+0x204>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d013      	beq.n	800277e <HAL_GPIO_DeInit+0xba>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a5c      	ldr	r2, [pc, #368]	@ (80028cc <HAL_GPIO_DeInit+0x208>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d00d      	beq.n	800277a <HAL_GPIO_DeInit+0xb6>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a5b      	ldr	r2, [pc, #364]	@ (80028d0 <HAL_GPIO_DeInit+0x20c>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d007      	beq.n	8002776 <HAL_GPIO_DeInit+0xb2>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a5a      	ldr	r2, [pc, #360]	@ (80028d4 <HAL_GPIO_DeInit+0x210>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d101      	bne.n	8002772 <HAL_GPIO_DeInit+0xae>
 800276e:	2309      	movs	r3, #9
 8002770:	e012      	b.n	8002798 <HAL_GPIO_DeInit+0xd4>
 8002772:	230a      	movs	r3, #10
 8002774:	e010      	b.n	8002798 <HAL_GPIO_DeInit+0xd4>
 8002776:	2308      	movs	r3, #8
 8002778:	e00e      	b.n	8002798 <HAL_GPIO_DeInit+0xd4>
 800277a:	2307      	movs	r3, #7
 800277c:	e00c      	b.n	8002798 <HAL_GPIO_DeInit+0xd4>
 800277e:	2306      	movs	r3, #6
 8002780:	e00a      	b.n	8002798 <HAL_GPIO_DeInit+0xd4>
 8002782:	2305      	movs	r3, #5
 8002784:	e008      	b.n	8002798 <HAL_GPIO_DeInit+0xd4>
 8002786:	2304      	movs	r3, #4
 8002788:	e006      	b.n	8002798 <HAL_GPIO_DeInit+0xd4>
 800278a:	2303      	movs	r3, #3
 800278c:	e004      	b.n	8002798 <HAL_GPIO_DeInit+0xd4>
 800278e:	2302      	movs	r3, #2
 8002790:	e002      	b.n	8002798 <HAL_GPIO_DeInit+0xd4>
 8002792:	2301      	movs	r3, #1
 8002794:	e000      	b.n	8002798 <HAL_GPIO_DeInit+0xd4>
 8002796:	2300      	movs	r3, #0
 8002798:	697a      	ldr	r2, [r7, #20]
 800279a:	f002 0203 	and.w	r2, r2, #3
 800279e:	0092      	lsls	r2, r2, #2
 80027a0:	4093      	lsls	r3, r2
 80027a2:	68ba      	ldr	r2, [r7, #8]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d132      	bne.n	800280e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80027a8:	4b4b      	ldr	r3, [pc, #300]	@ (80028d8 <HAL_GPIO_DeInit+0x214>)
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	43db      	mvns	r3, r3
 80027b0:	4949      	ldr	r1, [pc, #292]	@ (80028d8 <HAL_GPIO_DeInit+0x214>)
 80027b2:	4013      	ands	r3, r2
 80027b4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80027b6:	4b48      	ldr	r3, [pc, #288]	@ (80028d8 <HAL_GPIO_DeInit+0x214>)
 80027b8:	685a      	ldr	r2, [r3, #4]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	43db      	mvns	r3, r3
 80027be:	4946      	ldr	r1, [pc, #280]	@ (80028d8 <HAL_GPIO_DeInit+0x214>)
 80027c0:	4013      	ands	r3, r2
 80027c2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80027c4:	4b44      	ldr	r3, [pc, #272]	@ (80028d8 <HAL_GPIO_DeInit+0x214>)
 80027c6:	68da      	ldr	r2, [r3, #12]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	43db      	mvns	r3, r3
 80027cc:	4942      	ldr	r1, [pc, #264]	@ (80028d8 <HAL_GPIO_DeInit+0x214>)
 80027ce:	4013      	ands	r3, r2
 80027d0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80027d2:	4b41      	ldr	r3, [pc, #260]	@ (80028d8 <HAL_GPIO_DeInit+0x214>)
 80027d4:	689a      	ldr	r2, [r3, #8]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	43db      	mvns	r3, r3
 80027da:	493f      	ldr	r1, [pc, #252]	@ (80028d8 <HAL_GPIO_DeInit+0x214>)
 80027dc:	4013      	ands	r3, r2
 80027de:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	f003 0303 	and.w	r3, r3, #3
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	220f      	movs	r2, #15
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80027f0:	4a2e      	ldr	r2, [pc, #184]	@ (80028ac <HAL_GPIO_DeInit+0x1e8>)
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	089b      	lsrs	r3, r3, #2
 80027f6:	3302      	adds	r3, #2
 80027f8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	43da      	mvns	r2, r3
 8002800:	482a      	ldr	r0, [pc, #168]	@ (80028ac <HAL_GPIO_DeInit+0x1e8>)
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	089b      	lsrs	r3, r3, #2
 8002806:	400a      	ands	r2, r1
 8002808:	3302      	adds	r3, #2
 800280a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	2103      	movs	r1, #3
 8002818:	fa01 f303 	lsl.w	r3, r1, r3
 800281c:	43db      	mvns	r3, r3
 800281e:	401a      	ands	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	08da      	lsrs	r2, r3, #3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	3208      	adds	r2, #8
 800282c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	220f      	movs	r2, #15
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43db      	mvns	r3, r3
 8002840:	697a      	ldr	r2, [r7, #20]
 8002842:	08d2      	lsrs	r2, r2, #3
 8002844:	4019      	ands	r1, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	3208      	adds	r2, #8
 800284a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68da      	ldr	r2, [r3, #12]
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	2103      	movs	r1, #3
 8002858:	fa01 f303 	lsl.w	r3, r1, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	401a      	ands	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685a      	ldr	r2, [r3, #4]
 8002868:	2101      	movs	r1, #1
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	fa01 f303 	lsl.w	r3, r1, r3
 8002870:	43db      	mvns	r3, r3
 8002872:	401a      	ands	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	2103      	movs	r1, #3
 8002882:	fa01 f303 	lsl.w	r3, r1, r3
 8002886:	43db      	mvns	r3, r3
 8002888:	401a      	ands	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	3301      	adds	r3, #1
 8002892:	617b      	str	r3, [r7, #20]
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	2b0f      	cmp	r3, #15
 8002898:	f67f af22 	bls.w	80026e0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800289c:	bf00      	nop
 800289e:	bf00      	nop
 80028a0:	371c      	adds	r7, #28
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	40013800 	.word	0x40013800
 80028b0:	40020000 	.word	0x40020000
 80028b4:	40020400 	.word	0x40020400
 80028b8:	40020800 	.word	0x40020800
 80028bc:	40020c00 	.word	0x40020c00
 80028c0:	40021000 	.word	0x40021000
 80028c4:	40021400 	.word	0x40021400
 80028c8:	40021800 	.word	0x40021800
 80028cc:	40021c00 	.word	0x40021c00
 80028d0:	40022000 	.word	0x40022000
 80028d4:	40022400 	.word	0x40022400
 80028d8:	40013c00 	.word	0x40013c00

080028dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	460b      	mov	r3, r1
 80028e6:	807b      	strh	r3, [r7, #2]
 80028e8:	4613      	mov	r3, r2
 80028ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028ec:	787b      	ldrb	r3, [r7, #1]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028f2:	887a      	ldrh	r2, [r7, #2]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028f8:	e003      	b.n	8002902 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028fa:	887b      	ldrh	r3, [r7, #2]
 80028fc:	041a      	lsls	r2, r3, #16
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	619a      	str	r2, [r3, #24]
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
	...

08002910 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e12b      	b.n	8002b7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d106      	bne.n	800293c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f7fe fc76 	bl	8001228 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2224      	movs	r2, #36	@ 0x24
 8002940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f022 0201 	bic.w	r2, r2, #1
 8002952:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002962:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002972:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002974:	f001 ff06 	bl	8004784 <HAL_RCC_GetPCLK1Freq>
 8002978:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	4a81      	ldr	r2, [pc, #516]	@ (8002b84 <HAL_I2C_Init+0x274>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d807      	bhi.n	8002994 <HAL_I2C_Init+0x84>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4a80      	ldr	r2, [pc, #512]	@ (8002b88 <HAL_I2C_Init+0x278>)
 8002988:	4293      	cmp	r3, r2
 800298a:	bf94      	ite	ls
 800298c:	2301      	movls	r3, #1
 800298e:	2300      	movhi	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	e006      	b.n	80029a2 <HAL_I2C_Init+0x92>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	4a7d      	ldr	r2, [pc, #500]	@ (8002b8c <HAL_I2C_Init+0x27c>)
 8002998:	4293      	cmp	r3, r2
 800299a:	bf94      	ite	ls
 800299c:	2301      	movls	r3, #1
 800299e:	2300      	movhi	r3, #0
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e0e7      	b.n	8002b7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	4a78      	ldr	r2, [pc, #480]	@ (8002b90 <HAL_I2C_Init+0x280>)
 80029ae:	fba2 2303 	umull	r2, r3, r2, r3
 80029b2:	0c9b      	lsrs	r3, r3, #18
 80029b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68ba      	ldr	r2, [r7, #8]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	4a6a      	ldr	r2, [pc, #424]	@ (8002b84 <HAL_I2C_Init+0x274>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d802      	bhi.n	80029e4 <HAL_I2C_Init+0xd4>
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	3301      	adds	r3, #1
 80029e2:	e009      	b.n	80029f8 <HAL_I2C_Init+0xe8>
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80029ea:	fb02 f303 	mul.w	r3, r2, r3
 80029ee:	4a69      	ldr	r2, [pc, #420]	@ (8002b94 <HAL_I2C_Init+0x284>)
 80029f0:	fba2 2303 	umull	r2, r3, r2, r3
 80029f4:	099b      	lsrs	r3, r3, #6
 80029f6:	3301      	adds	r3, #1
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	6812      	ldr	r2, [r2, #0]
 80029fc:	430b      	orrs	r3, r1
 80029fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	69db      	ldr	r3, [r3, #28]
 8002a06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002a0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	495c      	ldr	r1, [pc, #368]	@ (8002b84 <HAL_I2C_Init+0x274>)
 8002a14:	428b      	cmp	r3, r1
 8002a16:	d819      	bhi.n	8002a4c <HAL_I2C_Init+0x13c>
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	1e59      	subs	r1, r3, #1
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a26:	1c59      	adds	r1, r3, #1
 8002a28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a2c:	400b      	ands	r3, r1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00a      	beq.n	8002a48 <HAL_I2C_Init+0x138>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	1e59      	subs	r1, r3, #1
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	005b      	lsls	r3, r3, #1
 8002a3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a40:	3301      	adds	r3, #1
 8002a42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a46:	e051      	b.n	8002aec <HAL_I2C_Init+0x1dc>
 8002a48:	2304      	movs	r3, #4
 8002a4a:	e04f      	b.n	8002aec <HAL_I2C_Init+0x1dc>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d111      	bne.n	8002a78 <HAL_I2C_Init+0x168>
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	1e58      	subs	r0, r3, #1
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6859      	ldr	r1, [r3, #4]
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	440b      	add	r3, r1
 8002a62:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a66:	3301      	adds	r3, #1
 8002a68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	bf0c      	ite	eq
 8002a70:	2301      	moveq	r3, #1
 8002a72:	2300      	movne	r3, #0
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	e012      	b.n	8002a9e <HAL_I2C_Init+0x18e>
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	1e58      	subs	r0, r3, #1
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6859      	ldr	r1, [r3, #4]
 8002a80:	460b      	mov	r3, r1
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	440b      	add	r3, r1
 8002a86:	0099      	lsls	r1, r3, #2
 8002a88:	440b      	add	r3, r1
 8002a8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a8e:	3301      	adds	r3, #1
 8002a90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	bf0c      	ite	eq
 8002a98:	2301      	moveq	r3, #1
 8002a9a:	2300      	movne	r3, #0
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <HAL_I2C_Init+0x196>
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e022      	b.n	8002aec <HAL_I2C_Init+0x1dc>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10e      	bne.n	8002acc <HAL_I2C_Init+0x1bc>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	1e58      	subs	r0, r3, #1
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6859      	ldr	r1, [r3, #4]
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	440b      	add	r3, r1
 8002abc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ac6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002aca:	e00f      	b.n	8002aec <HAL_I2C_Init+0x1dc>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	1e58      	subs	r0, r3, #1
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6859      	ldr	r1, [r3, #4]
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	440b      	add	r3, r1
 8002ada:	0099      	lsls	r1, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ae8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002aec:	6879      	ldr	r1, [r7, #4]
 8002aee:	6809      	ldr	r1, [r1, #0]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	69da      	ldr	r2, [r3, #28]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a1b      	ldr	r3, [r3, #32]
 8002b06:	431a      	orrs	r2, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	6911      	ldr	r1, [r2, #16]
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	68d2      	ldr	r2, [r2, #12]
 8002b26:	4311      	orrs	r1, r2
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	6812      	ldr	r2, [r2, #0]
 8002b2c:	430b      	orrs	r3, r1
 8002b2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	695a      	ldr	r2, [r3, #20]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	699b      	ldr	r3, [r3, #24]
 8002b42:	431a      	orrs	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 0201 	orr.w	r2, r2, #1
 8002b5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2220      	movs	r2, #32
 8002b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	000186a0 	.word	0x000186a0
 8002b88:	001e847f 	.word	0x001e847f
 8002b8c:	003d08ff 	.word	0x003d08ff
 8002b90:	431bde83 	.word	0x431bde83
 8002b94:	10624dd3 	.word	0x10624dd3

08002b98 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b088      	sub	sp, #32
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	4608      	mov	r0, r1
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	817b      	strh	r3, [r7, #10]
 8002baa:	460b      	mov	r3, r1
 8002bac:	813b      	strh	r3, [r7, #8]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002bb2:	f7ff fa23 	bl	8001ffc <HAL_GetTick>
 8002bb6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2b20      	cmp	r3, #32
 8002bc2:	f040 80d9 	bne.w	8002d78 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	9300      	str	r3, [sp, #0]
 8002bca:	2319      	movs	r3, #25
 8002bcc:	2201      	movs	r2, #1
 8002bce:	496d      	ldr	r1, [pc, #436]	@ (8002d84 <HAL_I2C_Mem_Write+0x1ec>)
 8002bd0:	68f8      	ldr	r0, [r7, #12]
 8002bd2:	f000 fc8b 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002bdc:	2302      	movs	r3, #2
 8002bde:	e0cc      	b.n	8002d7a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d101      	bne.n	8002bee <HAL_I2C_Mem_Write+0x56>
 8002bea:	2302      	movs	r3, #2
 8002bec:	e0c5      	b.n	8002d7a <HAL_I2C_Mem_Write+0x1e2>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0301 	and.w	r3, r3, #1
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d007      	beq.n	8002c14 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f042 0201 	orr.w	r2, r2, #1
 8002c12:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c22:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2221      	movs	r2, #33	@ 0x21
 8002c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2240      	movs	r2, #64	@ 0x40
 8002c30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2200      	movs	r2, #0
 8002c38:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6a3a      	ldr	r2, [r7, #32]
 8002c3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	4a4d      	ldr	r2, [pc, #308]	@ (8002d88 <HAL_I2C_Mem_Write+0x1f0>)
 8002c54:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c56:	88f8      	ldrh	r0, [r7, #6]
 8002c58:	893a      	ldrh	r2, [r7, #8]
 8002c5a:	8979      	ldrh	r1, [r7, #10]
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	9301      	str	r3, [sp, #4]
 8002c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	4603      	mov	r3, r0
 8002c66:	68f8      	ldr	r0, [r7, #12]
 8002c68:	f000 fac2 	bl	80031f0 <I2C_RequestMemoryWrite>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d052      	beq.n	8002d18 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e081      	b.n	8002d7a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c76:	697a      	ldr	r2, [r7, #20]
 8002c78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	f000 fd50 	bl	8003720 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00d      	beq.n	8002ca2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	d107      	bne.n	8002c9e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c9c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e06b      	b.n	8002d7a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca6:	781a      	ldrb	r2, [r3, #0]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb2:	1c5a      	adds	r2, r3, #1
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	b29a      	uxth	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	b29a      	uxth	r2, r3
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	f003 0304 	and.w	r3, r3, #4
 8002cdc:	2b04      	cmp	r3, #4
 8002cde:	d11b      	bne.n	8002d18 <HAL_I2C_Mem_Write+0x180>
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d017      	beq.n	8002d18 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cec:	781a      	ldrb	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf8:	1c5a      	adds	r2, r3, #1
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d02:	3b01      	subs	r3, #1
 8002d04:	b29a      	uxth	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	3b01      	subs	r3, #1
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d1aa      	bne.n	8002c76 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d20:	697a      	ldr	r2, [r7, #20]
 8002d22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d24:	68f8      	ldr	r0, [r7, #12]
 8002d26:	f000 fd43 	bl	80037b0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00d      	beq.n	8002d4c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d34:	2b04      	cmp	r3, #4
 8002d36:	d107      	bne.n	8002d48 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d46:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e016      	b.n	8002d7a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2220      	movs	r2, #32
 8002d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002d74:	2300      	movs	r3, #0
 8002d76:	e000      	b.n	8002d7a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002d78:	2302      	movs	r3, #2
  }
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3718      	adds	r7, #24
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	00100002 	.word	0x00100002
 8002d88:	ffff0000 	.word	0xffff0000

08002d8c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b08c      	sub	sp, #48	@ 0x30
 8002d90:	af02      	add	r7, sp, #8
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	4608      	mov	r0, r1
 8002d96:	4611      	mov	r1, r2
 8002d98:	461a      	mov	r2, r3
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	817b      	strh	r3, [r7, #10]
 8002d9e:	460b      	mov	r3, r1
 8002da0:	813b      	strh	r3, [r7, #8]
 8002da2:	4613      	mov	r3, r2
 8002da4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002da6:	f7ff f929 	bl	8001ffc <HAL_GetTick>
 8002daa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b20      	cmp	r3, #32
 8002db6:	f040 8214 	bne.w	80031e2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	2319      	movs	r3, #25
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	497b      	ldr	r1, [pc, #492]	@ (8002fb0 <HAL_I2C_Mem_Read+0x224>)
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f000 fb91 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	e207      	b.n	80031e4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d101      	bne.n	8002de2 <HAL_I2C_Mem_Read+0x56>
 8002dde:	2302      	movs	r3, #2
 8002de0:	e200      	b.n	80031e4 <HAL_I2C_Mem_Read+0x458>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2201      	movs	r2, #1
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d007      	beq.n	8002e08 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f042 0201 	orr.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e16:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2222      	movs	r2, #34	@ 0x22
 8002e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2240      	movs	r2, #64	@ 0x40
 8002e24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e32:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002e38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	4a5b      	ldr	r2, [pc, #364]	@ (8002fb4 <HAL_I2C_Mem_Read+0x228>)
 8002e48:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e4a:	88f8      	ldrh	r0, [r7, #6]
 8002e4c:	893a      	ldrh	r2, [r7, #8]
 8002e4e:	8979      	ldrh	r1, [r7, #10]
 8002e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e52:	9301      	str	r3, [sp, #4]
 8002e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	4603      	mov	r3, r0
 8002e5a:	68f8      	ldr	r0, [r7, #12]
 8002e5c:	f000 fa5e 	bl	800331c <I2C_RequestMemoryRead>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e1bc      	b.n	80031e4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d113      	bne.n	8002e9a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e72:	2300      	movs	r3, #0
 8002e74:	623b      	str	r3, [r7, #32]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	623b      	str	r3, [r7, #32]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	623b      	str	r3, [r7, #32]
 8002e86:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	e190      	b.n	80031bc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d11b      	bne.n	8002eda <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002eb0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	61fb      	str	r3, [r7, #28]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	695b      	ldr	r3, [r3, #20]
 8002ebc:	61fb      	str	r3, [r7, #28]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	61fb      	str	r3, [r7, #28]
 8002ec6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ed6:	601a      	str	r2, [r3, #0]
 8002ed8:	e170      	b.n	80031bc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d11b      	bne.n	8002f1a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ef0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f02:	2300      	movs	r3, #0
 8002f04:	61bb      	str	r3, [r7, #24]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	61bb      	str	r3, [r7, #24]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	61bb      	str	r3, [r7, #24]
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	e150      	b.n	80031bc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	617b      	str	r3, [r7, #20]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	617b      	str	r3, [r7, #20]
 8002f2e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002f30:	e144      	b.n	80031bc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f36:	2b03      	cmp	r3, #3
 8002f38:	f200 80f1 	bhi.w	800311e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d123      	bne.n	8002f8c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f46:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f000 fc79 	bl	8003840 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e145      	b.n	80031e4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	691a      	ldr	r2, [r3, #16]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f62:	b2d2      	uxtb	r2, r2
 8002f64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6a:	1c5a      	adds	r2, r3, #1
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f74:	3b01      	subs	r3, #1
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	3b01      	subs	r3, #1
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002f8a:	e117      	b.n	80031bc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d14e      	bne.n	8003032 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	4906      	ldr	r1, [pc, #24]	@ (8002fb8 <HAL_I2C_Mem_Read+0x22c>)
 8002f9e:	68f8      	ldr	r0, [r7, #12]
 8002fa0:	f000 faa4 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d008      	beq.n	8002fbc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e11a      	b.n	80031e4 <HAL_I2C_Mem_Read+0x458>
 8002fae:	bf00      	nop
 8002fb0:	00100002 	.word	0x00100002
 8002fb4:	ffff0000 	.word	0xffff0000
 8002fb8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	691a      	ldr	r2, [r3, #16]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd6:	b2d2      	uxtb	r2, r2
 8002fd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fde:	1c5a      	adds	r2, r3, #1
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	b29a      	uxth	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	691a      	ldr	r2, [r3, #16]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003008:	b2d2      	uxtb	r2, r2
 800300a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003010:	1c5a      	adds	r2, r3, #1
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800301a:	3b01      	subs	r3, #1
 800301c:	b29a      	uxth	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003026:	b29b      	uxth	r3, r3
 8003028:	3b01      	subs	r3, #1
 800302a:	b29a      	uxth	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003030:	e0c4      	b.n	80031bc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003038:	2200      	movs	r2, #0
 800303a:	496c      	ldr	r1, [pc, #432]	@ (80031ec <HAL_I2C_Mem_Read+0x460>)
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 fa55 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0cb      	b.n	80031e4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800305a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	691a      	ldr	r2, [r3, #16]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003066:	b2d2      	uxtb	r2, r2
 8003068:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306e:	1c5a      	adds	r2, r3, #1
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003078:	3b01      	subs	r3, #1
 800307a:	b29a      	uxth	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003084:	b29b      	uxth	r3, r3
 8003086:	3b01      	subs	r3, #1
 8003088:	b29a      	uxth	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800308e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003090:	9300      	str	r3, [sp, #0]
 8003092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003094:	2200      	movs	r2, #0
 8003096:	4955      	ldr	r1, [pc, #340]	@ (80031ec <HAL_I2C_Mem_Read+0x460>)
 8003098:	68f8      	ldr	r0, [r7, #12]
 800309a:	f000 fa27 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d001      	beq.n	80030a8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e09d      	b.n	80031e4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	691a      	ldr	r2, [r3, #16]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c2:	b2d2      	uxtb	r2, r2
 80030c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ca:	1c5a      	adds	r2, r3, #1
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d4:	3b01      	subs	r3, #1
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	3b01      	subs	r3, #1
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	691a      	ldr	r2, [r3, #16]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f4:	b2d2      	uxtb	r2, r2
 80030f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fc:	1c5a      	adds	r2, r3, #1
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003106:	3b01      	subs	r3, #1
 8003108:	b29a      	uxth	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003112:	b29b      	uxth	r3, r3
 8003114:	3b01      	subs	r3, #1
 8003116:	b29a      	uxth	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800311c:	e04e      	b.n	80031bc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800311e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003120:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 fb8c 	bl	8003840 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e058      	b.n	80031e4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	691a      	ldr	r2, [r3, #16]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313c:	b2d2      	uxtb	r2, r2
 800313e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003144:	1c5a      	adds	r2, r3, #1
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800314e:	3b01      	subs	r3, #1
 8003150:	b29a      	uxth	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800315a:	b29b      	uxth	r3, r3
 800315c:	3b01      	subs	r3, #1
 800315e:	b29a      	uxth	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	f003 0304 	and.w	r3, r3, #4
 800316e:	2b04      	cmp	r3, #4
 8003170:	d124      	bne.n	80031bc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003176:	2b03      	cmp	r3, #3
 8003178:	d107      	bne.n	800318a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003188:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	691a      	ldr	r2, [r3, #16]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	b2d2      	uxtb	r2, r2
 8003196:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	1c5a      	adds	r2, r3, #1
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a6:	3b01      	subs	r3, #1
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	3b01      	subs	r3, #1
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f47f aeb6 	bne.w	8002f32 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2220      	movs	r2, #32
 80031ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031de:	2300      	movs	r3, #0
 80031e0:	e000      	b.n	80031e4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80031e2:	2302      	movs	r3, #2
  }
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3728      	adds	r7, #40	@ 0x28
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	00010004 	.word	0x00010004

080031f0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b088      	sub	sp, #32
 80031f4:	af02      	add	r7, sp, #8
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	4608      	mov	r0, r1
 80031fa:	4611      	mov	r1, r2
 80031fc:	461a      	mov	r2, r3
 80031fe:	4603      	mov	r3, r0
 8003200:	817b      	strh	r3, [r7, #10]
 8003202:	460b      	mov	r3, r1
 8003204:	813b      	strh	r3, [r7, #8]
 8003206:	4613      	mov	r3, r2
 8003208:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003218:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	6a3b      	ldr	r3, [r7, #32]
 8003220:	2200      	movs	r2, #0
 8003222:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003226:	68f8      	ldr	r0, [r7, #12]
 8003228:	f000 f960 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d00d      	beq.n	800324e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800323c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003240:	d103      	bne.n	800324a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003248:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e05f      	b.n	800330e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800324e:	897b      	ldrh	r3, [r7, #10]
 8003250:	b2db      	uxtb	r3, r3
 8003252:	461a      	mov	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800325c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800325e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003260:	6a3a      	ldr	r2, [r7, #32]
 8003262:	492d      	ldr	r1, [pc, #180]	@ (8003318 <I2C_RequestMemoryWrite+0x128>)
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f000 f9bb 	bl	80035e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e04c      	b.n	800330e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003274:	2300      	movs	r3, #0
 8003276:	617b      	str	r3, [r7, #20]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	617b      	str	r3, [r7, #20]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	617b      	str	r3, [r7, #20]
 8003288:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800328a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800328c:	6a39      	ldr	r1, [r7, #32]
 800328e:	68f8      	ldr	r0, [r7, #12]
 8003290:	f000 fa46 	bl	8003720 <I2C_WaitOnTXEFlagUntilTimeout>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00d      	beq.n	80032b6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329e:	2b04      	cmp	r3, #4
 80032a0:	d107      	bne.n	80032b2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032b0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e02b      	b.n	800330e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032b6:	88fb      	ldrh	r3, [r7, #6]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d105      	bne.n	80032c8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032bc:	893b      	ldrh	r3, [r7, #8]
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	611a      	str	r2, [r3, #16]
 80032c6:	e021      	b.n	800330c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80032c8:	893b      	ldrh	r3, [r7, #8]
 80032ca:	0a1b      	lsrs	r3, r3, #8
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	b2da      	uxtb	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032d8:	6a39      	ldr	r1, [r7, #32]
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f000 fa20 	bl	8003720 <I2C_WaitOnTXEFlagUntilTimeout>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00d      	beq.n	8003302 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d107      	bne.n	80032fe <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032fc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e005      	b.n	800330e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003302:	893b      	ldrh	r3, [r7, #8]
 8003304:	b2da      	uxtb	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3718      	adds	r7, #24
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	00010002 	.word	0x00010002

0800331c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b088      	sub	sp, #32
 8003320:	af02      	add	r7, sp, #8
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	4608      	mov	r0, r1
 8003326:	4611      	mov	r1, r2
 8003328:	461a      	mov	r2, r3
 800332a:	4603      	mov	r3, r0
 800332c:	817b      	strh	r3, [r7, #10]
 800332e:	460b      	mov	r3, r1
 8003330:	813b      	strh	r3, [r7, #8]
 8003332:	4613      	mov	r3, r2
 8003334:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003344:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003354:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	6a3b      	ldr	r3, [r7, #32]
 800335c:	2200      	movs	r2, #0
 800335e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003362:	68f8      	ldr	r0, [r7, #12]
 8003364:	f000 f8c2 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d00d      	beq.n	800338a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003378:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800337c:	d103      	bne.n	8003386 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003384:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	e0aa      	b.n	80034e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800338a:	897b      	ldrh	r3, [r7, #10]
 800338c:	b2db      	uxtb	r3, r3
 800338e:	461a      	mov	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003398:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800339a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339c:	6a3a      	ldr	r2, [r7, #32]
 800339e:	4952      	ldr	r1, [pc, #328]	@ (80034e8 <I2C_RequestMemoryRead+0x1cc>)
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f000 f91d 	bl	80035e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e097      	b.n	80034e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b0:	2300      	movs	r3, #0
 80033b2:	617b      	str	r3, [r7, #20]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	617b      	str	r3, [r7, #20]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	617b      	str	r3, [r7, #20]
 80033c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033c8:	6a39      	ldr	r1, [r7, #32]
 80033ca:	68f8      	ldr	r0, [r7, #12]
 80033cc:	f000 f9a8 	bl	8003720 <I2C_WaitOnTXEFlagUntilTimeout>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00d      	beq.n	80033f2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033da:	2b04      	cmp	r3, #4
 80033dc:	d107      	bne.n	80033ee <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e076      	b.n	80034e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80033f2:	88fb      	ldrh	r3, [r7, #6]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d105      	bne.n	8003404 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033f8:	893b      	ldrh	r3, [r7, #8]
 80033fa:	b2da      	uxtb	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	611a      	str	r2, [r3, #16]
 8003402:	e021      	b.n	8003448 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003404:	893b      	ldrh	r3, [r7, #8]
 8003406:	0a1b      	lsrs	r3, r3, #8
 8003408:	b29b      	uxth	r3, r3
 800340a:	b2da      	uxtb	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003414:	6a39      	ldr	r1, [r7, #32]
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 f982 	bl	8003720 <I2C_WaitOnTXEFlagUntilTimeout>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00d      	beq.n	800343e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003426:	2b04      	cmp	r3, #4
 8003428:	d107      	bne.n	800343a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003438:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e050      	b.n	80034e0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800343e:	893b      	ldrh	r3, [r7, #8]
 8003440:	b2da      	uxtb	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003448:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800344a:	6a39      	ldr	r1, [r7, #32]
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 f967 	bl	8003720 <I2C_WaitOnTXEFlagUntilTimeout>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00d      	beq.n	8003474 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345c:	2b04      	cmp	r3, #4
 800345e:	d107      	bne.n	8003470 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800346e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e035      	b.n	80034e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003482:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003486:	9300      	str	r3, [sp, #0]
 8003488:	6a3b      	ldr	r3, [r7, #32]
 800348a:	2200      	movs	r2, #0
 800348c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f000 f82b 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00d      	beq.n	80034b8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034aa:	d103      	bne.n	80034b4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e013      	b.n	80034e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80034b8:	897b      	ldrh	r3, [r7, #10]
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	f043 0301 	orr.w	r3, r3, #1
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ca:	6a3a      	ldr	r2, [r7, #32]
 80034cc:	4906      	ldr	r1, [pc, #24]	@ (80034e8 <I2C_RequestMemoryRead+0x1cc>)
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 f886 	bl	80035e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e000      	b.n	80034e0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	00010002 	.word	0x00010002

080034ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	603b      	str	r3, [r7, #0]
 80034f8:	4613      	mov	r3, r2
 80034fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034fc:	e048      	b.n	8003590 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003504:	d044      	beq.n	8003590 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003506:	f7fe fd79 	bl	8001ffc <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	429a      	cmp	r2, r3
 8003514:	d302      	bcc.n	800351c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d139      	bne.n	8003590 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	0c1b      	lsrs	r3, r3, #16
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b01      	cmp	r3, #1
 8003524:	d10d      	bne.n	8003542 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	695b      	ldr	r3, [r3, #20]
 800352c:	43da      	mvns	r2, r3
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	4013      	ands	r3, r2
 8003532:	b29b      	uxth	r3, r3
 8003534:	2b00      	cmp	r3, #0
 8003536:	bf0c      	ite	eq
 8003538:	2301      	moveq	r3, #1
 800353a:	2300      	movne	r3, #0
 800353c:	b2db      	uxtb	r3, r3
 800353e:	461a      	mov	r2, r3
 8003540:	e00c      	b.n	800355c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	43da      	mvns	r2, r3
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	4013      	ands	r3, r2
 800354e:	b29b      	uxth	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	bf0c      	ite	eq
 8003554:	2301      	moveq	r3, #1
 8003556:	2300      	movne	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	461a      	mov	r2, r3
 800355c:	79fb      	ldrb	r3, [r7, #7]
 800355e:	429a      	cmp	r2, r3
 8003560:	d116      	bne.n	8003590 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2220      	movs	r2, #32
 800356c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357c:	f043 0220 	orr.w	r2, r3, #32
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e023      	b.n	80035d8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	0c1b      	lsrs	r3, r3, #16
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b01      	cmp	r3, #1
 8003598:	d10d      	bne.n	80035b6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	43da      	mvns	r2, r3
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	4013      	ands	r3, r2
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	bf0c      	ite	eq
 80035ac:	2301      	moveq	r3, #1
 80035ae:	2300      	movne	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	461a      	mov	r2, r3
 80035b4:	e00c      	b.n	80035d0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	43da      	mvns	r2, r3
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	4013      	ands	r3, r2
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	bf0c      	ite	eq
 80035c8:	2301      	moveq	r3, #1
 80035ca:	2300      	movne	r3, #0
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	461a      	mov	r2, r3
 80035d0:	79fb      	ldrb	r3, [r7, #7]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d093      	beq.n	80034fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
 80035ec:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035ee:	e071      	b.n	80036d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035fe:	d123      	bne.n	8003648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800360e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003618:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	f043 0204 	orr.w	r2, r3, #4
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e067      	b.n	8003718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800364e:	d041      	beq.n	80036d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003650:	f7fe fcd4 	bl	8001ffc <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	429a      	cmp	r2, r3
 800365e:	d302      	bcc.n	8003666 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d136      	bne.n	80036d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	0c1b      	lsrs	r3, r3, #16
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b01      	cmp	r3, #1
 800366e:	d10c      	bne.n	800368a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	43da      	mvns	r2, r3
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	4013      	ands	r3, r2
 800367c:	b29b      	uxth	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	bf14      	ite	ne
 8003682:	2301      	movne	r3, #1
 8003684:	2300      	moveq	r3, #0
 8003686:	b2db      	uxtb	r3, r3
 8003688:	e00b      	b.n	80036a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	43da      	mvns	r2, r3
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	4013      	ands	r3, r2
 8003696:	b29b      	uxth	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	bf14      	ite	ne
 800369c:	2301      	movne	r3, #1
 800369e:	2300      	moveq	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d016      	beq.n	80036d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2220      	movs	r2, #32
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c0:	f043 0220 	orr.w	r2, r3, #32
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e021      	b.n	8003718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	0c1b      	lsrs	r3, r3, #16
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d10c      	bne.n	80036f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	695b      	ldr	r3, [r3, #20]
 80036e4:	43da      	mvns	r2, r3
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	4013      	ands	r3, r2
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	bf14      	ite	ne
 80036f0:	2301      	movne	r3, #1
 80036f2:	2300      	moveq	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	e00b      	b.n	8003710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	43da      	mvns	r2, r3
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	4013      	ands	r3, r2
 8003704:	b29b      	uxth	r3, r3
 8003706:	2b00      	cmp	r3, #0
 8003708:	bf14      	ite	ne
 800370a:	2301      	movne	r3, #1
 800370c:	2300      	moveq	r3, #0
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	f47f af6d 	bne.w	80035f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3710      	adds	r7, #16
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b084      	sub	sp, #16
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800372c:	e034      	b.n	8003798 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f000 f8e3 	bl	80038fa <I2C_IsAcknowledgeFailed>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e034      	b.n	80037a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003744:	d028      	beq.n	8003798 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003746:	f7fe fc59 	bl	8001ffc <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	68ba      	ldr	r2, [r7, #8]
 8003752:	429a      	cmp	r2, r3
 8003754:	d302      	bcc.n	800375c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d11d      	bne.n	8003798 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003766:	2b80      	cmp	r3, #128	@ 0x80
 8003768:	d016      	beq.n	8003798 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2220      	movs	r2, #32
 8003774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003784:	f043 0220 	orr.w	r2, r3, #32
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e007      	b.n	80037a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037a2:	2b80      	cmp	r3, #128	@ 0x80
 80037a4:	d1c3      	bne.n	800372e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037bc:	e034      	b.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037be:	68f8      	ldr	r0, [r7, #12]
 80037c0:	f000 f89b 	bl	80038fa <I2C_IsAcknowledgeFailed>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e034      	b.n	8003838 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d4:	d028      	beq.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d6:	f7fe fc11 	bl	8001ffc <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	68ba      	ldr	r2, [r7, #8]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d302      	bcc.n	80037ec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d11d      	bne.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	f003 0304 	and.w	r3, r3, #4
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	d016      	beq.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003814:	f043 0220 	orr.w	r2, r3, #32
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e007      	b.n	8003838 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	f003 0304 	and.w	r3, r3, #4
 8003832:	2b04      	cmp	r3, #4
 8003834:	d1c3      	bne.n	80037be <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800384c:	e049      	b.n	80038e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	f003 0310 	and.w	r3, r3, #16
 8003858:	2b10      	cmp	r3, #16
 800385a:	d119      	bne.n	8003890 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f06f 0210 	mvn.w	r2, #16
 8003864:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2220      	movs	r2, #32
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e030      	b.n	80038f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003890:	f7fe fbb4 	bl	8001ffc <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	68ba      	ldr	r2, [r7, #8]
 800389c:	429a      	cmp	r2, r3
 800389e:	d302      	bcc.n	80038a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d11d      	bne.n	80038e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	695b      	ldr	r3, [r3, #20]
 80038ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038b0:	2b40      	cmp	r3, #64	@ 0x40
 80038b2:	d016      	beq.n	80038e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2220      	movs	r2, #32
 80038be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ce:	f043 0220 	orr.w	r2, r3, #32
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e007      	b.n	80038f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	695b      	ldr	r3, [r3, #20]
 80038e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038ec:	2b40      	cmp	r3, #64	@ 0x40
 80038ee:	d1ae      	bne.n	800384e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80038fa:	b480      	push	{r7}
 80038fc:	b083      	sub	sp, #12
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800390c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003910:	d11b      	bne.n	800394a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800391a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2220      	movs	r2, #32
 8003926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	f043 0204 	orr.w	r2, r3, #4
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e000      	b.n	800394c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	370c      	adds	r7, #12
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e0bf      	b.n	8003aea <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8003970:	b2db      	uxtb	r3, r3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d106      	bne.n	8003984 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f7fd fcbc 	bl	80012fc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2202      	movs	r2, #2
 8003988:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	699a      	ldr	r2, [r3, #24]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800399a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	6999      	ldr	r1, [r3, #24]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80039b0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	430a      	orrs	r2, r1
 80039be:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6899      	ldr	r1, [r3, #8]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	4b4a      	ldr	r3, [pc, #296]	@ (8003af4 <HAL_LTDC_Init+0x19c>)
 80039cc:	400b      	ands	r3, r1
 80039ce:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	041b      	lsls	r3, r3, #16
 80039d6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6899      	ldr	r1, [r3, #8]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	699a      	ldr	r2, [r3, #24]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	431a      	orrs	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68d9      	ldr	r1, [r3, #12]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	4b3e      	ldr	r3, [pc, #248]	@ (8003af4 <HAL_LTDC_Init+0x19c>)
 80039fa:	400b      	ands	r3, r1
 80039fc:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	69db      	ldr	r3, [r3, #28]
 8003a02:	041b      	lsls	r3, r3, #16
 8003a04:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68d9      	ldr	r1, [r3, #12]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a1a      	ldr	r2, [r3, #32]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6919      	ldr	r1, [r3, #16]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	4b33      	ldr	r3, [pc, #204]	@ (8003af4 <HAL_LTDC_Init+0x19c>)
 8003a28:	400b      	ands	r3, r1
 8003a2a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a30:	041b      	lsls	r3, r3, #16
 8003a32:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	6919      	ldr	r1, [r3, #16]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	431a      	orrs	r2, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6959      	ldr	r1, [r3, #20]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4b27      	ldr	r3, [pc, #156]	@ (8003af4 <HAL_LTDC_Init+0x19c>)
 8003a56:	400b      	ands	r3, r1
 8003a58:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5e:	041b      	lsls	r3, r3, #16
 8003a60:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6959      	ldr	r1, [r3, #20]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a7e:	021b      	lsls	r3, r3, #8
 8003a80:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003a88:	041b      	lsls	r3, r3, #16
 8003a8a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8003a9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003aa2:	68ba      	ldr	r2, [r7, #8]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 0206 	orr.w	r2, r2, #6
 8003ac6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	699a      	ldr	r2, [r3, #24]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f042 0201 	orr.w	r2, r2, #1
 8003ad6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3710      	adds	r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	f000f800 	.word	0xf000f800

08003af8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003af8:	b5b0      	push	{r4, r5, r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d101      	bne.n	8003b12 <HAL_LTDC_ConfigLayer+0x1a>
 8003b0e:	2302      	movs	r3, #2
 8003b10:	e02c      	b.n	8003b6c <HAL_LTDC_ConfigLayer+0x74>
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2201      	movs	r2, #1
 8003b16:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2202      	movs	r2, #2
 8003b1e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2134      	movs	r1, #52	@ 0x34
 8003b28:	fb01 f303 	mul.w	r3, r1, r3
 8003b2c:	4413      	add	r3, r2
 8003b2e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	4614      	mov	r4, r2
 8003b36:	461d      	mov	r5, r3
 8003b38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b44:	682b      	ldr	r3, [r5, #0]
 8003b46:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	68b9      	ldr	r1, [r7, #8]
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 f811 	bl	8003b74 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2201      	movs	r2, #1
 8003b58:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bdb0      	pop	{r4, r5, r7, pc}

08003b74 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b089      	sub	sp, #36	@ 0x24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	0c1b      	lsrs	r3, r3, #16
 8003b8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b90:	4413      	add	r3, r2
 8003b92:	041b      	lsls	r3, r3, #16
 8003b94:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	01db      	lsls	r3, r3, #7
 8003ba0:	4413      	add	r3, r2
 8003ba2:	3384      	adds	r3, #132	@ 0x84
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	6812      	ldr	r2, [r2, #0]
 8003baa:	4611      	mov	r1, r2
 8003bac:	687a      	ldr	r2, [r7, #4]
 8003bae:	01d2      	lsls	r2, r2, #7
 8003bb0:	440a      	add	r2, r1
 8003bb2:	3284      	adds	r2, #132	@ 0x84
 8003bb4:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003bb8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	0c1b      	lsrs	r3, r3, #16
 8003bc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003bca:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003bcc:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	01db      	lsls	r3, r3, #7
 8003bd8:	440b      	add	r3, r1
 8003bda:	3384      	adds	r3, #132	@ 0x84
 8003bdc:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003be2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	68da      	ldr	r2, [r3, #12]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bf2:	4413      	add	r3, r2
 8003bf4:	041b      	lsls	r3, r3, #16
 8003bf6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	01db      	lsls	r3, r3, #7
 8003c02:	4413      	add	r3, r2
 8003c04:	3384      	adds	r3, #132	@ 0x84
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	6812      	ldr	r2, [r2, #0]
 8003c0c:	4611      	mov	r1, r2
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	01d2      	lsls	r2, r2, #7
 8003c12:	440a      	add	r2, r1
 8003c14:	3284      	adds	r2, #132	@ 0x84
 8003c16:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003c1a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c2a:	4413      	add	r3, r2
 8003c2c:	1c5a      	adds	r2, r3, #1
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4619      	mov	r1, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	01db      	lsls	r3, r3, #7
 8003c38:	440b      	add	r3, r1
 8003c3a:	3384      	adds	r3, #132	@ 0x84
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	01db      	lsls	r3, r3, #7
 8003c4e:	4413      	add	r3, r2
 8003c50:	3384      	adds	r3, #132	@ 0x84
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	68fa      	ldr	r2, [r7, #12]
 8003c56:	6812      	ldr	r2, [r2, #0]
 8003c58:	4611      	mov	r1, r2
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	01d2      	lsls	r2, r2, #7
 8003c5e:	440a      	add	r2, r1
 8003c60:	3284      	adds	r2, #132	@ 0x84
 8003c62:	f023 0307 	bic.w	r3, r3, #7
 8003c66:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	01db      	lsls	r3, r3, #7
 8003c72:	4413      	add	r3, r2
 8003c74:	3384      	adds	r3, #132	@ 0x84
 8003c76:	461a      	mov	r2, r3
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003c84:	021b      	lsls	r3, r3, #8
 8003c86:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003c8e:	041b      	lsls	r3, r3, #16
 8003c90:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	061b      	lsls	r3, r3, #24
 8003c98:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	01db      	lsls	r3, r3, #7
 8003ca4:	4413      	add	r3, r2
 8003ca6:	3384      	adds	r3, #132	@ 0x84
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	461a      	mov	r2, r3
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	01db      	lsls	r3, r3, #7
 8003cb4:	4413      	add	r3, r2
 8003cb6:	3384      	adds	r3, #132	@ 0x84
 8003cb8:	461a      	mov	r2, r3
 8003cba:	2300      	movs	r3, #0
 8003cbc:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	431a      	orrs	r2, r3
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	431a      	orrs	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	01db      	lsls	r3, r3, #7
 8003cd8:	440b      	add	r3, r1
 8003cda:	3384      	adds	r3, #132	@ 0x84
 8003cdc:	4619      	mov	r1, r3
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	461a      	mov	r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	01db      	lsls	r3, r3, #7
 8003cee:	4413      	add	r3, r2
 8003cf0:	3384      	adds	r3, #132	@ 0x84
 8003cf2:	695b      	ldr	r3, [r3, #20]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	6812      	ldr	r2, [r2, #0]
 8003cf8:	4611      	mov	r1, r2
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	01d2      	lsls	r2, r2, #7
 8003cfe:	440a      	add	r2, r1
 8003d00:	3284      	adds	r2, #132	@ 0x84
 8003d02:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d06:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	01db      	lsls	r3, r3, #7
 8003d12:	4413      	add	r3, r2
 8003d14:	3384      	adds	r3, #132	@ 0x84
 8003d16:	461a      	mov	r2, r3
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	461a      	mov	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	01db      	lsls	r3, r3, #7
 8003d28:	4413      	add	r3, r2
 8003d2a:	3384      	adds	r3, #132	@ 0x84
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	6812      	ldr	r2, [r2, #0]
 8003d32:	4611      	mov	r1, r2
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	01d2      	lsls	r2, r2, #7
 8003d38:	440a      	add	r2, r1
 8003d3a:	3284      	adds	r2, #132	@ 0x84
 8003d3c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003d40:	f023 0307 	bic.w	r3, r3, #7
 8003d44:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	69da      	ldr	r2, [r3, #28]
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	68f9      	ldr	r1, [r7, #12]
 8003d50:	6809      	ldr	r1, [r1, #0]
 8003d52:	4608      	mov	r0, r1
 8003d54:	6879      	ldr	r1, [r7, #4]
 8003d56:	01c9      	lsls	r1, r1, #7
 8003d58:	4401      	add	r1, r0
 8003d5a:	3184      	adds	r1, #132	@ 0x84
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	461a      	mov	r2, r3
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	01db      	lsls	r3, r3, #7
 8003d6a:	4413      	add	r3, r2
 8003d6c:	3384      	adds	r3, #132	@ 0x84
 8003d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	461a      	mov	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	01db      	lsls	r3, r3, #7
 8003d7a:	4413      	add	r3, r2
 8003d7c:	3384      	adds	r3, #132	@ 0x84
 8003d7e:	461a      	mov	r2, r3
 8003d80:	2300      	movs	r3, #0
 8003d82:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	461a      	mov	r2, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	01db      	lsls	r3, r3, #7
 8003d8e:	4413      	add	r3, r2
 8003d90:	3384      	adds	r3, #132	@ 0x84
 8003d92:	461a      	mov	r2, r3
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d98:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d102      	bne.n	8003da8 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8003da2:	2304      	movs	r3, #4
 8003da4:	61fb      	str	r3, [r7, #28]
 8003da6:	e01b      	b.n	8003de0 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d102      	bne.n	8003db6 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8003db0:	2303      	movs	r3, #3
 8003db2:	61fb      	str	r3, [r7, #28]
 8003db4:	e014      	b.n	8003de0 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d00b      	beq.n	8003dd6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d007      	beq.n	8003dd6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003dca:	2b03      	cmp	r3, #3
 8003dcc:	d003      	beq.n	8003dd6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003dd2:	2b07      	cmp	r3, #7
 8003dd4:	d102      	bne.n	8003ddc <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	61fb      	str	r3, [r7, #28]
 8003dda:	e001      	b.n	8003de0 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	461a      	mov	r2, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	01db      	lsls	r3, r3, #7
 8003dea:	4413      	add	r3, r2
 8003dec:	3384      	adds	r3, #132	@ 0x84
 8003dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	6812      	ldr	r2, [r2, #0]
 8003df4:	4611      	mov	r1, r2
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	01d2      	lsls	r2, r2, #7
 8003dfa:	440a      	add	r2, r1
 8003dfc:	3284      	adds	r2, #132	@ 0x84
 8003dfe:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8003e02:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e08:	69fa      	ldr	r2, [r7, #28]
 8003e0a:	fb02 f303 	mul.w	r3, r2, r3
 8003e0e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	6859      	ldr	r1, [r3, #4]
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	1acb      	subs	r3, r1, r3
 8003e1a:	69f9      	ldr	r1, [r7, #28]
 8003e1c:	fb01 f303 	mul.w	r3, r1, r3
 8003e20:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003e22:	68f9      	ldr	r1, [r7, #12]
 8003e24:	6809      	ldr	r1, [r1, #0]
 8003e26:	4608      	mov	r0, r1
 8003e28:	6879      	ldr	r1, [r7, #4]
 8003e2a:	01c9      	lsls	r1, r1, #7
 8003e2c:	4401      	add	r1, r0
 8003e2e:	3184      	adds	r1, #132	@ 0x84
 8003e30:	4313      	orrs	r3, r2
 8003e32:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	461a      	mov	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	01db      	lsls	r3, r3, #7
 8003e3e:	4413      	add	r3, r2
 8003e40:	3384      	adds	r3, #132	@ 0x84
 8003e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	6812      	ldr	r2, [r2, #0]
 8003e48:	4611      	mov	r1, r2
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	01d2      	lsls	r2, r2, #7
 8003e4e:	440a      	add	r2, r1
 8003e50:	3284      	adds	r2, #132	@ 0x84
 8003e52:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003e56:	f023 0307 	bic.w	r3, r3, #7
 8003e5a:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	461a      	mov	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	01db      	lsls	r3, r3, #7
 8003e66:	4413      	add	r3, r2
 8003e68:	3384      	adds	r3, #132	@ 0x84
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e70:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	461a      	mov	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	01db      	lsls	r3, r3, #7
 8003e7c:	4413      	add	r3, r2
 8003e7e:	3384      	adds	r3, #132	@ 0x84
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	6812      	ldr	r2, [r2, #0]
 8003e86:	4611      	mov	r1, r2
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	01d2      	lsls	r2, r2, #7
 8003e8c:	440a      	add	r2, r1
 8003e8e:	3284      	adds	r2, #132	@ 0x84
 8003e90:	f043 0301 	orr.w	r3, r3, #1
 8003e94:	6013      	str	r3, [r2, #0]
}
 8003e96:	bf00      	nop
 8003e98:	3724      	adds	r7, #36	@ 0x24
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
	...

08003ea4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e267      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d075      	beq.n	8003fae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ec2:	4b88      	ldr	r3, [pc, #544]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f003 030c 	and.w	r3, r3, #12
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d00c      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ece:	4b85      	ldr	r3, [pc, #532]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d112      	bne.n	8003f00 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eda:	4b82      	ldr	r3, [pc, #520]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ee2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ee6:	d10b      	bne.n	8003f00 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ee8:	4b7e      	ldr	r3, [pc, #504]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d05b      	beq.n	8003fac <HAL_RCC_OscConfig+0x108>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d157      	bne.n	8003fac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e242      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f08:	d106      	bne.n	8003f18 <HAL_RCC_OscConfig+0x74>
 8003f0a:	4b76      	ldr	r3, [pc, #472]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a75      	ldr	r2, [pc, #468]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	e01d      	b.n	8003f54 <HAL_RCC_OscConfig+0xb0>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f20:	d10c      	bne.n	8003f3c <HAL_RCC_OscConfig+0x98>
 8003f22:	4b70      	ldr	r3, [pc, #448]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a6f      	ldr	r2, [pc, #444]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f2c:	6013      	str	r3, [r2, #0]
 8003f2e:	4b6d      	ldr	r3, [pc, #436]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a6c      	ldr	r2, [pc, #432]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f38:	6013      	str	r3, [r2, #0]
 8003f3a:	e00b      	b.n	8003f54 <HAL_RCC_OscConfig+0xb0>
 8003f3c:	4b69      	ldr	r3, [pc, #420]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a68      	ldr	r2, [pc, #416]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f46:	6013      	str	r3, [r2, #0]
 8003f48:	4b66      	ldr	r3, [pc, #408]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a65      	ldr	r2, [pc, #404]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d013      	beq.n	8003f84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5c:	f7fe f84e 	bl	8001ffc <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f64:	f7fe f84a 	bl	8001ffc <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b64      	cmp	r3, #100	@ 0x64
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e207      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f76:	4b5b      	ldr	r3, [pc, #364]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d0f0      	beq.n	8003f64 <HAL_RCC_OscConfig+0xc0>
 8003f82:	e014      	b.n	8003fae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f84:	f7fe f83a 	bl	8001ffc <HAL_GetTick>
 8003f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f8a:	e008      	b.n	8003f9e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f8c:	f7fe f836 	bl	8001ffc <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b64      	cmp	r3, #100	@ 0x64
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e1f3      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f9e:	4b51      	ldr	r3, [pc, #324]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1f0      	bne.n	8003f8c <HAL_RCC_OscConfig+0xe8>
 8003faa:	e000      	b.n	8003fae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d063      	beq.n	8004082 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003fba:	4b4a      	ldr	r3, [pc, #296]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 030c 	and.w	r3, r3, #12
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00b      	beq.n	8003fde <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fc6:	4b47      	ldr	r3, [pc, #284]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003fce:	2b08      	cmp	r3, #8
 8003fd0:	d11c      	bne.n	800400c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fd2:	4b44      	ldr	r3, [pc, #272]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d116      	bne.n	800400c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fde:	4b41      	ldr	r3, [pc, #260]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d005      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x152>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d001      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e1c7      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff6:	4b3b      	ldr	r3, [pc, #236]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	4937      	ldr	r1, [pc, #220]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004006:	4313      	orrs	r3, r2
 8004008:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800400a:	e03a      	b.n	8004082 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d020      	beq.n	8004056 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004014:	4b34      	ldr	r3, [pc, #208]	@ (80040e8 <HAL_RCC_OscConfig+0x244>)
 8004016:	2201      	movs	r2, #1
 8004018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401a:	f7fd ffef 	bl	8001ffc <HAL_GetTick>
 800401e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004020:	e008      	b.n	8004034 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004022:	f7fd ffeb 	bl	8001ffc <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d901      	bls.n	8004034 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e1a8      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004034:	4b2b      	ldr	r3, [pc, #172]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	2b00      	cmp	r3, #0
 800403e:	d0f0      	beq.n	8004022 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004040:	4b28      	ldr	r3, [pc, #160]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	00db      	lsls	r3, r3, #3
 800404e:	4925      	ldr	r1, [pc, #148]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004050:	4313      	orrs	r3, r2
 8004052:	600b      	str	r3, [r1, #0]
 8004054:	e015      	b.n	8004082 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004056:	4b24      	ldr	r3, [pc, #144]	@ (80040e8 <HAL_RCC_OscConfig+0x244>)
 8004058:	2200      	movs	r2, #0
 800405a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405c:	f7fd ffce 	bl	8001ffc <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004064:	f7fd ffca 	bl	8001ffc <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e187      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004076:	4b1b      	ldr	r3, [pc, #108]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f0      	bne.n	8004064 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0308 	and.w	r3, r3, #8
 800408a:	2b00      	cmp	r3, #0
 800408c:	d036      	beq.n	80040fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d016      	beq.n	80040c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004096:	4b15      	ldr	r3, [pc, #84]	@ (80040ec <HAL_RCC_OscConfig+0x248>)
 8004098:	2201      	movs	r2, #1
 800409a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800409c:	f7fd ffae 	bl	8001ffc <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040a4:	f7fd ffaa 	bl	8001ffc <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e167      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040b6:	4b0b      	ldr	r3, [pc, #44]	@ (80040e4 <HAL_RCC_OscConfig+0x240>)
 80040b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0f0      	beq.n	80040a4 <HAL_RCC_OscConfig+0x200>
 80040c2:	e01b      	b.n	80040fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040c4:	4b09      	ldr	r3, [pc, #36]	@ (80040ec <HAL_RCC_OscConfig+0x248>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ca:	f7fd ff97 	bl	8001ffc <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040d0:	e00e      	b.n	80040f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040d2:	f7fd ff93 	bl	8001ffc <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d907      	bls.n	80040f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e150      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
 80040e4:	40023800 	.word	0x40023800
 80040e8:	42470000 	.word	0x42470000
 80040ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f0:	4b88      	ldr	r3, [pc, #544]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80040f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1ea      	bne.n	80040d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 8097 	beq.w	8004238 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800410a:	2300      	movs	r3, #0
 800410c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800410e:	4b81      	ldr	r3, [pc, #516]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004112:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10f      	bne.n	800413a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800411a:	2300      	movs	r3, #0
 800411c:	60bb      	str	r3, [r7, #8]
 800411e:	4b7d      	ldr	r3, [pc, #500]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004122:	4a7c      	ldr	r2, [pc, #496]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004128:	6413      	str	r3, [r2, #64]	@ 0x40
 800412a:	4b7a      	ldr	r3, [pc, #488]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800412c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004132:	60bb      	str	r3, [r7, #8]
 8004134:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004136:	2301      	movs	r3, #1
 8004138:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800413a:	4b77      	ldr	r3, [pc, #476]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004142:	2b00      	cmp	r3, #0
 8004144:	d118      	bne.n	8004178 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004146:	4b74      	ldr	r3, [pc, #464]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a73      	ldr	r2, [pc, #460]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 800414c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004150:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004152:	f7fd ff53 	bl	8001ffc <HAL_GetTick>
 8004156:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800415a:	f7fd ff4f 	bl	8001ffc <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e10c      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800416c:	4b6a      	ldr	r3, [pc, #424]	@ (8004318 <HAL_RCC_OscConfig+0x474>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d106      	bne.n	800418e <HAL_RCC_OscConfig+0x2ea>
 8004180:	4b64      	ldr	r3, [pc, #400]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004182:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004184:	4a63      	ldr	r2, [pc, #396]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004186:	f043 0301 	orr.w	r3, r3, #1
 800418a:	6713      	str	r3, [r2, #112]	@ 0x70
 800418c:	e01c      	b.n	80041c8 <HAL_RCC_OscConfig+0x324>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	2b05      	cmp	r3, #5
 8004194:	d10c      	bne.n	80041b0 <HAL_RCC_OscConfig+0x30c>
 8004196:	4b5f      	ldr	r3, [pc, #380]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800419a:	4a5e      	ldr	r2, [pc, #376]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800419c:	f043 0304 	orr.w	r3, r3, #4
 80041a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80041a2:	4b5c      	ldr	r3, [pc, #368]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a6:	4a5b      	ldr	r2, [pc, #364]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80041ae:	e00b      	b.n	80041c8 <HAL_RCC_OscConfig+0x324>
 80041b0:	4b58      	ldr	r3, [pc, #352]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041b4:	4a57      	ldr	r2, [pc, #348]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041b6:	f023 0301 	bic.w	r3, r3, #1
 80041ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80041bc:	4b55      	ldr	r3, [pc, #340]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c0:	4a54      	ldr	r2, [pc, #336]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041c2:	f023 0304 	bic.w	r3, r3, #4
 80041c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d015      	beq.n	80041fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d0:	f7fd ff14 	bl	8001ffc <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041d6:	e00a      	b.n	80041ee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041d8:	f7fd ff10 	bl	8001ffc <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d901      	bls.n	80041ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e0cb      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ee:	4b49      	ldr	r3, [pc, #292]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80041f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0ee      	beq.n	80041d8 <HAL_RCC_OscConfig+0x334>
 80041fa:	e014      	b.n	8004226 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041fc:	f7fd fefe 	bl	8001ffc <HAL_GetTick>
 8004200:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004202:	e00a      	b.n	800421a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004204:	f7fd fefa 	bl	8001ffc <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004212:	4293      	cmp	r3, r2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e0b5      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800421a:	4b3e      	ldr	r3, [pc, #248]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800421c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1ee      	bne.n	8004204 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004226:	7dfb      	ldrb	r3, [r7, #23]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d105      	bne.n	8004238 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800422c:	4b39      	ldr	r3, [pc, #228]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 800422e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004230:	4a38      	ldr	r2, [pc, #224]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004236:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 80a1 	beq.w	8004384 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004242:	4b34      	ldr	r3, [pc, #208]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f003 030c 	and.w	r3, r3, #12
 800424a:	2b08      	cmp	r3, #8
 800424c:	d05c      	beq.n	8004308 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	2b02      	cmp	r3, #2
 8004254:	d141      	bne.n	80042da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004256:	4b31      	ldr	r3, [pc, #196]	@ (800431c <HAL_RCC_OscConfig+0x478>)
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425c:	f7fd fece 	bl	8001ffc <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004264:	f7fd feca 	bl	8001ffc <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e087      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004276:	4b27      	ldr	r3, [pc, #156]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1f0      	bne.n	8004264 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69da      	ldr	r2, [r3, #28]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	431a      	orrs	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004290:	019b      	lsls	r3, r3, #6
 8004292:	431a      	orrs	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004298:	085b      	lsrs	r3, r3, #1
 800429a:	3b01      	subs	r3, #1
 800429c:	041b      	lsls	r3, r3, #16
 800429e:	431a      	orrs	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a4:	061b      	lsls	r3, r3, #24
 80042a6:	491b      	ldr	r1, [pc, #108]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042ac:	4b1b      	ldr	r3, [pc, #108]	@ (800431c <HAL_RCC_OscConfig+0x478>)
 80042ae:	2201      	movs	r2, #1
 80042b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b2:	f7fd fea3 	bl	8001ffc <HAL_GetTick>
 80042b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042b8:	e008      	b.n	80042cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ba:	f7fd fe9f 	bl	8001ffc <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e05c      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042cc:	4b11      	ldr	r3, [pc, #68]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0f0      	beq.n	80042ba <HAL_RCC_OscConfig+0x416>
 80042d8:	e054      	b.n	8004384 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042da:	4b10      	ldr	r3, [pc, #64]	@ (800431c <HAL_RCC_OscConfig+0x478>)
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e0:	f7fd fe8c 	bl	8001ffc <HAL_GetTick>
 80042e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042e6:	e008      	b.n	80042fa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e8:	f7fd fe88 	bl	8001ffc <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e045      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042fa:	4b06      	ldr	r3, [pc, #24]	@ (8004314 <HAL_RCC_OscConfig+0x470>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1f0      	bne.n	80042e8 <HAL_RCC_OscConfig+0x444>
 8004306:	e03d      	b.n	8004384 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d107      	bne.n	8004320 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e038      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
 8004314:	40023800 	.word	0x40023800
 8004318:	40007000 	.word	0x40007000
 800431c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004320:	4b1b      	ldr	r3, [pc, #108]	@ (8004390 <HAL_RCC_OscConfig+0x4ec>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	2b01      	cmp	r3, #1
 800432c:	d028      	beq.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004338:	429a      	cmp	r2, r3
 800433a:	d121      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004346:	429a      	cmp	r2, r3
 8004348:	d11a      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004350:	4013      	ands	r3, r2
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004356:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004358:	4293      	cmp	r3, r2
 800435a:	d111      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004366:	085b      	lsrs	r3, r3, #1
 8004368:	3b01      	subs	r3, #1
 800436a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800436c:	429a      	cmp	r2, r3
 800436e:	d107      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800437a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800437c:	429a      	cmp	r2, r3
 800437e:	d001      	beq.n	8004384 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3718      	adds	r7, #24
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	40023800 	.word	0x40023800

08004394 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d101      	bne.n	80043a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e0cc      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043a8:	4b68      	ldr	r3, [pc, #416]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 030f 	and.w	r3, r3, #15
 80043b0:	683a      	ldr	r2, [r7, #0]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d90c      	bls.n	80043d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043b6:	4b65      	ldr	r3, [pc, #404]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	b2d2      	uxtb	r2, r2
 80043bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043be:	4b63      	ldr	r3, [pc, #396]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 030f 	and.w	r3, r3, #15
 80043c6:	683a      	ldr	r2, [r7, #0]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d001      	beq.n	80043d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0b8      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d020      	beq.n	800441e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0304 	and.w	r3, r3, #4
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d005      	beq.n	80043f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043e8:	4b59      	ldr	r3, [pc, #356]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	4a58      	ldr	r2, [pc, #352]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80043ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80043f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d005      	beq.n	800440c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004400:	4b53      	ldr	r3, [pc, #332]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	4a52      	ldr	r2, [pc, #328]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004406:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800440a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800440c:	4b50      	ldr	r3, [pc, #320]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	494d      	ldr	r1, [pc, #308]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 800441a:	4313      	orrs	r3, r2
 800441c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	d044      	beq.n	80044b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d107      	bne.n	8004442 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004432:	4b47      	ldr	r3, [pc, #284]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d119      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e07f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d003      	beq.n	8004452 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800444e:	2b03      	cmp	r3, #3
 8004450:	d107      	bne.n	8004462 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004452:	4b3f      	ldr	r3, [pc, #252]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d109      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e06f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004462:	4b3b      	ldr	r3, [pc, #236]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d101      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e067      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004472:	4b37      	ldr	r3, [pc, #220]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f023 0203 	bic.w	r2, r3, #3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	4934      	ldr	r1, [pc, #208]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004480:	4313      	orrs	r3, r2
 8004482:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004484:	f7fd fdba 	bl	8001ffc <HAL_GetTick>
 8004488:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800448a:	e00a      	b.n	80044a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800448c:	f7fd fdb6 	bl	8001ffc <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800449a:	4293      	cmp	r3, r2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e04f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 020c 	and.w	r2, r3, #12
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d1eb      	bne.n	800448c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044b4:	4b25      	ldr	r3, [pc, #148]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 030f 	and.w	r3, r3, #15
 80044bc:	683a      	ldr	r2, [r7, #0]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d20c      	bcs.n	80044dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044c2:	4b22      	ldr	r3, [pc, #136]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044c4:	683a      	ldr	r2, [r7, #0]
 80044c6:	b2d2      	uxtb	r2, r2
 80044c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ca:	4b20      	ldr	r3, [pc, #128]	@ (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 030f 	and.w	r3, r3, #15
 80044d2:	683a      	ldr	r2, [r7, #0]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d001      	beq.n	80044dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e032      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d008      	beq.n	80044fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044e8:	4b19      	ldr	r3, [pc, #100]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4916      	ldr	r1, [pc, #88]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b00      	cmp	r3, #0
 8004504:	d009      	beq.n	800451a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004506:	4b12      	ldr	r3, [pc, #72]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	490e      	ldr	r1, [pc, #56]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004516:	4313      	orrs	r3, r2
 8004518:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800451a:	f000 f821 	bl	8004560 <HAL_RCC_GetSysClockFreq>
 800451e:	4602      	mov	r2, r0
 8004520:	4b0b      	ldr	r3, [pc, #44]	@ (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	091b      	lsrs	r3, r3, #4
 8004526:	f003 030f 	and.w	r3, r3, #15
 800452a:	490a      	ldr	r1, [pc, #40]	@ (8004554 <HAL_RCC_ClockConfig+0x1c0>)
 800452c:	5ccb      	ldrb	r3, [r1, r3]
 800452e:	fa22 f303 	lsr.w	r3, r2, r3
 8004532:	4a09      	ldr	r2, [pc, #36]	@ (8004558 <HAL_RCC_ClockConfig+0x1c4>)
 8004534:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004536:	4b09      	ldr	r3, [pc, #36]	@ (800455c <HAL_RCC_ClockConfig+0x1c8>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4618      	mov	r0, r3
 800453c:	f7fd fd1a 	bl	8001f74 <HAL_InitTick>

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	40023c00 	.word	0x40023c00
 8004550:	40023800 	.word	0x40023800
 8004554:	08006074 	.word	0x08006074
 8004558:	20000004 	.word	0x20000004
 800455c:	20000008 	.word	0x20000008

08004560 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004564:	b094      	sub	sp, #80	@ 0x50
 8004566:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800456c:	2300      	movs	r3, #0
 800456e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004570:	2300      	movs	r3, #0
 8004572:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004578:	4b79      	ldr	r3, [pc, #484]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f003 030c 	and.w	r3, r3, #12
 8004580:	2b08      	cmp	r3, #8
 8004582:	d00d      	beq.n	80045a0 <HAL_RCC_GetSysClockFreq+0x40>
 8004584:	2b08      	cmp	r3, #8
 8004586:	f200 80e1 	bhi.w	800474c <HAL_RCC_GetSysClockFreq+0x1ec>
 800458a:	2b00      	cmp	r3, #0
 800458c:	d002      	beq.n	8004594 <HAL_RCC_GetSysClockFreq+0x34>
 800458e:	2b04      	cmp	r3, #4
 8004590:	d003      	beq.n	800459a <HAL_RCC_GetSysClockFreq+0x3a>
 8004592:	e0db      	b.n	800474c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004594:	4b73      	ldr	r3, [pc, #460]	@ (8004764 <HAL_RCC_GetSysClockFreq+0x204>)
 8004596:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004598:	e0db      	b.n	8004752 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800459a:	4b73      	ldr	r3, [pc, #460]	@ (8004768 <HAL_RCC_GetSysClockFreq+0x208>)
 800459c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800459e:	e0d8      	b.n	8004752 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045a0:	4b6f      	ldr	r3, [pc, #444]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045a8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045aa:	4b6d      	ldr	r3, [pc, #436]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d063      	beq.n	800467e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045b6:	4b6a      	ldr	r3, [pc, #424]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	099b      	lsrs	r3, r3, #6
 80045bc:	2200      	movs	r2, #0
 80045be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80045c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80045ca:	2300      	movs	r3, #0
 80045cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80045ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80045d2:	4622      	mov	r2, r4
 80045d4:	462b      	mov	r3, r5
 80045d6:	f04f 0000 	mov.w	r0, #0
 80045da:	f04f 0100 	mov.w	r1, #0
 80045de:	0159      	lsls	r1, r3, #5
 80045e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045e4:	0150      	lsls	r0, r2, #5
 80045e6:	4602      	mov	r2, r0
 80045e8:	460b      	mov	r3, r1
 80045ea:	4621      	mov	r1, r4
 80045ec:	1a51      	subs	r1, r2, r1
 80045ee:	6139      	str	r1, [r7, #16]
 80045f0:	4629      	mov	r1, r5
 80045f2:	eb63 0301 	sbc.w	r3, r3, r1
 80045f6:	617b      	str	r3, [r7, #20]
 80045f8:	f04f 0200 	mov.w	r2, #0
 80045fc:	f04f 0300 	mov.w	r3, #0
 8004600:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004604:	4659      	mov	r1, fp
 8004606:	018b      	lsls	r3, r1, #6
 8004608:	4651      	mov	r1, sl
 800460a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800460e:	4651      	mov	r1, sl
 8004610:	018a      	lsls	r2, r1, #6
 8004612:	4651      	mov	r1, sl
 8004614:	ebb2 0801 	subs.w	r8, r2, r1
 8004618:	4659      	mov	r1, fp
 800461a:	eb63 0901 	sbc.w	r9, r3, r1
 800461e:	f04f 0200 	mov.w	r2, #0
 8004622:	f04f 0300 	mov.w	r3, #0
 8004626:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800462a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800462e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004632:	4690      	mov	r8, r2
 8004634:	4699      	mov	r9, r3
 8004636:	4623      	mov	r3, r4
 8004638:	eb18 0303 	adds.w	r3, r8, r3
 800463c:	60bb      	str	r3, [r7, #8]
 800463e:	462b      	mov	r3, r5
 8004640:	eb49 0303 	adc.w	r3, r9, r3
 8004644:	60fb      	str	r3, [r7, #12]
 8004646:	f04f 0200 	mov.w	r2, #0
 800464a:	f04f 0300 	mov.w	r3, #0
 800464e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004652:	4629      	mov	r1, r5
 8004654:	024b      	lsls	r3, r1, #9
 8004656:	4621      	mov	r1, r4
 8004658:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800465c:	4621      	mov	r1, r4
 800465e:	024a      	lsls	r2, r1, #9
 8004660:	4610      	mov	r0, r2
 8004662:	4619      	mov	r1, r3
 8004664:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004666:	2200      	movs	r2, #0
 8004668:	62bb      	str	r3, [r7, #40]	@ 0x28
 800466a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800466c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004670:	f7fb fe0e 	bl	8000290 <__aeabi_uldivmod>
 8004674:	4602      	mov	r2, r0
 8004676:	460b      	mov	r3, r1
 8004678:	4613      	mov	r3, r2
 800467a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800467c:	e058      	b.n	8004730 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800467e:	4b38      	ldr	r3, [pc, #224]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	099b      	lsrs	r3, r3, #6
 8004684:	2200      	movs	r2, #0
 8004686:	4618      	mov	r0, r3
 8004688:	4611      	mov	r1, r2
 800468a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800468e:	623b      	str	r3, [r7, #32]
 8004690:	2300      	movs	r3, #0
 8004692:	627b      	str	r3, [r7, #36]	@ 0x24
 8004694:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004698:	4642      	mov	r2, r8
 800469a:	464b      	mov	r3, r9
 800469c:	f04f 0000 	mov.w	r0, #0
 80046a0:	f04f 0100 	mov.w	r1, #0
 80046a4:	0159      	lsls	r1, r3, #5
 80046a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046aa:	0150      	lsls	r0, r2, #5
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	4641      	mov	r1, r8
 80046b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80046b6:	4649      	mov	r1, r9
 80046b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80046bc:	f04f 0200 	mov.w	r2, #0
 80046c0:	f04f 0300 	mov.w	r3, #0
 80046c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80046c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80046cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80046d0:	ebb2 040a 	subs.w	r4, r2, sl
 80046d4:	eb63 050b 	sbc.w	r5, r3, fp
 80046d8:	f04f 0200 	mov.w	r2, #0
 80046dc:	f04f 0300 	mov.w	r3, #0
 80046e0:	00eb      	lsls	r3, r5, #3
 80046e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046e6:	00e2      	lsls	r2, r4, #3
 80046e8:	4614      	mov	r4, r2
 80046ea:	461d      	mov	r5, r3
 80046ec:	4643      	mov	r3, r8
 80046ee:	18e3      	adds	r3, r4, r3
 80046f0:	603b      	str	r3, [r7, #0]
 80046f2:	464b      	mov	r3, r9
 80046f4:	eb45 0303 	adc.w	r3, r5, r3
 80046f8:	607b      	str	r3, [r7, #4]
 80046fa:	f04f 0200 	mov.w	r2, #0
 80046fe:	f04f 0300 	mov.w	r3, #0
 8004702:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004706:	4629      	mov	r1, r5
 8004708:	028b      	lsls	r3, r1, #10
 800470a:	4621      	mov	r1, r4
 800470c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004710:	4621      	mov	r1, r4
 8004712:	028a      	lsls	r2, r1, #10
 8004714:	4610      	mov	r0, r2
 8004716:	4619      	mov	r1, r3
 8004718:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800471a:	2200      	movs	r2, #0
 800471c:	61bb      	str	r3, [r7, #24]
 800471e:	61fa      	str	r2, [r7, #28]
 8004720:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004724:	f7fb fdb4 	bl	8000290 <__aeabi_uldivmod>
 8004728:	4602      	mov	r2, r0
 800472a:	460b      	mov	r3, r1
 800472c:	4613      	mov	r3, r2
 800472e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004730:	4b0b      	ldr	r3, [pc, #44]	@ (8004760 <HAL_RCC_GetSysClockFreq+0x200>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	0c1b      	lsrs	r3, r3, #16
 8004736:	f003 0303 	and.w	r3, r3, #3
 800473a:	3301      	adds	r3, #1
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004740:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004744:	fbb2 f3f3 	udiv	r3, r2, r3
 8004748:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800474a:	e002      	b.n	8004752 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800474c:	4b05      	ldr	r3, [pc, #20]	@ (8004764 <HAL_RCC_GetSysClockFreq+0x204>)
 800474e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004750:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004752:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004754:	4618      	mov	r0, r3
 8004756:	3750      	adds	r7, #80	@ 0x50
 8004758:	46bd      	mov	sp, r7
 800475a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800475e:	bf00      	nop
 8004760:	40023800 	.word	0x40023800
 8004764:	00f42400 	.word	0x00f42400
 8004768:	007a1200 	.word	0x007a1200

0800476c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800476c:	b480      	push	{r7}
 800476e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004770:	4b03      	ldr	r3, [pc, #12]	@ (8004780 <HAL_RCC_GetHCLKFreq+0x14>)
 8004772:	681b      	ldr	r3, [r3, #0]
}
 8004774:	4618      	mov	r0, r3
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	20000004 	.word	0x20000004

08004784 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004788:	f7ff fff0 	bl	800476c <HAL_RCC_GetHCLKFreq>
 800478c:	4602      	mov	r2, r0
 800478e:	4b05      	ldr	r3, [pc, #20]	@ (80047a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	0a9b      	lsrs	r3, r3, #10
 8004794:	f003 0307 	and.w	r3, r3, #7
 8004798:	4903      	ldr	r1, [pc, #12]	@ (80047a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800479a:	5ccb      	ldrb	r3, [r1, r3]
 800479c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	40023800 	.word	0x40023800
 80047a8:	08006084 	.word	0x08006084

080047ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b086      	sub	sp, #24
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047b4:	2300      	movs	r3, #0
 80047b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80047b8:	2300      	movs	r3, #0
 80047ba:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0301 	and.w	r3, r3, #1
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10b      	bne.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d105      	bne.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d075      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80047e0:	4b91      	ldr	r3, [pc, #580]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80047e6:	f7fd fc09 	bl	8001ffc <HAL_GetTick>
 80047ea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047ec:	e008      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80047ee:	f7fd fc05 	bl	8001ffc <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d901      	bls.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e189      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004800:	4b8a      	ldr	r3, [pc, #552]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1f0      	bne.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d009      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	019a      	lsls	r2, r3, #6
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	071b      	lsls	r3, r3, #28
 8004824:	4981      	ldr	r1, [pc, #516]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d01f      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004838:	4b7c      	ldr	r3, [pc, #496]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800483a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800483e:	0f1b      	lsrs	r3, r3, #28
 8004840:	f003 0307 	and.w	r3, r3, #7
 8004844:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	019a      	lsls	r2, r3, #6
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	061b      	lsls	r3, r3, #24
 8004852:	431a      	orrs	r2, r3
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	071b      	lsls	r3, r3, #28
 8004858:	4974      	ldr	r1, [pc, #464]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800485a:	4313      	orrs	r3, r2
 800485c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004860:	4b72      	ldr	r3, [pc, #456]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004862:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004866:	f023 021f 	bic.w	r2, r3, #31
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	69db      	ldr	r3, [r3, #28]
 800486e:	3b01      	subs	r3, #1
 8004870:	496e      	ldr	r1, [pc, #440]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004872:	4313      	orrs	r3, r2
 8004874:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00d      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	019a      	lsls	r2, r3, #6
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	061b      	lsls	r3, r3, #24
 8004890:	431a      	orrs	r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	071b      	lsls	r3, r3, #28
 8004898:	4964      	ldr	r1, [pc, #400]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800489a:	4313      	orrs	r3, r2
 800489c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80048a0:	4b61      	ldr	r3, [pc, #388]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80048a2:	2201      	movs	r2, #1
 80048a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80048a6:	f7fd fba9 	bl	8001ffc <HAL_GetTick>
 80048aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80048ac:	e008      	b.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80048ae:	f7fd fba5 	bl	8001ffc <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d901      	bls.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e129      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80048c0:	4b5a      	ldr	r3, [pc, #360]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d0f0      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0304 	and.w	r3, r3, #4
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d105      	bne.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d079      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80048e4:	4b52      	ldr	r3, [pc, #328]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80048ea:	f7fd fb87 	bl	8001ffc <HAL_GetTick>
 80048ee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80048f0:	e008      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80048f2:	f7fd fb83 	bl	8001ffc <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d901      	bls.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e107      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004904:	4b49      	ldr	r3, [pc, #292]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800490c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004910:	d0ef      	beq.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0304 	and.w	r3, r3, #4
 800491a:	2b00      	cmp	r3, #0
 800491c:	d020      	beq.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800491e:	4b43      	ldr	r3, [pc, #268]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004924:	0f1b      	lsrs	r3, r3, #28
 8004926:	f003 0307 	and.w	r3, r3, #7
 800492a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	019a      	lsls	r2, r3, #6
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	061b      	lsls	r3, r3, #24
 8004938:	431a      	orrs	r2, r3
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	071b      	lsls	r3, r3, #28
 800493e:	493b      	ldr	r1, [pc, #236]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004940:	4313      	orrs	r3, r2
 8004942:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004946:	4b39      	ldr	r3, [pc, #228]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004948:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800494c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a1b      	ldr	r3, [r3, #32]
 8004954:	3b01      	subs	r3, #1
 8004956:	021b      	lsls	r3, r3, #8
 8004958:	4934      	ldr	r1, [pc, #208]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800495a:	4313      	orrs	r3, r2
 800495c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0308 	and.w	r3, r3, #8
 8004968:	2b00      	cmp	r3, #0
 800496a:	d01e      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800496c:	4b2f      	ldr	r3, [pc, #188]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800496e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004972:	0e1b      	lsrs	r3, r3, #24
 8004974:	f003 030f 	and.w	r3, r3, #15
 8004978:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	019a      	lsls	r2, r3, #6
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	061b      	lsls	r3, r3, #24
 8004984:	431a      	orrs	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	699b      	ldr	r3, [r3, #24]
 800498a:	071b      	lsls	r3, r3, #28
 800498c:	4927      	ldr	r1, [pc, #156]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800498e:	4313      	orrs	r3, r2
 8004990:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004994:	4b25      	ldr	r3, [pc, #148]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004996:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800499a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a2:	4922      	ldr	r1, [pc, #136]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049a4:	4313      	orrs	r3, r2
 80049a6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80049aa:	4b21      	ldr	r3, [pc, #132]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80049ac:	2201      	movs	r2, #1
 80049ae:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80049b0:	f7fd fb24 	bl	8001ffc <HAL_GetTick>
 80049b4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80049b6:	e008      	b.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80049b8:	f7fd fb20 	bl	8001ffc <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d901      	bls.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e0a4      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80049ca:	4b18      	ldr	r3, [pc, #96]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049d6:	d1ef      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0320 	and.w	r3, r3, #32
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 808b 	beq.w	8004afc <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80049e6:	2300      	movs	r3, #0
 80049e8:	60fb      	str	r3, [r7, #12]
 80049ea:	4b10      	ldr	r3, [pc, #64]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ee:	4a0f      	ldr	r2, [pc, #60]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80049f6:	4b0d      	ldr	r3, [pc, #52]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049fe:	60fb      	str	r3, [r7, #12]
 8004a00:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004a02:	4b0c      	ldr	r3, [pc, #48]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a0b      	ldr	r2, [pc, #44]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004a08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a0c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004a0e:	f7fd faf5 	bl	8001ffc <HAL_GetTick>
 8004a12:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004a14:	e010      	b.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a16:	f7fd faf1 	bl	8001ffc <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d909      	bls.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e075      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004a28:	42470068 	.word	0x42470068
 8004a2c:	40023800 	.word	0x40023800
 8004a30:	42470070 	.word	0x42470070
 8004a34:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004a38:	4b38      	ldr	r3, [pc, #224]	@ (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d0e8      	beq.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a44:	4b36      	ldr	r3, [pc, #216]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a4c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d02f      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d028      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a62:	4b2f      	ldr	r3, [pc, #188]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a6a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a6c:	4b2d      	ldr	r3, [pc, #180]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004a6e:	2201      	movs	r2, #1
 8004a70:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a72:	4b2c      	ldr	r3, [pc, #176]	@ (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004a78:	4a29      	ldr	r2, [pc, #164]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004a7e:	4b28      	ldr	r3, [pc, #160]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d114      	bne.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004a8a:	f7fd fab7 	bl	8001ffc <HAL_GetTick>
 8004a8e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a90:	e00a      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a92:	f7fd fab3 	bl	8001ffc <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d901      	bls.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e035      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aac:	f003 0302 	and.w	r3, r3, #2
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0ee      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004abc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ac0:	d10d      	bne.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004ac2:	4b17      	ldr	r3, [pc, #92]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ace:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004ad2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ad6:	4912      	ldr	r1, [pc, #72]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	608b      	str	r3, [r1, #8]
 8004adc:	e005      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004ade:	4b10      	ldr	r3, [pc, #64]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	4a0f      	ldr	r2, [pc, #60]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ae4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004ae8:	6093      	str	r3, [r2, #8]
 8004aea:	4b0d      	ldr	r3, [pc, #52]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004aec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004af6:	490a      	ldr	r1, [pc, #40]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0310 	and.w	r3, r3, #16
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d004      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8004b0e:	4b06      	ldr	r3, [pc, #24]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004b10:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3718      	adds	r7, #24
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	40007000 	.word	0x40007000
 8004b20:	40023800 	.word	0x40023800
 8004b24:	42470e40 	.word	0x42470e40
 8004b28:	424711e0 	.word	0x424711e0

08004b2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e07b      	b.n	8004c36 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d108      	bne.n	8004b58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b4e:	d009      	beq.n	8004b64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	61da      	str	r2, [r3, #28]
 8004b56:	e005      	b.n	8004b64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d106      	bne.n	8004b84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f7fc fce4 	bl	800154c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2202      	movs	r2, #2
 8004b88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b9a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004bac:	431a      	orrs	r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	691b      	ldr	r3, [r3, #16]
 8004bbc:	f003 0302 	and.w	r3, r3, #2
 8004bc0:	431a      	orrs	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	431a      	orrs	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	699b      	ldr	r3, [r3, #24]
 8004bd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bde:	431a      	orrs	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004be8:	ea42 0103 	orr.w	r1, r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bf0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	0c1b      	lsrs	r3, r3, #16
 8004c02:	f003 0104 	and.w	r1, r3, #4
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c0a:	f003 0210 	and.w	r2, r3, #16
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	430a      	orrs	r2, r1
 8004c14:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	69da      	ldr	r2, [r3, #28]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c24:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3708      	adds	r7, #8
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b082      	sub	sp, #8
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d101      	bne.n	8004c50 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e01a      	b.n	8004c86 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c66:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f7fc fcb7 	bl	80015dc <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004c84:	2300      	movs	r3, #0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3708      	adds	r7, #8
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}

08004c8e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c8e:	b580      	push	{r7, lr}
 8004c90:	b088      	sub	sp, #32
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	60f8      	str	r0, [r7, #12]
 8004c96:	60b9      	str	r1, [r7, #8]
 8004c98:	603b      	str	r3, [r7, #0]
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c9e:	f7fd f9ad 	bl	8001ffc <HAL_GetTick>
 8004ca2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004ca4:	88fb      	ldrh	r3, [r7, #6]
 8004ca6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d001      	beq.n	8004cb8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	e12a      	b.n	8004f0e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d002      	beq.n	8004cc4 <HAL_SPI_Transmit+0x36>
 8004cbe:	88fb      	ldrh	r3, [r7, #6]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d101      	bne.n	8004cc8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e122      	b.n	8004f0e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d101      	bne.n	8004cd6 <HAL_SPI_Transmit+0x48>
 8004cd2:	2302      	movs	r3, #2
 8004cd4:	e11b      	b.n	8004f0e <HAL_SPI_Transmit+0x280>
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2203      	movs	r2, #3
 8004ce2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	88fa      	ldrh	r2, [r7, #6]
 8004cf6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	88fa      	ldrh	r2, [r7, #6]
 8004cfc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d24:	d10f      	bne.n	8004d46 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d50:	2b40      	cmp	r3, #64	@ 0x40
 8004d52:	d007      	beq.n	8004d64 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d6c:	d152      	bne.n	8004e14 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d002      	beq.n	8004d7c <HAL_SPI_Transmit+0xee>
 8004d76:	8b7b      	ldrh	r3, [r7, #26]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d145      	bne.n	8004e08 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d80:	881a      	ldrh	r2, [r3, #0]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d8c:	1c9a      	adds	r2, r3, #2
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	b29a      	uxth	r2, r3
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004da0:	e032      	b.n	8004e08 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d112      	bne.n	8004dd6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db4:	881a      	ldrh	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dc0:	1c9a      	adds	r2, r3, #2
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	b29a      	uxth	r2, r3
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004dd4:	e018      	b.n	8004e08 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dd6:	f7fd f911 	bl	8001ffc <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d803      	bhi.n	8004dee <HAL_SPI_Transmit+0x160>
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dec:	d102      	bne.n	8004df4 <HAL_SPI_Transmit+0x166>
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d109      	bne.n	8004e08 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e082      	b.n	8004f0e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1c7      	bne.n	8004da2 <HAL_SPI_Transmit+0x114>
 8004e12:	e053      	b.n	8004ebc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d002      	beq.n	8004e22 <HAL_SPI_Transmit+0x194>
 8004e1c:	8b7b      	ldrh	r3, [r7, #26]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d147      	bne.n	8004eb2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	330c      	adds	r3, #12
 8004e2c:	7812      	ldrb	r2, [r2, #0]
 8004e2e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e34:	1c5a      	adds	r2, r3, #1
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	3b01      	subs	r3, #1
 8004e42:	b29a      	uxth	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e48:	e033      	b.n	8004eb2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f003 0302 	and.w	r3, r3, #2
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d113      	bne.n	8004e80 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	330c      	adds	r3, #12
 8004e62:	7812      	ldrb	r2, [r2, #0]
 8004e64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6a:	1c5a      	adds	r2, r3, #1
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	3b01      	subs	r3, #1
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004e7e:	e018      	b.n	8004eb2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e80:	f7fd f8bc 	bl	8001ffc <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	683a      	ldr	r2, [r7, #0]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d803      	bhi.n	8004e98 <HAL_SPI_Transmit+0x20a>
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e96:	d102      	bne.n	8004e9e <HAL_SPI_Transmit+0x210>
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d109      	bne.n	8004eb2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e02d      	b.n	8004f0e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d1c6      	bne.n	8004e4a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ebc:	69fa      	ldr	r2, [r7, #28]
 8004ebe:	6839      	ldr	r1, [r7, #0]
 8004ec0:	68f8      	ldr	r0, [r7, #12]
 8004ec2:	f000 f8bf 	bl	8005044 <SPI_EndRxTxTransaction>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d002      	beq.n	8004ed2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2220      	movs	r2, #32
 8004ed0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10a      	bne.n	8004ef0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004eda:	2300      	movs	r3, #0
 8004edc:	617b      	str	r3, [r7, #20]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	617b      	str	r3, [r7, #20]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	617b      	str	r3, [r7, #20]
 8004eee:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d001      	beq.n	8004f0c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e000      	b.n	8004f0e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004f0c:	2300      	movs	r3, #0
  }
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3720      	adds	r7, #32
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b083      	sub	sp, #12
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f24:	b2db      	uxtb	r3, r3
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
	...

08004f34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b088      	sub	sp, #32
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	603b      	str	r3, [r7, #0]
 8004f40:	4613      	mov	r3, r2
 8004f42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f44:	f7fd f85a 	bl	8001ffc <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4c:	1a9b      	subs	r3, r3, r2
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	4413      	add	r3, r2
 8004f52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f54:	f7fd f852 	bl	8001ffc <HAL_GetTick>
 8004f58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f5a:	4b39      	ldr	r3, [pc, #228]	@ (8005040 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	015b      	lsls	r3, r3, #5
 8004f60:	0d1b      	lsrs	r3, r3, #20
 8004f62:	69fa      	ldr	r2, [r7, #28]
 8004f64:	fb02 f303 	mul.w	r3, r2, r3
 8004f68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f6a:	e054      	b.n	8005016 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f72:	d050      	beq.n	8005016 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f74:	f7fd f842 	bl	8001ffc <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	69fa      	ldr	r2, [r7, #28]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d902      	bls.n	8004f8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d13d      	bne.n	8005006 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	685a      	ldr	r2, [r3, #4]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fa2:	d111      	bne.n	8004fc8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fac:	d004      	beq.n	8004fb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fb6:	d107      	bne.n	8004fc8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fc6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fcc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fd0:	d10f      	bne.n	8004ff2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ff0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e017      	b.n	8005036 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d101      	bne.n	8005010 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	3b01      	subs	r3, #1
 8005014:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	689a      	ldr	r2, [r3, #8]
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	4013      	ands	r3, r2
 8005020:	68ba      	ldr	r2, [r7, #8]
 8005022:	429a      	cmp	r2, r3
 8005024:	bf0c      	ite	eq
 8005026:	2301      	moveq	r3, #1
 8005028:	2300      	movne	r3, #0
 800502a:	b2db      	uxtb	r3, r3
 800502c:	461a      	mov	r2, r3
 800502e:	79fb      	ldrb	r3, [r7, #7]
 8005030:	429a      	cmp	r2, r3
 8005032:	d19b      	bne.n	8004f6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3720      	adds	r7, #32
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	20000004 	.word	0x20000004

08005044 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b088      	sub	sp, #32
 8005048:	af02      	add	r7, sp, #8
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	2201      	movs	r2, #1
 8005058:	2102      	movs	r1, #2
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f7ff ff6a 	bl	8004f34 <SPI_WaitFlagStateUntilTimeout>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d007      	beq.n	8005076 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800506a:	f043 0220 	orr.w	r2, r3, #32
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e032      	b.n	80050dc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005076:	4b1b      	ldr	r3, [pc, #108]	@ (80050e4 <SPI_EndRxTxTransaction+0xa0>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a1b      	ldr	r2, [pc, #108]	@ (80050e8 <SPI_EndRxTxTransaction+0xa4>)
 800507c:	fba2 2303 	umull	r2, r3, r2, r3
 8005080:	0d5b      	lsrs	r3, r3, #21
 8005082:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005086:	fb02 f303 	mul.w	r3, r2, r3
 800508a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005094:	d112      	bne.n	80050bc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	9300      	str	r3, [sp, #0]
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	2200      	movs	r2, #0
 800509e:	2180      	movs	r1, #128	@ 0x80
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f7ff ff47 	bl	8004f34 <SPI_WaitFlagStateUntilTimeout>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d016      	beq.n	80050da <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b0:	f043 0220 	orr.w	r2, r3, #32
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	e00f      	b.n	80050dc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00a      	beq.n	80050d8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	3b01      	subs	r3, #1
 80050c6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050d2:	2b80      	cmp	r3, #128	@ 0x80
 80050d4:	d0f2      	beq.n	80050bc <SPI_EndRxTxTransaction+0x78>
 80050d6:	e000      	b.n	80050da <SPI_EndRxTxTransaction+0x96>
        break;
 80050d8:	bf00      	nop
  }

  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3718      	adds	r7, #24
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	20000004 	.word	0x20000004
 80050e8:	165e9f81 	.word	0x165e9f81

080050ec <std>:
 80050ec:	2300      	movs	r3, #0
 80050ee:	b510      	push	{r4, lr}
 80050f0:	4604      	mov	r4, r0
 80050f2:	e9c0 3300 	strd	r3, r3, [r0]
 80050f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050fa:	6083      	str	r3, [r0, #8]
 80050fc:	8181      	strh	r1, [r0, #12]
 80050fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8005100:	81c2      	strh	r2, [r0, #14]
 8005102:	6183      	str	r3, [r0, #24]
 8005104:	4619      	mov	r1, r3
 8005106:	2208      	movs	r2, #8
 8005108:	305c      	adds	r0, #92	@ 0x5c
 800510a:	f000 f9f9 	bl	8005500 <memset>
 800510e:	4b0d      	ldr	r3, [pc, #52]	@ (8005144 <std+0x58>)
 8005110:	6263      	str	r3, [r4, #36]	@ 0x24
 8005112:	4b0d      	ldr	r3, [pc, #52]	@ (8005148 <std+0x5c>)
 8005114:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005116:	4b0d      	ldr	r3, [pc, #52]	@ (800514c <std+0x60>)
 8005118:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800511a:	4b0d      	ldr	r3, [pc, #52]	@ (8005150 <std+0x64>)
 800511c:	6323      	str	r3, [r4, #48]	@ 0x30
 800511e:	4b0d      	ldr	r3, [pc, #52]	@ (8005154 <std+0x68>)
 8005120:	6224      	str	r4, [r4, #32]
 8005122:	429c      	cmp	r4, r3
 8005124:	d006      	beq.n	8005134 <std+0x48>
 8005126:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800512a:	4294      	cmp	r4, r2
 800512c:	d002      	beq.n	8005134 <std+0x48>
 800512e:	33d0      	adds	r3, #208	@ 0xd0
 8005130:	429c      	cmp	r4, r3
 8005132:	d105      	bne.n	8005140 <std+0x54>
 8005134:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800513c:	f000 ba58 	b.w	80055f0 <__retarget_lock_init_recursive>
 8005140:	bd10      	pop	{r4, pc}
 8005142:	bf00      	nop
 8005144:	08005351 	.word	0x08005351
 8005148:	08005373 	.word	0x08005373
 800514c:	080053ab 	.word	0x080053ab
 8005150:	080053cf 	.word	0x080053cf
 8005154:	20025a34 	.word	0x20025a34

08005158 <stdio_exit_handler>:
 8005158:	4a02      	ldr	r2, [pc, #8]	@ (8005164 <stdio_exit_handler+0xc>)
 800515a:	4903      	ldr	r1, [pc, #12]	@ (8005168 <stdio_exit_handler+0x10>)
 800515c:	4803      	ldr	r0, [pc, #12]	@ (800516c <stdio_exit_handler+0x14>)
 800515e:	f000 b869 	b.w	8005234 <_fwalk_sglue>
 8005162:	bf00      	nop
 8005164:	20000010 	.word	0x20000010
 8005168:	08005e91 	.word	0x08005e91
 800516c:	20000020 	.word	0x20000020

08005170 <cleanup_stdio>:
 8005170:	6841      	ldr	r1, [r0, #4]
 8005172:	4b0c      	ldr	r3, [pc, #48]	@ (80051a4 <cleanup_stdio+0x34>)
 8005174:	4299      	cmp	r1, r3
 8005176:	b510      	push	{r4, lr}
 8005178:	4604      	mov	r4, r0
 800517a:	d001      	beq.n	8005180 <cleanup_stdio+0x10>
 800517c:	f000 fe88 	bl	8005e90 <_fflush_r>
 8005180:	68a1      	ldr	r1, [r4, #8]
 8005182:	4b09      	ldr	r3, [pc, #36]	@ (80051a8 <cleanup_stdio+0x38>)
 8005184:	4299      	cmp	r1, r3
 8005186:	d002      	beq.n	800518e <cleanup_stdio+0x1e>
 8005188:	4620      	mov	r0, r4
 800518a:	f000 fe81 	bl	8005e90 <_fflush_r>
 800518e:	68e1      	ldr	r1, [r4, #12]
 8005190:	4b06      	ldr	r3, [pc, #24]	@ (80051ac <cleanup_stdio+0x3c>)
 8005192:	4299      	cmp	r1, r3
 8005194:	d004      	beq.n	80051a0 <cleanup_stdio+0x30>
 8005196:	4620      	mov	r0, r4
 8005198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800519c:	f000 be78 	b.w	8005e90 <_fflush_r>
 80051a0:	bd10      	pop	{r4, pc}
 80051a2:	bf00      	nop
 80051a4:	20025a34 	.word	0x20025a34
 80051a8:	20025a9c 	.word	0x20025a9c
 80051ac:	20025b04 	.word	0x20025b04

080051b0 <global_stdio_init.part.0>:
 80051b0:	b510      	push	{r4, lr}
 80051b2:	4b0b      	ldr	r3, [pc, #44]	@ (80051e0 <global_stdio_init.part.0+0x30>)
 80051b4:	4c0b      	ldr	r4, [pc, #44]	@ (80051e4 <global_stdio_init.part.0+0x34>)
 80051b6:	4a0c      	ldr	r2, [pc, #48]	@ (80051e8 <global_stdio_init.part.0+0x38>)
 80051b8:	601a      	str	r2, [r3, #0]
 80051ba:	4620      	mov	r0, r4
 80051bc:	2200      	movs	r2, #0
 80051be:	2104      	movs	r1, #4
 80051c0:	f7ff ff94 	bl	80050ec <std>
 80051c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80051c8:	2201      	movs	r2, #1
 80051ca:	2109      	movs	r1, #9
 80051cc:	f7ff ff8e 	bl	80050ec <std>
 80051d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80051d4:	2202      	movs	r2, #2
 80051d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051da:	2112      	movs	r1, #18
 80051dc:	f7ff bf86 	b.w	80050ec <std>
 80051e0:	20025b6c 	.word	0x20025b6c
 80051e4:	20025a34 	.word	0x20025a34
 80051e8:	08005159 	.word	0x08005159

080051ec <__sfp_lock_acquire>:
 80051ec:	4801      	ldr	r0, [pc, #4]	@ (80051f4 <__sfp_lock_acquire+0x8>)
 80051ee:	f000 ba00 	b.w	80055f2 <__retarget_lock_acquire_recursive>
 80051f2:	bf00      	nop
 80051f4:	20025b75 	.word	0x20025b75

080051f8 <__sfp_lock_release>:
 80051f8:	4801      	ldr	r0, [pc, #4]	@ (8005200 <__sfp_lock_release+0x8>)
 80051fa:	f000 b9fb 	b.w	80055f4 <__retarget_lock_release_recursive>
 80051fe:	bf00      	nop
 8005200:	20025b75 	.word	0x20025b75

08005204 <__sinit>:
 8005204:	b510      	push	{r4, lr}
 8005206:	4604      	mov	r4, r0
 8005208:	f7ff fff0 	bl	80051ec <__sfp_lock_acquire>
 800520c:	6a23      	ldr	r3, [r4, #32]
 800520e:	b11b      	cbz	r3, 8005218 <__sinit+0x14>
 8005210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005214:	f7ff bff0 	b.w	80051f8 <__sfp_lock_release>
 8005218:	4b04      	ldr	r3, [pc, #16]	@ (800522c <__sinit+0x28>)
 800521a:	6223      	str	r3, [r4, #32]
 800521c:	4b04      	ldr	r3, [pc, #16]	@ (8005230 <__sinit+0x2c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d1f5      	bne.n	8005210 <__sinit+0xc>
 8005224:	f7ff ffc4 	bl	80051b0 <global_stdio_init.part.0>
 8005228:	e7f2      	b.n	8005210 <__sinit+0xc>
 800522a:	bf00      	nop
 800522c:	08005171 	.word	0x08005171
 8005230:	20025b6c 	.word	0x20025b6c

08005234 <_fwalk_sglue>:
 8005234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005238:	4607      	mov	r7, r0
 800523a:	4688      	mov	r8, r1
 800523c:	4614      	mov	r4, r2
 800523e:	2600      	movs	r6, #0
 8005240:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005244:	f1b9 0901 	subs.w	r9, r9, #1
 8005248:	d505      	bpl.n	8005256 <_fwalk_sglue+0x22>
 800524a:	6824      	ldr	r4, [r4, #0]
 800524c:	2c00      	cmp	r4, #0
 800524e:	d1f7      	bne.n	8005240 <_fwalk_sglue+0xc>
 8005250:	4630      	mov	r0, r6
 8005252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005256:	89ab      	ldrh	r3, [r5, #12]
 8005258:	2b01      	cmp	r3, #1
 800525a:	d907      	bls.n	800526c <_fwalk_sglue+0x38>
 800525c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005260:	3301      	adds	r3, #1
 8005262:	d003      	beq.n	800526c <_fwalk_sglue+0x38>
 8005264:	4629      	mov	r1, r5
 8005266:	4638      	mov	r0, r7
 8005268:	47c0      	blx	r8
 800526a:	4306      	orrs	r6, r0
 800526c:	3568      	adds	r5, #104	@ 0x68
 800526e:	e7e9      	b.n	8005244 <_fwalk_sglue+0x10>

08005270 <iprintf>:
 8005270:	b40f      	push	{r0, r1, r2, r3}
 8005272:	b507      	push	{r0, r1, r2, lr}
 8005274:	4906      	ldr	r1, [pc, #24]	@ (8005290 <iprintf+0x20>)
 8005276:	ab04      	add	r3, sp, #16
 8005278:	6808      	ldr	r0, [r1, #0]
 800527a:	f853 2b04 	ldr.w	r2, [r3], #4
 800527e:	6881      	ldr	r1, [r0, #8]
 8005280:	9301      	str	r3, [sp, #4]
 8005282:	f000 fadb 	bl	800583c <_vfiprintf_r>
 8005286:	b003      	add	sp, #12
 8005288:	f85d eb04 	ldr.w	lr, [sp], #4
 800528c:	b004      	add	sp, #16
 800528e:	4770      	bx	lr
 8005290:	2000001c 	.word	0x2000001c

08005294 <_puts_r>:
 8005294:	6a03      	ldr	r3, [r0, #32]
 8005296:	b570      	push	{r4, r5, r6, lr}
 8005298:	6884      	ldr	r4, [r0, #8]
 800529a:	4605      	mov	r5, r0
 800529c:	460e      	mov	r6, r1
 800529e:	b90b      	cbnz	r3, 80052a4 <_puts_r+0x10>
 80052a0:	f7ff ffb0 	bl	8005204 <__sinit>
 80052a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052a6:	07db      	lsls	r3, r3, #31
 80052a8:	d405      	bmi.n	80052b6 <_puts_r+0x22>
 80052aa:	89a3      	ldrh	r3, [r4, #12]
 80052ac:	0598      	lsls	r0, r3, #22
 80052ae:	d402      	bmi.n	80052b6 <_puts_r+0x22>
 80052b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052b2:	f000 f99e 	bl	80055f2 <__retarget_lock_acquire_recursive>
 80052b6:	89a3      	ldrh	r3, [r4, #12]
 80052b8:	0719      	lsls	r1, r3, #28
 80052ba:	d502      	bpl.n	80052c2 <_puts_r+0x2e>
 80052bc:	6923      	ldr	r3, [r4, #16]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d135      	bne.n	800532e <_puts_r+0x9a>
 80052c2:	4621      	mov	r1, r4
 80052c4:	4628      	mov	r0, r5
 80052c6:	f000 f8c5 	bl	8005454 <__swsetup_r>
 80052ca:	b380      	cbz	r0, 800532e <_puts_r+0x9a>
 80052cc:	f04f 35ff 	mov.w	r5, #4294967295
 80052d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052d2:	07da      	lsls	r2, r3, #31
 80052d4:	d405      	bmi.n	80052e2 <_puts_r+0x4e>
 80052d6:	89a3      	ldrh	r3, [r4, #12]
 80052d8:	059b      	lsls	r3, r3, #22
 80052da:	d402      	bmi.n	80052e2 <_puts_r+0x4e>
 80052dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052de:	f000 f989 	bl	80055f4 <__retarget_lock_release_recursive>
 80052e2:	4628      	mov	r0, r5
 80052e4:	bd70      	pop	{r4, r5, r6, pc}
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	da04      	bge.n	80052f4 <_puts_r+0x60>
 80052ea:	69a2      	ldr	r2, [r4, #24]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	dc17      	bgt.n	8005320 <_puts_r+0x8c>
 80052f0:	290a      	cmp	r1, #10
 80052f2:	d015      	beq.n	8005320 <_puts_r+0x8c>
 80052f4:	6823      	ldr	r3, [r4, #0]
 80052f6:	1c5a      	adds	r2, r3, #1
 80052f8:	6022      	str	r2, [r4, #0]
 80052fa:	7019      	strb	r1, [r3, #0]
 80052fc:	68a3      	ldr	r3, [r4, #8]
 80052fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005302:	3b01      	subs	r3, #1
 8005304:	60a3      	str	r3, [r4, #8]
 8005306:	2900      	cmp	r1, #0
 8005308:	d1ed      	bne.n	80052e6 <_puts_r+0x52>
 800530a:	2b00      	cmp	r3, #0
 800530c:	da11      	bge.n	8005332 <_puts_r+0x9e>
 800530e:	4622      	mov	r2, r4
 8005310:	210a      	movs	r1, #10
 8005312:	4628      	mov	r0, r5
 8005314:	f000 f85f 	bl	80053d6 <__swbuf_r>
 8005318:	3001      	adds	r0, #1
 800531a:	d0d7      	beq.n	80052cc <_puts_r+0x38>
 800531c:	250a      	movs	r5, #10
 800531e:	e7d7      	b.n	80052d0 <_puts_r+0x3c>
 8005320:	4622      	mov	r2, r4
 8005322:	4628      	mov	r0, r5
 8005324:	f000 f857 	bl	80053d6 <__swbuf_r>
 8005328:	3001      	adds	r0, #1
 800532a:	d1e7      	bne.n	80052fc <_puts_r+0x68>
 800532c:	e7ce      	b.n	80052cc <_puts_r+0x38>
 800532e:	3e01      	subs	r6, #1
 8005330:	e7e4      	b.n	80052fc <_puts_r+0x68>
 8005332:	6823      	ldr	r3, [r4, #0]
 8005334:	1c5a      	adds	r2, r3, #1
 8005336:	6022      	str	r2, [r4, #0]
 8005338:	220a      	movs	r2, #10
 800533a:	701a      	strb	r2, [r3, #0]
 800533c:	e7ee      	b.n	800531c <_puts_r+0x88>
	...

08005340 <puts>:
 8005340:	4b02      	ldr	r3, [pc, #8]	@ (800534c <puts+0xc>)
 8005342:	4601      	mov	r1, r0
 8005344:	6818      	ldr	r0, [r3, #0]
 8005346:	f7ff bfa5 	b.w	8005294 <_puts_r>
 800534a:	bf00      	nop
 800534c:	2000001c 	.word	0x2000001c

08005350 <__sread>:
 8005350:	b510      	push	{r4, lr}
 8005352:	460c      	mov	r4, r1
 8005354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005358:	f000 f8fc 	bl	8005554 <_read_r>
 800535c:	2800      	cmp	r0, #0
 800535e:	bfab      	itete	ge
 8005360:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005362:	89a3      	ldrhlt	r3, [r4, #12]
 8005364:	181b      	addge	r3, r3, r0
 8005366:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800536a:	bfac      	ite	ge
 800536c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800536e:	81a3      	strhlt	r3, [r4, #12]
 8005370:	bd10      	pop	{r4, pc}

08005372 <__swrite>:
 8005372:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005376:	461f      	mov	r7, r3
 8005378:	898b      	ldrh	r3, [r1, #12]
 800537a:	05db      	lsls	r3, r3, #23
 800537c:	4605      	mov	r5, r0
 800537e:	460c      	mov	r4, r1
 8005380:	4616      	mov	r6, r2
 8005382:	d505      	bpl.n	8005390 <__swrite+0x1e>
 8005384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005388:	2302      	movs	r3, #2
 800538a:	2200      	movs	r2, #0
 800538c:	f000 f8d0 	bl	8005530 <_lseek_r>
 8005390:	89a3      	ldrh	r3, [r4, #12]
 8005392:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005396:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800539a:	81a3      	strh	r3, [r4, #12]
 800539c:	4632      	mov	r2, r6
 800539e:	463b      	mov	r3, r7
 80053a0:	4628      	mov	r0, r5
 80053a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053a6:	f000 b8e7 	b.w	8005578 <_write_r>

080053aa <__sseek>:
 80053aa:	b510      	push	{r4, lr}
 80053ac:	460c      	mov	r4, r1
 80053ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053b2:	f000 f8bd 	bl	8005530 <_lseek_r>
 80053b6:	1c43      	adds	r3, r0, #1
 80053b8:	89a3      	ldrh	r3, [r4, #12]
 80053ba:	bf15      	itete	ne
 80053bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80053be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80053c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80053c6:	81a3      	strheq	r3, [r4, #12]
 80053c8:	bf18      	it	ne
 80053ca:	81a3      	strhne	r3, [r4, #12]
 80053cc:	bd10      	pop	{r4, pc}

080053ce <__sclose>:
 80053ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053d2:	f000 b89d 	b.w	8005510 <_close_r>

080053d6 <__swbuf_r>:
 80053d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053d8:	460e      	mov	r6, r1
 80053da:	4614      	mov	r4, r2
 80053dc:	4605      	mov	r5, r0
 80053de:	b118      	cbz	r0, 80053e8 <__swbuf_r+0x12>
 80053e0:	6a03      	ldr	r3, [r0, #32]
 80053e2:	b90b      	cbnz	r3, 80053e8 <__swbuf_r+0x12>
 80053e4:	f7ff ff0e 	bl	8005204 <__sinit>
 80053e8:	69a3      	ldr	r3, [r4, #24]
 80053ea:	60a3      	str	r3, [r4, #8]
 80053ec:	89a3      	ldrh	r3, [r4, #12]
 80053ee:	071a      	lsls	r2, r3, #28
 80053f0:	d501      	bpl.n	80053f6 <__swbuf_r+0x20>
 80053f2:	6923      	ldr	r3, [r4, #16]
 80053f4:	b943      	cbnz	r3, 8005408 <__swbuf_r+0x32>
 80053f6:	4621      	mov	r1, r4
 80053f8:	4628      	mov	r0, r5
 80053fa:	f000 f82b 	bl	8005454 <__swsetup_r>
 80053fe:	b118      	cbz	r0, 8005408 <__swbuf_r+0x32>
 8005400:	f04f 37ff 	mov.w	r7, #4294967295
 8005404:	4638      	mov	r0, r7
 8005406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005408:	6823      	ldr	r3, [r4, #0]
 800540a:	6922      	ldr	r2, [r4, #16]
 800540c:	1a98      	subs	r0, r3, r2
 800540e:	6963      	ldr	r3, [r4, #20]
 8005410:	b2f6      	uxtb	r6, r6
 8005412:	4283      	cmp	r3, r0
 8005414:	4637      	mov	r7, r6
 8005416:	dc05      	bgt.n	8005424 <__swbuf_r+0x4e>
 8005418:	4621      	mov	r1, r4
 800541a:	4628      	mov	r0, r5
 800541c:	f000 fd38 	bl	8005e90 <_fflush_r>
 8005420:	2800      	cmp	r0, #0
 8005422:	d1ed      	bne.n	8005400 <__swbuf_r+0x2a>
 8005424:	68a3      	ldr	r3, [r4, #8]
 8005426:	3b01      	subs	r3, #1
 8005428:	60a3      	str	r3, [r4, #8]
 800542a:	6823      	ldr	r3, [r4, #0]
 800542c:	1c5a      	adds	r2, r3, #1
 800542e:	6022      	str	r2, [r4, #0]
 8005430:	701e      	strb	r6, [r3, #0]
 8005432:	6962      	ldr	r2, [r4, #20]
 8005434:	1c43      	adds	r3, r0, #1
 8005436:	429a      	cmp	r2, r3
 8005438:	d004      	beq.n	8005444 <__swbuf_r+0x6e>
 800543a:	89a3      	ldrh	r3, [r4, #12]
 800543c:	07db      	lsls	r3, r3, #31
 800543e:	d5e1      	bpl.n	8005404 <__swbuf_r+0x2e>
 8005440:	2e0a      	cmp	r6, #10
 8005442:	d1df      	bne.n	8005404 <__swbuf_r+0x2e>
 8005444:	4621      	mov	r1, r4
 8005446:	4628      	mov	r0, r5
 8005448:	f000 fd22 	bl	8005e90 <_fflush_r>
 800544c:	2800      	cmp	r0, #0
 800544e:	d0d9      	beq.n	8005404 <__swbuf_r+0x2e>
 8005450:	e7d6      	b.n	8005400 <__swbuf_r+0x2a>
	...

08005454 <__swsetup_r>:
 8005454:	b538      	push	{r3, r4, r5, lr}
 8005456:	4b29      	ldr	r3, [pc, #164]	@ (80054fc <__swsetup_r+0xa8>)
 8005458:	4605      	mov	r5, r0
 800545a:	6818      	ldr	r0, [r3, #0]
 800545c:	460c      	mov	r4, r1
 800545e:	b118      	cbz	r0, 8005468 <__swsetup_r+0x14>
 8005460:	6a03      	ldr	r3, [r0, #32]
 8005462:	b90b      	cbnz	r3, 8005468 <__swsetup_r+0x14>
 8005464:	f7ff fece 	bl	8005204 <__sinit>
 8005468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800546c:	0719      	lsls	r1, r3, #28
 800546e:	d422      	bmi.n	80054b6 <__swsetup_r+0x62>
 8005470:	06da      	lsls	r2, r3, #27
 8005472:	d407      	bmi.n	8005484 <__swsetup_r+0x30>
 8005474:	2209      	movs	r2, #9
 8005476:	602a      	str	r2, [r5, #0]
 8005478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800547c:	81a3      	strh	r3, [r4, #12]
 800547e:	f04f 30ff 	mov.w	r0, #4294967295
 8005482:	e033      	b.n	80054ec <__swsetup_r+0x98>
 8005484:	0758      	lsls	r0, r3, #29
 8005486:	d512      	bpl.n	80054ae <__swsetup_r+0x5a>
 8005488:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800548a:	b141      	cbz	r1, 800549e <__swsetup_r+0x4a>
 800548c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005490:	4299      	cmp	r1, r3
 8005492:	d002      	beq.n	800549a <__swsetup_r+0x46>
 8005494:	4628      	mov	r0, r5
 8005496:	f000 f8af 	bl	80055f8 <_free_r>
 800549a:	2300      	movs	r3, #0
 800549c:	6363      	str	r3, [r4, #52]	@ 0x34
 800549e:	89a3      	ldrh	r3, [r4, #12]
 80054a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80054a4:	81a3      	strh	r3, [r4, #12]
 80054a6:	2300      	movs	r3, #0
 80054a8:	6063      	str	r3, [r4, #4]
 80054aa:	6923      	ldr	r3, [r4, #16]
 80054ac:	6023      	str	r3, [r4, #0]
 80054ae:	89a3      	ldrh	r3, [r4, #12]
 80054b0:	f043 0308 	orr.w	r3, r3, #8
 80054b4:	81a3      	strh	r3, [r4, #12]
 80054b6:	6923      	ldr	r3, [r4, #16]
 80054b8:	b94b      	cbnz	r3, 80054ce <__swsetup_r+0x7a>
 80054ba:	89a3      	ldrh	r3, [r4, #12]
 80054bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80054c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c4:	d003      	beq.n	80054ce <__swsetup_r+0x7a>
 80054c6:	4621      	mov	r1, r4
 80054c8:	4628      	mov	r0, r5
 80054ca:	f000 fd2f 	bl	8005f2c <__smakebuf_r>
 80054ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054d2:	f013 0201 	ands.w	r2, r3, #1
 80054d6:	d00a      	beq.n	80054ee <__swsetup_r+0x9a>
 80054d8:	2200      	movs	r2, #0
 80054da:	60a2      	str	r2, [r4, #8]
 80054dc:	6962      	ldr	r2, [r4, #20]
 80054de:	4252      	negs	r2, r2
 80054e0:	61a2      	str	r2, [r4, #24]
 80054e2:	6922      	ldr	r2, [r4, #16]
 80054e4:	b942      	cbnz	r2, 80054f8 <__swsetup_r+0xa4>
 80054e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80054ea:	d1c5      	bne.n	8005478 <__swsetup_r+0x24>
 80054ec:	bd38      	pop	{r3, r4, r5, pc}
 80054ee:	0799      	lsls	r1, r3, #30
 80054f0:	bf58      	it	pl
 80054f2:	6962      	ldrpl	r2, [r4, #20]
 80054f4:	60a2      	str	r2, [r4, #8]
 80054f6:	e7f4      	b.n	80054e2 <__swsetup_r+0x8e>
 80054f8:	2000      	movs	r0, #0
 80054fa:	e7f7      	b.n	80054ec <__swsetup_r+0x98>
 80054fc:	2000001c 	.word	0x2000001c

08005500 <memset>:
 8005500:	4402      	add	r2, r0
 8005502:	4603      	mov	r3, r0
 8005504:	4293      	cmp	r3, r2
 8005506:	d100      	bne.n	800550a <memset+0xa>
 8005508:	4770      	bx	lr
 800550a:	f803 1b01 	strb.w	r1, [r3], #1
 800550e:	e7f9      	b.n	8005504 <memset+0x4>

08005510 <_close_r>:
 8005510:	b538      	push	{r3, r4, r5, lr}
 8005512:	4d06      	ldr	r5, [pc, #24]	@ (800552c <_close_r+0x1c>)
 8005514:	2300      	movs	r3, #0
 8005516:	4604      	mov	r4, r0
 8005518:	4608      	mov	r0, r1
 800551a:	602b      	str	r3, [r5, #0]
 800551c:	f7fc fc62 	bl	8001de4 <_close>
 8005520:	1c43      	adds	r3, r0, #1
 8005522:	d102      	bne.n	800552a <_close_r+0x1a>
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	b103      	cbz	r3, 800552a <_close_r+0x1a>
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	bd38      	pop	{r3, r4, r5, pc}
 800552c:	20025b70 	.word	0x20025b70

08005530 <_lseek_r>:
 8005530:	b538      	push	{r3, r4, r5, lr}
 8005532:	4d07      	ldr	r5, [pc, #28]	@ (8005550 <_lseek_r+0x20>)
 8005534:	4604      	mov	r4, r0
 8005536:	4608      	mov	r0, r1
 8005538:	4611      	mov	r1, r2
 800553a:	2200      	movs	r2, #0
 800553c:	602a      	str	r2, [r5, #0]
 800553e:	461a      	mov	r2, r3
 8005540:	f7fc fc77 	bl	8001e32 <_lseek>
 8005544:	1c43      	adds	r3, r0, #1
 8005546:	d102      	bne.n	800554e <_lseek_r+0x1e>
 8005548:	682b      	ldr	r3, [r5, #0]
 800554a:	b103      	cbz	r3, 800554e <_lseek_r+0x1e>
 800554c:	6023      	str	r3, [r4, #0]
 800554e:	bd38      	pop	{r3, r4, r5, pc}
 8005550:	20025b70 	.word	0x20025b70

08005554 <_read_r>:
 8005554:	b538      	push	{r3, r4, r5, lr}
 8005556:	4d07      	ldr	r5, [pc, #28]	@ (8005574 <_read_r+0x20>)
 8005558:	4604      	mov	r4, r0
 800555a:	4608      	mov	r0, r1
 800555c:	4611      	mov	r1, r2
 800555e:	2200      	movs	r2, #0
 8005560:	602a      	str	r2, [r5, #0]
 8005562:	461a      	mov	r2, r3
 8005564:	f7fc fc05 	bl	8001d72 <_read>
 8005568:	1c43      	adds	r3, r0, #1
 800556a:	d102      	bne.n	8005572 <_read_r+0x1e>
 800556c:	682b      	ldr	r3, [r5, #0]
 800556e:	b103      	cbz	r3, 8005572 <_read_r+0x1e>
 8005570:	6023      	str	r3, [r4, #0]
 8005572:	bd38      	pop	{r3, r4, r5, pc}
 8005574:	20025b70 	.word	0x20025b70

08005578 <_write_r>:
 8005578:	b538      	push	{r3, r4, r5, lr}
 800557a:	4d07      	ldr	r5, [pc, #28]	@ (8005598 <_write_r+0x20>)
 800557c:	4604      	mov	r4, r0
 800557e:	4608      	mov	r0, r1
 8005580:	4611      	mov	r1, r2
 8005582:	2200      	movs	r2, #0
 8005584:	602a      	str	r2, [r5, #0]
 8005586:	461a      	mov	r2, r3
 8005588:	f7fc fc10 	bl	8001dac <_write>
 800558c:	1c43      	adds	r3, r0, #1
 800558e:	d102      	bne.n	8005596 <_write_r+0x1e>
 8005590:	682b      	ldr	r3, [r5, #0]
 8005592:	b103      	cbz	r3, 8005596 <_write_r+0x1e>
 8005594:	6023      	str	r3, [r4, #0]
 8005596:	bd38      	pop	{r3, r4, r5, pc}
 8005598:	20025b70 	.word	0x20025b70

0800559c <__errno>:
 800559c:	4b01      	ldr	r3, [pc, #4]	@ (80055a4 <__errno+0x8>)
 800559e:	6818      	ldr	r0, [r3, #0]
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	2000001c 	.word	0x2000001c

080055a8 <__libc_init_array>:
 80055a8:	b570      	push	{r4, r5, r6, lr}
 80055aa:	4d0d      	ldr	r5, [pc, #52]	@ (80055e0 <__libc_init_array+0x38>)
 80055ac:	4c0d      	ldr	r4, [pc, #52]	@ (80055e4 <__libc_init_array+0x3c>)
 80055ae:	1b64      	subs	r4, r4, r5
 80055b0:	10a4      	asrs	r4, r4, #2
 80055b2:	2600      	movs	r6, #0
 80055b4:	42a6      	cmp	r6, r4
 80055b6:	d109      	bne.n	80055cc <__libc_init_array+0x24>
 80055b8:	4d0b      	ldr	r5, [pc, #44]	@ (80055e8 <__libc_init_array+0x40>)
 80055ba:	4c0c      	ldr	r4, [pc, #48]	@ (80055ec <__libc_init_array+0x44>)
 80055bc:	f000 fd24 	bl	8006008 <_init>
 80055c0:	1b64      	subs	r4, r4, r5
 80055c2:	10a4      	asrs	r4, r4, #2
 80055c4:	2600      	movs	r6, #0
 80055c6:	42a6      	cmp	r6, r4
 80055c8:	d105      	bne.n	80055d6 <__libc_init_array+0x2e>
 80055ca:	bd70      	pop	{r4, r5, r6, pc}
 80055cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80055d0:	4798      	blx	r3
 80055d2:	3601      	adds	r6, #1
 80055d4:	e7ee      	b.n	80055b4 <__libc_init_array+0xc>
 80055d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80055da:	4798      	blx	r3
 80055dc:	3601      	adds	r6, #1
 80055de:	e7f2      	b.n	80055c6 <__libc_init_array+0x1e>
 80055e0:	080060c8 	.word	0x080060c8
 80055e4:	080060c8 	.word	0x080060c8
 80055e8:	080060c8 	.word	0x080060c8
 80055ec:	080060cc 	.word	0x080060cc

080055f0 <__retarget_lock_init_recursive>:
 80055f0:	4770      	bx	lr

080055f2 <__retarget_lock_acquire_recursive>:
 80055f2:	4770      	bx	lr

080055f4 <__retarget_lock_release_recursive>:
 80055f4:	4770      	bx	lr
	...

080055f8 <_free_r>:
 80055f8:	b538      	push	{r3, r4, r5, lr}
 80055fa:	4605      	mov	r5, r0
 80055fc:	2900      	cmp	r1, #0
 80055fe:	d041      	beq.n	8005684 <_free_r+0x8c>
 8005600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005604:	1f0c      	subs	r4, r1, #4
 8005606:	2b00      	cmp	r3, #0
 8005608:	bfb8      	it	lt
 800560a:	18e4      	addlt	r4, r4, r3
 800560c:	f000 f8e0 	bl	80057d0 <__malloc_lock>
 8005610:	4a1d      	ldr	r2, [pc, #116]	@ (8005688 <_free_r+0x90>)
 8005612:	6813      	ldr	r3, [r2, #0]
 8005614:	b933      	cbnz	r3, 8005624 <_free_r+0x2c>
 8005616:	6063      	str	r3, [r4, #4]
 8005618:	6014      	str	r4, [r2, #0]
 800561a:	4628      	mov	r0, r5
 800561c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005620:	f000 b8dc 	b.w	80057dc <__malloc_unlock>
 8005624:	42a3      	cmp	r3, r4
 8005626:	d908      	bls.n	800563a <_free_r+0x42>
 8005628:	6820      	ldr	r0, [r4, #0]
 800562a:	1821      	adds	r1, r4, r0
 800562c:	428b      	cmp	r3, r1
 800562e:	bf01      	itttt	eq
 8005630:	6819      	ldreq	r1, [r3, #0]
 8005632:	685b      	ldreq	r3, [r3, #4]
 8005634:	1809      	addeq	r1, r1, r0
 8005636:	6021      	streq	r1, [r4, #0]
 8005638:	e7ed      	b.n	8005616 <_free_r+0x1e>
 800563a:	461a      	mov	r2, r3
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	b10b      	cbz	r3, 8005644 <_free_r+0x4c>
 8005640:	42a3      	cmp	r3, r4
 8005642:	d9fa      	bls.n	800563a <_free_r+0x42>
 8005644:	6811      	ldr	r1, [r2, #0]
 8005646:	1850      	adds	r0, r2, r1
 8005648:	42a0      	cmp	r0, r4
 800564a:	d10b      	bne.n	8005664 <_free_r+0x6c>
 800564c:	6820      	ldr	r0, [r4, #0]
 800564e:	4401      	add	r1, r0
 8005650:	1850      	adds	r0, r2, r1
 8005652:	4283      	cmp	r3, r0
 8005654:	6011      	str	r1, [r2, #0]
 8005656:	d1e0      	bne.n	800561a <_free_r+0x22>
 8005658:	6818      	ldr	r0, [r3, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	6053      	str	r3, [r2, #4]
 800565e:	4408      	add	r0, r1
 8005660:	6010      	str	r0, [r2, #0]
 8005662:	e7da      	b.n	800561a <_free_r+0x22>
 8005664:	d902      	bls.n	800566c <_free_r+0x74>
 8005666:	230c      	movs	r3, #12
 8005668:	602b      	str	r3, [r5, #0]
 800566a:	e7d6      	b.n	800561a <_free_r+0x22>
 800566c:	6820      	ldr	r0, [r4, #0]
 800566e:	1821      	adds	r1, r4, r0
 8005670:	428b      	cmp	r3, r1
 8005672:	bf04      	itt	eq
 8005674:	6819      	ldreq	r1, [r3, #0]
 8005676:	685b      	ldreq	r3, [r3, #4]
 8005678:	6063      	str	r3, [r4, #4]
 800567a:	bf04      	itt	eq
 800567c:	1809      	addeq	r1, r1, r0
 800567e:	6021      	streq	r1, [r4, #0]
 8005680:	6054      	str	r4, [r2, #4]
 8005682:	e7ca      	b.n	800561a <_free_r+0x22>
 8005684:	bd38      	pop	{r3, r4, r5, pc}
 8005686:	bf00      	nop
 8005688:	20025b7c 	.word	0x20025b7c

0800568c <sbrk_aligned>:
 800568c:	b570      	push	{r4, r5, r6, lr}
 800568e:	4e0f      	ldr	r6, [pc, #60]	@ (80056cc <sbrk_aligned+0x40>)
 8005690:	460c      	mov	r4, r1
 8005692:	6831      	ldr	r1, [r6, #0]
 8005694:	4605      	mov	r5, r0
 8005696:	b911      	cbnz	r1, 800569e <sbrk_aligned+0x12>
 8005698:	f000 fca6 	bl	8005fe8 <_sbrk_r>
 800569c:	6030      	str	r0, [r6, #0]
 800569e:	4621      	mov	r1, r4
 80056a0:	4628      	mov	r0, r5
 80056a2:	f000 fca1 	bl	8005fe8 <_sbrk_r>
 80056a6:	1c43      	adds	r3, r0, #1
 80056a8:	d103      	bne.n	80056b2 <sbrk_aligned+0x26>
 80056aa:	f04f 34ff 	mov.w	r4, #4294967295
 80056ae:	4620      	mov	r0, r4
 80056b0:	bd70      	pop	{r4, r5, r6, pc}
 80056b2:	1cc4      	adds	r4, r0, #3
 80056b4:	f024 0403 	bic.w	r4, r4, #3
 80056b8:	42a0      	cmp	r0, r4
 80056ba:	d0f8      	beq.n	80056ae <sbrk_aligned+0x22>
 80056bc:	1a21      	subs	r1, r4, r0
 80056be:	4628      	mov	r0, r5
 80056c0:	f000 fc92 	bl	8005fe8 <_sbrk_r>
 80056c4:	3001      	adds	r0, #1
 80056c6:	d1f2      	bne.n	80056ae <sbrk_aligned+0x22>
 80056c8:	e7ef      	b.n	80056aa <sbrk_aligned+0x1e>
 80056ca:	bf00      	nop
 80056cc:	20025b78 	.word	0x20025b78

080056d0 <_malloc_r>:
 80056d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056d4:	1ccd      	adds	r5, r1, #3
 80056d6:	f025 0503 	bic.w	r5, r5, #3
 80056da:	3508      	adds	r5, #8
 80056dc:	2d0c      	cmp	r5, #12
 80056de:	bf38      	it	cc
 80056e0:	250c      	movcc	r5, #12
 80056e2:	2d00      	cmp	r5, #0
 80056e4:	4606      	mov	r6, r0
 80056e6:	db01      	blt.n	80056ec <_malloc_r+0x1c>
 80056e8:	42a9      	cmp	r1, r5
 80056ea:	d904      	bls.n	80056f6 <_malloc_r+0x26>
 80056ec:	230c      	movs	r3, #12
 80056ee:	6033      	str	r3, [r6, #0]
 80056f0:	2000      	movs	r0, #0
 80056f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80057cc <_malloc_r+0xfc>
 80056fa:	f000 f869 	bl	80057d0 <__malloc_lock>
 80056fe:	f8d8 3000 	ldr.w	r3, [r8]
 8005702:	461c      	mov	r4, r3
 8005704:	bb44      	cbnz	r4, 8005758 <_malloc_r+0x88>
 8005706:	4629      	mov	r1, r5
 8005708:	4630      	mov	r0, r6
 800570a:	f7ff ffbf 	bl	800568c <sbrk_aligned>
 800570e:	1c43      	adds	r3, r0, #1
 8005710:	4604      	mov	r4, r0
 8005712:	d158      	bne.n	80057c6 <_malloc_r+0xf6>
 8005714:	f8d8 4000 	ldr.w	r4, [r8]
 8005718:	4627      	mov	r7, r4
 800571a:	2f00      	cmp	r7, #0
 800571c:	d143      	bne.n	80057a6 <_malloc_r+0xd6>
 800571e:	2c00      	cmp	r4, #0
 8005720:	d04b      	beq.n	80057ba <_malloc_r+0xea>
 8005722:	6823      	ldr	r3, [r4, #0]
 8005724:	4639      	mov	r1, r7
 8005726:	4630      	mov	r0, r6
 8005728:	eb04 0903 	add.w	r9, r4, r3
 800572c:	f000 fc5c 	bl	8005fe8 <_sbrk_r>
 8005730:	4581      	cmp	r9, r0
 8005732:	d142      	bne.n	80057ba <_malloc_r+0xea>
 8005734:	6821      	ldr	r1, [r4, #0]
 8005736:	1a6d      	subs	r5, r5, r1
 8005738:	4629      	mov	r1, r5
 800573a:	4630      	mov	r0, r6
 800573c:	f7ff ffa6 	bl	800568c <sbrk_aligned>
 8005740:	3001      	adds	r0, #1
 8005742:	d03a      	beq.n	80057ba <_malloc_r+0xea>
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	442b      	add	r3, r5
 8005748:	6023      	str	r3, [r4, #0]
 800574a:	f8d8 3000 	ldr.w	r3, [r8]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	bb62      	cbnz	r2, 80057ac <_malloc_r+0xdc>
 8005752:	f8c8 7000 	str.w	r7, [r8]
 8005756:	e00f      	b.n	8005778 <_malloc_r+0xa8>
 8005758:	6822      	ldr	r2, [r4, #0]
 800575a:	1b52      	subs	r2, r2, r5
 800575c:	d420      	bmi.n	80057a0 <_malloc_r+0xd0>
 800575e:	2a0b      	cmp	r2, #11
 8005760:	d917      	bls.n	8005792 <_malloc_r+0xc2>
 8005762:	1961      	adds	r1, r4, r5
 8005764:	42a3      	cmp	r3, r4
 8005766:	6025      	str	r5, [r4, #0]
 8005768:	bf18      	it	ne
 800576a:	6059      	strne	r1, [r3, #4]
 800576c:	6863      	ldr	r3, [r4, #4]
 800576e:	bf08      	it	eq
 8005770:	f8c8 1000 	streq.w	r1, [r8]
 8005774:	5162      	str	r2, [r4, r5]
 8005776:	604b      	str	r3, [r1, #4]
 8005778:	4630      	mov	r0, r6
 800577a:	f000 f82f 	bl	80057dc <__malloc_unlock>
 800577e:	f104 000b 	add.w	r0, r4, #11
 8005782:	1d23      	adds	r3, r4, #4
 8005784:	f020 0007 	bic.w	r0, r0, #7
 8005788:	1ac2      	subs	r2, r0, r3
 800578a:	bf1c      	itt	ne
 800578c:	1a1b      	subne	r3, r3, r0
 800578e:	50a3      	strne	r3, [r4, r2]
 8005790:	e7af      	b.n	80056f2 <_malloc_r+0x22>
 8005792:	6862      	ldr	r2, [r4, #4]
 8005794:	42a3      	cmp	r3, r4
 8005796:	bf0c      	ite	eq
 8005798:	f8c8 2000 	streq.w	r2, [r8]
 800579c:	605a      	strne	r2, [r3, #4]
 800579e:	e7eb      	b.n	8005778 <_malloc_r+0xa8>
 80057a0:	4623      	mov	r3, r4
 80057a2:	6864      	ldr	r4, [r4, #4]
 80057a4:	e7ae      	b.n	8005704 <_malloc_r+0x34>
 80057a6:	463c      	mov	r4, r7
 80057a8:	687f      	ldr	r7, [r7, #4]
 80057aa:	e7b6      	b.n	800571a <_malloc_r+0x4a>
 80057ac:	461a      	mov	r2, r3
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	42a3      	cmp	r3, r4
 80057b2:	d1fb      	bne.n	80057ac <_malloc_r+0xdc>
 80057b4:	2300      	movs	r3, #0
 80057b6:	6053      	str	r3, [r2, #4]
 80057b8:	e7de      	b.n	8005778 <_malloc_r+0xa8>
 80057ba:	230c      	movs	r3, #12
 80057bc:	6033      	str	r3, [r6, #0]
 80057be:	4630      	mov	r0, r6
 80057c0:	f000 f80c 	bl	80057dc <__malloc_unlock>
 80057c4:	e794      	b.n	80056f0 <_malloc_r+0x20>
 80057c6:	6005      	str	r5, [r0, #0]
 80057c8:	e7d6      	b.n	8005778 <_malloc_r+0xa8>
 80057ca:	bf00      	nop
 80057cc:	20025b7c 	.word	0x20025b7c

080057d0 <__malloc_lock>:
 80057d0:	4801      	ldr	r0, [pc, #4]	@ (80057d8 <__malloc_lock+0x8>)
 80057d2:	f7ff bf0e 	b.w	80055f2 <__retarget_lock_acquire_recursive>
 80057d6:	bf00      	nop
 80057d8:	20025b74 	.word	0x20025b74

080057dc <__malloc_unlock>:
 80057dc:	4801      	ldr	r0, [pc, #4]	@ (80057e4 <__malloc_unlock+0x8>)
 80057de:	f7ff bf09 	b.w	80055f4 <__retarget_lock_release_recursive>
 80057e2:	bf00      	nop
 80057e4:	20025b74 	.word	0x20025b74

080057e8 <__sfputc_r>:
 80057e8:	6893      	ldr	r3, [r2, #8]
 80057ea:	3b01      	subs	r3, #1
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	b410      	push	{r4}
 80057f0:	6093      	str	r3, [r2, #8]
 80057f2:	da08      	bge.n	8005806 <__sfputc_r+0x1e>
 80057f4:	6994      	ldr	r4, [r2, #24]
 80057f6:	42a3      	cmp	r3, r4
 80057f8:	db01      	blt.n	80057fe <__sfputc_r+0x16>
 80057fa:	290a      	cmp	r1, #10
 80057fc:	d103      	bne.n	8005806 <__sfputc_r+0x1e>
 80057fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005802:	f7ff bde8 	b.w	80053d6 <__swbuf_r>
 8005806:	6813      	ldr	r3, [r2, #0]
 8005808:	1c58      	adds	r0, r3, #1
 800580a:	6010      	str	r0, [r2, #0]
 800580c:	7019      	strb	r1, [r3, #0]
 800580e:	4608      	mov	r0, r1
 8005810:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005814:	4770      	bx	lr

08005816 <__sfputs_r>:
 8005816:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005818:	4606      	mov	r6, r0
 800581a:	460f      	mov	r7, r1
 800581c:	4614      	mov	r4, r2
 800581e:	18d5      	adds	r5, r2, r3
 8005820:	42ac      	cmp	r4, r5
 8005822:	d101      	bne.n	8005828 <__sfputs_r+0x12>
 8005824:	2000      	movs	r0, #0
 8005826:	e007      	b.n	8005838 <__sfputs_r+0x22>
 8005828:	f814 1b01 	ldrb.w	r1, [r4], #1
 800582c:	463a      	mov	r2, r7
 800582e:	4630      	mov	r0, r6
 8005830:	f7ff ffda 	bl	80057e8 <__sfputc_r>
 8005834:	1c43      	adds	r3, r0, #1
 8005836:	d1f3      	bne.n	8005820 <__sfputs_r+0xa>
 8005838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800583c <_vfiprintf_r>:
 800583c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005840:	460d      	mov	r5, r1
 8005842:	b09d      	sub	sp, #116	@ 0x74
 8005844:	4614      	mov	r4, r2
 8005846:	4698      	mov	r8, r3
 8005848:	4606      	mov	r6, r0
 800584a:	b118      	cbz	r0, 8005854 <_vfiprintf_r+0x18>
 800584c:	6a03      	ldr	r3, [r0, #32]
 800584e:	b90b      	cbnz	r3, 8005854 <_vfiprintf_r+0x18>
 8005850:	f7ff fcd8 	bl	8005204 <__sinit>
 8005854:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005856:	07d9      	lsls	r1, r3, #31
 8005858:	d405      	bmi.n	8005866 <_vfiprintf_r+0x2a>
 800585a:	89ab      	ldrh	r3, [r5, #12]
 800585c:	059a      	lsls	r2, r3, #22
 800585e:	d402      	bmi.n	8005866 <_vfiprintf_r+0x2a>
 8005860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005862:	f7ff fec6 	bl	80055f2 <__retarget_lock_acquire_recursive>
 8005866:	89ab      	ldrh	r3, [r5, #12]
 8005868:	071b      	lsls	r3, r3, #28
 800586a:	d501      	bpl.n	8005870 <_vfiprintf_r+0x34>
 800586c:	692b      	ldr	r3, [r5, #16]
 800586e:	b99b      	cbnz	r3, 8005898 <_vfiprintf_r+0x5c>
 8005870:	4629      	mov	r1, r5
 8005872:	4630      	mov	r0, r6
 8005874:	f7ff fdee 	bl	8005454 <__swsetup_r>
 8005878:	b170      	cbz	r0, 8005898 <_vfiprintf_r+0x5c>
 800587a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800587c:	07dc      	lsls	r4, r3, #31
 800587e:	d504      	bpl.n	800588a <_vfiprintf_r+0x4e>
 8005880:	f04f 30ff 	mov.w	r0, #4294967295
 8005884:	b01d      	add	sp, #116	@ 0x74
 8005886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800588a:	89ab      	ldrh	r3, [r5, #12]
 800588c:	0598      	lsls	r0, r3, #22
 800588e:	d4f7      	bmi.n	8005880 <_vfiprintf_r+0x44>
 8005890:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005892:	f7ff feaf 	bl	80055f4 <__retarget_lock_release_recursive>
 8005896:	e7f3      	b.n	8005880 <_vfiprintf_r+0x44>
 8005898:	2300      	movs	r3, #0
 800589a:	9309      	str	r3, [sp, #36]	@ 0x24
 800589c:	2320      	movs	r3, #32
 800589e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80058a6:	2330      	movs	r3, #48	@ 0x30
 80058a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005a58 <_vfiprintf_r+0x21c>
 80058ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058b0:	f04f 0901 	mov.w	r9, #1
 80058b4:	4623      	mov	r3, r4
 80058b6:	469a      	mov	sl, r3
 80058b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058bc:	b10a      	cbz	r2, 80058c2 <_vfiprintf_r+0x86>
 80058be:	2a25      	cmp	r2, #37	@ 0x25
 80058c0:	d1f9      	bne.n	80058b6 <_vfiprintf_r+0x7a>
 80058c2:	ebba 0b04 	subs.w	fp, sl, r4
 80058c6:	d00b      	beq.n	80058e0 <_vfiprintf_r+0xa4>
 80058c8:	465b      	mov	r3, fp
 80058ca:	4622      	mov	r2, r4
 80058cc:	4629      	mov	r1, r5
 80058ce:	4630      	mov	r0, r6
 80058d0:	f7ff ffa1 	bl	8005816 <__sfputs_r>
 80058d4:	3001      	adds	r0, #1
 80058d6:	f000 80a7 	beq.w	8005a28 <_vfiprintf_r+0x1ec>
 80058da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058dc:	445a      	add	r2, fp
 80058de:	9209      	str	r2, [sp, #36]	@ 0x24
 80058e0:	f89a 3000 	ldrb.w	r3, [sl]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 809f 	beq.w	8005a28 <_vfiprintf_r+0x1ec>
 80058ea:	2300      	movs	r3, #0
 80058ec:	f04f 32ff 	mov.w	r2, #4294967295
 80058f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058f4:	f10a 0a01 	add.w	sl, sl, #1
 80058f8:	9304      	str	r3, [sp, #16]
 80058fa:	9307      	str	r3, [sp, #28]
 80058fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005900:	931a      	str	r3, [sp, #104]	@ 0x68
 8005902:	4654      	mov	r4, sl
 8005904:	2205      	movs	r2, #5
 8005906:	f814 1b01 	ldrb.w	r1, [r4], #1
 800590a:	4853      	ldr	r0, [pc, #332]	@ (8005a58 <_vfiprintf_r+0x21c>)
 800590c:	f7fa fc70 	bl	80001f0 <memchr>
 8005910:	9a04      	ldr	r2, [sp, #16]
 8005912:	b9d8      	cbnz	r0, 800594c <_vfiprintf_r+0x110>
 8005914:	06d1      	lsls	r1, r2, #27
 8005916:	bf44      	itt	mi
 8005918:	2320      	movmi	r3, #32
 800591a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800591e:	0713      	lsls	r3, r2, #28
 8005920:	bf44      	itt	mi
 8005922:	232b      	movmi	r3, #43	@ 0x2b
 8005924:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005928:	f89a 3000 	ldrb.w	r3, [sl]
 800592c:	2b2a      	cmp	r3, #42	@ 0x2a
 800592e:	d015      	beq.n	800595c <_vfiprintf_r+0x120>
 8005930:	9a07      	ldr	r2, [sp, #28]
 8005932:	4654      	mov	r4, sl
 8005934:	2000      	movs	r0, #0
 8005936:	f04f 0c0a 	mov.w	ip, #10
 800593a:	4621      	mov	r1, r4
 800593c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005940:	3b30      	subs	r3, #48	@ 0x30
 8005942:	2b09      	cmp	r3, #9
 8005944:	d94b      	bls.n	80059de <_vfiprintf_r+0x1a2>
 8005946:	b1b0      	cbz	r0, 8005976 <_vfiprintf_r+0x13a>
 8005948:	9207      	str	r2, [sp, #28]
 800594a:	e014      	b.n	8005976 <_vfiprintf_r+0x13a>
 800594c:	eba0 0308 	sub.w	r3, r0, r8
 8005950:	fa09 f303 	lsl.w	r3, r9, r3
 8005954:	4313      	orrs	r3, r2
 8005956:	9304      	str	r3, [sp, #16]
 8005958:	46a2      	mov	sl, r4
 800595a:	e7d2      	b.n	8005902 <_vfiprintf_r+0xc6>
 800595c:	9b03      	ldr	r3, [sp, #12]
 800595e:	1d19      	adds	r1, r3, #4
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	9103      	str	r1, [sp, #12]
 8005964:	2b00      	cmp	r3, #0
 8005966:	bfbb      	ittet	lt
 8005968:	425b      	neglt	r3, r3
 800596a:	f042 0202 	orrlt.w	r2, r2, #2
 800596e:	9307      	strge	r3, [sp, #28]
 8005970:	9307      	strlt	r3, [sp, #28]
 8005972:	bfb8      	it	lt
 8005974:	9204      	strlt	r2, [sp, #16]
 8005976:	7823      	ldrb	r3, [r4, #0]
 8005978:	2b2e      	cmp	r3, #46	@ 0x2e
 800597a:	d10a      	bne.n	8005992 <_vfiprintf_r+0x156>
 800597c:	7863      	ldrb	r3, [r4, #1]
 800597e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005980:	d132      	bne.n	80059e8 <_vfiprintf_r+0x1ac>
 8005982:	9b03      	ldr	r3, [sp, #12]
 8005984:	1d1a      	adds	r2, r3, #4
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	9203      	str	r2, [sp, #12]
 800598a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800598e:	3402      	adds	r4, #2
 8005990:	9305      	str	r3, [sp, #20]
 8005992:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005a68 <_vfiprintf_r+0x22c>
 8005996:	7821      	ldrb	r1, [r4, #0]
 8005998:	2203      	movs	r2, #3
 800599a:	4650      	mov	r0, sl
 800599c:	f7fa fc28 	bl	80001f0 <memchr>
 80059a0:	b138      	cbz	r0, 80059b2 <_vfiprintf_r+0x176>
 80059a2:	9b04      	ldr	r3, [sp, #16]
 80059a4:	eba0 000a 	sub.w	r0, r0, sl
 80059a8:	2240      	movs	r2, #64	@ 0x40
 80059aa:	4082      	lsls	r2, r0
 80059ac:	4313      	orrs	r3, r2
 80059ae:	3401      	adds	r4, #1
 80059b0:	9304      	str	r3, [sp, #16]
 80059b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059b6:	4829      	ldr	r0, [pc, #164]	@ (8005a5c <_vfiprintf_r+0x220>)
 80059b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80059bc:	2206      	movs	r2, #6
 80059be:	f7fa fc17 	bl	80001f0 <memchr>
 80059c2:	2800      	cmp	r0, #0
 80059c4:	d03f      	beq.n	8005a46 <_vfiprintf_r+0x20a>
 80059c6:	4b26      	ldr	r3, [pc, #152]	@ (8005a60 <_vfiprintf_r+0x224>)
 80059c8:	bb1b      	cbnz	r3, 8005a12 <_vfiprintf_r+0x1d6>
 80059ca:	9b03      	ldr	r3, [sp, #12]
 80059cc:	3307      	adds	r3, #7
 80059ce:	f023 0307 	bic.w	r3, r3, #7
 80059d2:	3308      	adds	r3, #8
 80059d4:	9303      	str	r3, [sp, #12]
 80059d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059d8:	443b      	add	r3, r7
 80059da:	9309      	str	r3, [sp, #36]	@ 0x24
 80059dc:	e76a      	b.n	80058b4 <_vfiprintf_r+0x78>
 80059de:	fb0c 3202 	mla	r2, ip, r2, r3
 80059e2:	460c      	mov	r4, r1
 80059e4:	2001      	movs	r0, #1
 80059e6:	e7a8      	b.n	800593a <_vfiprintf_r+0xfe>
 80059e8:	2300      	movs	r3, #0
 80059ea:	3401      	adds	r4, #1
 80059ec:	9305      	str	r3, [sp, #20]
 80059ee:	4619      	mov	r1, r3
 80059f0:	f04f 0c0a 	mov.w	ip, #10
 80059f4:	4620      	mov	r0, r4
 80059f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059fa:	3a30      	subs	r2, #48	@ 0x30
 80059fc:	2a09      	cmp	r2, #9
 80059fe:	d903      	bls.n	8005a08 <_vfiprintf_r+0x1cc>
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d0c6      	beq.n	8005992 <_vfiprintf_r+0x156>
 8005a04:	9105      	str	r1, [sp, #20]
 8005a06:	e7c4      	b.n	8005992 <_vfiprintf_r+0x156>
 8005a08:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a0c:	4604      	mov	r4, r0
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e7f0      	b.n	80059f4 <_vfiprintf_r+0x1b8>
 8005a12:	ab03      	add	r3, sp, #12
 8005a14:	9300      	str	r3, [sp, #0]
 8005a16:	462a      	mov	r2, r5
 8005a18:	4b12      	ldr	r3, [pc, #72]	@ (8005a64 <_vfiprintf_r+0x228>)
 8005a1a:	a904      	add	r1, sp, #16
 8005a1c:	4630      	mov	r0, r6
 8005a1e:	f3af 8000 	nop.w
 8005a22:	4607      	mov	r7, r0
 8005a24:	1c78      	adds	r0, r7, #1
 8005a26:	d1d6      	bne.n	80059d6 <_vfiprintf_r+0x19a>
 8005a28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a2a:	07d9      	lsls	r1, r3, #31
 8005a2c:	d405      	bmi.n	8005a3a <_vfiprintf_r+0x1fe>
 8005a2e:	89ab      	ldrh	r3, [r5, #12]
 8005a30:	059a      	lsls	r2, r3, #22
 8005a32:	d402      	bmi.n	8005a3a <_vfiprintf_r+0x1fe>
 8005a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a36:	f7ff fddd 	bl	80055f4 <__retarget_lock_release_recursive>
 8005a3a:	89ab      	ldrh	r3, [r5, #12]
 8005a3c:	065b      	lsls	r3, r3, #25
 8005a3e:	f53f af1f 	bmi.w	8005880 <_vfiprintf_r+0x44>
 8005a42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a44:	e71e      	b.n	8005884 <_vfiprintf_r+0x48>
 8005a46:	ab03      	add	r3, sp, #12
 8005a48:	9300      	str	r3, [sp, #0]
 8005a4a:	462a      	mov	r2, r5
 8005a4c:	4b05      	ldr	r3, [pc, #20]	@ (8005a64 <_vfiprintf_r+0x228>)
 8005a4e:	a904      	add	r1, sp, #16
 8005a50:	4630      	mov	r0, r6
 8005a52:	f000 f879 	bl	8005b48 <_printf_i>
 8005a56:	e7e4      	b.n	8005a22 <_vfiprintf_r+0x1e6>
 8005a58:	0800608c 	.word	0x0800608c
 8005a5c:	08006096 	.word	0x08006096
 8005a60:	00000000 	.word	0x00000000
 8005a64:	08005817 	.word	0x08005817
 8005a68:	08006092 	.word	0x08006092

08005a6c <_printf_common>:
 8005a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a70:	4616      	mov	r6, r2
 8005a72:	4698      	mov	r8, r3
 8005a74:	688a      	ldr	r2, [r1, #8]
 8005a76:	690b      	ldr	r3, [r1, #16]
 8005a78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	bfb8      	it	lt
 8005a80:	4613      	movlt	r3, r2
 8005a82:	6033      	str	r3, [r6, #0]
 8005a84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a88:	4607      	mov	r7, r0
 8005a8a:	460c      	mov	r4, r1
 8005a8c:	b10a      	cbz	r2, 8005a92 <_printf_common+0x26>
 8005a8e:	3301      	adds	r3, #1
 8005a90:	6033      	str	r3, [r6, #0]
 8005a92:	6823      	ldr	r3, [r4, #0]
 8005a94:	0699      	lsls	r1, r3, #26
 8005a96:	bf42      	ittt	mi
 8005a98:	6833      	ldrmi	r3, [r6, #0]
 8005a9a:	3302      	addmi	r3, #2
 8005a9c:	6033      	strmi	r3, [r6, #0]
 8005a9e:	6825      	ldr	r5, [r4, #0]
 8005aa0:	f015 0506 	ands.w	r5, r5, #6
 8005aa4:	d106      	bne.n	8005ab4 <_printf_common+0x48>
 8005aa6:	f104 0a19 	add.w	sl, r4, #25
 8005aaa:	68e3      	ldr	r3, [r4, #12]
 8005aac:	6832      	ldr	r2, [r6, #0]
 8005aae:	1a9b      	subs	r3, r3, r2
 8005ab0:	42ab      	cmp	r3, r5
 8005ab2:	dc26      	bgt.n	8005b02 <_printf_common+0x96>
 8005ab4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ab8:	6822      	ldr	r2, [r4, #0]
 8005aba:	3b00      	subs	r3, #0
 8005abc:	bf18      	it	ne
 8005abe:	2301      	movne	r3, #1
 8005ac0:	0692      	lsls	r2, r2, #26
 8005ac2:	d42b      	bmi.n	8005b1c <_printf_common+0xb0>
 8005ac4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ac8:	4641      	mov	r1, r8
 8005aca:	4638      	mov	r0, r7
 8005acc:	47c8      	blx	r9
 8005ace:	3001      	adds	r0, #1
 8005ad0:	d01e      	beq.n	8005b10 <_printf_common+0xa4>
 8005ad2:	6823      	ldr	r3, [r4, #0]
 8005ad4:	6922      	ldr	r2, [r4, #16]
 8005ad6:	f003 0306 	and.w	r3, r3, #6
 8005ada:	2b04      	cmp	r3, #4
 8005adc:	bf02      	ittt	eq
 8005ade:	68e5      	ldreq	r5, [r4, #12]
 8005ae0:	6833      	ldreq	r3, [r6, #0]
 8005ae2:	1aed      	subeq	r5, r5, r3
 8005ae4:	68a3      	ldr	r3, [r4, #8]
 8005ae6:	bf0c      	ite	eq
 8005ae8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005aec:	2500      	movne	r5, #0
 8005aee:	4293      	cmp	r3, r2
 8005af0:	bfc4      	itt	gt
 8005af2:	1a9b      	subgt	r3, r3, r2
 8005af4:	18ed      	addgt	r5, r5, r3
 8005af6:	2600      	movs	r6, #0
 8005af8:	341a      	adds	r4, #26
 8005afa:	42b5      	cmp	r5, r6
 8005afc:	d11a      	bne.n	8005b34 <_printf_common+0xc8>
 8005afe:	2000      	movs	r0, #0
 8005b00:	e008      	b.n	8005b14 <_printf_common+0xa8>
 8005b02:	2301      	movs	r3, #1
 8005b04:	4652      	mov	r2, sl
 8005b06:	4641      	mov	r1, r8
 8005b08:	4638      	mov	r0, r7
 8005b0a:	47c8      	blx	r9
 8005b0c:	3001      	adds	r0, #1
 8005b0e:	d103      	bne.n	8005b18 <_printf_common+0xac>
 8005b10:	f04f 30ff 	mov.w	r0, #4294967295
 8005b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b18:	3501      	adds	r5, #1
 8005b1a:	e7c6      	b.n	8005aaa <_printf_common+0x3e>
 8005b1c:	18e1      	adds	r1, r4, r3
 8005b1e:	1c5a      	adds	r2, r3, #1
 8005b20:	2030      	movs	r0, #48	@ 0x30
 8005b22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b26:	4422      	add	r2, r4
 8005b28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b30:	3302      	adds	r3, #2
 8005b32:	e7c7      	b.n	8005ac4 <_printf_common+0x58>
 8005b34:	2301      	movs	r3, #1
 8005b36:	4622      	mov	r2, r4
 8005b38:	4641      	mov	r1, r8
 8005b3a:	4638      	mov	r0, r7
 8005b3c:	47c8      	blx	r9
 8005b3e:	3001      	adds	r0, #1
 8005b40:	d0e6      	beq.n	8005b10 <_printf_common+0xa4>
 8005b42:	3601      	adds	r6, #1
 8005b44:	e7d9      	b.n	8005afa <_printf_common+0x8e>
	...

08005b48 <_printf_i>:
 8005b48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b4c:	7e0f      	ldrb	r7, [r1, #24]
 8005b4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b50:	2f78      	cmp	r7, #120	@ 0x78
 8005b52:	4691      	mov	r9, r2
 8005b54:	4680      	mov	r8, r0
 8005b56:	460c      	mov	r4, r1
 8005b58:	469a      	mov	sl, r3
 8005b5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b5e:	d807      	bhi.n	8005b70 <_printf_i+0x28>
 8005b60:	2f62      	cmp	r7, #98	@ 0x62
 8005b62:	d80a      	bhi.n	8005b7a <_printf_i+0x32>
 8005b64:	2f00      	cmp	r7, #0
 8005b66:	f000 80d2 	beq.w	8005d0e <_printf_i+0x1c6>
 8005b6a:	2f58      	cmp	r7, #88	@ 0x58
 8005b6c:	f000 80b9 	beq.w	8005ce2 <_printf_i+0x19a>
 8005b70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b78:	e03a      	b.n	8005bf0 <_printf_i+0xa8>
 8005b7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b7e:	2b15      	cmp	r3, #21
 8005b80:	d8f6      	bhi.n	8005b70 <_printf_i+0x28>
 8005b82:	a101      	add	r1, pc, #4	@ (adr r1, 8005b88 <_printf_i+0x40>)
 8005b84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b88:	08005be1 	.word	0x08005be1
 8005b8c:	08005bf5 	.word	0x08005bf5
 8005b90:	08005b71 	.word	0x08005b71
 8005b94:	08005b71 	.word	0x08005b71
 8005b98:	08005b71 	.word	0x08005b71
 8005b9c:	08005b71 	.word	0x08005b71
 8005ba0:	08005bf5 	.word	0x08005bf5
 8005ba4:	08005b71 	.word	0x08005b71
 8005ba8:	08005b71 	.word	0x08005b71
 8005bac:	08005b71 	.word	0x08005b71
 8005bb0:	08005b71 	.word	0x08005b71
 8005bb4:	08005cf5 	.word	0x08005cf5
 8005bb8:	08005c1f 	.word	0x08005c1f
 8005bbc:	08005caf 	.word	0x08005caf
 8005bc0:	08005b71 	.word	0x08005b71
 8005bc4:	08005b71 	.word	0x08005b71
 8005bc8:	08005d17 	.word	0x08005d17
 8005bcc:	08005b71 	.word	0x08005b71
 8005bd0:	08005c1f 	.word	0x08005c1f
 8005bd4:	08005b71 	.word	0x08005b71
 8005bd8:	08005b71 	.word	0x08005b71
 8005bdc:	08005cb7 	.word	0x08005cb7
 8005be0:	6833      	ldr	r3, [r6, #0]
 8005be2:	1d1a      	adds	r2, r3, #4
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6032      	str	r2, [r6, #0]
 8005be8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e09d      	b.n	8005d30 <_printf_i+0x1e8>
 8005bf4:	6833      	ldr	r3, [r6, #0]
 8005bf6:	6820      	ldr	r0, [r4, #0]
 8005bf8:	1d19      	adds	r1, r3, #4
 8005bfa:	6031      	str	r1, [r6, #0]
 8005bfc:	0606      	lsls	r6, r0, #24
 8005bfe:	d501      	bpl.n	8005c04 <_printf_i+0xbc>
 8005c00:	681d      	ldr	r5, [r3, #0]
 8005c02:	e003      	b.n	8005c0c <_printf_i+0xc4>
 8005c04:	0645      	lsls	r5, r0, #25
 8005c06:	d5fb      	bpl.n	8005c00 <_printf_i+0xb8>
 8005c08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c0c:	2d00      	cmp	r5, #0
 8005c0e:	da03      	bge.n	8005c18 <_printf_i+0xd0>
 8005c10:	232d      	movs	r3, #45	@ 0x2d
 8005c12:	426d      	negs	r5, r5
 8005c14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c18:	4859      	ldr	r0, [pc, #356]	@ (8005d80 <_printf_i+0x238>)
 8005c1a:	230a      	movs	r3, #10
 8005c1c:	e011      	b.n	8005c42 <_printf_i+0xfa>
 8005c1e:	6821      	ldr	r1, [r4, #0]
 8005c20:	6833      	ldr	r3, [r6, #0]
 8005c22:	0608      	lsls	r0, r1, #24
 8005c24:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c28:	d402      	bmi.n	8005c30 <_printf_i+0xe8>
 8005c2a:	0649      	lsls	r1, r1, #25
 8005c2c:	bf48      	it	mi
 8005c2e:	b2ad      	uxthmi	r5, r5
 8005c30:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c32:	4853      	ldr	r0, [pc, #332]	@ (8005d80 <_printf_i+0x238>)
 8005c34:	6033      	str	r3, [r6, #0]
 8005c36:	bf14      	ite	ne
 8005c38:	230a      	movne	r3, #10
 8005c3a:	2308      	moveq	r3, #8
 8005c3c:	2100      	movs	r1, #0
 8005c3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c42:	6866      	ldr	r6, [r4, #4]
 8005c44:	60a6      	str	r6, [r4, #8]
 8005c46:	2e00      	cmp	r6, #0
 8005c48:	bfa2      	ittt	ge
 8005c4a:	6821      	ldrge	r1, [r4, #0]
 8005c4c:	f021 0104 	bicge.w	r1, r1, #4
 8005c50:	6021      	strge	r1, [r4, #0]
 8005c52:	b90d      	cbnz	r5, 8005c58 <_printf_i+0x110>
 8005c54:	2e00      	cmp	r6, #0
 8005c56:	d04b      	beq.n	8005cf0 <_printf_i+0x1a8>
 8005c58:	4616      	mov	r6, r2
 8005c5a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c5e:	fb03 5711 	mls	r7, r3, r1, r5
 8005c62:	5dc7      	ldrb	r7, [r0, r7]
 8005c64:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c68:	462f      	mov	r7, r5
 8005c6a:	42bb      	cmp	r3, r7
 8005c6c:	460d      	mov	r5, r1
 8005c6e:	d9f4      	bls.n	8005c5a <_printf_i+0x112>
 8005c70:	2b08      	cmp	r3, #8
 8005c72:	d10b      	bne.n	8005c8c <_printf_i+0x144>
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	07df      	lsls	r7, r3, #31
 8005c78:	d508      	bpl.n	8005c8c <_printf_i+0x144>
 8005c7a:	6923      	ldr	r3, [r4, #16]
 8005c7c:	6861      	ldr	r1, [r4, #4]
 8005c7e:	4299      	cmp	r1, r3
 8005c80:	bfde      	ittt	le
 8005c82:	2330      	movle	r3, #48	@ 0x30
 8005c84:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c88:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c8c:	1b92      	subs	r2, r2, r6
 8005c8e:	6122      	str	r2, [r4, #16]
 8005c90:	f8cd a000 	str.w	sl, [sp]
 8005c94:	464b      	mov	r3, r9
 8005c96:	aa03      	add	r2, sp, #12
 8005c98:	4621      	mov	r1, r4
 8005c9a:	4640      	mov	r0, r8
 8005c9c:	f7ff fee6 	bl	8005a6c <_printf_common>
 8005ca0:	3001      	adds	r0, #1
 8005ca2:	d14a      	bne.n	8005d3a <_printf_i+0x1f2>
 8005ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ca8:	b004      	add	sp, #16
 8005caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cae:	6823      	ldr	r3, [r4, #0]
 8005cb0:	f043 0320 	orr.w	r3, r3, #32
 8005cb4:	6023      	str	r3, [r4, #0]
 8005cb6:	4833      	ldr	r0, [pc, #204]	@ (8005d84 <_printf_i+0x23c>)
 8005cb8:	2778      	movs	r7, #120	@ 0x78
 8005cba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005cbe:	6823      	ldr	r3, [r4, #0]
 8005cc0:	6831      	ldr	r1, [r6, #0]
 8005cc2:	061f      	lsls	r7, r3, #24
 8005cc4:	f851 5b04 	ldr.w	r5, [r1], #4
 8005cc8:	d402      	bmi.n	8005cd0 <_printf_i+0x188>
 8005cca:	065f      	lsls	r7, r3, #25
 8005ccc:	bf48      	it	mi
 8005cce:	b2ad      	uxthmi	r5, r5
 8005cd0:	6031      	str	r1, [r6, #0]
 8005cd2:	07d9      	lsls	r1, r3, #31
 8005cd4:	bf44      	itt	mi
 8005cd6:	f043 0320 	orrmi.w	r3, r3, #32
 8005cda:	6023      	strmi	r3, [r4, #0]
 8005cdc:	b11d      	cbz	r5, 8005ce6 <_printf_i+0x19e>
 8005cde:	2310      	movs	r3, #16
 8005ce0:	e7ac      	b.n	8005c3c <_printf_i+0xf4>
 8005ce2:	4827      	ldr	r0, [pc, #156]	@ (8005d80 <_printf_i+0x238>)
 8005ce4:	e7e9      	b.n	8005cba <_printf_i+0x172>
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	f023 0320 	bic.w	r3, r3, #32
 8005cec:	6023      	str	r3, [r4, #0]
 8005cee:	e7f6      	b.n	8005cde <_printf_i+0x196>
 8005cf0:	4616      	mov	r6, r2
 8005cf2:	e7bd      	b.n	8005c70 <_printf_i+0x128>
 8005cf4:	6833      	ldr	r3, [r6, #0]
 8005cf6:	6825      	ldr	r5, [r4, #0]
 8005cf8:	6961      	ldr	r1, [r4, #20]
 8005cfa:	1d18      	adds	r0, r3, #4
 8005cfc:	6030      	str	r0, [r6, #0]
 8005cfe:	062e      	lsls	r6, r5, #24
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	d501      	bpl.n	8005d08 <_printf_i+0x1c0>
 8005d04:	6019      	str	r1, [r3, #0]
 8005d06:	e002      	b.n	8005d0e <_printf_i+0x1c6>
 8005d08:	0668      	lsls	r0, r5, #25
 8005d0a:	d5fb      	bpl.n	8005d04 <_printf_i+0x1bc>
 8005d0c:	8019      	strh	r1, [r3, #0]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	6123      	str	r3, [r4, #16]
 8005d12:	4616      	mov	r6, r2
 8005d14:	e7bc      	b.n	8005c90 <_printf_i+0x148>
 8005d16:	6833      	ldr	r3, [r6, #0]
 8005d18:	1d1a      	adds	r2, r3, #4
 8005d1a:	6032      	str	r2, [r6, #0]
 8005d1c:	681e      	ldr	r6, [r3, #0]
 8005d1e:	6862      	ldr	r2, [r4, #4]
 8005d20:	2100      	movs	r1, #0
 8005d22:	4630      	mov	r0, r6
 8005d24:	f7fa fa64 	bl	80001f0 <memchr>
 8005d28:	b108      	cbz	r0, 8005d2e <_printf_i+0x1e6>
 8005d2a:	1b80      	subs	r0, r0, r6
 8005d2c:	6060      	str	r0, [r4, #4]
 8005d2e:	6863      	ldr	r3, [r4, #4]
 8005d30:	6123      	str	r3, [r4, #16]
 8005d32:	2300      	movs	r3, #0
 8005d34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d38:	e7aa      	b.n	8005c90 <_printf_i+0x148>
 8005d3a:	6923      	ldr	r3, [r4, #16]
 8005d3c:	4632      	mov	r2, r6
 8005d3e:	4649      	mov	r1, r9
 8005d40:	4640      	mov	r0, r8
 8005d42:	47d0      	blx	sl
 8005d44:	3001      	adds	r0, #1
 8005d46:	d0ad      	beq.n	8005ca4 <_printf_i+0x15c>
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	079b      	lsls	r3, r3, #30
 8005d4c:	d413      	bmi.n	8005d76 <_printf_i+0x22e>
 8005d4e:	68e0      	ldr	r0, [r4, #12]
 8005d50:	9b03      	ldr	r3, [sp, #12]
 8005d52:	4298      	cmp	r0, r3
 8005d54:	bfb8      	it	lt
 8005d56:	4618      	movlt	r0, r3
 8005d58:	e7a6      	b.n	8005ca8 <_printf_i+0x160>
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	4632      	mov	r2, r6
 8005d5e:	4649      	mov	r1, r9
 8005d60:	4640      	mov	r0, r8
 8005d62:	47d0      	blx	sl
 8005d64:	3001      	adds	r0, #1
 8005d66:	d09d      	beq.n	8005ca4 <_printf_i+0x15c>
 8005d68:	3501      	adds	r5, #1
 8005d6a:	68e3      	ldr	r3, [r4, #12]
 8005d6c:	9903      	ldr	r1, [sp, #12]
 8005d6e:	1a5b      	subs	r3, r3, r1
 8005d70:	42ab      	cmp	r3, r5
 8005d72:	dcf2      	bgt.n	8005d5a <_printf_i+0x212>
 8005d74:	e7eb      	b.n	8005d4e <_printf_i+0x206>
 8005d76:	2500      	movs	r5, #0
 8005d78:	f104 0619 	add.w	r6, r4, #25
 8005d7c:	e7f5      	b.n	8005d6a <_printf_i+0x222>
 8005d7e:	bf00      	nop
 8005d80:	0800609d 	.word	0x0800609d
 8005d84:	080060ae 	.word	0x080060ae

08005d88 <__sflush_r>:
 8005d88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d90:	0716      	lsls	r6, r2, #28
 8005d92:	4605      	mov	r5, r0
 8005d94:	460c      	mov	r4, r1
 8005d96:	d454      	bmi.n	8005e42 <__sflush_r+0xba>
 8005d98:	684b      	ldr	r3, [r1, #4]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	dc02      	bgt.n	8005da4 <__sflush_r+0x1c>
 8005d9e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	dd48      	ble.n	8005e36 <__sflush_r+0xae>
 8005da4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005da6:	2e00      	cmp	r6, #0
 8005da8:	d045      	beq.n	8005e36 <__sflush_r+0xae>
 8005daa:	2300      	movs	r3, #0
 8005dac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005db0:	682f      	ldr	r7, [r5, #0]
 8005db2:	6a21      	ldr	r1, [r4, #32]
 8005db4:	602b      	str	r3, [r5, #0]
 8005db6:	d030      	beq.n	8005e1a <__sflush_r+0x92>
 8005db8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005dba:	89a3      	ldrh	r3, [r4, #12]
 8005dbc:	0759      	lsls	r1, r3, #29
 8005dbe:	d505      	bpl.n	8005dcc <__sflush_r+0x44>
 8005dc0:	6863      	ldr	r3, [r4, #4]
 8005dc2:	1ad2      	subs	r2, r2, r3
 8005dc4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005dc6:	b10b      	cbz	r3, 8005dcc <__sflush_r+0x44>
 8005dc8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005dca:	1ad2      	subs	r2, r2, r3
 8005dcc:	2300      	movs	r3, #0
 8005dce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005dd0:	6a21      	ldr	r1, [r4, #32]
 8005dd2:	4628      	mov	r0, r5
 8005dd4:	47b0      	blx	r6
 8005dd6:	1c43      	adds	r3, r0, #1
 8005dd8:	89a3      	ldrh	r3, [r4, #12]
 8005dda:	d106      	bne.n	8005dea <__sflush_r+0x62>
 8005ddc:	6829      	ldr	r1, [r5, #0]
 8005dde:	291d      	cmp	r1, #29
 8005de0:	d82b      	bhi.n	8005e3a <__sflush_r+0xb2>
 8005de2:	4a2a      	ldr	r2, [pc, #168]	@ (8005e8c <__sflush_r+0x104>)
 8005de4:	410a      	asrs	r2, r1
 8005de6:	07d6      	lsls	r6, r2, #31
 8005de8:	d427      	bmi.n	8005e3a <__sflush_r+0xb2>
 8005dea:	2200      	movs	r2, #0
 8005dec:	6062      	str	r2, [r4, #4]
 8005dee:	04d9      	lsls	r1, r3, #19
 8005df0:	6922      	ldr	r2, [r4, #16]
 8005df2:	6022      	str	r2, [r4, #0]
 8005df4:	d504      	bpl.n	8005e00 <__sflush_r+0x78>
 8005df6:	1c42      	adds	r2, r0, #1
 8005df8:	d101      	bne.n	8005dfe <__sflush_r+0x76>
 8005dfa:	682b      	ldr	r3, [r5, #0]
 8005dfc:	b903      	cbnz	r3, 8005e00 <__sflush_r+0x78>
 8005dfe:	6560      	str	r0, [r4, #84]	@ 0x54
 8005e00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e02:	602f      	str	r7, [r5, #0]
 8005e04:	b1b9      	cbz	r1, 8005e36 <__sflush_r+0xae>
 8005e06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e0a:	4299      	cmp	r1, r3
 8005e0c:	d002      	beq.n	8005e14 <__sflush_r+0x8c>
 8005e0e:	4628      	mov	r0, r5
 8005e10:	f7ff fbf2 	bl	80055f8 <_free_r>
 8005e14:	2300      	movs	r3, #0
 8005e16:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e18:	e00d      	b.n	8005e36 <__sflush_r+0xae>
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	47b0      	blx	r6
 8005e20:	4602      	mov	r2, r0
 8005e22:	1c50      	adds	r0, r2, #1
 8005e24:	d1c9      	bne.n	8005dba <__sflush_r+0x32>
 8005e26:	682b      	ldr	r3, [r5, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d0c6      	beq.n	8005dba <__sflush_r+0x32>
 8005e2c:	2b1d      	cmp	r3, #29
 8005e2e:	d001      	beq.n	8005e34 <__sflush_r+0xac>
 8005e30:	2b16      	cmp	r3, #22
 8005e32:	d11e      	bne.n	8005e72 <__sflush_r+0xea>
 8005e34:	602f      	str	r7, [r5, #0]
 8005e36:	2000      	movs	r0, #0
 8005e38:	e022      	b.n	8005e80 <__sflush_r+0xf8>
 8005e3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e3e:	b21b      	sxth	r3, r3
 8005e40:	e01b      	b.n	8005e7a <__sflush_r+0xf2>
 8005e42:	690f      	ldr	r7, [r1, #16]
 8005e44:	2f00      	cmp	r7, #0
 8005e46:	d0f6      	beq.n	8005e36 <__sflush_r+0xae>
 8005e48:	0793      	lsls	r3, r2, #30
 8005e4a:	680e      	ldr	r6, [r1, #0]
 8005e4c:	bf08      	it	eq
 8005e4e:	694b      	ldreq	r3, [r1, #20]
 8005e50:	600f      	str	r7, [r1, #0]
 8005e52:	bf18      	it	ne
 8005e54:	2300      	movne	r3, #0
 8005e56:	eba6 0807 	sub.w	r8, r6, r7
 8005e5a:	608b      	str	r3, [r1, #8]
 8005e5c:	f1b8 0f00 	cmp.w	r8, #0
 8005e60:	dde9      	ble.n	8005e36 <__sflush_r+0xae>
 8005e62:	6a21      	ldr	r1, [r4, #32]
 8005e64:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005e66:	4643      	mov	r3, r8
 8005e68:	463a      	mov	r2, r7
 8005e6a:	4628      	mov	r0, r5
 8005e6c:	47b0      	blx	r6
 8005e6e:	2800      	cmp	r0, #0
 8005e70:	dc08      	bgt.n	8005e84 <__sflush_r+0xfc>
 8005e72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e7a:	81a3      	strh	r3, [r4, #12]
 8005e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e84:	4407      	add	r7, r0
 8005e86:	eba8 0800 	sub.w	r8, r8, r0
 8005e8a:	e7e7      	b.n	8005e5c <__sflush_r+0xd4>
 8005e8c:	dfbffffe 	.word	0xdfbffffe

08005e90 <_fflush_r>:
 8005e90:	b538      	push	{r3, r4, r5, lr}
 8005e92:	690b      	ldr	r3, [r1, #16]
 8005e94:	4605      	mov	r5, r0
 8005e96:	460c      	mov	r4, r1
 8005e98:	b913      	cbnz	r3, 8005ea0 <_fflush_r+0x10>
 8005e9a:	2500      	movs	r5, #0
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	bd38      	pop	{r3, r4, r5, pc}
 8005ea0:	b118      	cbz	r0, 8005eaa <_fflush_r+0x1a>
 8005ea2:	6a03      	ldr	r3, [r0, #32]
 8005ea4:	b90b      	cbnz	r3, 8005eaa <_fflush_r+0x1a>
 8005ea6:	f7ff f9ad 	bl	8005204 <__sinit>
 8005eaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d0f3      	beq.n	8005e9a <_fflush_r+0xa>
 8005eb2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005eb4:	07d0      	lsls	r0, r2, #31
 8005eb6:	d404      	bmi.n	8005ec2 <_fflush_r+0x32>
 8005eb8:	0599      	lsls	r1, r3, #22
 8005eba:	d402      	bmi.n	8005ec2 <_fflush_r+0x32>
 8005ebc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ebe:	f7ff fb98 	bl	80055f2 <__retarget_lock_acquire_recursive>
 8005ec2:	4628      	mov	r0, r5
 8005ec4:	4621      	mov	r1, r4
 8005ec6:	f7ff ff5f 	bl	8005d88 <__sflush_r>
 8005eca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ecc:	07da      	lsls	r2, r3, #31
 8005ece:	4605      	mov	r5, r0
 8005ed0:	d4e4      	bmi.n	8005e9c <_fflush_r+0xc>
 8005ed2:	89a3      	ldrh	r3, [r4, #12]
 8005ed4:	059b      	lsls	r3, r3, #22
 8005ed6:	d4e1      	bmi.n	8005e9c <_fflush_r+0xc>
 8005ed8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005eda:	f7ff fb8b 	bl	80055f4 <__retarget_lock_release_recursive>
 8005ede:	e7dd      	b.n	8005e9c <_fflush_r+0xc>

08005ee0 <__swhatbuf_r>:
 8005ee0:	b570      	push	{r4, r5, r6, lr}
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ee8:	2900      	cmp	r1, #0
 8005eea:	b096      	sub	sp, #88	@ 0x58
 8005eec:	4615      	mov	r5, r2
 8005eee:	461e      	mov	r6, r3
 8005ef0:	da0d      	bge.n	8005f0e <__swhatbuf_r+0x2e>
 8005ef2:	89a3      	ldrh	r3, [r4, #12]
 8005ef4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005ef8:	f04f 0100 	mov.w	r1, #0
 8005efc:	bf14      	ite	ne
 8005efe:	2340      	movne	r3, #64	@ 0x40
 8005f00:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005f04:	2000      	movs	r0, #0
 8005f06:	6031      	str	r1, [r6, #0]
 8005f08:	602b      	str	r3, [r5, #0]
 8005f0a:	b016      	add	sp, #88	@ 0x58
 8005f0c:	bd70      	pop	{r4, r5, r6, pc}
 8005f0e:	466a      	mov	r2, sp
 8005f10:	f000 f848 	bl	8005fa4 <_fstat_r>
 8005f14:	2800      	cmp	r0, #0
 8005f16:	dbec      	blt.n	8005ef2 <__swhatbuf_r+0x12>
 8005f18:	9901      	ldr	r1, [sp, #4]
 8005f1a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005f1e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005f22:	4259      	negs	r1, r3
 8005f24:	4159      	adcs	r1, r3
 8005f26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f2a:	e7eb      	b.n	8005f04 <__swhatbuf_r+0x24>

08005f2c <__smakebuf_r>:
 8005f2c:	898b      	ldrh	r3, [r1, #12]
 8005f2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f30:	079d      	lsls	r5, r3, #30
 8005f32:	4606      	mov	r6, r0
 8005f34:	460c      	mov	r4, r1
 8005f36:	d507      	bpl.n	8005f48 <__smakebuf_r+0x1c>
 8005f38:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005f3c:	6023      	str	r3, [r4, #0]
 8005f3e:	6123      	str	r3, [r4, #16]
 8005f40:	2301      	movs	r3, #1
 8005f42:	6163      	str	r3, [r4, #20]
 8005f44:	b003      	add	sp, #12
 8005f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f48:	ab01      	add	r3, sp, #4
 8005f4a:	466a      	mov	r2, sp
 8005f4c:	f7ff ffc8 	bl	8005ee0 <__swhatbuf_r>
 8005f50:	9f00      	ldr	r7, [sp, #0]
 8005f52:	4605      	mov	r5, r0
 8005f54:	4639      	mov	r1, r7
 8005f56:	4630      	mov	r0, r6
 8005f58:	f7ff fbba 	bl	80056d0 <_malloc_r>
 8005f5c:	b948      	cbnz	r0, 8005f72 <__smakebuf_r+0x46>
 8005f5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f62:	059a      	lsls	r2, r3, #22
 8005f64:	d4ee      	bmi.n	8005f44 <__smakebuf_r+0x18>
 8005f66:	f023 0303 	bic.w	r3, r3, #3
 8005f6a:	f043 0302 	orr.w	r3, r3, #2
 8005f6e:	81a3      	strh	r3, [r4, #12]
 8005f70:	e7e2      	b.n	8005f38 <__smakebuf_r+0xc>
 8005f72:	89a3      	ldrh	r3, [r4, #12]
 8005f74:	6020      	str	r0, [r4, #0]
 8005f76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f7a:	81a3      	strh	r3, [r4, #12]
 8005f7c:	9b01      	ldr	r3, [sp, #4]
 8005f7e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005f82:	b15b      	cbz	r3, 8005f9c <__smakebuf_r+0x70>
 8005f84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f88:	4630      	mov	r0, r6
 8005f8a:	f000 f81d 	bl	8005fc8 <_isatty_r>
 8005f8e:	b128      	cbz	r0, 8005f9c <__smakebuf_r+0x70>
 8005f90:	89a3      	ldrh	r3, [r4, #12]
 8005f92:	f023 0303 	bic.w	r3, r3, #3
 8005f96:	f043 0301 	orr.w	r3, r3, #1
 8005f9a:	81a3      	strh	r3, [r4, #12]
 8005f9c:	89a3      	ldrh	r3, [r4, #12]
 8005f9e:	431d      	orrs	r5, r3
 8005fa0:	81a5      	strh	r5, [r4, #12]
 8005fa2:	e7cf      	b.n	8005f44 <__smakebuf_r+0x18>

08005fa4 <_fstat_r>:
 8005fa4:	b538      	push	{r3, r4, r5, lr}
 8005fa6:	4d07      	ldr	r5, [pc, #28]	@ (8005fc4 <_fstat_r+0x20>)
 8005fa8:	2300      	movs	r3, #0
 8005faa:	4604      	mov	r4, r0
 8005fac:	4608      	mov	r0, r1
 8005fae:	4611      	mov	r1, r2
 8005fb0:	602b      	str	r3, [r5, #0]
 8005fb2:	f7fb ff23 	bl	8001dfc <_fstat>
 8005fb6:	1c43      	adds	r3, r0, #1
 8005fb8:	d102      	bne.n	8005fc0 <_fstat_r+0x1c>
 8005fba:	682b      	ldr	r3, [r5, #0]
 8005fbc:	b103      	cbz	r3, 8005fc0 <_fstat_r+0x1c>
 8005fbe:	6023      	str	r3, [r4, #0]
 8005fc0:	bd38      	pop	{r3, r4, r5, pc}
 8005fc2:	bf00      	nop
 8005fc4:	20025b70 	.word	0x20025b70

08005fc8 <_isatty_r>:
 8005fc8:	b538      	push	{r3, r4, r5, lr}
 8005fca:	4d06      	ldr	r5, [pc, #24]	@ (8005fe4 <_isatty_r+0x1c>)
 8005fcc:	2300      	movs	r3, #0
 8005fce:	4604      	mov	r4, r0
 8005fd0:	4608      	mov	r0, r1
 8005fd2:	602b      	str	r3, [r5, #0]
 8005fd4:	f7fb ff22 	bl	8001e1c <_isatty>
 8005fd8:	1c43      	adds	r3, r0, #1
 8005fda:	d102      	bne.n	8005fe2 <_isatty_r+0x1a>
 8005fdc:	682b      	ldr	r3, [r5, #0]
 8005fde:	b103      	cbz	r3, 8005fe2 <_isatty_r+0x1a>
 8005fe0:	6023      	str	r3, [r4, #0]
 8005fe2:	bd38      	pop	{r3, r4, r5, pc}
 8005fe4:	20025b70 	.word	0x20025b70

08005fe8 <_sbrk_r>:
 8005fe8:	b538      	push	{r3, r4, r5, lr}
 8005fea:	4d06      	ldr	r5, [pc, #24]	@ (8006004 <_sbrk_r+0x1c>)
 8005fec:	2300      	movs	r3, #0
 8005fee:	4604      	mov	r4, r0
 8005ff0:	4608      	mov	r0, r1
 8005ff2:	602b      	str	r3, [r5, #0]
 8005ff4:	f7fb ff2a 	bl	8001e4c <_sbrk>
 8005ff8:	1c43      	adds	r3, r0, #1
 8005ffa:	d102      	bne.n	8006002 <_sbrk_r+0x1a>
 8005ffc:	682b      	ldr	r3, [r5, #0]
 8005ffe:	b103      	cbz	r3, 8006002 <_sbrk_r+0x1a>
 8006000:	6023      	str	r3, [r4, #0]
 8006002:	bd38      	pop	{r3, r4, r5, pc}
 8006004:	20025b70 	.word	0x20025b70

08006008 <_init>:
 8006008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800600a:	bf00      	nop
 800600c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800600e:	bc08      	pop	{r3}
 8006010:	469e      	mov	lr, r3
 8006012:	4770      	bx	lr

08006014 <_fini>:
 8006014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006016:	bf00      	nop
 8006018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800601a:	bc08      	pop	{r3}
 800601c:	469e      	mov	lr, r3
 800601e:	4770      	bx	lr
