{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1614240388295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1614240388295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 17:06:28 2021 " "Processing started: Thu Feb 25 17:06:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1614240388295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1614240388295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off st2soc -c st2soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off st2soc -c st2soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1614240388295 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1614240388405 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "st2soc EP2C50F672C8 " "Selected device EP2C50F672C8 for design \"st2soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1614240388532 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1614240388719 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1614240388735 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1614240390000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1614240390000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1614240390000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C8 " "Device EP2C70F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1614240390000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1614240390000 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1614240390000 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 358 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1614240390000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 359 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1614240390000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ AE24 " "Pin ~LVDS142p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 360 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1614240390000 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1614240390000 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1614240390125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "st2soc.sdc " "Synopsys Design Constraints File file not found: 'st2soc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1614240390125 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1614240390125 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~8  from: datac  to: combout " "Cell: WideNor2~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1614240390125 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1614240390125 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1614240390125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdclk (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node lcdclk (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1614240390141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00001 " "Destination node lcd_mode.00001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 75 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240390141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00010 " "Destination node lcd_mode.00010" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 76 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240390141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00011 " "Destination node lcd_mode.00011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 77 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240390141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00100 " "Destination node lcd_mode.00100" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 78 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240390141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00101 " "Destination node lcd_mode.00101" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00101 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 81 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240390141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00110 " "Destination node lcd_mode.00110" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00110 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 85 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240390141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00111 " "Destination node lcd_mode.00111" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00111 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 87 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240390141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.01001 " "Destination node lcd_mode.01001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 104 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240390141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.01011 " "Destination node lcd_mode.01011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 107 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240390141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.01100 " "Destination node lcd_mode.01100" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 130 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1614240390141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1614240390141 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1614240390141 ""}  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { lcdclk } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdclk" } } } } { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 85 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1614240390141 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector35~1  " "Automatically promoted node Selector35~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1614240390141 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 238 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector35~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 0 { 0 ""} 0 215 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1614240390141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1614240390250 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1614240390250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1614240390250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1614240390250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1614240390250 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1614240390266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1614240390266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1614240390266 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1614240390266 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1614240390266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1614240393923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1614240394110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1614240394110 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1614240396063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1614240396063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1614240397032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X34_Y33 X45_Y44 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y33 to location X45_Y44" {  } { { "loc" "" { Generic "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y33 to location X45_Y44"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y33 to location X45_Y44"} 34 33 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1614240399142 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1614240399142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1614240400673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1614240400689 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1614240400689 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1614240400704 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240400704 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240400704 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_en 0 " "Pin \"lcd_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240400704 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240400704 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240400704 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240400704 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240400704 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240400704 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240400704 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240400704 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1614240400704 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1614240400704 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1614240400970 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1614240400986 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1614240401236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1614240402517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 17:06:42 2021 " "Processing ended: Thu Feb 25 17:06:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1614240402517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1614240402517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1614240402517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1614240402517 ""}
