[{"id": "1", "content": "Define an 8-bit input port named 'in' to receive the input vector.\n\nRetrieved Related Information:\n- in: 8-bit input vector (Type:Signal)\n- For the input 8'b10010000, the output should be 3'd4, because bit[4] is the first bit that is high. (Type:SignalExample)\n\n", "source": "input  in  (8 bits)", "parent_tasks": []}, {"id": "2", "content": "Define a 3-bit output port named 'pos' to output the position of the first high bit.\n\nRetrieved Related Information:\n- pos: 3-bit output vector indicating the position of the first high bit in the input vector (Type:Signal)\n- For the input 8'b10010000, the output should be 3'd4, because bit[4] is the first bit that is high. (Type:SignalExample)\n\n", "source": "output pos (3 bits)", "parent_tasks": ["1"]}, {"id": "3", "content": "Implement combinational logic to check each bit of the input vector 'in' starting from the least significant bit (LSB) to the most significant bit (MSB) to find the first high bit.\n\nRetrieved Related Information:\n- in: 8-bit input vector (Type:Signal)\n- pos: 3-bit output vector indicating the position of the first high bit in the input vector (Type:Signal)\n- For the input 8'b10010000, the output should be 3'd4, because bit[4] is the first bit that is high. (Type:SignalExample)\n\n", "source": "The module should implement a priority encoder for an 8-bit input. Given an 8-bit vector, the output should report the first (least significant) bit in the vector that is 1.", "parent_tasks": ["2"]}, {"id": "4", "content": "Assign the position of the first high bit to the output 'pos'. If no bits are high, 'pos' should be set to zero.\n\nRetrieved Related Information:\n- pos: 3-bit output vector indicating the position of the first high bit in the input vector.\n- For the input 8'b10010000, the output should be 3'd4, because bit[4] is the first bit that is high.\n\n", "source": "Report zero if the input vector has no bits that are high.", "parent_tasks": ["3"]}]