
TP_FREERTOS_POMMERY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a280  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001fc  0800a410  0800a410  0000b410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a60c  0800a60c  0000c06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a60c  0800a60c  0000b60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a614  0800a614  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a614  0800a614  0000b614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a618  0800a618  0000b618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800a61c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003280  2000006c  0800a688  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200032ec  0800a688  0000c2ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022d1a  00000000  00000000  0000c09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000513d  00000000  00000000  0002edb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001da0  00000000  00000000  00033ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000170a  00000000  00000000  00035c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c6ad  00000000  00000000  000373a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025cd7  00000000  00000000  00063a4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001057d9  00000000  00000000  00089726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018eeff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000848c  00000000  00000000  0018ef44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  001973d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a3f8 	.word	0x0800a3f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800a3f8 	.word	0x0800a3f8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MCP23S17_WriteRegister>:
MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x0); // Set all GPIOB high
// Alternatively, use OLAT if needed: MCP23S17_WriteRegister(MCP23S17_OLATA, 0xFF);
}

// Write to a register
void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	460a      	mov	r2, r1
 80005a6:	71fb      	strb	r3, [r7, #7]
 80005a8:	4613      	mov	r3, r2
 80005aa:	71bb      	strb	r3, [r7, #6]
uint8_t txData[3] = {MCP23S17_WRITE, reg, value};
 80005ac:	2340      	movs	r3, #64	@ 0x40
 80005ae:	733b      	strb	r3, [r7, #12]
 80005b0:	79fb      	ldrb	r3, [r7, #7]
 80005b2:	737b      	strb	r3, [r7, #13]
 80005b4:	79bb      	ldrb	r3, [r7, #6]
 80005b6:	73bb      	strb	r3, [r7, #14]

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 80005b8:	2200      	movs	r2, #0
 80005ba:	2180      	movs	r1, #128	@ 0x80
 80005bc:	4809      	ldr	r0, [pc, #36]	@ (80005e4 <MCP23S17_WriteRegister+0x48>)
 80005be:	f001 fcd5 	bl	8001f6c <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi3, txData, 3, HAL_MAX_DELAY);
 80005c2:	f107 010c 	add.w	r1, r7, #12
 80005c6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ca:	2203      	movs	r2, #3
 80005cc:	4806      	ldr	r0, [pc, #24]	@ (80005e8 <MCP23S17_WriteRegister+0x4c>)
 80005ce:	f004 fa30 	bl	8004a32 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 80005d2:	2201      	movs	r2, #1
 80005d4:	2180      	movs	r1, #128	@ 0x80
 80005d6:	4803      	ldr	r0, [pc, #12]	@ (80005e4 <MCP23S17_WriteRegister+0x48>)
 80005d8:	f001 fcc8 	bl	8001f6c <HAL_GPIO_WritePin>
}
 80005dc:	bf00      	nop
 80005de:	3710      	adds	r7, #16
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	48000400 	.word	0x48000400
 80005e8:	200007fc 	.word	0x200007fc

080005ec <MCP23S17_ReadRegister>:

// Read from a register (optional, for verification)
uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af02      	add	r7, sp, #8
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
uint8_t txData[3] = {MCP23S17_READ, reg, 0x00};
 80005f6:	2341      	movs	r3, #65	@ 0x41
 80005f8:	733b      	strb	r3, [r7, #12]
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	737b      	strb	r3, [r7, #13]
 80005fe:	2300      	movs	r3, #0
 8000600:	73bb      	strb	r3, [r7, #14]
uint8_t rxData[3];

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	2180      	movs	r1, #128	@ 0x80
 8000606:	480c      	ldr	r0, [pc, #48]	@ (8000638 <MCP23S17_ReadRegister+0x4c>)
 8000608:	f001 fcb0 	bl	8001f6c <HAL_GPIO_WritePin>
HAL_SPI_TransmitReceive(&hspi3, txData, rxData, 3, HAL_MAX_DELAY);
 800060c:	f107 0208 	add.w	r2, r7, #8
 8000610:	f107 010c 	add.w	r1, r7, #12
 8000614:	f04f 33ff 	mov.w	r3, #4294967295
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	2303      	movs	r3, #3
 800061c:	4807      	ldr	r0, [pc, #28]	@ (800063c <MCP23S17_ReadRegister+0x50>)
 800061e:	f004 fb7e 	bl	8004d1e <HAL_SPI_TransmitReceive>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 8000622:	2201      	movs	r2, #1
 8000624:	2180      	movs	r1, #128	@ 0x80
 8000626:	4804      	ldr	r0, [pc, #16]	@ (8000638 <MCP23S17_ReadRegister+0x4c>)
 8000628:	f001 fca0 	bl	8001f6c <HAL_GPIO_WritePin>

return rxData[2];
 800062c:	7abb      	ldrb	r3, [r7, #10]
}
 800062e:	4618      	mov	r0, r3
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	48000400 	.word	0x48000400
 800063c:	200007fc 	.word	0x200007fc

08000640 <MCP23S17_SetPin>:

// Set all pins to high



void MCP23S17_SetPin( uint8_t pin, uint8_t state) {
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	460a      	mov	r2, r1
 800064a:	71fb      	strb	r3, [r7, #7]
 800064c:	4613      	mov	r3, r2
 800064e:	71bb      	strb	r3, [r7, #6]
    if (pin > 15) return;
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	2b0f      	cmp	r3, #15
 8000654:	d82b      	bhi.n	80006ae <MCP23S17_SetPin+0x6e>

    uint8_t reg = (pin < 8) ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	2b07      	cmp	r3, #7
 800065a:	d801      	bhi.n	8000660 <MCP23S17_SetPin+0x20>
 800065c:	2312      	movs	r3, #18
 800065e:	e000      	b.n	8000662 <MCP23S17_SetPin+0x22>
 8000660:	2313      	movs	r3, #19
 8000662:	73bb      	strb	r3, [r7, #14]
    uint8_t bit = (pin < 8) ? pin : (pin - 8);
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	2b07      	cmp	r3, #7
 8000668:	d903      	bls.n	8000672 <MCP23S17_SetPin+0x32>
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	3b08      	subs	r3, #8
 800066e:	b2db      	uxtb	r3, r3
 8000670:	e000      	b.n	8000674 <MCP23S17_SetPin+0x34>
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	737b      	strb	r3, [r7, #13]

    uint8_t current = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	73fb      	strb	r3, [r7, #15]
    // Lire l'état actuel
    current=MCP23S17_ReadRegister(reg);
 800067a:	7bbb      	ldrb	r3, [r7, #14]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ffb5 	bl	80005ec <MCP23S17_ReadRegister>
 8000682:	4603      	mov	r3, r0
 8000684:	73fb      	strb	r3, [r7, #15]

    if (state)
 8000686:	79bb      	ldrb	r3, [r7, #6]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d007      	beq.n	800069c <MCP23S17_SetPin+0x5c>
        current = ~(1 << bit);
 800068c:	7b7b      	ldrb	r3, [r7, #13]
 800068e:	2201      	movs	r2, #1
 8000690:	fa02 f303 	lsl.w	r3, r2, r3
 8000694:	b2db      	uxtb	r3, r3
 8000696:	43db      	mvns	r3, r3
 8000698:	73fb      	strb	r3, [r7, #15]
 800069a:	e001      	b.n	80006a0 <MCP23S17_SetPin+0x60>
    else
        current = 0xFF;
 800069c:	23ff      	movs	r3, #255	@ 0xff
 800069e:	73fb      	strb	r3, [r7, #15]

    MCP23S17_WriteRegister(reg, current);
 80006a0:	7bfa      	ldrb	r2, [r7, #15]
 80006a2:	7bbb      	ldrb	r3, [r7, #14]
 80006a4:	4611      	mov	r1, r2
 80006a6:	4618      	mov	r0, r3
 80006a8:	f7ff ff78 	bl	800059c <MCP23S17_WriteRegister>
 80006ac:	e000      	b.n	80006b0 <MCP23S17_SetPin+0x70>
    if (pin > 15) return;
 80006ae:	bf00      	nop
}
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <MCP23S17_Init>:

void MCP23S17_Init(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
// Set CS high initially
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 80006be:	2201      	movs	r2, #1
 80006c0:	2180      	movs	r1, #128	@ 0x80
 80006c2:	481a      	ldr	r0, [pc, #104]	@ (800072c <MCP23S17_Init+0x74>)
 80006c4:	f001 fc52 	bl	8001f6c <HAL_GPIO_WritePin>

// Obligatoire
HAL_GPIO_WritePin(MCP_RESET_GPIO_PORT, MCP_RESET_PIN, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2101      	movs	r1, #1
 80006cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d0:	f001 fc4c 	bl	8001f6c <HAL_GPIO_WritePin>
HAL_Delay(1);
 80006d4:	2001      	movs	r0, #1
 80006d6:	f001 f919 	bl	800190c <HAL_Delay>
HAL_GPIO_WritePin(MCP_RESET_GPIO_PORT, MCP_RESET_PIN, GPIO_PIN_SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	2101      	movs	r1, #1
 80006de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e2:	f001 fc43 	bl	8001f6c <HAL_GPIO_WritePin>
HAL_Delay(1);
 80006e6:	2001      	movs	r0, #1
 80006e8:	f001 f910 	bl	800190c <HAL_Delay>

// Configure IOCON: Sequential operation disabled, etc. (default is fine, but set explicitly)
MCP23S17_WriteRegister(MCP23S17_IOCONA, 0x20); // BANK=0, SEQOP=0, etc.
 80006ec:	2120      	movs	r1, #32
 80006ee:	200a      	movs	r0, #10
 80006f0:	f7ff ff54 	bl	800059c <MCP23S17_WriteRegister>

// Set all pins as outputs
MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00); // All GPIOA outputs
 80006f4:	2100      	movs	r1, #0
 80006f6:	2000      	movs	r0, #0
 80006f8:	f7ff ff50 	bl	800059c <MCP23S17_WriteRegister>
MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00); // All GPIOB outputs
 80006fc:	2100      	movs	r1, #0
 80006fe:	2001      	movs	r0, #1
 8000700:	f7ff ff4c 	bl	800059c <MCP23S17_WriteRegister>

for(int i=0; i<16;i++){
 8000704:	2300      	movs	r3, #0
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	e008      	b.n	800071c <MCP23S17_Init+0x64>
	MCP23S17_SetPin(i, 0);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	b2db      	uxtb	r3, r3
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff ff95 	bl	8000640 <MCP23S17_SetPin>
for(int i=0; i<16;i++){
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	3301      	adds	r3, #1
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2b0f      	cmp	r3, #15
 8000720:	ddf3      	ble.n	800070a <MCP23S17_Init+0x52>

}
}
 8000722:	bf00      	nop
 8000724:	bf00      	nop
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	48000400 	.word	0x48000400

08000730 <fonction>:
osThreadId ShellTaskHandle;

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]
	int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000742:	4a0a      	ldr	r2, [pc, #40]	@ (800076c <fonction+0x3c>)
 8000744:	2128      	movs	r1, #40	@ 0x28
 8000746:	4618      	mov	r0, r3
 8000748:	f008 fdb2 	bl	80092b0 <sniprintf>
 800074c:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000754:	68fa      	ldr	r2, [r7, #12]
 8000756:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800075a:	6979      	ldr	r1, [r7, #20]
 800075c:	b289      	uxth	r1, r1
 800075e:	4610      	mov	r0, r2
 8000760:	4798      	blx	r3

	return 0;
 8000762:	2300      	movs	r3, #0
}
 8000764:	4618      	mov	r0, r3
 8000766:	3718      	adds	r7, #24
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	0800a410 	.word	0x0800a410

08000770 <fonction_led>:


int fonction_led(h_shell_t * h_shell, int argc, char ** argv)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
	if(argc!=3){
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	2b03      	cmp	r3, #3
 8000780:	d014      	beq.n	80007ac <fonction_led+0x3c>
		int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "mauvais arg\r\n");
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000788:	4a1d      	ldr	r2, [pc, #116]	@ (8000800 <fonction_led+0x90>)
 800078a:	2128      	movs	r1, #40	@ 0x28
 800078c:	4618      	mov	r0, r3
 800078e:	f008 fd8f 	bl	80092b0 <sniprintf>
 8000792:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800079a:	68fa      	ldr	r2, [r7, #12]
 800079c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80007a0:	6939      	ldr	r1, [r7, #16]
 80007a2:	b289      	uxth	r1, r1
 80007a4:	4610      	mov	r0, r2
 80007a6:	4798      	blx	r3
		return 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	e024      	b.n	80007f6 <fonction_led+0x86>
	}
	else{
		if(*argv[2]&0XFF){
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3308      	adds	r3, #8
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d01d      	beq.n	80007f4 <fonction_led+0x84>
			MCP23S17_SetPin( *argv[1]&0xFF, 0 );
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	3304      	adds	r3, #4
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff ff3c 	bl	8000640 <MCP23S17_SetPin>
			int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "LED n°%d\r\n",*argv[1]&0xFF);
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	3304      	adds	r3, #4
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	4a0b      	ldr	r2, [pc, #44]	@ (8000804 <fonction_led+0x94>)
 80007d8:	2128      	movs	r1, #40	@ 0x28
 80007da:	f008 fd69 	bl	80092b0 <sniprintf>
 80007de:	6178      	str	r0, [r7, #20]
			h_shell->drv.transmit(h_shell->print_buffer, size);
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80007e6:	68fa      	ldr	r2, [r7, #12]
 80007e8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80007ec:	6979      	ldr	r1, [r7, #20]
 80007ee:	b289      	uxth	r1, r1
 80007f0:	4610      	mov	r0, r2
 80007f2:	4798      	blx	r3
		}
	}



	return 0;
 80007f4:	2300      	movs	r3, #0
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3718      	adds	r7, #24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	0800a430 	.word	0x0800a430
 8000804:	0800a440 	.word	0x0800a440

08000808 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	4a07      	ldr	r2, [pc, #28]	@ (8000834 <vApplicationGetIdleTaskMemory+0x2c>)
 8000818:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800081a:	68bb      	ldr	r3, [r7, #8]
 800081c:	4a06      	ldr	r2, [pc, #24]	@ (8000838 <vApplicationGetIdleTaskMemory+0x30>)
 800081e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2280      	movs	r2, #128	@ 0x80
 8000824:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000826:	bf00      	nop
 8000828:	3714      	adds	r7, #20
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	20000098 	.word	0x20000098
 8000838:	20000138 	.word	0x20000138

0800083c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800083c:	b5b0      	push	{r4, r5, r7, lr}
 800083e:	b096      	sub	sp, #88	@ 0x58
 8000840:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	uartRxQueue = xQueueCreate(128, sizeof(uint8_t));
 8000842:	2200      	movs	r2, #0
 8000844:	2101      	movs	r1, #1
 8000846:	2080      	movs	r0, #128	@ 0x80
 8000848:	f006 fe3a 	bl	80074c0 <xQueueGenericCreate>
 800084c:	4603      	mov	r3, r0
 800084e:	4a1e      	ldr	r2, [pc, #120]	@ (80008c8 <MX_FREERTOS_Init+0x8c>)
 8000850:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000852:	4b1e      	ldr	r3, [pc, #120]	@ (80008cc <MX_FREERTOS_Init+0x90>)
 8000854:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000858:	461d      	mov	r5, r3
 800085a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800085c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800085e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000862:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000866:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800086a:	2100      	movs	r1, #0
 800086c:	4618      	mov	r0, r3
 800086e:	f006 fca8 	bl	80071c2 <osThreadCreate>
 8000872:	4603      	mov	r3, r0
 8000874:	4a16      	ldr	r2, [pc, #88]	@ (80008d0 <MX_FREERTOS_Init+0x94>)
 8000876:	6013      	str	r3, [r2, #0]

  /* definition and creation of SecondTask */
  osThreadDef(SecondTask, StartTask02, osPriorityNormal, 0, 256);
 8000878:	4b16      	ldr	r3, [pc, #88]	@ (80008d4 <MX_FREERTOS_Init+0x98>)
 800087a:	f107 0420 	add.w	r4, r7, #32
 800087e:	461d      	mov	r5, r3
 8000880:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000882:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000884:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000888:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SecondTaskHandle = osThreadCreate(osThread(SecondTask), NULL);
 800088c:	f107 0320 	add.w	r3, r7, #32
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f006 fc95 	bl	80071c2 <osThreadCreate>
 8000898:	4603      	mov	r3, r0
 800089a:	4a0f      	ldr	r2, [pc, #60]	@ (80008d8 <MX_FREERTOS_Init+0x9c>)
 800089c:	6013      	str	r3, [r2, #0]

  /* definition and creation of ShellTask */
  osThreadDef(ShellTask, Startshelltask, osPriorityNormal, 0, 256);
 800089e:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_FREERTOS_Init+0xa0>)
 80008a0:	1d3c      	adds	r4, r7, #4
 80008a2:	461d      	mov	r5, r3
 80008a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ShellTaskHandle = osThreadCreate(osThread(ShellTask), NULL);
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	2100      	movs	r1, #0
 80008b4:	4618      	mov	r0, r3
 80008b6:	f006 fc84 	bl	80071c2 <osThreadCreate>
 80008ba:	4603      	mov	r3, r0
 80008bc:	4a08      	ldr	r2, [pc, #32]	@ (80008e0 <MX_FREERTOS_Init+0xa4>)
 80008be:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80008c0:	bf00      	nop
 80008c2:	3758      	adds	r7, #88	@ 0x58
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bdb0      	pop	{r4, r5, r7, pc}
 80008c8:	20000088 	.word	0x20000088
 80008cc:	0800a458 	.word	0x0800a458
 80008d0:	2000008c 	.word	0x2000008c
 80008d4:	0800a480 	.word	0x0800a480
 80008d8:	20000090 	.word	0x20000090
 80008dc:	0800a4a8 	.word	0x0800a4a8
 80008e0:	20000094 	.word	0x20000094

080008e4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80008ec:	2120      	movs	r1, #32
 80008ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008f2:	f001 fb53 	bl	8001f9c <HAL_GPIO_TogglePin>
    osDelay(100);
 80008f6:	2064      	movs	r0, #100	@ 0x64
 80008f8:	f006 fcaf 	bl	800725a <osDelay>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80008fc:	bf00      	nop
 80008fe:	e7f5      	b.n	80008ec <StartDefaultTask+0x8>

08000900 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


    osDelay(100);
 8000908:	2064      	movs	r0, #100	@ 0x64
 800090a:	f006 fca6 	bl	800725a <osDelay>
 800090e:	e7fb      	b.n	8000908 <StartTask02+0x8>

08000910 <Startshelltask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startshelltask */
void Startshelltask(void const * argument)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startshelltask */


	  shell_init(&shellstruct);
 8000918:	480b      	ldr	r0, [pc, #44]	@ (8000948 <Startshelltask+0x38>)
 800091a:	f000 fafb 	bl	8000f14 <shell_init>
	  shell_add(&shellstruct, 'f', fonction, "Une fonction inutile");
 800091e:	4b0b      	ldr	r3, [pc, #44]	@ (800094c <Startshelltask+0x3c>)
 8000920:	4a0b      	ldr	r2, [pc, #44]	@ (8000950 <Startshelltask+0x40>)
 8000922:	2166      	movs	r1, #102	@ 0x66
 8000924:	4808      	ldr	r0, [pc, #32]	@ (8000948 <Startshelltask+0x38>)
 8000926:	f000 fb59 	bl	8000fdc <shell_add>
	  shell_add(&shellstruct, 'l', fonction_led, "control des led");
 800092a:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <Startshelltask+0x44>)
 800092c:	4a0a      	ldr	r2, [pc, #40]	@ (8000958 <Startshelltask+0x48>)
 800092e:	216c      	movs	r1, #108	@ 0x6c
 8000930:	4805      	ldr	r0, [pc, #20]	@ (8000948 <Startshelltask+0x38>)
 8000932:	f000 fb53 	bl	8000fdc <shell_add>
  /* Infinite loop */
  for(;;)
  {

	shell_run(&shellstruct);
 8000936:	4804      	ldr	r0, [pc, #16]	@ (8000948 <Startshelltask+0x38>)
 8000938:	f000 fbfc 	bl	8001134 <shell_run>
    osDelay(100);
 800093c:	2064      	movs	r0, #100	@ 0x64
 800093e:	f006 fc8c 	bl	800725a <osDelay>
	shell_run(&shellstruct);
 8000942:	bf00      	nop
 8000944:	e7f7      	b.n	8000936 <Startshelltask+0x26>
 8000946:	bf00      	nop
 8000948:	2000038c 	.word	0x2000038c
 800094c:	0800a4c4 	.word	0x0800a4c4
 8000950:	08000731 	.word	0x08000731
 8000954:	0800a4dc 	.word	0x0800a4dc
 8000958:	08000771 	.word	0x08000771

0800095c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08a      	sub	sp, #40	@ 0x28
 8000960:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000972:	4b35      	ldr	r3, [pc, #212]	@ (8000a48 <MX_GPIO_Init+0xec>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000976:	4a34      	ldr	r2, [pc, #208]	@ (8000a48 <MX_GPIO_Init+0xec>)
 8000978:	f043 0304 	orr.w	r3, r3, #4
 800097c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800097e:	4b32      	ldr	r3, [pc, #200]	@ (8000a48 <MX_GPIO_Init+0xec>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000982:	f003 0304 	and.w	r3, r3, #4
 8000986:	613b      	str	r3, [r7, #16]
 8000988:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800098a:	4b2f      	ldr	r3, [pc, #188]	@ (8000a48 <MX_GPIO_Init+0xec>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098e:	4a2e      	ldr	r2, [pc, #184]	@ (8000a48 <MX_GPIO_Init+0xec>)
 8000990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000994:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000996:	4b2c      	ldr	r3, [pc, #176]	@ (8000a48 <MX_GPIO_Init+0xec>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a2:	4b29      	ldr	r3, [pc, #164]	@ (8000a48 <MX_GPIO_Init+0xec>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a6:	4a28      	ldr	r2, [pc, #160]	@ (8000a48 <MX_GPIO_Init+0xec>)
 80009a8:	f043 0301 	orr.w	r3, r3, #1
 80009ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ae:	4b26      	ldr	r3, [pc, #152]	@ (8000a48 <MX_GPIO_Init+0xec>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b2:	f003 0301 	and.w	r3, r3, #1
 80009b6:	60bb      	str	r3, [r7, #8]
 80009b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ba:	4b23      	ldr	r3, [pc, #140]	@ (8000a48 <MX_GPIO_Init+0xec>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009be:	4a22      	ldr	r2, [pc, #136]	@ (8000a48 <MX_GPIO_Init+0xec>)
 80009c0:	f043 0302 	orr.w	r3, r3, #2
 80009c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009c6:	4b20      	ldr	r3, [pc, #128]	@ (8000a48 <MX_GPIO_Init+0xec>)
 80009c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ca:	f003 0302 	and.w	r3, r3, #2
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2121      	movs	r1, #33	@ 0x21
 80009d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009da:	f001 fac7 	bl	8001f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_CS_GPIO_Port, VU_CS_Pin, GPIO_PIN_RESET);
 80009de:	2200      	movs	r2, #0
 80009e0:	2180      	movs	r1, #128	@ 0x80
 80009e2:	481a      	ldr	r0, [pc, #104]	@ (8000a4c <MX_GPIO_Init+0xf0>)
 80009e4:	f001 fac2 	bl	8001f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009ee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	4619      	mov	r1, r3
 80009fe:	4814      	ldr	r0, [pc, #80]	@ (8000a50 <MX_GPIO_Init+0xf4>)
 8000a00:	f001 f90a 	bl	8001c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 8000a04:	2321      	movs	r3, #33	@ 0x21
 8000a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a10:	2300      	movs	r3, #0
 8000a12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a1e:	f001 f8fb 	bl	8001c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_CS_Pin */
  GPIO_InitStruct.Pin = VU_CS_Pin;
 8000a22:	2380      	movs	r3, #128	@ 0x80
 8000a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	2301      	movs	r3, #1
 8000a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_CS_GPIO_Port, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	4804      	ldr	r0, [pc, #16]	@ (8000a4c <MX_GPIO_Init+0xf0>)
 8000a3a:	f001 f8ed 	bl	8001c18 <HAL_GPIO_Init>

}
 8000a3e:	bf00      	nop
 8000a40:	3728      	adds	r7, #40	@ 0x28
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	48000400 	.word	0x48000400
 8000a50:	48000800 	.word	0x48000800

08000a54 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a58:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a5a:	4a1c      	ldr	r2, [pc, #112]	@ (8000acc <MX_I2C2_Init+0x78>)
 8000a5c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a60:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad0 <MX_I2C2_Init+0x7c>)
 8000a62:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000a64:	4b18      	ldr	r3, [pc, #96]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a6a:	4b17      	ldr	r3, [pc, #92]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a70:	4b15      	ldr	r3, [pc, #84]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000a76:	4b14      	ldr	r3, [pc, #80]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a7c:	4b12      	ldr	r3, [pc, #72]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a82:	4b11      	ldr	r3, [pc, #68]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a88:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a8e:	480e      	ldr	r0, [pc, #56]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a90:	f001 fa9e 	bl	8001fd0 <HAL_I2C_Init>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000a9a:	f000 f911 	bl	8000cc0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	4809      	ldr	r0, [pc, #36]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000aa2:	f001 fb30 	bl	8002106 <HAL_I2CEx_ConfigAnalogFilter>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000aac:	f000 f908 	bl	8000cc0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	4805      	ldr	r0, [pc, #20]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000ab4:	f001 fb72 	bl	800219c <HAL_I2CEx_ConfigDigitalFilter>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000abe:	f000 f8ff 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000338 	.word	0x20000338
 8000acc:	40005800 	.word	0x40005800
 8000ad0:	10d19ce4 	.word	0x10d19ce4

08000ad4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b0ac      	sub	sp, #176	@ 0xb0
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	2288      	movs	r2, #136	@ 0x88
 8000af2:	2100      	movs	r1, #0
 8000af4:	4618      	mov	r0, r3
 8000af6:	f008 fc54 	bl	80093a2 <memset>
  if(i2cHandle->Instance==I2C2)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a21      	ldr	r2, [pc, #132]	@ (8000b84 <HAL_I2C_MspInit+0xb0>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d13b      	bne.n	8000b7c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000b04:	2380      	movs	r3, #128	@ 0x80
 8000b06:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	4618      	mov	r0, r3
 8000b12:	f002 fa25 	bl	8002f60 <HAL_RCCEx_PeriphCLKConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000b1c:	f000 f8d0 	bl	8000cc0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b20:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b24:	4a18      	ldr	r2, [pc, #96]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b26:	f043 0302 	orr.w	r3, r3, #2
 8000b2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b2c:	4b16      	ldr	r3, [pc, #88]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b30:	f003 0302 	and.w	r3, r3, #2
 8000b34:	613b      	str	r3, [r7, #16]
 8000b36:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000b38:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000b3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b40:	2312      	movs	r3, #18
 8000b42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b52:	2304      	movs	r3, #4
 8000b54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b58:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	480b      	ldr	r0, [pc, #44]	@ (8000b8c <HAL_I2C_MspInit+0xb8>)
 8000b60:	f001 f85a 	bl	8001c18 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000b64:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b68:	4a07      	ldr	r2, [pc, #28]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b6a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b70:	4b05      	ldr	r3, [pc, #20]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b78:	60fb      	str	r3, [r7, #12]
 8000b7a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000b7c:	bf00      	nop
 8000b7e:	37b0      	adds	r7, #176	@ 0xb0
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40005800 	.word	0x40005800
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	48000400 	.word	0x48000400

08000b90 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000b98:	1d39      	adds	r1, r7, #4
 8000b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	4803      	ldr	r0, [pc, #12]	@ (8000bb0 <__io_putchar+0x20>)
 8000ba2:	f004 ff53 	bl	8005a4c <HAL_UART_Transmit>

	return ch;
 8000ba6:	687b      	ldr	r3, [r7, #4]
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	200008b0 	.word	0x200008b0

08000bb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bb8:	f000 fe68 	bl	800188c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bbc:	f000 f81c 	bl	8000bf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc0:	f7ff fecc 	bl	800095c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bc4:	f000 fd90 	bl	80016e8 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8000bc8:	f7ff ff44 	bl	8000a54 <MX_I2C2_Init>
  MX_SAI2_Init();
 8000bcc:	f000 f87e 	bl	8000ccc <MX_SAI2_Init>
  MX_SPI3_Init();
 8000bd0:	f000 fb6e 	bl	80012b0 <MX_SPI3_Init>





  printf("test123test\n\r");
 8000bd4:	4807      	ldr	r0, [pc, #28]	@ (8000bf4 <main+0x40>)
 8000bd6:	f008 fb59 	bl	800928c <iprintf>

  MCP23S17_Init();
 8000bda:	f7ff fd6d 	bl	80006b8 <MCP23S17_Init>

  MCP23S17_SetPin( 3, 1);
 8000bde:	2101      	movs	r1, #1
 8000be0:	2003      	movs	r0, #3
 8000be2:	f7ff fd2d 	bl	8000640 <MCP23S17_SetPin>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000be6:	f7ff fe29 	bl	800083c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000bea:	f006 fae3 	bl	80071b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bee:	bf00      	nop
 8000bf0:	e7fd      	b.n	8000bee <main+0x3a>
 8000bf2:	bf00      	nop
 8000bf4:	0800a4ec 	.word	0x0800a4ec

08000bf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b096      	sub	sp, #88	@ 0x58
 8000bfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfe:	f107 0314 	add.w	r3, r7, #20
 8000c02:	2244      	movs	r2, #68	@ 0x44
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f008 fbcb 	bl	80093a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c0c:	463b      	mov	r3, r7
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c1a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c1e:	f001 fb17 	bl	8002250 <HAL_PWREx_ControlVoltageScaling>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c28:	f000 f84a 	bl	8000cc0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c34:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c36:	2310      	movs	r3, #16
 8000c38:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c42:	2301      	movs	r3, #1
 8000c44:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000c46:	230a      	movs	r3, #10
 8000c48:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c4a:	2307      	movs	r3, #7
 8000c4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c52:	2302      	movs	r3, #2
 8000c54:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f001 fb4e 	bl	80022fc <HAL_RCC_OscConfig>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000c66:	f000 f82b 	bl	8000cc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6a:	230f      	movs	r3, #15
 8000c6c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c72:	2300      	movs	r3, #0
 8000c74:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c76:	2300      	movs	r3, #0
 8000c78:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c7e:	463b      	mov	r3, r7
 8000c80:	2104      	movs	r1, #4
 8000c82:	4618      	mov	r0, r3
 8000c84:	f001 ff16 	bl	8002ab4 <HAL_RCC_ClockConfig>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000c8e:	f000 f817 	bl	8000cc0 <Error_Handler>
  }
}
 8000c92:	bf00      	nop
 8000c94:	3758      	adds	r7, #88	@ 0x58
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
	...

08000c9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a04      	ldr	r2, [pc, #16]	@ (8000cbc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d101      	bne.n	8000cb2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000cae:	f000 fe0d 	bl	80018cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	40012c00 	.word	0x40012c00

08000cc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc4:	b672      	cpsid	i
}
 8000cc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <Error_Handler+0x8>

08000ccc <MX_SAI2_Init>:

SAI_HandleTypeDef hsai_BlockA2;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000cd0:	4b28      	ldr	r3, [pc, #160]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000cd2:	4a29      	ldr	r2, [pc, #164]	@ (8000d78 <MX_SAI2_Init+0xac>)
 8000cd4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 8000cd6:	4b27      	ldr	r3, [pc, #156]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000cdc:	4b25      	ldr	r3, [pc, #148]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8000ce2:	4b24      	ldr	r3, [pc, #144]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000ce4:	2240      	movs	r2, #64	@ 0x40
 8000ce6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000ce8:	4b22      	ldr	r3, [pc, #136]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000cee:	4b21      	ldr	r3, [pc, #132]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000cf4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000d00:	4b1c      	ldr	r3, [pc, #112]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000d06:	4b1b      	ldr	r3, [pc, #108]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000d0c:	4b19      	ldr	r3, [pc, #100]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d0e:	4a1b      	ldr	r2, [pc, #108]	@ (8000d7c <MX_SAI2_Init+0xb0>)
 8000d10:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000d12:	4b18      	ldr	r3, [pc, #96]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000d18:	4b16      	ldr	r3, [pc, #88]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000d1e:	4b15      	ldr	r3, [pc, #84]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000d24:	4b13      	ldr	r3, [pc, #76]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8000d2a:	4b12      	ldr	r3, [pc, #72]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d2c:	2208      	movs	r2, #8
 8000d2e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8000d30:	4b10      	ldr	r3, [pc, #64]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000d36:	4b0f      	ldr	r3, [pc, #60]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000d42:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8000d48:	4b0a      	ldr	r3, [pc, #40]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000d4e:	4b09      	ldr	r3, [pc, #36]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8000d54:	4b07      	ldr	r3, [pc, #28]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8000d5a:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8000d60:	4804      	ldr	r0, [pc, #16]	@ (8000d74 <MX_SAI2_Init+0xa8>)
 8000d62:	f003 fc17 	bl	8004594 <HAL_SAI_Init>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 8000d6c:	f7ff ffa8 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000d70:	bf00      	nop
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20000774 	.word	0x20000774
 8000d78:	40015804 	.word	0x40015804
 8000d7c:	0002ee00 	.word	0x0002ee00

08000d80 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b0aa      	sub	sp, #168	@ 0xa8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d88:	f107 030c 	add.w	r3, r7, #12
 8000d8c:	2288      	movs	r2, #136	@ 0x88
 8000d8e:	2100      	movs	r1, #0
 8000d90:	4618      	mov	r0, r3
 8000d92:	f008 fb06 	bl	80093a2 <memset>
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a28      	ldr	r2, [pc, #160]	@ (8000e3c <HAL_SAI_MspInit+0xbc>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d148      	bne.n	8000e32 <HAL_SAI_MspInit+0xb2>
    {
    /* SAI2 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000da0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000da4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000da6:	2300      	movs	r3, #0
 8000da8:	677b      	str	r3, [r7, #116]	@ 0x74
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000daa:	2302      	movs	r3, #2
 8000dac:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000dae:	2301      	movs	r3, #1
 8000db0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000db2:	2308      	movs	r3, #8
 8000db4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000db6:	2307      	movs	r3, #7
 8000db8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000dc2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f002 f8c7 	bl	8002f60 <HAL_RCCEx_PeriphCLKConfig>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <HAL_SAI_MspInit+0x5c>
    {
      Error_Handler();
 8000dd8:	f7ff ff72 	bl	8000cc0 <Error_Handler>
    }

    if (SAI2_client == 0)
 8000ddc:	4b18      	ldr	r3, [pc, #96]	@ (8000e40 <HAL_SAI_MspInit+0xc0>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d10b      	bne.n	8000dfc <HAL_SAI_MspInit+0x7c>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000de4:	4b17      	ldr	r3, [pc, #92]	@ (8000e44 <HAL_SAI_MspInit+0xc4>)
 8000de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000de8:	4a16      	ldr	r2, [pc, #88]	@ (8000e44 <HAL_SAI_MspInit+0xc4>)
 8000dea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000dee:	6613      	str	r3, [r2, #96]	@ 0x60
 8000df0:	4b14      	ldr	r3, [pc, #80]	@ (8000e44 <HAL_SAI_MspInit+0xc4>)
 8000df2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000df4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000df8:	60bb      	str	r3, [r7, #8]
 8000dfa:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 8000dfc:	4b10      	ldr	r3, [pc, #64]	@ (8000e40 <HAL_SAI_MspInit+0xc0>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	3301      	adds	r3, #1
 8000e02:	4a0f      	ldr	r2, [pc, #60]	@ (8000e40 <HAL_SAI_MspInit+0xc0>)
 8000e04:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000e06:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000e0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000e20:	230d      	movs	r3, #13
 8000e22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e26:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4806      	ldr	r0, [pc, #24]	@ (8000e48 <HAL_SAI_MspInit+0xc8>)
 8000e2e:	f000 fef3 	bl	8001c18 <HAL_GPIO_Init>

    }
}
 8000e32:	bf00      	nop
 8000e34:	37a8      	adds	r7, #168	@ 0xa8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40015804 	.word	0x40015804
 8000e40:	200007f8 	.word	0x200007f8
 8000e44:	40021000 	.word	0x40021000
 8000e48:	48000400 	.word	0x48000400

08000e4c <sh_help>:


extern 	QueueHandle_t uartRxQueue;


static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8000e4c:	b590      	push	{r4, r7, lr}
 8000e4e:	b089      	sub	sp, #36	@ 0x24
 8000e50:	af02      	add	r7, sp, #8
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000e58:	2300      	movs	r3, #0
 8000e5a:	617b      	str	r3, [r7, #20]
 8000e5c:	e029      	b.n	8000eb2 <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000e64:	68f9      	ldr	r1, [r7, #12]
 8000e66:	697a      	ldr	r2, [r7, #20]
 8000e68:	4613      	mov	r3, r2
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	4413      	add	r3, r2
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	440b      	add	r3, r1
 8000e72:	3304      	adds	r3, #4
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	461c      	mov	r4, r3
 8000e78:	68f9      	ldr	r1, [r7, #12]
 8000e7a:	697a      	ldr	r2, [r7, #20]
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	4413      	add	r3, r2
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	440b      	add	r3, r1
 8000e86:	330c      	adds	r3, #12
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	9300      	str	r3, [sp, #0]
 8000e8c:	4623      	mov	r3, r4
 8000e8e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ec8 <sh_help+0x7c>)
 8000e90:	2128      	movs	r1, #40	@ 0x28
 8000e92:	f008 fa0d 	bl	80092b0 <sniprintf>
 8000e96:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000e9e:	68fa      	ldr	r2, [r7, #12]
 8000ea0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000ea4:	6939      	ldr	r1, [r7, #16]
 8000ea6:	b289      	uxth	r1, r1
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	697a      	ldr	r2, [r7, #20]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	dbd0      	blt.n	8000e5e <sh_help+0x12>
	}

	return 0;
 8000ebc:	2300      	movs	r3, #0
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	371c      	adds	r7, #28
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd90      	pop	{r4, r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	0800a4fc 	.word	0x0800a4fc

08000ecc <uart2_transmit>:



void uart2_transmit(char * buf, uint16_t size){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	807b      	strh	r3, [r7, #2]

	HAL_UART_Transmit(&huart2,(uint8_t *)buf,size,1000);
 8000ed8:	887a      	ldrh	r2, [r7, #2]
 8000eda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ede:	6879      	ldr	r1, [r7, #4]
 8000ee0:	4803      	ldr	r0, [pc, #12]	@ (8000ef0 <uart2_transmit+0x24>)
 8000ee2:	f004 fdb3 	bl	8005a4c <HAL_UART_Transmit>

}
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200008b0 	.word	0x200008b0

08000ef4 <uart2_receive>:

void uart2_receive(uint8_t * carac){
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2,(uint8_t *)carac,1);
 8000efc:	2201      	movs	r2, #1
 8000efe:	6879      	ldr	r1, [r7, #4]
 8000f00:	4803      	ldr	r0, [pc, #12]	@ (8000f10 <uart2_receive+0x1c>)
 8000f02:	f004 fe2d 	bl	8005b60 <HAL_UART_Receive_IT>
}
 8000f06:	bf00      	nop
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	200008b0 	.word	0x200008b0

08000f14 <shell_init>:



void shell_init(h_shell_t * h_shell) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	int size = 0;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]
	h_shell->drv.uart=huart2;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4a25      	ldr	r2, [pc, #148]	@ (8000fc0 <shell_init+0xac>)
 8000f2a:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 8000f2e:	4611      	mov	r1, r2
 8000f30:	2288      	movs	r2, #136	@ 0x88
 8000f32:	4618      	mov	r0, r3
 8000f34:	f008 fb0f 	bl	8009556 <memcpy>
	h_shell->drv.receive=uart2_receive;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	4a22      	ldr	r2, [pc, #136]	@ (8000fc4 <shell_init+0xb0>)
 8000f3c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
	h_shell->drv.transmit=uart2_transmit;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	4a21      	ldr	r2, [pc, #132]	@ (8000fc8 <shell_init+0xb4>)
 8000f44:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

	h_shell->func_list_size = 0;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000f54:	4a1d      	ldr	r2, [pc, #116]	@ (8000fcc <shell_init+0xb8>)
 8000f56:	2128      	movs	r1, #40	@ 0x28
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f008 f9a9 	bl	80092b0 <sniprintf>
 8000f5e:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000f6c:	68f9      	ldr	r1, [r7, #12]
 8000f6e:	b289      	uxth	r1, r1
 8000f70:	4610      	mov	r0, r2
 8000f72:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000f7a:	4a15      	ldr	r2, [pc, #84]	@ (8000fd0 <shell_init+0xbc>)
 8000f7c:	2128      	movs	r1, #40	@ 0x28
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f008 f996 	bl	80092b0 <sniprintf>
 8000f84:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000f8c:	687a      	ldr	r2, [r7, #4]
 8000f8e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000f92:	68f9      	ldr	r1, [r7, #12]
 8000f94:	b289      	uxth	r1, r1
 8000f96:	4610      	mov	r0, r2
 8000f98:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd4 <shell_init+0xc0>)
 8000f9c:	4a0e      	ldr	r2, [pc, #56]	@ (8000fd8 <shell_init+0xc4>)
 8000f9e:	2168      	movs	r1, #104	@ 0x68
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f000 f81b 	bl	8000fdc <shell_add>

	h_shell->drv.receive(&h_shell->receive_car);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8000fac:	687a      	ldr	r2, [r7, #4]
 8000fae:	f502 7279 	add.w	r2, r2, #996	@ 0x3e4
 8000fb2:	4610      	mov	r0, r2
 8000fb4:	4798      	blx	r3
}
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	200008b0 	.word	0x200008b0
 8000fc4:	08000ef5 	.word	0x08000ef5
 8000fc8:	08000ecd 	.word	0x08000ecd
 8000fcc:	0800a508 	.word	0x0800a508
 8000fd0:	0800a530 	.word	0x0800a530
 8000fd4:	0800a554 	.word	0x0800a554
 8000fd8:	08000e4d 	.word	0x08000e4d

08000fdc <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	607a      	str	r2, [r7, #4]
 8000fe6:	603b      	str	r3, [r7, #0]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ff2:	dc27      	bgt.n	8001044 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	68f9      	ldr	r1, [r7, #12]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	4413      	add	r3, r2
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	440b      	add	r3, r1
 8001004:	3304      	adds	r3, #4
 8001006:	7afa      	ldrb	r2, [r7, #11]
 8001008:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	68f9      	ldr	r1, [r7, #12]
 8001010:	4613      	mov	r3, r2
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	4413      	add	r3, r2
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	440b      	add	r3, r1
 800101a:	3308      	adds	r3, #8
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	68f9      	ldr	r1, [r7, #12]
 8001026:	4613      	mov	r3, r2
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	4413      	add	r3, r2
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	440b      	add	r3, r1
 8001030:	330c      	adds	r3, #12
 8001032:	683a      	ldr	r2, [r7, #0]
 8001034:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	1c5a      	adds	r2, r3, #1
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	601a      	str	r2, [r3, #0]
		return 0;
 8001040:	2300      	movs	r3, #0
 8001042:	e001      	b.n	8001048 <shell_add+0x6c>
	}

	return -1;
 8001044:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001048:	4618      	mov	r0, r3
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <shell_exec>:




static int shell_exec(h_shell_t * h_shell, char * buf) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b090      	sub	sp, #64	@ 0x40
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001066:	2300      	movs	r3, #0
 8001068:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800106a:	e041      	b.n	80010f0 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 800106c:	6879      	ldr	r1, [r7, #4]
 800106e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001070:	4613      	mov	r3, r2
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	4413      	add	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	440b      	add	r3, r1
 800107a:	3304      	adds	r3, #4
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001082:	429a      	cmp	r2, r3
 8001084:	d131      	bne.n	80010ea <shell_exec+0x96>
			argc = 1;
 8001086:	2301      	movs	r3, #1
 8001088:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	637b      	str	r3, [r7, #52]	@ 0x34
 8001092:	e013      	b.n	80010bc <shell_exec+0x68>
				if(*p == ' ') {
 8001094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b20      	cmp	r3, #32
 800109a:	d10c      	bne.n	80010b6 <shell_exec+0x62>
					*p = '\0';
 800109c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800109e:	2200      	movs	r2, #0
 80010a0:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80010a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80010a4:	1c5a      	adds	r2, r3, #1
 80010a6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80010a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80010aa:	3201      	adds	r2, #1
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	3340      	adds	r3, #64	@ 0x40
 80010b0:	443b      	add	r3, r7
 80010b2:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80010b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010b8:	3301      	adds	r3, #1
 80010ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80010bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d002      	beq.n	80010ca <shell_exec+0x76>
 80010c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80010c6:	2b07      	cmp	r3, #7
 80010c8:	dde4      	ble.n	8001094 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80010ce:	4613      	mov	r3, r2
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	4413      	add	r3, r2
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	440b      	add	r3, r1
 80010d8:	3308      	adds	r3, #8
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f107 020c 	add.w	r2, r7, #12
 80010e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80010e2:	6878      	ldr	r0, [r7, #4]
 80010e4:	4798      	blx	r3
 80010e6:	4603      	mov	r3, r0
 80010e8:	e01d      	b.n	8001126 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80010ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010ec:	3301      	adds	r3, #1
 80010ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80010f6:	429a      	cmp	r2, r3
 80010f8:	dbb8      	blt.n	800106c <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001100:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001104:	4a0a      	ldr	r2, [pc, #40]	@ (8001130 <shell_exec+0xdc>)
 8001106:	2128      	movs	r1, #40	@ 0x28
 8001108:	f008 f8d2 	bl	80092b0 <sniprintf>
 800110c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001114:	687a      	ldr	r2, [r7, #4]
 8001116:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800111a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800111c:	b289      	uxth	r1, r1
 800111e:	4610      	mov	r0, r2
 8001120:	4798      	blx	r3
	return -1;
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001126:	4618      	mov	r0, r3
 8001128:	3740      	adds	r7, #64	@ 0x40
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	0800a55c 	.word	0x0800a55c

08001134 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";


int shell_run(h_shell_t * h_shell) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8001140:	2300      	movs	r3, #0
 8001142:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800114a:	2102      	movs	r1, #2
 800114c:	483d      	ldr	r0, [pc, #244]	@ (8001244 <shell_run+0x110>)
 800114e:	4798      	blx	r3
		reading = 1;
 8001150:	2301      	movs	r3, #1
 8001152:	617b      	str	r3, [r7, #20]

		while(reading) {
 8001154:	e06a      	b.n	800122c <shell_run+0xf8>
			char c;
            if (xQueueReceive(uartRxQueue, &c, 1000) != pdTRUE) {
 8001156:	4b3c      	ldr	r3, [pc, #240]	@ (8001248 <shell_run+0x114>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f107 010b 	add.w	r1, r7, #11
 800115e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001162:	4618      	mov	r0, r3
 8001164:	f006 faa4 	bl	80076b0 <xQueueReceive>
 8001168:	4603      	mov	r3, r0
 800116a:	2b01      	cmp	r3, #1
 800116c:	d15b      	bne.n	8001226 <shell_run+0xf2>
                continue;
            }
			int size;

			switch (c) {
 800116e:	7afb      	ldrb	r3, [r7, #11]
 8001170:	2b08      	cmp	r3, #8
 8001172:	d036      	beq.n	80011e2 <shell_run+0xae>
 8001174:	2b0d      	cmp	r3, #13
 8001176:	d141      	bne.n	80011fc <shell_run+0xc8>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800117e:	4a33      	ldr	r2, [pc, #204]	@ (800124c <shell_run+0x118>)
 8001180:	2128      	movs	r1, #40	@ 0x28
 8001182:	4618      	mov	r0, r3
 8001184:	f008 f894 	bl	80092b0 <sniprintf>
 8001188:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001196:	68f9      	ldr	r1, [r7, #12]
 8001198:	b289      	uxth	r1, r1
 800119a:	4610      	mov	r0, r2
 800119c:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	1c5a      	adds	r2, r3, #1
 80011a2:	613a      	str	r2, [r7, #16]
 80011a4:	687a      	ldr	r2, [r7, #4]
 80011a6:	4413      	add	r3, r2
 80011a8:	2200      	movs	r2, #0
 80011aa:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80011ba:	4a25      	ldr	r2, [pc, #148]	@ (8001250 <shell_run+0x11c>)
 80011bc:	2128      	movs	r1, #40	@ 0x28
 80011be:	f008 f877 	bl	80092b0 <sniprintf>
 80011c2:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80011d0:	68f9      	ldr	r1, [r7, #12]
 80011d2:	b289      	uxth	r1, r1
 80011d4:	4610      	mov	r0, r2
 80011d6:	4798      	blx	r3
				reading = 0;        //exit read loop
 80011d8:	2300      	movs	r3, #0
 80011da:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 80011dc:	2300      	movs	r3, #0
 80011de:	613b      	str	r3, [r7, #16]
				break;
 80011e0:	e024      	b.n	800122c <shell_run+0xf8>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	dd20      	ble.n	800122a <shell_run+0xf6>
					pos--;          //remove it in buffer
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80011f4:	2103      	movs	r1, #3
 80011f6:	4817      	ldr	r0, [pc, #92]	@ (8001254 <shell_run+0x120>)
 80011f8:	4798      	blx	r3
				}
				break;
 80011fa:	e016      	b.n	800122a <shell_run+0xf6>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	2b27      	cmp	r3, #39	@ 0x27
 8001200:	dc14      	bgt.n	800122c <shell_run+0xf8>
					h_shell->drv.transmit(&c, 1);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001208:	f107 020b 	add.w	r2, r7, #11
 800120c:	2101      	movs	r1, #1
 800120e:	4610      	mov	r0, r2
 8001210:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1c5a      	adds	r2, r3, #1
 8001216:	613a      	str	r2, [r7, #16]
 8001218:	7af9      	ldrb	r1, [r7, #11]
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	4413      	add	r3, r2
 800121e:	460a      	mov	r2, r1
 8001220:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 8001224:	e002      	b.n	800122c <shell_run+0xf8>
                continue;
 8001226:	bf00      	nop
 8001228:	e000      	b.n	800122c <shell_run+0xf8>
				break;
 800122a:	bf00      	nop
		while(reading) {
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d191      	bne.n	8001156 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8001238:	4619      	mov	r1, r3
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff ff0a 	bl	8001054 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 8001240:	e780      	b.n	8001144 <shell_run+0x10>
 8001242:	bf00      	nop
 8001244:	0800a58c 	.word	0x0800a58c
 8001248:	20000088 	.word	0x20000088
 800124c:	0800a574 	.word	0x0800a574
 8001250:	0800a578 	.word	0x0800a578
 8001254:	0800a588 	.word	0x0800a588

08001258 <shell_uart_isr>:
	}
	return 0;
}


void shell_uart_isr(h_shell_t * h_shell){
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
	xQueueSendFromISR(uartRxQueue, &h_shell->receive_car, &xHigherPriorityTaskWoken);
 8001264:	4b10      	ldr	r3, [pc, #64]	@ (80012a8 <shell_uart_isr+0x50>)
 8001266:	6818      	ldr	r0, [r3, #0]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f503 7179 	add.w	r1, r3, #996	@ 0x3e4
 800126e:	f107 020c 	add.w	r2, r7, #12
 8001272:	2300      	movs	r3, #0
 8001274:	f006 f97e 	bl	8007574 <xQueueGenericSendFromISR>
	h_shell->drv.receive(&h_shell->receive_car);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	f502 7279 	add.w	r2, r2, #996	@ 0x3e4
 8001284:	4610      	mov	r0, r2
 8001286:	4798      	blx	r3
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d007      	beq.n	800129e <shell_uart_isr+0x46>
 800128e:	4b07      	ldr	r3, [pc, #28]	@ (80012ac <shell_uart_isr+0x54>)
 8001290:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	f3bf 8f4f 	dsb	sy
 800129a:	f3bf 8f6f 	isb	sy


}
 800129e:	bf00      	nop
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000088 	.word	0x20000088
 80012ac:	e000ed04 	.word	0xe000ed04

080012b0 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80012b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012b6:	4a1c      	ldr	r2, [pc, #112]	@ (8001328 <MX_SPI3_Init+0x78>)
 80012b8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80012ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012c0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80012c2:	4b18      	ldr	r3, [pc, #96]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80012c8:	4b16      	ldr	r3, [pc, #88]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012ca:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80012ce:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012d0:	4b14      	ldr	r3, [pc, #80]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012d6:	4b13      	ldr	r3, [pc, #76]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012d8:	2200      	movs	r2, #0
 80012da:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80012dc:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012e2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80012e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012e6:	2218      	movs	r2, #24
 80012e8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80012f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80012fc:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <MX_SPI3_Init+0x74>)
 80012fe:	2207      	movs	r2, #7
 8001300:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001302:	4b08      	ldr	r3, [pc, #32]	@ (8001324 <MX_SPI3_Init+0x74>)
 8001304:	2200      	movs	r2, #0
 8001306:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001308:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <MX_SPI3_Init+0x74>)
 800130a:	2208      	movs	r2, #8
 800130c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800130e:	4805      	ldr	r0, [pc, #20]	@ (8001324 <MX_SPI3_Init+0x74>)
 8001310:	f003 faec 	bl	80048ec <HAL_SPI_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800131a:	f7ff fcd1 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	200007fc 	.word	0x200007fc
 8001328:	40003c00 	.word	0x40003c00

0800132c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08a      	sub	sp, #40	@ 0x28
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 0314 	add.w	r3, r7, #20
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a25      	ldr	r2, [pc, #148]	@ (80013e0 <HAL_SPI_MspInit+0xb4>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d144      	bne.n	80013d8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800134e:	4b25      	ldr	r3, [pc, #148]	@ (80013e4 <HAL_SPI_MspInit+0xb8>)
 8001350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001352:	4a24      	ldr	r2, [pc, #144]	@ (80013e4 <HAL_SPI_MspInit+0xb8>)
 8001354:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001358:	6593      	str	r3, [r2, #88]	@ 0x58
 800135a:	4b22      	ldr	r3, [pc, #136]	@ (80013e4 <HAL_SPI_MspInit+0xb8>)
 800135c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800135e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001366:	4b1f      	ldr	r3, [pc, #124]	@ (80013e4 <HAL_SPI_MspInit+0xb8>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	4a1e      	ldr	r2, [pc, #120]	@ (80013e4 <HAL_SPI_MspInit+0xb8>)
 800136c:	f043 0304 	orr.w	r3, r3, #4
 8001370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001372:	4b1c      	ldr	r3, [pc, #112]	@ (80013e4 <HAL_SPI_MspInit+0xb8>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	f003 0304 	and.w	r3, r3, #4
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800137e:	4b19      	ldr	r3, [pc, #100]	@ (80013e4 <HAL_SPI_MspInit+0xb8>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001382:	4a18      	ldr	r2, [pc, #96]	@ (80013e4 <HAL_SPI_MspInit+0xb8>)
 8001384:	f043 0302 	orr.w	r3, r3, #2
 8001388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138a:	4b16      	ldr	r3, [pc, #88]	@ (80013e4 <HAL_SPI_MspInit+0xb8>)
 800138c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	60bb      	str	r3, [r7, #8]
 8001394:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001396:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800139a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139c:	2302      	movs	r3, #2
 800139e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	2300      	movs	r3, #0
 80013a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a4:	2303      	movs	r3, #3
 80013a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013a8:	2306      	movs	r3, #6
 80013aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	4619      	mov	r1, r3
 80013b2:	480d      	ldr	r0, [pc, #52]	@ (80013e8 <HAL_SPI_MspInit+0xbc>)
 80013b4:	f000 fc30 	bl	8001c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80013b8:	2320      	movs	r3, #32
 80013ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013bc:	2302      	movs	r3, #2
 80013be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c4:	2303      	movs	r3, #3
 80013c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013c8:	2306      	movs	r3, #6
 80013ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	4806      	ldr	r0, [pc, #24]	@ (80013ec <HAL_SPI_MspInit+0xc0>)
 80013d4:	f000 fc20 	bl	8001c18 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80013d8:	bf00      	nop
 80013da:	3728      	adds	r7, #40	@ 0x28
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40003c00 	.word	0x40003c00
 80013e4:	40021000 	.word	0x40021000
 80013e8:	48000800 	.word	0x48000800
 80013ec:	48000400 	.word	0x48000400

080013f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013f6:	4b11      	ldr	r3, [pc, #68]	@ (800143c <HAL_MspInit+0x4c>)
 80013f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013fa:	4a10      	ldr	r2, [pc, #64]	@ (800143c <HAL_MspInit+0x4c>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	6613      	str	r3, [r2, #96]	@ 0x60
 8001402:	4b0e      	ldr	r3, [pc, #56]	@ (800143c <HAL_MspInit+0x4c>)
 8001404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800140e:	4b0b      	ldr	r3, [pc, #44]	@ (800143c <HAL_MspInit+0x4c>)
 8001410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001412:	4a0a      	ldr	r2, [pc, #40]	@ (800143c <HAL_MspInit+0x4c>)
 8001414:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001418:	6593      	str	r3, [r2, #88]	@ 0x58
 800141a:	4b08      	ldr	r3, [pc, #32]	@ (800143c <HAL_MspInit+0x4c>)
 800141c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001422:	603b      	str	r3, [r7, #0]
 8001424:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001426:	2200      	movs	r2, #0
 8001428:	210f      	movs	r1, #15
 800142a:	f06f 0001 	mvn.w	r0, #1
 800142e:	f000 fb49 	bl	8001ac4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40021000 	.word	0x40021000

08001440 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b08c      	sub	sp, #48	@ 0x30
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001448:	2300      	movs	r3, #0
 800144a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800144e:	4b2e      	ldr	r3, [pc, #184]	@ (8001508 <HAL_InitTick+0xc8>)
 8001450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001452:	4a2d      	ldr	r2, [pc, #180]	@ (8001508 <HAL_InitTick+0xc8>)
 8001454:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001458:	6613      	str	r3, [r2, #96]	@ 0x60
 800145a:	4b2b      	ldr	r3, [pc, #172]	@ (8001508 <HAL_InitTick+0xc8>)
 800145c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800145e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001462:	60bb      	str	r3, [r7, #8]
 8001464:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001466:	f107 020c 	add.w	r2, r7, #12
 800146a:	f107 0310 	add.w	r3, r7, #16
 800146e:	4611      	mov	r1, r2
 8001470:	4618      	mov	r0, r3
 8001472:	f001 fce3 	bl	8002e3c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001476:	f001 fccb 	bl	8002e10 <HAL_RCC_GetPCLK2Freq>
 800147a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800147c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800147e:	4a23      	ldr	r2, [pc, #140]	@ (800150c <HAL_InitTick+0xcc>)
 8001480:	fba2 2303 	umull	r2, r3, r2, r3
 8001484:	0c9b      	lsrs	r3, r3, #18
 8001486:	3b01      	subs	r3, #1
 8001488:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800148a:	4b21      	ldr	r3, [pc, #132]	@ (8001510 <HAL_InitTick+0xd0>)
 800148c:	4a21      	ldr	r2, [pc, #132]	@ (8001514 <HAL_InitTick+0xd4>)
 800148e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001490:	4b1f      	ldr	r3, [pc, #124]	@ (8001510 <HAL_InitTick+0xd0>)
 8001492:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001496:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001498:	4a1d      	ldr	r2, [pc, #116]	@ (8001510 <HAL_InitTick+0xd0>)
 800149a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800149c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800149e:	4b1c      	ldr	r3, [pc, #112]	@ (8001510 <HAL_InitTick+0xd0>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001510 <HAL_InitTick+0xd0>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014aa:	4b19      	ldr	r3, [pc, #100]	@ (8001510 <HAL_InitTick+0xd0>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80014b0:	4817      	ldr	r0, [pc, #92]	@ (8001510 <HAL_InitTick+0xd0>)
 80014b2:	f003 ffb7 	bl	8005424 <HAL_TIM_Base_Init>
 80014b6:	4603      	mov	r3, r0
 80014b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80014bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d11b      	bne.n	80014fc <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80014c4:	4812      	ldr	r0, [pc, #72]	@ (8001510 <HAL_InitTick+0xd0>)
 80014c6:	f004 f80f 	bl	80054e8 <HAL_TIM_Base_Start_IT>
 80014ca:	4603      	mov	r3, r0
 80014cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80014d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d111      	bne.n	80014fc <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80014d8:	2019      	movs	r0, #25
 80014da:	f000 fb0f 	bl	8001afc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2b0f      	cmp	r3, #15
 80014e2:	d808      	bhi.n	80014f6 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80014e4:	2200      	movs	r2, #0
 80014e6:	6879      	ldr	r1, [r7, #4]
 80014e8:	2019      	movs	r0, #25
 80014ea:	f000 faeb 	bl	8001ac4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001518 <HAL_InitTick+0xd8>)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	e002      	b.n	80014fc <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80014fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001500:	4618      	mov	r0, r3
 8001502:	3730      	adds	r7, #48	@ 0x30
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40021000 	.word	0x40021000
 800150c:	431bde83 	.word	0x431bde83
 8001510:	20000860 	.word	0x20000860
 8001514:	40012c00 	.word	0x40012c00
 8001518:	20000004 	.word	0x20000004

0800151c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <NMI_Handler+0x4>

08001524 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001528:	bf00      	nop
 800152a:	e7fd      	b.n	8001528 <HardFault_Handler+0x4>

0800152c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001530:	bf00      	nop
 8001532:	e7fd      	b.n	8001530 <MemManage_Handler+0x4>

08001534 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <BusFault_Handler+0x4>

0800153c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001540:	bf00      	nop
 8001542:	e7fd      	b.n	8001540 <UsageFault_Handler+0x4>

08001544 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
	...

08001554 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001558:	4802      	ldr	r0, [pc, #8]	@ (8001564 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800155a:	f004 f835 	bl	80055c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000860 	.word	0x20000860

08001568 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800156c:	4802      	ldr	r0, [pc, #8]	@ (8001578 <USART2_IRQHandler+0x10>)
 800156e:	f004 fb43 	bl	8005bf8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	200008b0 	.word	0x200008b0

0800157c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]
 800158c:	e00a      	b.n	80015a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800158e:	f3af 8000 	nop.w
 8001592:	4601      	mov	r1, r0
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	1c5a      	adds	r2, r3, #1
 8001598:	60ba      	str	r2, [r7, #8]
 800159a:	b2ca      	uxtb	r2, r1
 800159c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	3301      	adds	r3, #1
 80015a2:	617b      	str	r3, [r7, #20]
 80015a4:	697a      	ldr	r2, [r7, #20]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	dbf0      	blt.n	800158e <_read+0x12>
  }

  return len;
 80015ac:	687b      	ldr	r3, [r7, #4]
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b086      	sub	sp, #24
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	60f8      	str	r0, [r7, #12]
 80015be:	60b9      	str	r1, [r7, #8]
 80015c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]
 80015c6:	e009      	b.n	80015dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	1c5a      	adds	r2, r3, #1
 80015cc:	60ba      	str	r2, [r7, #8]
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff fadd 	bl	8000b90 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	3301      	adds	r3, #1
 80015da:	617b      	str	r3, [r7, #20]
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	dbf1      	blt.n	80015c8 <_write+0x12>
  }
  return len;
 80015e4:	687b      	ldr	r3, [r7, #4]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <_close>:

int _close(int file)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b083      	sub	sp, #12
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr

08001606 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001606:	b480      	push	{r7}
 8001608:	b083      	sub	sp, #12
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
 800160e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001616:	605a      	str	r2, [r3, #4]
  return 0;
 8001618:	2300      	movs	r3, #0
}
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <_isatty>:

int _isatty(int file)
{
 8001626:	b480      	push	{r7}
 8001628:	b083      	sub	sp, #12
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800162e:	2301      	movs	r3, #1
}
 8001630:	4618      	mov	r0, r3
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800163c:	b480      	push	{r7}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
	...

08001658 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001660:	4a14      	ldr	r2, [pc, #80]	@ (80016b4 <_sbrk+0x5c>)
 8001662:	4b15      	ldr	r3, [pc, #84]	@ (80016b8 <_sbrk+0x60>)
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800166c:	4b13      	ldr	r3, [pc, #76]	@ (80016bc <_sbrk+0x64>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d102      	bne.n	800167a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001674:	4b11      	ldr	r3, [pc, #68]	@ (80016bc <_sbrk+0x64>)
 8001676:	4a12      	ldr	r2, [pc, #72]	@ (80016c0 <_sbrk+0x68>)
 8001678:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800167a:	4b10      	ldr	r3, [pc, #64]	@ (80016bc <_sbrk+0x64>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4413      	add	r3, r2
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	429a      	cmp	r2, r3
 8001686:	d207      	bcs.n	8001698 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001688:	f007 ff38 	bl	80094fc <__errno>
 800168c:	4603      	mov	r3, r0
 800168e:	220c      	movs	r2, #12
 8001690:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001692:	f04f 33ff 	mov.w	r3, #4294967295
 8001696:	e009      	b.n	80016ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001698:	4b08      	ldr	r3, [pc, #32]	@ (80016bc <_sbrk+0x64>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800169e:	4b07      	ldr	r3, [pc, #28]	@ (80016bc <_sbrk+0x64>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4413      	add	r3, r2
 80016a6:	4a05      	ldr	r2, [pc, #20]	@ (80016bc <_sbrk+0x64>)
 80016a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016aa:	68fb      	ldr	r3, [r7, #12]
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3718      	adds	r7, #24
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20018000 	.word	0x20018000
 80016b8:	00000400 	.word	0x00000400
 80016bc:	200008ac 	.word	0x200008ac
 80016c0:	200032f0 	.word	0x200032f0

080016c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016c8:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <SystemInit+0x20>)
 80016ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016ce:	4a05      	ldr	r2, [pc, #20]	@ (80016e4 <SystemInit+0x20>)
 80016d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016ec:	4b14      	ldr	r3, [pc, #80]	@ (8001740 <MX_USART2_UART_Init+0x58>)
 80016ee:	4a15      	ldr	r2, [pc, #84]	@ (8001744 <MX_USART2_UART_Init+0x5c>)
 80016f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016f2:	4b13      	ldr	r3, [pc, #76]	@ (8001740 <MX_USART2_UART_Init+0x58>)
 80016f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016fa:	4b11      	ldr	r3, [pc, #68]	@ (8001740 <MX_USART2_UART_Init+0x58>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001700:	4b0f      	ldr	r3, [pc, #60]	@ (8001740 <MX_USART2_UART_Init+0x58>)
 8001702:	2200      	movs	r2, #0
 8001704:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001706:	4b0e      	ldr	r3, [pc, #56]	@ (8001740 <MX_USART2_UART_Init+0x58>)
 8001708:	2200      	movs	r2, #0
 800170a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800170c:	4b0c      	ldr	r3, [pc, #48]	@ (8001740 <MX_USART2_UART_Init+0x58>)
 800170e:	220c      	movs	r2, #12
 8001710:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001712:	4b0b      	ldr	r3, [pc, #44]	@ (8001740 <MX_USART2_UART_Init+0x58>)
 8001714:	2200      	movs	r2, #0
 8001716:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001718:	4b09      	ldr	r3, [pc, #36]	@ (8001740 <MX_USART2_UART_Init+0x58>)
 800171a:	2200      	movs	r2, #0
 800171c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800171e:	4b08      	ldr	r3, [pc, #32]	@ (8001740 <MX_USART2_UART_Init+0x58>)
 8001720:	2200      	movs	r2, #0
 8001722:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001724:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <MX_USART2_UART_Init+0x58>)
 8001726:	2200      	movs	r2, #0
 8001728:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800172a:	4805      	ldr	r0, [pc, #20]	@ (8001740 <MX_USART2_UART_Init+0x58>)
 800172c:	f004 f940 	bl	80059b0 <HAL_UART_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001736:	f7ff fac3 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	200008b0 	.word	0x200008b0
 8001744:	40004400 	.word	0x40004400

08001748 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b0ac      	sub	sp, #176	@ 0xb0
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001750:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001760:	f107 0314 	add.w	r3, r7, #20
 8001764:	2288      	movs	r2, #136	@ 0x88
 8001766:	2100      	movs	r1, #0
 8001768:	4618      	mov	r0, r3
 800176a:	f007 fe1a 	bl	80093a2 <memset>
  if(uartHandle->Instance==USART2)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a25      	ldr	r2, [pc, #148]	@ (8001808 <HAL_UART_MspInit+0xc0>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d143      	bne.n	8001800 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001778:	2302      	movs	r3, #2
 800177a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800177c:	2300      	movs	r3, #0
 800177e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	4618      	mov	r0, r3
 8001786:	f001 fbeb 	bl	8002f60 <HAL_RCCEx_PeriphCLKConfig>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001790:	f7ff fa96 	bl	8000cc0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001794:	4b1d      	ldr	r3, [pc, #116]	@ (800180c <HAL_UART_MspInit+0xc4>)
 8001796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001798:	4a1c      	ldr	r2, [pc, #112]	@ (800180c <HAL_UART_MspInit+0xc4>)
 800179a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800179e:	6593      	str	r3, [r2, #88]	@ 0x58
 80017a0:	4b1a      	ldr	r3, [pc, #104]	@ (800180c <HAL_UART_MspInit+0xc4>)
 80017a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ac:	4b17      	ldr	r3, [pc, #92]	@ (800180c <HAL_UART_MspInit+0xc4>)
 80017ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b0:	4a16      	ldr	r2, [pc, #88]	@ (800180c <HAL_UART_MspInit+0xc4>)
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b8:	4b14      	ldr	r3, [pc, #80]	@ (800180c <HAL_UART_MspInit+0xc4>)
 80017ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017c4:	230c      	movs	r3, #12
 80017c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ca:	2302      	movs	r3, #2
 80017cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d6:	2303      	movs	r3, #3
 80017d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017dc:	2307      	movs	r3, #7
 80017de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017e6:	4619      	mov	r1, r3
 80017e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ec:	f000 fa14 	bl	8001c18 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80017f0:	2200      	movs	r2, #0
 80017f2:	2105      	movs	r1, #5
 80017f4:	2026      	movs	r0, #38	@ 0x26
 80017f6:	f000 f965 	bl	8001ac4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017fa:	2026      	movs	r0, #38	@ 0x26
 80017fc:	f000 f97e 	bl	8001afc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001800:	bf00      	nop
 8001802:	37b0      	adds	r7, #176	@ 0xb0
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	40004400 	.word	0x40004400
 800180c:	40021000 	.word	0x40021000

08001810 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a04      	ldr	r2, [pc, #16]	@ (8001830 <HAL_UART_RxCpltCallback+0x20>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d102      	bne.n	8001828 <HAL_UART_RxCpltCallback+0x18>
    {
    	shell_uart_isr(&shellstruct);
 8001822:	4804      	ldr	r0, [pc, #16]	@ (8001834 <HAL_UART_RxCpltCallback+0x24>)
 8001824:	f7ff fd18 	bl	8001258 <shell_uart_isr>
    }
}
 8001828:	bf00      	nop
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40004400 	.word	0x40004400
 8001834:	2000038c 	.word	0x2000038c

08001838 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001838:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001870 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800183c:	f7ff ff42 	bl	80016c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001840:	480c      	ldr	r0, [pc, #48]	@ (8001874 <LoopForever+0x6>)
  ldr r1, =_edata
 8001842:	490d      	ldr	r1, [pc, #52]	@ (8001878 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001844:	4a0d      	ldr	r2, [pc, #52]	@ (800187c <LoopForever+0xe>)
  movs r3, #0
 8001846:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001848:	e002      	b.n	8001850 <LoopCopyDataInit>

0800184a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800184a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800184c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800184e:	3304      	adds	r3, #4

08001850 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001850:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001852:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001854:	d3f9      	bcc.n	800184a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001856:	4a0a      	ldr	r2, [pc, #40]	@ (8001880 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001858:	4c0a      	ldr	r4, [pc, #40]	@ (8001884 <LoopForever+0x16>)
  movs r3, #0
 800185a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800185c:	e001      	b.n	8001862 <LoopFillZerobss>

0800185e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800185e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001860:	3204      	adds	r2, #4

08001862 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001862:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001864:	d3fb      	bcc.n	800185e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001866:	f007 fe4f 	bl	8009508 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800186a:	f7ff f9a3 	bl	8000bb4 <main>

0800186e <LoopForever>:

LoopForever:
    b LoopForever
 800186e:	e7fe      	b.n	800186e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001870:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001878:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800187c:	0800a61c 	.word	0x0800a61c
  ldr r2, =_sbss
 8001880:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001884:	200032ec 	.word	0x200032ec

08001888 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001888:	e7fe      	b.n	8001888 <ADC1_2_IRQHandler>
	...

0800188c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001892:	2300      	movs	r3, #0
 8001894:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001896:	4b0c      	ldr	r3, [pc, #48]	@ (80018c8 <HAL_Init+0x3c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a0b      	ldr	r2, [pc, #44]	@ (80018c8 <HAL_Init+0x3c>)
 800189c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018a0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018a2:	2003      	movs	r0, #3
 80018a4:	f000 f903 	bl	8001aae <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018a8:	200f      	movs	r0, #15
 80018aa:	f7ff fdc9 	bl	8001440 <HAL_InitTick>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d002      	beq.n	80018ba <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	71fb      	strb	r3, [r7, #7]
 80018b8:	e001      	b.n	80018be <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018ba:	f7ff fd99 	bl	80013f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018be:	79fb      	ldrb	r3, [r7, #7]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40022000 	.word	0x40022000

080018cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018d0:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <HAL_IncTick+0x20>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	461a      	mov	r2, r3
 80018d6:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <HAL_IncTick+0x24>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4413      	add	r3, r2
 80018dc:	4a04      	ldr	r2, [pc, #16]	@ (80018f0 <HAL_IncTick+0x24>)
 80018de:	6013      	str	r3, [r2, #0]
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	20000008 	.word	0x20000008
 80018f0:	20000938 	.word	0x20000938

080018f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  return uwTick;
 80018f8:	4b03      	ldr	r3, [pc, #12]	@ (8001908 <HAL_GetTick+0x14>)
 80018fa:	681b      	ldr	r3, [r3, #0]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	20000938 	.word	0x20000938

0800190c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001914:	f7ff ffee 	bl	80018f4 <HAL_GetTick>
 8001918:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001924:	d005      	beq.n	8001932 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001926:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <HAL_Delay+0x44>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	461a      	mov	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	4413      	add	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001932:	bf00      	nop
 8001934:	f7ff ffde 	bl	80018f4 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	429a      	cmp	r2, r3
 8001942:	d8f7      	bhi.n	8001934 <HAL_Delay+0x28>
  {
  }
}
 8001944:	bf00      	nop
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000008 	.word	0x20000008

08001954 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f003 0307 	and.w	r3, r3, #7
 8001962:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001964:	4b0c      	ldr	r3, [pc, #48]	@ (8001998 <__NVIC_SetPriorityGrouping+0x44>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800196a:	68ba      	ldr	r2, [r7, #8]
 800196c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001970:	4013      	ands	r3, r2
 8001972:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800197c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001980:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001984:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001986:	4a04      	ldr	r2, [pc, #16]	@ (8001998 <__NVIC_SetPriorityGrouping+0x44>)
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	60d3      	str	r3, [r2, #12]
}
 800198c:	bf00      	nop
 800198e:	3714      	adds	r7, #20
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr
 8001998:	e000ed00 	.word	0xe000ed00

0800199c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019a0:	4b04      	ldr	r3, [pc, #16]	@ (80019b4 <__NVIC_GetPriorityGrouping+0x18>)
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	0a1b      	lsrs	r3, r3, #8
 80019a6:	f003 0307 	and.w	r3, r3, #7
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	db0b      	blt.n	80019e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	f003 021f 	and.w	r2, r3, #31
 80019d0:	4907      	ldr	r1, [pc, #28]	@ (80019f0 <__NVIC_EnableIRQ+0x38>)
 80019d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d6:	095b      	lsrs	r3, r3, #5
 80019d8:	2001      	movs	r0, #1
 80019da:	fa00 f202 	lsl.w	r2, r0, r2
 80019de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	e000e100 	.word	0xe000e100

080019f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	6039      	str	r1, [r7, #0]
 80019fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	db0a      	blt.n	8001a1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	b2da      	uxtb	r2, r3
 8001a0c:	490c      	ldr	r1, [pc, #48]	@ (8001a40 <__NVIC_SetPriority+0x4c>)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	0112      	lsls	r2, r2, #4
 8001a14:	b2d2      	uxtb	r2, r2
 8001a16:	440b      	add	r3, r1
 8001a18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a1c:	e00a      	b.n	8001a34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	4908      	ldr	r1, [pc, #32]	@ (8001a44 <__NVIC_SetPriority+0x50>)
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	f003 030f 	and.w	r3, r3, #15
 8001a2a:	3b04      	subs	r3, #4
 8001a2c:	0112      	lsls	r2, r2, #4
 8001a2e:	b2d2      	uxtb	r2, r2
 8001a30:	440b      	add	r3, r1
 8001a32:	761a      	strb	r2, [r3, #24]
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	e000e100 	.word	0xe000e100
 8001a44:	e000ed00 	.word	0xe000ed00

08001a48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b089      	sub	sp, #36	@ 0x24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f003 0307 	and.w	r3, r3, #7
 8001a5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	f1c3 0307 	rsb	r3, r3, #7
 8001a62:	2b04      	cmp	r3, #4
 8001a64:	bf28      	it	cs
 8001a66:	2304      	movcs	r3, #4
 8001a68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	2b06      	cmp	r3, #6
 8001a70:	d902      	bls.n	8001a78 <NVIC_EncodePriority+0x30>
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	3b03      	subs	r3, #3
 8001a76:	e000      	b.n	8001a7a <NVIC_EncodePriority+0x32>
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	fa02 f303 	lsl.w	r3, r2, r3
 8001a86:	43da      	mvns	r2, r3
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	401a      	ands	r2, r3
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a90:	f04f 31ff 	mov.w	r1, #4294967295
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9a:	43d9      	mvns	r1, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa0:	4313      	orrs	r3, r2
         );
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3724      	adds	r7, #36	@ 0x24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f7ff ff4c 	bl	8001954 <__NVIC_SetPriorityGrouping>
}
 8001abc:	bf00      	nop
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	60b9      	str	r1, [r7, #8]
 8001ace:	607a      	str	r2, [r7, #4]
 8001ad0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ad6:	f7ff ff61 	bl	800199c <__NVIC_GetPriorityGrouping>
 8001ada:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	68b9      	ldr	r1, [r7, #8]
 8001ae0:	6978      	ldr	r0, [r7, #20]
 8001ae2:	f7ff ffb1 	bl	8001a48 <NVIC_EncodePriority>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aec:	4611      	mov	r1, r2
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff ff80 	bl	80019f4 <__NVIC_SetPriority>
}
 8001af4:	bf00      	nop
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4603      	mov	r3, r0
 8001b04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff ff54 	bl	80019b8 <__NVIC_EnableIRQ>
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b20:	2300      	movs	r3, #0
 8001b22:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d008      	beq.n	8001b42 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2204      	movs	r2, #4
 8001b34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e022      	b.n	8001b88 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f022 020e 	bic.w	r2, r2, #14
 8001b50:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f022 0201 	bic.w	r2, r2, #1
 8001b60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b66:	f003 021c 	and.w	r2, r3, #28
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6e:	2101      	movs	r1, #1
 8001b70:	fa01 f202 	lsl.w	r2, r1, r2
 8001b74:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2201      	movs	r2, #1
 8001b7a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001b86:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3714      	adds	r7, #20
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d005      	beq.n	8001bb8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2204      	movs	r2, #4
 8001bb0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	73fb      	strb	r3, [r7, #15]
 8001bb6:	e029      	b.n	8001c0c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f022 020e 	bic.w	r2, r2, #14
 8001bc6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f022 0201 	bic.w	r2, r2, #1
 8001bd6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bdc:	f003 021c 	and.w	r2, r3, #28
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be4:	2101      	movs	r1, #1
 8001be6:	fa01 f202 	lsl.w	r2, r1, r2
 8001bea:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d003      	beq.n	8001c0c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	4798      	blx	r3
    }
  }
  return status;
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3710      	adds	r7, #16
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
	...

08001c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b087      	sub	sp, #28
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c26:	e17f      	b.n	8001f28 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	2101      	movs	r1, #1
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	fa01 f303 	lsl.w	r3, r1, r3
 8001c34:	4013      	ands	r3, r2
 8001c36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 8171 	beq.w	8001f22 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d005      	beq.n	8001c58 <HAL_GPIO_Init+0x40>
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 0303 	and.w	r3, r3, #3
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d130      	bne.n	8001cba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	2203      	movs	r2, #3
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	68da      	ldr	r2, [r3, #12]
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c8e:	2201      	movs	r2, #1
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	091b      	lsrs	r3, r3, #4
 8001ca4:	f003 0201 	and.w	r2, r3, #1
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f003 0303 	and.w	r3, r3, #3
 8001cc2:	2b03      	cmp	r3, #3
 8001cc4:	d118      	bne.n	8001cf8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001ccc:	2201      	movs	r2, #1
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	43db      	mvns	r3, r3
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	08db      	lsrs	r3, r3, #3
 8001ce2:	f003 0201 	and.w	r2, r3, #1
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	693a      	ldr	r2, [r7, #16]
 8001cf6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f003 0303 	and.w	r3, r3, #3
 8001d00:	2b03      	cmp	r3, #3
 8001d02:	d017      	beq.n	8001d34 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	2203      	movs	r2, #3
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	43db      	mvns	r3, r3
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	fa02 f303 	lsl.w	r3, r2, r3
 8001d28:	693a      	ldr	r2, [r7, #16]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f003 0303 	and.w	r3, r3, #3
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d123      	bne.n	8001d88 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	08da      	lsrs	r2, r3, #3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3208      	adds	r2, #8
 8001d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	f003 0307 	and.w	r3, r3, #7
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	220f      	movs	r2, #15
 8001d58:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	4013      	ands	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	691a      	ldr	r2, [r3, #16]
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	f003 0307 	and.w	r3, r3, #7
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	08da      	lsrs	r2, r3, #3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	3208      	adds	r2, #8
 8001d82:	6939      	ldr	r1, [r7, #16]
 8001d84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	2203      	movs	r2, #3
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f003 0203 	and.w	r2, r3, #3
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	693a      	ldr	r2, [r7, #16]
 8001dba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f000 80ac 	beq.w	8001f22 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dca:	4b5f      	ldr	r3, [pc, #380]	@ (8001f48 <HAL_GPIO_Init+0x330>)
 8001dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dce:	4a5e      	ldr	r2, [pc, #376]	@ (8001f48 <HAL_GPIO_Init+0x330>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dd6:	4b5c      	ldr	r3, [pc, #368]	@ (8001f48 <HAL_GPIO_Init+0x330>)
 8001dd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	60bb      	str	r3, [r7, #8]
 8001de0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001de2:	4a5a      	ldr	r2, [pc, #360]	@ (8001f4c <HAL_GPIO_Init+0x334>)
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	089b      	lsrs	r3, r3, #2
 8001de8:	3302      	adds	r3, #2
 8001dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dee:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	f003 0303 	and.w	r3, r3, #3
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	220f      	movs	r2, #15
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43db      	mvns	r3, r3
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	4013      	ands	r3, r2
 8001e04:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e0c:	d025      	beq.n	8001e5a <HAL_GPIO_Init+0x242>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a4f      	ldr	r2, [pc, #316]	@ (8001f50 <HAL_GPIO_Init+0x338>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d01f      	beq.n	8001e56 <HAL_GPIO_Init+0x23e>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a4e      	ldr	r2, [pc, #312]	@ (8001f54 <HAL_GPIO_Init+0x33c>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d019      	beq.n	8001e52 <HAL_GPIO_Init+0x23a>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a4d      	ldr	r2, [pc, #308]	@ (8001f58 <HAL_GPIO_Init+0x340>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d013      	beq.n	8001e4e <HAL_GPIO_Init+0x236>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a4c      	ldr	r2, [pc, #304]	@ (8001f5c <HAL_GPIO_Init+0x344>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d00d      	beq.n	8001e4a <HAL_GPIO_Init+0x232>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a4b      	ldr	r2, [pc, #300]	@ (8001f60 <HAL_GPIO_Init+0x348>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d007      	beq.n	8001e46 <HAL_GPIO_Init+0x22e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a4a      	ldr	r2, [pc, #296]	@ (8001f64 <HAL_GPIO_Init+0x34c>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d101      	bne.n	8001e42 <HAL_GPIO_Init+0x22a>
 8001e3e:	2306      	movs	r3, #6
 8001e40:	e00c      	b.n	8001e5c <HAL_GPIO_Init+0x244>
 8001e42:	2307      	movs	r3, #7
 8001e44:	e00a      	b.n	8001e5c <HAL_GPIO_Init+0x244>
 8001e46:	2305      	movs	r3, #5
 8001e48:	e008      	b.n	8001e5c <HAL_GPIO_Init+0x244>
 8001e4a:	2304      	movs	r3, #4
 8001e4c:	e006      	b.n	8001e5c <HAL_GPIO_Init+0x244>
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e004      	b.n	8001e5c <HAL_GPIO_Init+0x244>
 8001e52:	2302      	movs	r3, #2
 8001e54:	e002      	b.n	8001e5c <HAL_GPIO_Init+0x244>
 8001e56:	2301      	movs	r3, #1
 8001e58:	e000      	b.n	8001e5c <HAL_GPIO_Init+0x244>
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	f002 0203 	and.w	r2, r2, #3
 8001e62:	0092      	lsls	r2, r2, #2
 8001e64:	4093      	lsls	r3, r2
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e6c:	4937      	ldr	r1, [pc, #220]	@ (8001f4c <HAL_GPIO_Init+0x334>)
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	089b      	lsrs	r3, r3, #2
 8001e72:	3302      	adds	r3, #2
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e7a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f68 <HAL_GPIO_Init+0x350>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	43db      	mvns	r3, r3
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	4013      	ands	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e9e:	4a32      	ldr	r2, [pc, #200]	@ (8001f68 <HAL_GPIO_Init+0x350>)
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ea4:	4b30      	ldr	r3, [pc, #192]	@ (8001f68 <HAL_GPIO_Init+0x350>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ec8:	4a27      	ldr	r2, [pc, #156]	@ (8001f68 <HAL_GPIO_Init+0x350>)
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001ece:	4b26      	ldr	r3, [pc, #152]	@ (8001f68 <HAL_GPIO_Init+0x350>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	43db      	mvns	r3, r3
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	4013      	ands	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8001f68 <HAL_GPIO_Init+0x350>)
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f68 <HAL_GPIO_Init+0x350>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	4013      	ands	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f1c:	4a12      	ldr	r2, [pc, #72]	@ (8001f68 <HAL_GPIO_Init+0x350>)
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	3301      	adds	r3, #1
 8001f26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f47f ae78 	bne.w	8001c28 <HAL_GPIO_Init+0x10>
  }
}
 8001f38:	bf00      	nop
 8001f3a:	bf00      	nop
 8001f3c:	371c      	adds	r7, #28
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40010000 	.word	0x40010000
 8001f50:	48000400 	.word	0x48000400
 8001f54:	48000800 	.word	0x48000800
 8001f58:	48000c00 	.word	0x48000c00
 8001f5c:	48001000 	.word	0x48001000
 8001f60:	48001400 	.word	0x48001400
 8001f64:	48001800 	.word	0x48001800
 8001f68:	40010400 	.word	0x40010400

08001f6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	460b      	mov	r3, r1
 8001f76:	807b      	strh	r3, [r7, #2]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f7c:	787b      	ldrb	r3, [r7, #1]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d003      	beq.n	8001f8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f82:	887a      	ldrh	r2, [r7, #2]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f88:	e002      	b.n	8001f90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f8a:	887a      	ldrh	r2, [r7, #2]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	695b      	ldr	r3, [r3, #20]
 8001fac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fae:	887a      	ldrh	r2, [r7, #2]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	041a      	lsls	r2, r3, #16
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	43d9      	mvns	r1, r3
 8001fba:	887b      	ldrh	r3, [r7, #2]
 8001fbc:	400b      	ands	r3, r1
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	619a      	str	r2, [r3, #24]
}
 8001fc4:	bf00      	nop
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e08d      	b.n	80020fe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d106      	bne.n	8001ffc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f7fe fd6c 	bl	8000ad4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2224      	movs	r2, #36	@ 0x24
 8002000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f022 0201 	bic.w	r2, r2, #1
 8002012:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002020:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	689a      	ldr	r2, [r3, #8]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002030:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	2b01      	cmp	r3, #1
 8002038:	d107      	bne.n	800204a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	689a      	ldr	r2, [r3, #8]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	e006      	b.n	8002058 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002056:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	2b02      	cmp	r3, #2
 800205e:	d108      	bne.n	8002072 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	685a      	ldr	r2, [r3, #4]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800206e:	605a      	str	r2, [r3, #4]
 8002070:	e007      	b.n	8002082 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	685a      	ldr	r2, [r3, #4]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002080:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	6812      	ldr	r2, [r2, #0]
 800208c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002090:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002094:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68da      	ldr	r2, [r3, #12]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020a4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	691a      	ldr	r2, [r3, #16]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	430a      	orrs	r2, r1
 80020be:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	69d9      	ldr	r1, [r3, #28]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a1a      	ldr	r2, [r3, #32]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	430a      	orrs	r2, r1
 80020ce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f042 0201 	orr.w	r2, r2, #1
 80020de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2220      	movs	r2, #32
 80020ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002106:	b480      	push	{r7}
 8002108:	b083      	sub	sp, #12
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
 800210e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002116:	b2db      	uxtb	r3, r3
 8002118:	2b20      	cmp	r3, #32
 800211a:	d138      	bne.n	800218e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002122:	2b01      	cmp	r3, #1
 8002124:	d101      	bne.n	800212a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002126:	2302      	movs	r3, #2
 8002128:	e032      	b.n	8002190 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2224      	movs	r2, #36	@ 0x24
 8002136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f022 0201 	bic.w	r2, r2, #1
 8002148:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002158:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6819      	ldr	r1, [r3, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	430a      	orrs	r2, r1
 8002168:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f042 0201 	orr.w	r2, r2, #1
 8002178:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2220      	movs	r2, #32
 800217e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800218a:	2300      	movs	r3, #0
 800218c:	e000      	b.n	8002190 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800218e:	2302      	movs	r3, #2
  }
}
 8002190:	4618      	mov	r0, r3
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b20      	cmp	r3, #32
 80021b0:	d139      	bne.n	8002226 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d101      	bne.n	80021c0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80021bc:	2302      	movs	r3, #2
 80021be:	e033      	b.n	8002228 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2201      	movs	r2, #1
 80021c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2224      	movs	r2, #36	@ 0x24
 80021cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 0201 	bic.w	r2, r2, #1
 80021de:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80021ee:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	021b      	lsls	r3, r3, #8
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f042 0201 	orr.w	r2, r2, #1
 8002210:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2220      	movs	r2, #32
 8002216:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002222:	2300      	movs	r3, #0
 8002224:	e000      	b.n	8002228 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002226:	2302      	movs	r3, #2
  }
}
 8002228:	4618      	mov	r0, r3
 800222a:	3714      	adds	r7, #20
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002238:	4b04      	ldr	r3, [pc, #16]	@ (800224c <HAL_PWREx_GetVoltageRange+0x18>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002240:	4618      	mov	r0, r3
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	40007000 	.word	0x40007000

08002250 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800225e:	d130      	bne.n	80022c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002260:	4b23      	ldr	r3, [pc, #140]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800226c:	d038      	beq.n	80022e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800226e:	4b20      	ldr	r3, [pc, #128]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002276:	4a1e      	ldr	r2, [pc, #120]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002278:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800227c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800227e:	4b1d      	ldr	r3, [pc, #116]	@ (80022f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2232      	movs	r2, #50	@ 0x32
 8002284:	fb02 f303 	mul.w	r3, r2, r3
 8002288:	4a1b      	ldr	r2, [pc, #108]	@ (80022f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800228a:	fba2 2303 	umull	r2, r3, r2, r3
 800228e:	0c9b      	lsrs	r3, r3, #18
 8002290:	3301      	adds	r3, #1
 8002292:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002294:	e002      	b.n	800229c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	3b01      	subs	r3, #1
 800229a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800229c:	4b14      	ldr	r3, [pc, #80]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800229e:	695b      	ldr	r3, [r3, #20]
 80022a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022a8:	d102      	bne.n	80022b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1f2      	bne.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022b0:	4b0f      	ldr	r3, [pc, #60]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022b2:	695b      	ldr	r3, [r3, #20]
 80022b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022bc:	d110      	bne.n	80022e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e00f      	b.n	80022e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80022c2:	4b0b      	ldr	r3, [pc, #44]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022ce:	d007      	beq.n	80022e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022d0:	4b07      	ldr	r3, [pc, #28]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022d8:	4a05      	ldr	r2, [pc, #20]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40007000 	.word	0x40007000
 80022f4:	20000000 	.word	0x20000000
 80022f8:	431bde83 	.word	0x431bde83

080022fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b088      	sub	sp, #32
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d101      	bne.n	800230e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e3ca      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800230e:	4b97      	ldr	r3, [pc, #604]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f003 030c 	and.w	r3, r3, #12
 8002316:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002318:	4b94      	ldr	r3, [pc, #592]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	f003 0303 	and.w	r3, r3, #3
 8002320:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0310 	and.w	r3, r3, #16
 800232a:	2b00      	cmp	r3, #0
 800232c:	f000 80e4 	beq.w	80024f8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d007      	beq.n	8002346 <HAL_RCC_OscConfig+0x4a>
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	2b0c      	cmp	r3, #12
 800233a:	f040 808b 	bne.w	8002454 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	2b01      	cmp	r3, #1
 8002342:	f040 8087 	bne.w	8002454 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002346:	4b89      	ldr	r3, [pc, #548]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	2b00      	cmp	r3, #0
 8002350:	d005      	beq.n	800235e <HAL_RCC_OscConfig+0x62>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	699b      	ldr	r3, [r3, #24]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e3a2      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a1a      	ldr	r2, [r3, #32]
 8002362:	4b82      	ldr	r3, [pc, #520]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0308 	and.w	r3, r3, #8
 800236a:	2b00      	cmp	r3, #0
 800236c:	d004      	beq.n	8002378 <HAL_RCC_OscConfig+0x7c>
 800236e:	4b7f      	ldr	r3, [pc, #508]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002376:	e005      	b.n	8002384 <HAL_RCC_OscConfig+0x88>
 8002378:	4b7c      	ldr	r3, [pc, #496]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 800237a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800237e:	091b      	lsrs	r3, r3, #4
 8002380:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002384:	4293      	cmp	r3, r2
 8002386:	d223      	bcs.n	80023d0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	4618      	mov	r0, r3
 800238e:	f000 fd87 	bl	8002ea0 <RCC_SetFlashLatencyFromMSIRange>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e383      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800239c:	4b73      	ldr	r3, [pc, #460]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a72      	ldr	r2, [pc, #456]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80023a2:	f043 0308 	orr.w	r3, r3, #8
 80023a6:	6013      	str	r3, [r2, #0]
 80023a8:	4b70      	ldr	r3, [pc, #448]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	496d      	ldr	r1, [pc, #436]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023ba:	4b6c      	ldr	r3, [pc, #432]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	021b      	lsls	r3, r3, #8
 80023c8:	4968      	ldr	r1, [pc, #416]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80023ca:	4313      	orrs	r3, r2
 80023cc:	604b      	str	r3, [r1, #4]
 80023ce:	e025      	b.n	800241c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023d0:	4b66      	ldr	r3, [pc, #408]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a65      	ldr	r2, [pc, #404]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80023d6:	f043 0308 	orr.w	r3, r3, #8
 80023da:	6013      	str	r3, [r2, #0]
 80023dc:	4b63      	ldr	r3, [pc, #396]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6a1b      	ldr	r3, [r3, #32]
 80023e8:	4960      	ldr	r1, [pc, #384]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023ee:	4b5f      	ldr	r3, [pc, #380]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	021b      	lsls	r3, r3, #8
 80023fc:	495b      	ldr	r1, [pc, #364]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80023fe:	4313      	orrs	r3, r2
 8002400:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d109      	bne.n	800241c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	4618      	mov	r0, r3
 800240e:	f000 fd47 	bl	8002ea0 <RCC_SetFlashLatencyFromMSIRange>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e343      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800241c:	f000 fc4a 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8002420:	4602      	mov	r2, r0
 8002422:	4b52      	ldr	r3, [pc, #328]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	091b      	lsrs	r3, r3, #4
 8002428:	f003 030f 	and.w	r3, r3, #15
 800242c:	4950      	ldr	r1, [pc, #320]	@ (8002570 <HAL_RCC_OscConfig+0x274>)
 800242e:	5ccb      	ldrb	r3, [r1, r3]
 8002430:	f003 031f 	and.w	r3, r3, #31
 8002434:	fa22 f303 	lsr.w	r3, r2, r3
 8002438:	4a4e      	ldr	r2, [pc, #312]	@ (8002574 <HAL_RCC_OscConfig+0x278>)
 800243a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800243c:	4b4e      	ldr	r3, [pc, #312]	@ (8002578 <HAL_RCC_OscConfig+0x27c>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4618      	mov	r0, r3
 8002442:	f7fe fffd 	bl	8001440 <HAL_InitTick>
 8002446:	4603      	mov	r3, r0
 8002448:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800244a:	7bfb      	ldrb	r3, [r7, #15]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d052      	beq.n	80024f6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002450:	7bfb      	ldrb	r3, [r7, #15]
 8002452:	e327      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d032      	beq.n	80024c2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800245c:	4b43      	ldr	r3, [pc, #268]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a42      	ldr	r2, [pc, #264]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002462:	f043 0301 	orr.w	r3, r3, #1
 8002466:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002468:	f7ff fa44 	bl	80018f4 <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002470:	f7ff fa40 	bl	80018f4 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e310      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002482:	4b3a      	ldr	r3, [pc, #232]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d0f0      	beq.n	8002470 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800248e:	4b37      	ldr	r3, [pc, #220]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a36      	ldr	r2, [pc, #216]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002494:	f043 0308 	orr.w	r3, r3, #8
 8002498:	6013      	str	r3, [r2, #0]
 800249a:	4b34      	ldr	r3, [pc, #208]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	4931      	ldr	r1, [pc, #196]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024ac:	4b2f      	ldr	r3, [pc, #188]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	69db      	ldr	r3, [r3, #28]
 80024b8:	021b      	lsls	r3, r3, #8
 80024ba:	492c      	ldr	r1, [pc, #176]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	604b      	str	r3, [r1, #4]
 80024c0:	e01a      	b.n	80024f8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024c2:	4b2a      	ldr	r3, [pc, #168]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a29      	ldr	r2, [pc, #164]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80024c8:	f023 0301 	bic.w	r3, r3, #1
 80024cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024ce:	f7ff fa11 	bl	80018f4 <HAL_GetTick>
 80024d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024d4:	e008      	b.n	80024e8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024d6:	f7ff fa0d 	bl	80018f4 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e2dd      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024e8:	4b20      	ldr	r3, [pc, #128]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d1f0      	bne.n	80024d6 <HAL_RCC_OscConfig+0x1da>
 80024f4:	e000      	b.n	80024f8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024f6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b00      	cmp	r3, #0
 8002502:	d074      	beq.n	80025ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	2b08      	cmp	r3, #8
 8002508:	d005      	beq.n	8002516 <HAL_RCC_OscConfig+0x21a>
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	2b0c      	cmp	r3, #12
 800250e:	d10e      	bne.n	800252e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	2b03      	cmp	r3, #3
 8002514:	d10b      	bne.n	800252e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002516:	4b15      	ldr	r3, [pc, #84]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d064      	beq.n	80025ec <HAL_RCC_OscConfig+0x2f0>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d160      	bne.n	80025ec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e2ba      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002536:	d106      	bne.n	8002546 <HAL_RCC_OscConfig+0x24a>
 8002538:	4b0c      	ldr	r3, [pc, #48]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a0b      	ldr	r2, [pc, #44]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 800253e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002542:	6013      	str	r3, [r2, #0]
 8002544:	e026      	b.n	8002594 <HAL_RCC_OscConfig+0x298>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800254e:	d115      	bne.n	800257c <HAL_RCC_OscConfig+0x280>
 8002550:	4b06      	ldr	r3, [pc, #24]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a05      	ldr	r2, [pc, #20]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002556:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800255a:	6013      	str	r3, [r2, #0]
 800255c:	4b03      	ldr	r3, [pc, #12]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a02      	ldr	r2, [pc, #8]	@ (800256c <HAL_RCC_OscConfig+0x270>)
 8002562:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002566:	6013      	str	r3, [r2, #0]
 8002568:	e014      	b.n	8002594 <HAL_RCC_OscConfig+0x298>
 800256a:	bf00      	nop
 800256c:	40021000 	.word	0x40021000
 8002570:	0800a590 	.word	0x0800a590
 8002574:	20000000 	.word	0x20000000
 8002578:	20000004 	.word	0x20000004
 800257c:	4ba0      	ldr	r3, [pc, #640]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a9f      	ldr	r2, [pc, #636]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002586:	6013      	str	r3, [r2, #0]
 8002588:	4b9d      	ldr	r3, [pc, #628]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a9c      	ldr	r2, [pc, #624]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 800258e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002592:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d013      	beq.n	80025c4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800259c:	f7ff f9aa 	bl	80018f4 <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025a2:	e008      	b.n	80025b6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a4:	f7ff f9a6 	bl	80018f4 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b64      	cmp	r3, #100	@ 0x64
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e276      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025b6:	4b92      	ldr	r3, [pc, #584]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0f0      	beq.n	80025a4 <HAL_RCC_OscConfig+0x2a8>
 80025c2:	e014      	b.n	80025ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c4:	f7ff f996 	bl	80018f4 <HAL_GetTick>
 80025c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025ca:	e008      	b.n	80025de <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025cc:	f7ff f992 	bl	80018f4 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b64      	cmp	r3, #100	@ 0x64
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e262      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025de:	4b88      	ldr	r3, [pc, #544]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1f0      	bne.n	80025cc <HAL_RCC_OscConfig+0x2d0>
 80025ea:	e000      	b.n	80025ee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d060      	beq.n	80026bc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	2b04      	cmp	r3, #4
 80025fe:	d005      	beq.n	800260c <HAL_RCC_OscConfig+0x310>
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	2b0c      	cmp	r3, #12
 8002604:	d119      	bne.n	800263a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	2b02      	cmp	r3, #2
 800260a:	d116      	bne.n	800263a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800260c:	4b7c      	ldr	r3, [pc, #496]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002614:	2b00      	cmp	r3, #0
 8002616:	d005      	beq.n	8002624 <HAL_RCC_OscConfig+0x328>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d101      	bne.n	8002624 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e23f      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002624:	4b76      	ldr	r3, [pc, #472]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	691b      	ldr	r3, [r3, #16]
 8002630:	061b      	lsls	r3, r3, #24
 8002632:	4973      	ldr	r1, [pc, #460]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002634:	4313      	orrs	r3, r2
 8002636:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002638:	e040      	b.n	80026bc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d023      	beq.n	800268a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002642:	4b6f      	ldr	r3, [pc, #444]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a6e      	ldr	r2, [pc, #440]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002648:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800264c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800264e:	f7ff f951 	bl	80018f4 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002654:	e008      	b.n	8002668 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002656:	f7ff f94d 	bl	80018f4 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e21d      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002668:	4b65      	ldr	r3, [pc, #404]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0f0      	beq.n	8002656 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002674:	4b62      	ldr	r3, [pc, #392]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	061b      	lsls	r3, r3, #24
 8002682:	495f      	ldr	r1, [pc, #380]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002684:	4313      	orrs	r3, r2
 8002686:	604b      	str	r3, [r1, #4]
 8002688:	e018      	b.n	80026bc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800268a:	4b5d      	ldr	r3, [pc, #372]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a5c      	ldr	r2, [pc, #368]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002690:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002694:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002696:	f7ff f92d 	bl	80018f4 <HAL_GetTick>
 800269a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800269c:	e008      	b.n	80026b0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800269e:	f7ff f929 	bl	80018f4 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d901      	bls.n	80026b0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e1f9      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026b0:	4b53      	ldr	r3, [pc, #332]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1f0      	bne.n	800269e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0308 	and.w	r3, r3, #8
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d03c      	beq.n	8002742 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	695b      	ldr	r3, [r3, #20]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d01c      	beq.n	800270a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026d0:	4b4b      	ldr	r3, [pc, #300]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80026d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026d6:	4a4a      	ldr	r2, [pc, #296]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80026d8:	f043 0301 	orr.w	r3, r3, #1
 80026dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026e0:	f7ff f908 	bl	80018f4 <HAL_GetTick>
 80026e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026e6:	e008      	b.n	80026fa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026e8:	f7ff f904 	bl	80018f4 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e1d4      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026fa:	4b41      	ldr	r3, [pc, #260]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80026fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d0ef      	beq.n	80026e8 <HAL_RCC_OscConfig+0x3ec>
 8002708:	e01b      	b.n	8002742 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800270a:	4b3d      	ldr	r3, [pc, #244]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 800270c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002710:	4a3b      	ldr	r2, [pc, #236]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002712:	f023 0301 	bic.w	r3, r3, #1
 8002716:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800271a:	f7ff f8eb 	bl	80018f4 <HAL_GetTick>
 800271e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002720:	e008      	b.n	8002734 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002722:	f7ff f8e7 	bl	80018f4 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e1b7      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002734:	4b32      	ldr	r3, [pc, #200]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002736:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1ef      	bne.n	8002722 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0304 	and.w	r3, r3, #4
 800274a:	2b00      	cmp	r3, #0
 800274c:	f000 80a6 	beq.w	800289c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002750:	2300      	movs	r3, #0
 8002752:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002754:	4b2a      	ldr	r3, [pc, #168]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002758:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d10d      	bne.n	800277c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002760:	4b27      	ldr	r3, [pc, #156]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002764:	4a26      	ldr	r2, [pc, #152]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 8002766:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800276a:	6593      	str	r3, [r2, #88]	@ 0x58
 800276c:	4b24      	ldr	r3, [pc, #144]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 800276e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002778:	2301      	movs	r3, #1
 800277a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800277c:	4b21      	ldr	r3, [pc, #132]	@ (8002804 <HAL_RCC_OscConfig+0x508>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002784:	2b00      	cmp	r3, #0
 8002786:	d118      	bne.n	80027ba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002788:	4b1e      	ldr	r3, [pc, #120]	@ (8002804 <HAL_RCC_OscConfig+0x508>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a1d      	ldr	r2, [pc, #116]	@ (8002804 <HAL_RCC_OscConfig+0x508>)
 800278e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002792:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002794:	f7ff f8ae 	bl	80018f4 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800279c:	f7ff f8aa 	bl	80018f4 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e17a      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027ae:	4b15      	ldr	r3, [pc, #84]	@ (8002804 <HAL_RCC_OscConfig+0x508>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d0f0      	beq.n	800279c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d108      	bne.n	80027d4 <HAL_RCC_OscConfig+0x4d8>
 80027c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80027c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027d2:	e029      	b.n	8002828 <HAL_RCC_OscConfig+0x52c>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	2b05      	cmp	r3, #5
 80027da:	d115      	bne.n	8002808 <HAL_RCC_OscConfig+0x50c>
 80027dc:	4b08      	ldr	r3, [pc, #32]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80027de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e2:	4a07      	ldr	r2, [pc, #28]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80027e4:	f043 0304 	orr.w	r3, r3, #4
 80027e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027ec:	4b04      	ldr	r3, [pc, #16]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80027ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027f2:	4a03      	ldr	r2, [pc, #12]	@ (8002800 <HAL_RCC_OscConfig+0x504>)
 80027f4:	f043 0301 	orr.w	r3, r3, #1
 80027f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027fc:	e014      	b.n	8002828 <HAL_RCC_OscConfig+0x52c>
 80027fe:	bf00      	nop
 8002800:	40021000 	.word	0x40021000
 8002804:	40007000 	.word	0x40007000
 8002808:	4b9c      	ldr	r3, [pc, #624]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 800280a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800280e:	4a9b      	ldr	r2, [pc, #620]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002810:	f023 0301 	bic.w	r3, r3, #1
 8002814:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002818:	4b98      	ldr	r3, [pc, #608]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 800281a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800281e:	4a97      	ldr	r2, [pc, #604]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002820:	f023 0304 	bic.w	r3, r3, #4
 8002824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d016      	beq.n	800285e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002830:	f7ff f860 	bl	80018f4 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002836:	e00a      	b.n	800284e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002838:	f7ff f85c 	bl	80018f4 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002846:	4293      	cmp	r3, r2
 8002848:	d901      	bls.n	800284e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e12a      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800284e:	4b8b      	ldr	r3, [pc, #556]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	2b00      	cmp	r3, #0
 800285a:	d0ed      	beq.n	8002838 <HAL_RCC_OscConfig+0x53c>
 800285c:	e015      	b.n	800288a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800285e:	f7ff f849 	bl	80018f4 <HAL_GetTick>
 8002862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002864:	e00a      	b.n	800287c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002866:	f7ff f845 	bl	80018f4 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002874:	4293      	cmp	r3, r2
 8002876:	d901      	bls.n	800287c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e113      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800287c:	4b7f      	ldr	r3, [pc, #508]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 800287e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1ed      	bne.n	8002866 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800288a:	7ffb      	ldrb	r3, [r7, #31]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d105      	bne.n	800289c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002890:	4b7a      	ldr	r3, [pc, #488]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002894:	4a79      	ldr	r2, [pc, #484]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002896:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800289a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 80fe 	beq.w	8002aa2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	f040 80d0 	bne.w	8002a50 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028b0:	4b72      	ldr	r3, [pc, #456]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	f003 0203 	and.w	r2, r3, #3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d130      	bne.n	8002926 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	3b01      	subs	r3, #1
 80028d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d127      	bne.n	8002926 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d11f      	bne.n	8002926 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80028f0:	2a07      	cmp	r2, #7
 80028f2:	bf14      	ite	ne
 80028f4:	2201      	movne	r2, #1
 80028f6:	2200      	moveq	r2, #0
 80028f8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d113      	bne.n	8002926 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002908:	085b      	lsrs	r3, r3, #1
 800290a:	3b01      	subs	r3, #1
 800290c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800290e:	429a      	cmp	r2, r3
 8002910:	d109      	bne.n	8002926 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291c:	085b      	lsrs	r3, r3, #1
 800291e:	3b01      	subs	r3, #1
 8002920:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002922:	429a      	cmp	r2, r3
 8002924:	d06e      	beq.n	8002a04 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	2b0c      	cmp	r3, #12
 800292a:	d069      	beq.n	8002a00 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800292c:	4b53      	ldr	r3, [pc, #332]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d105      	bne.n	8002944 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002938:	4b50      	ldr	r3, [pc, #320]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e0ad      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002948:	4b4c      	ldr	r3, [pc, #304]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a4b      	ldr	r2, [pc, #300]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 800294e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002952:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002954:	f7fe ffce 	bl	80018f4 <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800295c:	f7fe ffca 	bl	80018f4 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e09a      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800296e:	4b43      	ldr	r3, [pc, #268]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1f0      	bne.n	800295c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800297a:	4b40      	ldr	r3, [pc, #256]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 800297c:	68da      	ldr	r2, [r3, #12]
 800297e:	4b40      	ldr	r3, [pc, #256]	@ (8002a80 <HAL_RCC_OscConfig+0x784>)
 8002980:	4013      	ands	r3, r2
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800298a:	3a01      	subs	r2, #1
 800298c:	0112      	lsls	r2, r2, #4
 800298e:	4311      	orrs	r1, r2
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002994:	0212      	lsls	r2, r2, #8
 8002996:	4311      	orrs	r1, r2
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800299c:	0852      	lsrs	r2, r2, #1
 800299e:	3a01      	subs	r2, #1
 80029a0:	0552      	lsls	r2, r2, #21
 80029a2:	4311      	orrs	r1, r2
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80029a8:	0852      	lsrs	r2, r2, #1
 80029aa:	3a01      	subs	r2, #1
 80029ac:	0652      	lsls	r2, r2, #25
 80029ae:	4311      	orrs	r1, r2
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029b4:	0912      	lsrs	r2, r2, #4
 80029b6:	0452      	lsls	r2, r2, #17
 80029b8:	430a      	orrs	r2, r1
 80029ba:	4930      	ldr	r1, [pc, #192]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029c0:	4b2e      	ldr	r3, [pc, #184]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a2d      	ldr	r2, [pc, #180]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 80029c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029cc:	4b2b      	ldr	r3, [pc, #172]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	4a2a      	ldr	r2, [pc, #168]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 80029d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029d8:	f7fe ff8c 	bl	80018f4 <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029e0:	f7fe ff88 	bl	80018f4 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e058      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f2:	4b22      	ldr	r3, [pc, #136]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d0f0      	beq.n	80029e0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029fe:	e050      	b.n	8002aa2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e04f      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a04:	4b1d      	ldr	r3, [pc, #116]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d148      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a10:	4b1a      	ldr	r3, [pc, #104]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a19      	ldr	r2, [pc, #100]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002a16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a1c:	4b17      	ldr	r3, [pc, #92]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	4a16      	ldr	r2, [pc, #88]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002a22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a28:	f7fe ff64 	bl	80018f4 <HAL_GetTick>
 8002a2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a30:	f7fe ff60 	bl	80018f4 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e030      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a42:	4b0e      	ldr	r3, [pc, #56]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0f0      	beq.n	8002a30 <HAL_RCC_OscConfig+0x734>
 8002a4e:	e028      	b.n	8002aa2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	2b0c      	cmp	r3, #12
 8002a54:	d023      	beq.n	8002a9e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a56:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a08      	ldr	r2, [pc, #32]	@ (8002a7c <HAL_RCC_OscConfig+0x780>)
 8002a5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a62:	f7fe ff47 	bl	80018f4 <HAL_GetTick>
 8002a66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a68:	e00c      	b.n	8002a84 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a6a:	f7fe ff43 	bl	80018f4 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d905      	bls.n	8002a84 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e013      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
 8002a7c:	40021000 	.word	0x40021000
 8002a80:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a84:	4b09      	ldr	r3, [pc, #36]	@ (8002aac <HAL_RCC_OscConfig+0x7b0>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1ec      	bne.n	8002a6a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002a90:	4b06      	ldr	r3, [pc, #24]	@ (8002aac <HAL_RCC_OscConfig+0x7b0>)
 8002a92:	68da      	ldr	r2, [r3, #12]
 8002a94:	4905      	ldr	r1, [pc, #20]	@ (8002aac <HAL_RCC_OscConfig+0x7b0>)
 8002a96:	4b06      	ldr	r3, [pc, #24]	@ (8002ab0 <HAL_RCC_OscConfig+0x7b4>)
 8002a98:	4013      	ands	r3, r2
 8002a9a:	60cb      	str	r3, [r1, #12]
 8002a9c:	e001      	b.n	8002aa2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e000      	b.n	8002aa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3720      	adds	r7, #32
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40021000 	.word	0x40021000
 8002ab0:	feeefffc 	.word	0xfeeefffc

08002ab4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d101      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e0e7      	b.n	8002c98 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ac8:	4b75      	ldr	r3, [pc, #468]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	683a      	ldr	r2, [r7, #0]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d910      	bls.n	8002af8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ad6:	4b72      	ldr	r3, [pc, #456]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f023 0207 	bic.w	r2, r3, #7
 8002ade:	4970      	ldr	r1, [pc, #448]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ae6:	4b6e      	ldr	r3, [pc, #440]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d001      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e0cf      	b.n	8002c98 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0302 	and.w	r3, r3, #2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d010      	beq.n	8002b26 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	4b66      	ldr	r3, [pc, #408]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d908      	bls.n	8002b26 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b14:	4b63      	ldr	r3, [pc, #396]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	4960      	ldr	r1, [pc, #384]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d04c      	beq.n	8002bcc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2b03      	cmp	r3, #3
 8002b38:	d107      	bne.n	8002b4a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b3a:	4b5a      	ldr	r3, [pc, #360]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d121      	bne.n	8002b8a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e0a6      	b.n	8002c98 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d107      	bne.n	8002b62 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b52:	4b54      	ldr	r3, [pc, #336]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d115      	bne.n	8002b8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e09a      	b.n	8002c98 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d107      	bne.n	8002b7a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b6a:	4b4e      	ldr	r3, [pc, #312]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d109      	bne.n	8002b8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e08e      	b.n	8002c98 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b7a:	4b4a      	ldr	r3, [pc, #296]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e086      	b.n	8002c98 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b8a:	4b46      	ldr	r3, [pc, #280]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f023 0203 	bic.w	r2, r3, #3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	4943      	ldr	r1, [pc, #268]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b9c:	f7fe feaa 	bl	80018f4 <HAL_GetTick>
 8002ba0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba2:	e00a      	b.n	8002bba <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ba4:	f7fe fea6 	bl	80018f4 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e06e      	b.n	8002c98 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bba:	4b3a      	ldr	r3, [pc, #232]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f003 020c 	and.w	r2, r3, #12
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d1eb      	bne.n	8002ba4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d010      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	4b31      	ldr	r3, [pc, #196]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d208      	bcs.n	8002bfa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002be8:	4b2e      	ldr	r3, [pc, #184]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	492b      	ldr	r1, [pc, #172]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bfa:	4b29      	ldr	r3, [pc, #164]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d210      	bcs.n	8002c2a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c08:	4b25      	ldr	r3, [pc, #148]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f023 0207 	bic.w	r2, r3, #7
 8002c10:	4923      	ldr	r1, [pc, #140]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c18:	4b21      	ldr	r3, [pc, #132]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0307 	and.w	r3, r3, #7
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d001      	beq.n	8002c2a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e036      	b.n	8002c98 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0304 	and.w	r3, r3, #4
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d008      	beq.n	8002c48 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c36:	4b1b      	ldr	r3, [pc, #108]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	4918      	ldr	r1, [pc, #96]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0308 	and.w	r3, r3, #8
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d009      	beq.n	8002c68 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c54:	4b13      	ldr	r3, [pc, #76]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	00db      	lsls	r3, r3, #3
 8002c62:	4910      	ldr	r1, [pc, #64]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c68:	f000 f824 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	091b      	lsrs	r3, r3, #4
 8002c74:	f003 030f 	and.w	r3, r3, #15
 8002c78:	490b      	ldr	r1, [pc, #44]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1f4>)
 8002c7a:	5ccb      	ldrb	r3, [r1, r3]
 8002c7c:	f003 031f 	and.w	r3, r3, #31
 8002c80:	fa22 f303 	lsr.w	r3, r2, r3
 8002c84:	4a09      	ldr	r2, [pc, #36]	@ (8002cac <HAL_RCC_ClockConfig+0x1f8>)
 8002c86:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c88:	4b09      	ldr	r3, [pc, #36]	@ (8002cb0 <HAL_RCC_ClockConfig+0x1fc>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7fe fbd7 	bl	8001440 <HAL_InitTick>
 8002c92:	4603      	mov	r3, r0
 8002c94:	72fb      	strb	r3, [r7, #11]

  return status;
 8002c96:	7afb      	ldrb	r3, [r7, #11]
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3710      	adds	r7, #16
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	40022000 	.word	0x40022000
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	0800a590 	.word	0x0800a590
 8002cac:	20000000 	.word	0x20000000
 8002cb0:	20000004 	.word	0x20000004

08002cb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b089      	sub	sp, #36	@ 0x24
 8002cb8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	61fb      	str	r3, [r7, #28]
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cc2:	4b3e      	ldr	r3, [pc, #248]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f003 030c 	and.w	r3, r3, #12
 8002cca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	f003 0303 	and.w	r3, r3, #3
 8002cd4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d005      	beq.n	8002ce8 <HAL_RCC_GetSysClockFreq+0x34>
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	2b0c      	cmp	r3, #12
 8002ce0:	d121      	bne.n	8002d26 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d11e      	bne.n	8002d26 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ce8:	4b34      	ldr	r3, [pc, #208]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d107      	bne.n	8002d04 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002cf4:	4b31      	ldr	r3, [pc, #196]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8002cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cfa:	0a1b      	lsrs	r3, r3, #8
 8002cfc:	f003 030f 	and.w	r3, r3, #15
 8002d00:	61fb      	str	r3, [r7, #28]
 8002d02:	e005      	b.n	8002d10 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d04:	4b2d      	ldr	r3, [pc, #180]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	091b      	lsrs	r3, r3, #4
 8002d0a:	f003 030f 	and.w	r3, r3, #15
 8002d0e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d10:	4a2b      	ldr	r2, [pc, #172]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d18:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d10d      	bne.n	8002d3c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d24:	e00a      	b.n	8002d3c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	2b04      	cmp	r3, #4
 8002d2a:	d102      	bne.n	8002d32 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d2c:	4b25      	ldr	r3, [pc, #148]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d2e:	61bb      	str	r3, [r7, #24]
 8002d30:	e004      	b.n	8002d3c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	2b08      	cmp	r3, #8
 8002d36:	d101      	bne.n	8002d3c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d38:	4b23      	ldr	r3, [pc, #140]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d3a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	2b0c      	cmp	r3, #12
 8002d40:	d134      	bne.n	8002dac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d42:	4b1e      	ldr	r3, [pc, #120]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	f003 0303 	and.w	r3, r3, #3
 8002d4a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d003      	beq.n	8002d5a <HAL_RCC_GetSysClockFreq+0xa6>
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	2b03      	cmp	r3, #3
 8002d56:	d003      	beq.n	8002d60 <HAL_RCC_GetSysClockFreq+0xac>
 8002d58:	e005      	b.n	8002d66 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d5c:	617b      	str	r3, [r7, #20]
      break;
 8002d5e:	e005      	b.n	8002d6c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d60:	4b19      	ldr	r3, [pc, #100]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d62:	617b      	str	r3, [r7, #20]
      break;
 8002d64:	e002      	b.n	8002d6c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	617b      	str	r3, [r7, #20]
      break;
 8002d6a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d6c:	4b13      	ldr	r3, [pc, #76]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	091b      	lsrs	r3, r3, #4
 8002d72:	f003 0307 	and.w	r3, r3, #7
 8002d76:	3301      	adds	r3, #1
 8002d78:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d7a:	4b10      	ldr	r3, [pc, #64]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	0a1b      	lsrs	r3, r3, #8
 8002d80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d84:	697a      	ldr	r2, [r7, #20]
 8002d86:	fb03 f202 	mul.w	r2, r3, r2
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d90:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d92:	4b0a      	ldr	r3, [pc, #40]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	0e5b      	lsrs	r3, r3, #25
 8002d98:	f003 0303 	and.w	r3, r3, #3
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002da2:	697a      	ldr	r2, [r7, #20]
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002daa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002dac:	69bb      	ldr	r3, [r7, #24]
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3724      	adds	r7, #36	@ 0x24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	0800a5a8 	.word	0x0800a5a8
 8002dc4:	00f42400 	.word	0x00f42400
 8002dc8:	007a1200 	.word	0x007a1200

08002dcc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dd0:	4b03      	ldr	r3, [pc, #12]	@ (8002de0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	20000000 	.word	0x20000000

08002de4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002de8:	f7ff fff0 	bl	8002dcc <HAL_RCC_GetHCLKFreq>
 8002dec:	4602      	mov	r2, r0
 8002dee:	4b06      	ldr	r3, [pc, #24]	@ (8002e08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	0a1b      	lsrs	r3, r3, #8
 8002df4:	f003 0307 	and.w	r3, r3, #7
 8002df8:	4904      	ldr	r1, [pc, #16]	@ (8002e0c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002dfa:	5ccb      	ldrb	r3, [r1, r3]
 8002dfc:	f003 031f 	and.w	r3, r3, #31
 8002e00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	0800a5a0 	.word	0x0800a5a0

08002e10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e14:	f7ff ffda 	bl	8002dcc <HAL_RCC_GetHCLKFreq>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	4b06      	ldr	r3, [pc, #24]	@ (8002e34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	0adb      	lsrs	r3, r3, #11
 8002e20:	f003 0307 	and.w	r3, r3, #7
 8002e24:	4904      	ldr	r1, [pc, #16]	@ (8002e38 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e26:	5ccb      	ldrb	r3, [r1, r3]
 8002e28:	f003 031f 	and.w	r3, r3, #31
 8002e2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40021000 	.word	0x40021000
 8002e38:	0800a5a0 	.word	0x0800a5a0

08002e3c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	220f      	movs	r2, #15
 8002e4a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002e4c:	4b12      	ldr	r3, [pc, #72]	@ (8002e98 <HAL_RCC_GetClockConfig+0x5c>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 0203 	and.w	r2, r3, #3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002e58:	4b0f      	ldr	r3, [pc, #60]	@ (8002e98 <HAL_RCC_GetClockConfig+0x5c>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002e64:	4b0c      	ldr	r3, [pc, #48]	@ (8002e98 <HAL_RCC_GetClockConfig+0x5c>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002e70:	4b09      	ldr	r3, [pc, #36]	@ (8002e98 <HAL_RCC_GetClockConfig+0x5c>)
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	08db      	lsrs	r3, r3, #3
 8002e76:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002e7e:	4b07      	ldr	r3, [pc, #28]	@ (8002e9c <HAL_RCC_GetClockConfig+0x60>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0207 	and.w	r2, r3, #7
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	601a      	str	r2, [r3, #0]
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	40022000 	.word	0x40022000

08002ea0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002eac:	4b2a      	ldr	r3, [pc, #168]	@ (8002f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d003      	beq.n	8002ec0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002eb8:	f7ff f9bc 	bl	8002234 <HAL_PWREx_GetVoltageRange>
 8002ebc:	6178      	str	r0, [r7, #20]
 8002ebe:	e014      	b.n	8002eea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ec0:	4b25      	ldr	r3, [pc, #148]	@ (8002f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec4:	4a24      	ldr	r2, [pc, #144]	@ (8002f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ec6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eca:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ecc:	4b22      	ldr	r3, [pc, #136]	@ (8002f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002ed8:	f7ff f9ac 	bl	8002234 <HAL_PWREx_GetVoltageRange>
 8002edc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002ede:	4b1e      	ldr	r3, [pc, #120]	@ (8002f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8002f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ee4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ee8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ef0:	d10b      	bne.n	8002f0a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2b80      	cmp	r3, #128	@ 0x80
 8002ef6:	d919      	bls.n	8002f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2ba0      	cmp	r3, #160	@ 0xa0
 8002efc:	d902      	bls.n	8002f04 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002efe:	2302      	movs	r3, #2
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	e013      	b.n	8002f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f04:	2301      	movs	r3, #1
 8002f06:	613b      	str	r3, [r7, #16]
 8002f08:	e010      	b.n	8002f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2b80      	cmp	r3, #128	@ 0x80
 8002f0e:	d902      	bls.n	8002f16 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002f10:	2303      	movs	r3, #3
 8002f12:	613b      	str	r3, [r7, #16]
 8002f14:	e00a      	b.n	8002f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2b80      	cmp	r3, #128	@ 0x80
 8002f1a:	d102      	bne.n	8002f22 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	613b      	str	r3, [r7, #16]
 8002f20:	e004      	b.n	8002f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2b70      	cmp	r3, #112	@ 0x70
 8002f26:	d101      	bne.n	8002f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f28:	2301      	movs	r3, #1
 8002f2a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f023 0207 	bic.w	r2, r3, #7
 8002f34:	4909      	ldr	r1, [pc, #36]	@ (8002f5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002f3c:	4b07      	ldr	r3, [pc, #28]	@ (8002f5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0307 	and.w	r3, r3, #7
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d001      	beq.n	8002f4e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e000      	b.n	8002f50 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3718      	adds	r7, #24
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	40022000 	.word	0x40022000

08002f60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f68:	2300      	movs	r3, #0
 8002f6a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d041      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f80:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002f84:	d02a      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002f86:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002f8a:	d824      	bhi.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f90:	d008      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002f92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f96:	d81e      	bhi.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d00a      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002f9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fa0:	d010      	beq.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002fa2:	e018      	b.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002fa4:	4b86      	ldr	r3, [pc, #536]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	4a85      	ldr	r2, [pc, #532]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002faa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fb0:	e015      	b.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	3304      	adds	r3, #4
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f001 f829 	bl	8004010 <RCCEx_PLLSAI1_Config>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fc2:	e00c      	b.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	3320      	adds	r3, #32
 8002fc8:	2100      	movs	r1, #0
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f001 f914 	bl	80041f8 <RCCEx_PLLSAI2_Config>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fd4:	e003      	b.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	74fb      	strb	r3, [r7, #19]
      break;
 8002fda:	e000      	b.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002fdc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fde:	7cfb      	ldrb	r3, [r7, #19]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d10b      	bne.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fe4:	4b76      	ldr	r3, [pc, #472]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ff2:	4973      	ldr	r1, [pc, #460]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002ffa:	e001      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ffc:	7cfb      	ldrb	r3, [r7, #19]
 8002ffe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d041      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003010:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003014:	d02a      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003016:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800301a:	d824      	bhi.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800301c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003020:	d008      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003022:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003026:	d81e      	bhi.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00a      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800302c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003030:	d010      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003032:	e018      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003034:	4b62      	ldr	r3, [pc, #392]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	4a61      	ldr	r2, [pc, #388]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800303a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800303e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003040:	e015      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	3304      	adds	r3, #4
 8003046:	2100      	movs	r1, #0
 8003048:	4618      	mov	r0, r3
 800304a:	f000 ffe1 	bl	8004010 <RCCEx_PLLSAI1_Config>
 800304e:	4603      	mov	r3, r0
 8003050:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003052:	e00c      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3320      	adds	r3, #32
 8003058:	2100      	movs	r1, #0
 800305a:	4618      	mov	r0, r3
 800305c:	f001 f8cc 	bl	80041f8 <RCCEx_PLLSAI2_Config>
 8003060:	4603      	mov	r3, r0
 8003062:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003064:	e003      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	74fb      	strb	r3, [r7, #19]
      break;
 800306a:	e000      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800306c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800306e:	7cfb      	ldrb	r3, [r7, #19]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d10b      	bne.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003074:	4b52      	ldr	r3, [pc, #328]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800307a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003082:	494f      	ldr	r1, [pc, #316]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003084:	4313      	orrs	r3, r2
 8003086:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800308a:	e001      	b.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800308c:	7cfb      	ldrb	r3, [r7, #19]
 800308e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 80a0 	beq.w	80031de <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800309e:	2300      	movs	r3, #0
 80030a0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030a2:	4b47      	ldr	r3, [pc, #284]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80030ae:	2301      	movs	r3, #1
 80030b0:	e000      	b.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80030b2:	2300      	movs	r3, #0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d00d      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030b8:	4b41      	ldr	r3, [pc, #260]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030bc:	4a40      	ldr	r2, [pc, #256]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80030c4:	4b3e      	ldr	r3, [pc, #248]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030cc:	60bb      	str	r3, [r7, #8]
 80030ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030d0:	2301      	movs	r3, #1
 80030d2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030d4:	4b3b      	ldr	r3, [pc, #236]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a3a      	ldr	r2, [pc, #232]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030de:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030e0:	f7fe fc08 	bl	80018f4 <HAL_GetTick>
 80030e4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030e6:	e009      	b.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030e8:	f7fe fc04 	bl	80018f4 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d902      	bls.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	74fb      	strb	r3, [r7, #19]
        break;
 80030fa:	e005      	b.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030fc:	4b31      	ldr	r3, [pc, #196]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003104:	2b00      	cmp	r3, #0
 8003106:	d0ef      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003108:	7cfb      	ldrb	r3, [r7, #19]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d15c      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800310e:	4b2c      	ldr	r3, [pc, #176]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003114:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003118:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d01f      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	429a      	cmp	r2, r3
 800312a:	d019      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800312c:	4b24      	ldr	r3, [pc, #144]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800312e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003132:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003136:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003138:	4b21      	ldr	r3, [pc, #132]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800313a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800313e:	4a20      	ldr	r2, [pc, #128]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003140:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003144:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003148:	4b1d      	ldr	r3, [pc, #116]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800314a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800314e:	4a1c      	ldr	r2, [pc, #112]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003150:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003154:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003158:	4a19      	ldr	r2, [pc, #100]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d016      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800316a:	f7fe fbc3 	bl	80018f4 <HAL_GetTick>
 800316e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003170:	e00b      	b.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003172:	f7fe fbbf 	bl	80018f4 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003180:	4293      	cmp	r3, r2
 8003182:	d902      	bls.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	74fb      	strb	r3, [r7, #19]
            break;
 8003188:	e006      	b.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800318a:	4b0d      	ldr	r3, [pc, #52]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800318c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003190:	f003 0302 	and.w	r3, r3, #2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d0ec      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003198:	7cfb      	ldrb	r3, [r7, #19]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10c      	bne.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800319e:	4b08      	ldr	r3, [pc, #32]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031ae:	4904      	ldr	r1, [pc, #16]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80031b6:	e009      	b.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031b8:	7cfb      	ldrb	r3, [r7, #19]
 80031ba:	74bb      	strb	r3, [r7, #18]
 80031bc:	e006      	b.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80031be:	bf00      	nop
 80031c0:	40021000 	.word	0x40021000
 80031c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031c8:	7cfb      	ldrb	r3, [r7, #19]
 80031ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031cc:	7c7b      	ldrb	r3, [r7, #17]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d105      	bne.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031d2:	4b9e      	ldr	r3, [pc, #632]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d6:	4a9d      	ldr	r2, [pc, #628]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00a      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031ea:	4b98      	ldr	r3, [pc, #608]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f0:	f023 0203 	bic.w	r2, r3, #3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f8:	4994      	ldr	r1, [pc, #592]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0302 	and.w	r3, r3, #2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00a      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800320c:	4b8f      	ldr	r3, [pc, #572]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800320e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003212:	f023 020c 	bic.w	r2, r3, #12
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800321a:	498c      	ldr	r1, [pc, #560]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800321c:	4313      	orrs	r3, r2
 800321e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0304 	and.w	r3, r3, #4
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00a      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800322e:	4b87      	ldr	r3, [pc, #540]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003234:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323c:	4983      	ldr	r1, [pc, #524]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800323e:	4313      	orrs	r3, r2
 8003240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0308 	and.w	r3, r3, #8
 800324c:	2b00      	cmp	r3, #0
 800324e:	d00a      	beq.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003250:	4b7e      	ldr	r3, [pc, #504]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003256:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800325e:	497b      	ldr	r1, [pc, #492]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003260:	4313      	orrs	r3, r2
 8003262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0310 	and.w	r3, r3, #16
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00a      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003272:	4b76      	ldr	r3, [pc, #472]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003278:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003280:	4972      	ldr	r1, [pc, #456]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003282:	4313      	orrs	r3, r2
 8003284:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0320 	and.w	r3, r3, #32
 8003290:	2b00      	cmp	r3, #0
 8003292:	d00a      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003294:	4b6d      	ldr	r3, [pc, #436]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800329a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a2:	496a      	ldr	r1, [pc, #424]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00a      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032b6:	4b65      	ldr	r3, [pc, #404]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c4:	4961      	ldr	r1, [pc, #388]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d00a      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80032d8:	4b5c      	ldr	r3, [pc, #368]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032e6:	4959      	ldr	r1, [pc, #356]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d00a      	beq.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032fa:	4b54      	ldr	r3, [pc, #336]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003300:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003308:	4950      	ldr	r1, [pc, #320]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800330a:	4313      	orrs	r3, r2
 800330c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00a      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800331c:	4b4b      	ldr	r3, [pc, #300]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800331e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003322:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800332a:	4948      	ldr	r1, [pc, #288]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800332c:	4313      	orrs	r3, r2
 800332e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00a      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800333e:	4b43      	ldr	r3, [pc, #268]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003344:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800334c:	493f      	ldr	r1, [pc, #252]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800334e:	4313      	orrs	r3, r2
 8003350:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d028      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003360:	4b3a      	ldr	r3, [pc, #232]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003366:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800336e:	4937      	ldr	r1, [pc, #220]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003370:	4313      	orrs	r3, r2
 8003372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800337a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800337e:	d106      	bne.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003380:	4b32      	ldr	r3, [pc, #200]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	4a31      	ldr	r2, [pc, #196]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003386:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800338a:	60d3      	str	r3, [r2, #12]
 800338c:	e011      	b.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003392:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003396:	d10c      	bne.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3304      	adds	r3, #4
 800339c:	2101      	movs	r1, #1
 800339e:	4618      	mov	r0, r3
 80033a0:	f000 fe36 	bl	8004010 <RCCEx_PLLSAI1_Config>
 80033a4:	4603      	mov	r3, r0
 80033a6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80033a8:	7cfb      	ldrb	r3, [r7, #19]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80033ae:	7cfb      	ldrb	r3, [r7, #19]
 80033b0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d028      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80033be:	4b23      	ldr	r3, [pc, #140]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033cc:	491f      	ldr	r1, [pc, #124]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033dc:	d106      	bne.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033de:	4b1b      	ldr	r3, [pc, #108]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	4a1a      	ldr	r2, [pc, #104]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033e8:	60d3      	str	r3, [r2, #12]
 80033ea:	e011      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033f4:	d10c      	bne.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	3304      	adds	r3, #4
 80033fa:	2101      	movs	r1, #1
 80033fc:	4618      	mov	r0, r3
 80033fe:	f000 fe07 	bl	8004010 <RCCEx_PLLSAI1_Config>
 8003402:	4603      	mov	r3, r0
 8003404:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003406:	7cfb      	ldrb	r3, [r7, #19]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800340c:	7cfb      	ldrb	r3, [r7, #19]
 800340e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d02b      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800341c:	4b0b      	ldr	r3, [pc, #44]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800341e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003422:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800342a:	4908      	ldr	r1, [pc, #32]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800342c:	4313      	orrs	r3, r2
 800342e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003436:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800343a:	d109      	bne.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800343c:	4b03      	ldr	r3, [pc, #12]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	4a02      	ldr	r2, [pc, #8]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003442:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003446:	60d3      	str	r3, [r2, #12]
 8003448:	e014      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800344a:	bf00      	nop
 800344c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003454:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003458:	d10c      	bne.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	3304      	adds	r3, #4
 800345e:	2101      	movs	r1, #1
 8003460:	4618      	mov	r0, r3
 8003462:	f000 fdd5 	bl	8004010 <RCCEx_PLLSAI1_Config>
 8003466:	4603      	mov	r3, r0
 8003468:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800346a:	7cfb      	ldrb	r3, [r7, #19]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003470:	7cfb      	ldrb	r3, [r7, #19]
 8003472:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d02f      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003480:	4b2b      	ldr	r3, [pc, #172]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003486:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800348e:	4928      	ldr	r1, [pc, #160]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003490:	4313      	orrs	r3, r2
 8003492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800349a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800349e:	d10d      	bne.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	3304      	adds	r3, #4
 80034a4:	2102      	movs	r1, #2
 80034a6:	4618      	mov	r0, r3
 80034a8:	f000 fdb2 	bl	8004010 <RCCEx_PLLSAI1_Config>
 80034ac:	4603      	mov	r3, r0
 80034ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034b0:	7cfb      	ldrb	r3, [r7, #19]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d014      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80034b6:	7cfb      	ldrb	r3, [r7, #19]
 80034b8:	74bb      	strb	r3, [r7, #18]
 80034ba:	e011      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80034c4:	d10c      	bne.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	3320      	adds	r3, #32
 80034ca:	2102      	movs	r1, #2
 80034cc:	4618      	mov	r0, r3
 80034ce:	f000 fe93 	bl	80041f8 <RCCEx_PLLSAI2_Config>
 80034d2:	4603      	mov	r3, r0
 80034d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034d6:	7cfb      	ldrb	r3, [r7, #19]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80034dc:	7cfb      	ldrb	r3, [r7, #19]
 80034de:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d00a      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80034ec:	4b10      	ldr	r3, [pc, #64]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034fa:	490d      	ldr	r1, [pc, #52]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d00b      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800350e:	4b08      	ldr	r3, [pc, #32]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003514:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800351e:	4904      	ldr	r1, [pc, #16]	@ (8003530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003520:	4313      	orrs	r3, r2
 8003522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003526:	7cbb      	ldrb	r3, [r7, #18]
}
 8003528:	4618      	mov	r0, r3
 800352a:	3718      	adds	r7, #24
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40021000 	.word	0x40021000

08003534 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b088      	sub	sp, #32
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800353c:	2300      	movs	r3, #0
 800353e:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003546:	d13e      	bne.n	80035c6 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003548:	4bb2      	ldr	r3, [pc, #712]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800354a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003552:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800355a:	d028      	beq.n	80035ae <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003562:	f200 8542 	bhi.w	8003fea <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800356c:	d005      	beq.n	800357a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003574:	d00e      	beq.n	8003594 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8003576:	f000 bd38 	b.w	8003fea <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800357a:	4ba6      	ldr	r3, [pc, #664]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800357c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003580:	f003 0302 	and.w	r3, r3, #2
 8003584:	2b02      	cmp	r3, #2
 8003586:	f040 8532 	bne.w	8003fee <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 800358a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800358e:	61fb      	str	r3, [r7, #28]
      break;
 8003590:	f000 bd2d 	b.w	8003fee <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003594:	4b9f      	ldr	r3, [pc, #636]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003596:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b02      	cmp	r3, #2
 80035a0:	f040 8527 	bne.w	8003ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 80035a4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80035a8:	61fb      	str	r3, [r7, #28]
      break;
 80035aa:	f000 bd22 	b.w	8003ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80035ae:	4b99      	ldr	r3, [pc, #612]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035ba:	f040 851c 	bne.w	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 80035be:	4b96      	ldr	r3, [pc, #600]	@ (8003818 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80035c0:	61fb      	str	r3, [r7, #28]
      break;
 80035c2:	f000 bd18 	b.w	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035c6:	4b93      	ldr	r3, [pc, #588]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	2b03      	cmp	r3, #3
 80035d4:	d036      	beq.n	8003644 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	2b03      	cmp	r3, #3
 80035da:	d840      	bhi.n	800365e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d003      	beq.n	80035ea <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d020      	beq.n	800362a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80035e8:	e039      	b.n	800365e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80035ea:	4b8a      	ldr	r3, [pc, #552]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d116      	bne.n	8003624 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80035f6:	4b87      	ldr	r3, [pc, #540]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0308 	and.w	r3, r3, #8
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d005      	beq.n	800360e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8003602:	4b84      	ldr	r3, [pc, #528]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	091b      	lsrs	r3, r3, #4
 8003608:	f003 030f 	and.w	r3, r3, #15
 800360c:	e005      	b.n	800361a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800360e:	4b81      	ldr	r3, [pc, #516]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003610:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003614:	0a1b      	lsrs	r3, r3, #8
 8003616:	f003 030f 	and.w	r3, r3, #15
 800361a:	4a80      	ldr	r2, [pc, #512]	@ (800381c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800361c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003620:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003622:	e01f      	b.n	8003664 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003624:	2300      	movs	r3, #0
 8003626:	61bb      	str	r3, [r7, #24]
      break;
 8003628:	e01c      	b.n	8003664 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800362a:	4b7a      	ldr	r3, [pc, #488]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003632:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003636:	d102      	bne.n	800363e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8003638:	4b79      	ldr	r3, [pc, #484]	@ (8003820 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800363a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800363c:	e012      	b.n	8003664 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800363e:	2300      	movs	r3, #0
 8003640:	61bb      	str	r3, [r7, #24]
      break;
 8003642:	e00f      	b.n	8003664 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003644:	4b73      	ldr	r3, [pc, #460]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800364c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003650:	d102      	bne.n	8003658 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8003652:	4b74      	ldr	r3, [pc, #464]	@ (8003824 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003654:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003656:	e005      	b.n	8003664 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003658:	2300      	movs	r3, #0
 800365a:	61bb      	str	r3, [r7, #24]
      break;
 800365c:	e002      	b.n	8003664 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800365e:	2300      	movs	r3, #0
 8003660:	61bb      	str	r3, [r7, #24]
      break;
 8003662:	bf00      	nop
    }

    switch(PeriphClk)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800366a:	f000 80dd 	beq.w	8003828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003674:	f200 84c1 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800367e:	f000 80d3 	beq.w	8003828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003688:	f200 84b7 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003692:	f000 835f 	beq.w	8003d54 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800369c:	f200 84ad 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036a6:	f000 847e 	beq.w	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036b0:	f200 84a3 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036ba:	f000 82cd 	beq.w	8003c58 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036c4:	f200 8499 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036ce:	f000 80ab 	beq.w	8003828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036d8:	f200 848f 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036e2:	f000 8090 	beq.w	8003806 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036ec:	f200 8485 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036f6:	d07f      	beq.n	80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036fe:	f200 847c 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003708:	f000 8403 	beq.w	8003f12 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003712:	f200 8472 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800371c:	f000 83af 	beq.w	8003e7e <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003726:	f200 8468 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003730:	f000 8379 	beq.w	8003e26 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800373a:	f200 845e 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2b80      	cmp	r3, #128	@ 0x80
 8003742:	f000 8344 	beq.w	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2b80      	cmp	r3, #128	@ 0x80
 800374a:	f200 8456 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2b20      	cmp	r3, #32
 8003752:	d84b      	bhi.n	80037ec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	f000 844f 	beq.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3b01      	subs	r3, #1
 8003760:	2b1f      	cmp	r3, #31
 8003762:	f200 844a 	bhi.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003766:	a201      	add	r2, pc, #4	@ (adr r2, 800376c <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8003768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376c:	08003955 	.word	0x08003955
 8003770:	080039c3 	.word	0x080039c3
 8003774:	08003ffb 	.word	0x08003ffb
 8003778:	08003a57 	.word	0x08003a57
 800377c:	08003ffb 	.word	0x08003ffb
 8003780:	08003ffb 	.word	0x08003ffb
 8003784:	08003ffb 	.word	0x08003ffb
 8003788:	08003add 	.word	0x08003add
 800378c:	08003ffb 	.word	0x08003ffb
 8003790:	08003ffb 	.word	0x08003ffb
 8003794:	08003ffb 	.word	0x08003ffb
 8003798:	08003ffb 	.word	0x08003ffb
 800379c:	08003ffb 	.word	0x08003ffb
 80037a0:	08003ffb 	.word	0x08003ffb
 80037a4:	08003ffb 	.word	0x08003ffb
 80037a8:	08003b55 	.word	0x08003b55
 80037ac:	08003ffb 	.word	0x08003ffb
 80037b0:	08003ffb 	.word	0x08003ffb
 80037b4:	08003ffb 	.word	0x08003ffb
 80037b8:	08003ffb 	.word	0x08003ffb
 80037bc:	08003ffb 	.word	0x08003ffb
 80037c0:	08003ffb 	.word	0x08003ffb
 80037c4:	08003ffb 	.word	0x08003ffb
 80037c8:	08003ffb 	.word	0x08003ffb
 80037cc:	08003ffb 	.word	0x08003ffb
 80037d0:	08003ffb 	.word	0x08003ffb
 80037d4:	08003ffb 	.word	0x08003ffb
 80037d8:	08003ffb 	.word	0x08003ffb
 80037dc:	08003ffb 	.word	0x08003ffb
 80037e0:	08003ffb 	.word	0x08003ffb
 80037e4:	08003ffb 	.word	0x08003ffb
 80037e8:	08003bd7 	.word	0x08003bd7
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2b40      	cmp	r3, #64	@ 0x40
 80037f0:	f000 82c1 	beq.w	8003d76 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80037f4:	f000 bc01 	b.w	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80037f8:	69b9      	ldr	r1, [r7, #24]
 80037fa:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80037fe:	f000 fdd9 	bl	80043b4 <RCCEx_GetSAIxPeriphCLKFreq>
 8003802:	61f8      	str	r0, [r7, #28]
      break;
 8003804:	e3fa      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003806:	69b9      	ldr	r1, [r7, #24]
 8003808:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800380c:	f000 fdd2 	bl	80043b4 <RCCEx_GetSAIxPeriphCLKFreq>
 8003810:	61f8      	str	r0, [r7, #28]
      break;
 8003812:	e3f3      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003814:	40021000 	.word	0x40021000
 8003818:	0003d090 	.word	0x0003d090
 800381c:	0800a5a8 	.word	0x0800a5a8
 8003820:	00f42400 	.word	0x00f42400
 8003824:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003828:	4ba9      	ldr	r3, [pc, #676]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800382a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003832:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800383a:	d00c      	beq.n	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003842:	d87f      	bhi.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800384a:	d04e      	beq.n	80038ea <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003852:	d01d      	beq.n	8003890 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8003854:	e076      	b.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003856:	4b9e      	ldr	r3, [pc, #632]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0302 	and.w	r3, r3, #2
 800385e:	2b02      	cmp	r3, #2
 8003860:	d172      	bne.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003862:	4b9b      	ldr	r3, [pc, #620]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0308 	and.w	r3, r3, #8
 800386a:	2b00      	cmp	r3, #0
 800386c:	d005      	beq.n	800387a <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 800386e:	4b98      	ldr	r3, [pc, #608]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	091b      	lsrs	r3, r3, #4
 8003874:	f003 030f 	and.w	r3, r3, #15
 8003878:	e005      	b.n	8003886 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 800387a:	4b95      	ldr	r3, [pc, #596]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800387c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003880:	0a1b      	lsrs	r3, r3, #8
 8003882:	f003 030f 	and.w	r3, r3, #15
 8003886:	4a93      	ldr	r2, [pc, #588]	@ (8003ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8003888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800388c:	61fb      	str	r3, [r7, #28]
          break;
 800388e:	e05b      	b.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003890:	4b8f      	ldr	r3, [pc, #572]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003898:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800389c:	d156      	bne.n	800394c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800389e:	4b8c      	ldr	r3, [pc, #560]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038aa:	d14f      	bne.n	800394c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80038ac:	4b88      	ldr	r3, [pc, #544]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	0a1b      	lsrs	r3, r3, #8
 80038b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038b6:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	fb03 f202 	mul.w	r2, r3, r2
 80038c0:	4b83      	ldr	r3, [pc, #524]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	091b      	lsrs	r3, r3, #4
 80038c6:	f003 0307 	and.w	r3, r3, #7
 80038ca:	3301      	adds	r3, #1
 80038cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80038d2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	0d5b      	lsrs	r3, r3, #21
 80038d8:	f003 0303 	and.w	r3, r3, #3
 80038dc:	3301      	adds	r3, #1
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e6:	61fb      	str	r3, [r7, #28]
          break;
 80038e8:	e030      	b.n	800394c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80038ea:	4b79      	ldr	r3, [pc, #484]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038f6:	d12b      	bne.n	8003950 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80038f8:	4b75      	ldr	r3, [pc, #468]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003900:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003904:	d124      	bne.n	8003950 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003906:	4b72      	ldr	r3, [pc, #456]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	0a1b      	lsrs	r3, r3, #8
 800390c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003910:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	68fa      	ldr	r2, [r7, #12]
 8003916:	fb03 f202 	mul.w	r2, r3, r2
 800391a:	4b6d      	ldr	r3, [pc, #436]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	091b      	lsrs	r3, r3, #4
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	3301      	adds	r3, #1
 8003926:	fbb2 f3f3 	udiv	r3, r2, r3
 800392a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800392c:	4b68      	ldr	r3, [pc, #416]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	0d5b      	lsrs	r3, r3, #21
 8003932:	f003 0303 	and.w	r3, r3, #3
 8003936:	3301      	adds	r3, #1
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	69ba      	ldr	r2, [r7, #24]
 800393c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003940:	61fb      	str	r3, [r7, #28]
          break;
 8003942:	e005      	b.n	8003950 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8003944:	bf00      	nop
 8003946:	e359      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003948:	bf00      	nop
 800394a:	e357      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800394c:	bf00      	nop
 800394e:	e355      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003950:	bf00      	nop
        break;
 8003952:	e353      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003954:	4b5e      	ldr	r3, [pc, #376]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800395a:	f003 0303 	and.w	r3, r3, #3
 800395e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	2b03      	cmp	r3, #3
 8003964:	d827      	bhi.n	80039b6 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8003966:	a201      	add	r2, pc, #4	@ (adr r2, 800396c <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8003968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800396c:	0800397d 	.word	0x0800397d
 8003970:	08003985 	.word	0x08003985
 8003974:	0800398d 	.word	0x0800398d
 8003978:	080039a1 	.word	0x080039a1
          frequency = HAL_RCC_GetPCLK2Freq();
 800397c:	f7ff fa48 	bl	8002e10 <HAL_RCC_GetPCLK2Freq>
 8003980:	61f8      	str	r0, [r7, #28]
          break;
 8003982:	e01d      	b.n	80039c0 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003984:	f7ff f996 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8003988:	61f8      	str	r0, [r7, #28]
          break;
 800398a:	e019      	b.n	80039c0 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800398c:	4b50      	ldr	r3, [pc, #320]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003994:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003998:	d10f      	bne.n	80039ba <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 800399a:	4b4f      	ldr	r3, [pc, #316]	@ (8003ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800399c:	61fb      	str	r3, [r7, #28]
          break;
 800399e:	e00c      	b.n	80039ba <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80039a0:	4b4b      	ldr	r3, [pc, #300]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80039a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d107      	bne.n	80039be <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 80039ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039b2:	61fb      	str	r3, [r7, #28]
          break;
 80039b4:	e003      	b.n	80039be <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 80039b6:	bf00      	nop
 80039b8:	e320      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80039ba:	bf00      	nop
 80039bc:	e31e      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80039be:	bf00      	nop
        break;
 80039c0:	e31c      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80039c2:	4b43      	ldr	r3, [pc, #268]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80039c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c8:	f003 030c 	and.w	r3, r3, #12
 80039cc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	2b0c      	cmp	r3, #12
 80039d2:	d83a      	bhi.n	8003a4a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80039d4:	a201      	add	r2, pc, #4	@ (adr r2, 80039dc <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 80039d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039da:	bf00      	nop
 80039dc:	08003a11 	.word	0x08003a11
 80039e0:	08003a4b 	.word	0x08003a4b
 80039e4:	08003a4b 	.word	0x08003a4b
 80039e8:	08003a4b 	.word	0x08003a4b
 80039ec:	08003a19 	.word	0x08003a19
 80039f0:	08003a4b 	.word	0x08003a4b
 80039f4:	08003a4b 	.word	0x08003a4b
 80039f8:	08003a4b 	.word	0x08003a4b
 80039fc:	08003a21 	.word	0x08003a21
 8003a00:	08003a4b 	.word	0x08003a4b
 8003a04:	08003a4b 	.word	0x08003a4b
 8003a08:	08003a4b 	.word	0x08003a4b
 8003a0c:	08003a35 	.word	0x08003a35
          frequency = HAL_RCC_GetPCLK1Freq();
 8003a10:	f7ff f9e8 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8003a14:	61f8      	str	r0, [r7, #28]
          break;
 8003a16:	e01d      	b.n	8003a54 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8003a18:	f7ff f94c 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8003a1c:	61f8      	str	r0, [r7, #28]
          break;
 8003a1e:	e019      	b.n	8003a54 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003a20:	4b2b      	ldr	r3, [pc, #172]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a2c:	d10f      	bne.n	8003a4e <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8003a2e:	4b2a      	ldr	r3, [pc, #168]	@ (8003ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003a30:	61fb      	str	r3, [r7, #28]
          break;
 8003a32:	e00c      	b.n	8003a4e <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003a34:	4b26      	ldr	r3, [pc, #152]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d107      	bne.n	8003a52 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8003a42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a46:	61fb      	str	r3, [r7, #28]
          break;
 8003a48:	e003      	b.n	8003a52 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8003a4a:	bf00      	nop
 8003a4c:	e2d6      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a4e:	bf00      	nop
 8003a50:	e2d4      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a52:	bf00      	nop
        break;
 8003a54:	e2d2      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003a56:	4b1e      	ldr	r3, [pc, #120]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a5c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003a60:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	2b30      	cmp	r3, #48	@ 0x30
 8003a66:	d021      	beq.n	8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	2b30      	cmp	r3, #48	@ 0x30
 8003a6c:	d829      	bhi.n	8003ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	2b20      	cmp	r3, #32
 8003a72:	d011      	beq.n	8003a98 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	2b20      	cmp	r3, #32
 8003a78:	d823      	bhi.n	8003ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d003      	beq.n	8003a88 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	2b10      	cmp	r3, #16
 8003a84:	d004      	beq.n	8003a90 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8003a86:	e01c      	b.n	8003ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003a88:	f7ff f9ac 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8003a8c:	61f8      	str	r0, [r7, #28]
          break;
 8003a8e:	e01d      	b.n	8003acc <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8003a90:	f7ff f910 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8003a94:	61f8      	str	r0, [r7, #28]
          break;
 8003a96:	e019      	b.n	8003acc <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003a98:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003aa4:	d10f      	bne.n	8003ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8003aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003aa8:	61fb      	str	r3, [r7, #28]
          break;
 8003aaa:	e00c      	b.n	8003ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003aac:	4b08      	ldr	r3, [pc, #32]	@ (8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d107      	bne.n	8003aca <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8003aba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003abe:	61fb      	str	r3, [r7, #28]
          break;
 8003ac0:	e003      	b.n	8003aca <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8003ac2:	bf00      	nop
 8003ac4:	e29a      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ac6:	bf00      	nop
 8003ac8:	e298      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003aca:	bf00      	nop
        break;
 8003acc:	e296      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003ace:	bf00      	nop
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	0800a5a8 	.word	0x0800a5a8
 8003ad8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003adc:	4b9b      	ldr	r3, [pc, #620]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003ae6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	2bc0      	cmp	r3, #192	@ 0xc0
 8003aec:	d021      	beq.n	8003b32 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	2bc0      	cmp	r3, #192	@ 0xc0
 8003af2:	d829      	bhi.n	8003b48 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	2b80      	cmp	r3, #128	@ 0x80
 8003af8:	d011      	beq.n	8003b1e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	2b80      	cmp	r3, #128	@ 0x80
 8003afe:	d823      	bhi.n	8003b48 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	2b40      	cmp	r3, #64	@ 0x40
 8003b0a:	d004      	beq.n	8003b16 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8003b0c:	e01c      	b.n	8003b48 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003b0e:	f7ff f969 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8003b12:	61f8      	str	r0, [r7, #28]
          break;
 8003b14:	e01d      	b.n	8003b52 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b16:	f7ff f8cd 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8003b1a:	61f8      	str	r0, [r7, #28]
          break;
 8003b1c:	e019      	b.n	8003b52 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003b1e:	4b8b      	ldr	r3, [pc, #556]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b2a:	d10f      	bne.n	8003b4c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8003b2c:	4b88      	ldr	r3, [pc, #544]	@ (8003d50 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003b2e:	61fb      	str	r3, [r7, #28]
          break;
 8003b30:	e00c      	b.n	8003b4c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003b32:	4b86      	ldr	r3, [pc, #536]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d107      	bne.n	8003b50 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8003b40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b44:	61fb      	str	r3, [r7, #28]
          break;
 8003b46:	e003      	b.n	8003b50 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8003b48:	bf00      	nop
 8003b4a:	e257      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003b4c:	bf00      	nop
 8003b4e:	e255      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003b50:	bf00      	nop
        break;
 8003b52:	e253      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003b54:	4b7d      	ldr	r3, [pc, #500]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b5e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b66:	d025      	beq.n	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b6e:	d82c      	bhi.n	8003bca <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b76:	d013      	beq.n	8003ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b7e:	d824      	bhi.n	8003bca <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d004      	beq.n	8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b8c:	d004      	beq.n	8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8003b8e:	e01c      	b.n	8003bca <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003b90:	f7ff f928 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8003b94:	61f8      	str	r0, [r7, #28]
          break;
 8003b96:	e01d      	b.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b98:	f7ff f88c 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8003b9c:	61f8      	str	r0, [r7, #28]
          break;
 8003b9e:	e019      	b.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ba0:	4b6a      	ldr	r3, [pc, #424]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ba8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bac:	d10f      	bne.n	8003bce <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8003bae:	4b68      	ldr	r3, [pc, #416]	@ (8003d50 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003bb0:	61fb      	str	r3, [r7, #28]
          break;
 8003bb2:	e00c      	b.n	8003bce <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003bb4:	4b65      	ldr	r3, [pc, #404]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bba:	f003 0302 	and.w	r3, r3, #2
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d107      	bne.n	8003bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8003bc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003bc6:	61fb      	str	r3, [r7, #28]
          break;
 8003bc8:	e003      	b.n	8003bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8003bca:	bf00      	nop
 8003bcc:	e216      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003bce:	bf00      	nop
 8003bd0:	e214      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003bd2:	bf00      	nop
        break;
 8003bd4:	e212      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003bd6:	4b5d      	ldr	r3, [pc, #372]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bdc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003be0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003be8:	d025      	beq.n	8003c36 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003bf0:	d82c      	bhi.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bf8:	d013      	beq.n	8003c22 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c00:	d824      	bhi.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d004      	beq.n	8003c12 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c0e:	d004      	beq.n	8003c1a <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8003c10:	e01c      	b.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c12:	f7ff f8e7 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8003c16:	61f8      	str	r0, [r7, #28]
          break;
 8003c18:	e01d      	b.n	8003c56 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c1a:	f7ff f84b 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8003c1e:	61f8      	str	r0, [r7, #28]
          break;
 8003c20:	e019      	b.n	8003c56 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c22:	4b4a      	ldr	r3, [pc, #296]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c2e:	d10f      	bne.n	8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8003c30:	4b47      	ldr	r3, [pc, #284]	@ (8003d50 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003c32:	61fb      	str	r3, [r7, #28]
          break;
 8003c34:	e00c      	b.n	8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003c36:	4b45      	ldr	r3, [pc, #276]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d107      	bne.n	8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8003c44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c48:	61fb      	str	r3, [r7, #28]
          break;
 8003c4a:	e003      	b.n	8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8003c4c:	bf00      	nop
 8003c4e:	e1d5      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003c50:	bf00      	nop
 8003c52:	e1d3      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003c54:	bf00      	nop
        break;
 8003c56:	e1d1      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003c58:	4b3c      	ldr	r3, [pc, #240]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003c62:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c6a:	d00c      	beq.n	8003c86 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c72:	d864      	bhi.n	8003d3e <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c7a:	d008      	beq.n	8003c8e <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c82:	d030      	beq.n	8003ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003c84:	e05b      	b.n	8003d3e <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c86:	f7ff f815 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8003c8a:	61f8      	str	r0, [r7, #28]
          break;
 8003c8c:	e05c      	b.n	8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c9a:	d152      	bne.n	8003d42 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8003c9c:	4b2b      	ldr	r3, [pc, #172]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d04c      	beq.n	8003d42 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003ca8:	4b28      	ldr	r3, [pc, #160]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	0a1b      	lsrs	r3, r3, #8
 8003cae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cb2:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	68fa      	ldr	r2, [r7, #12]
 8003cb8:	fb03 f202 	mul.w	r2, r3, r2
 8003cbc:	4b23      	ldr	r3, [pc, #140]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	091b      	lsrs	r3, r3, #4
 8003cc2:	f003 0307 	and.w	r3, r3, #7
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ccc:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003cce:	4b1f      	ldr	r3, [pc, #124]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	0e5b      	lsrs	r3, r3, #25
 8003cd4:	f003 0303 	and.w	r3, r3, #3
 8003cd8:	3301      	adds	r3, #1
 8003cda:	005b      	lsls	r3, r3, #1
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce2:	61fb      	str	r3, [r7, #28]
          break;
 8003ce4:	e02d      	b.n	8003d42 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8003ce6:	4b19      	ldr	r3, [pc, #100]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003cee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003cf2:	d128      	bne.n	8003d46 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8003cf4:	4b15      	ldr	r3, [pc, #84]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003cf6:	695b      	ldr	r3, [r3, #20]
 8003cf8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d022      	beq.n	8003d46 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003d00:	4b12      	ldr	r3, [pc, #72]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	0a1b      	lsrs	r3, r3, #8
 8003d06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d0a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	fb03 f202 	mul.w	r2, r3, r2
 8003d14:	4b0d      	ldr	r3, [pc, #52]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	091b      	lsrs	r3, r3, #4
 8003d1a:	f003 0307 	and.w	r3, r3, #7
 8003d1e:	3301      	adds	r3, #1
 8003d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d24:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8003d26:	4b09      	ldr	r3, [pc, #36]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003d28:	695b      	ldr	r3, [r3, #20]
 8003d2a:	0e5b      	lsrs	r3, r3, #25
 8003d2c:	f003 0303 	and.w	r3, r3, #3
 8003d30:	3301      	adds	r3, #1
 8003d32:	005b      	lsls	r3, r3, #1
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d3a:	61fb      	str	r3, [r7, #28]
          break;
 8003d3c:	e003      	b.n	8003d46 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8003d3e:	bf00      	nop
 8003d40:	e15c      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d42:	bf00      	nop
 8003d44:	e15a      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d46:	bf00      	nop
        break;
 8003d48:	e158      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003d4a:	bf00      	nop
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003d54:	4b9d      	ldr	r3, [pc, #628]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d5a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003d5e:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d103      	bne.n	8003d6e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003d66:	f7ff f853 	bl	8002e10 <HAL_RCC_GetPCLK2Freq>
 8003d6a:	61f8      	str	r0, [r7, #28]
        break;
 8003d6c:	e146      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d6e:	f7fe ffa1 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8003d72:	61f8      	str	r0, [r7, #28]
        break;
 8003d74:	e142      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003d76:	4b95      	ldr	r3, [pc, #596]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d7c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003d80:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d88:	d013      	beq.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d90:	d819      	bhi.n	8003dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d004      	beq.n	8003da2 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d9e:	d004      	beq.n	8003daa <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8003da0:	e011      	b.n	8003dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003da2:	f7ff f81f 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8003da6:	61f8      	str	r0, [r7, #28]
          break;
 8003da8:	e010      	b.n	8003dcc <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8003daa:	f7fe ff83 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8003dae:	61f8      	str	r0, [r7, #28]
          break;
 8003db0:	e00c      	b.n	8003dcc <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003db2:	4b86      	ldr	r3, [pc, #536]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dbe:	d104      	bne.n	8003dca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8003dc0:	4b83      	ldr	r3, [pc, #524]	@ (8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003dc2:	61fb      	str	r3, [r7, #28]
          break;
 8003dc4:	e001      	b.n	8003dca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8003dc6:	bf00      	nop
 8003dc8:	e118      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003dca:	bf00      	nop
        break;
 8003dcc:	e116      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003dce:	4b7f      	ldr	r3, [pc, #508]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dd4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003dd8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003de0:	d013      	beq.n	8003e0a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003de8:	d819      	bhi.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d004      	beq.n	8003dfa <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003df6:	d004      	beq.n	8003e02 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8003df8:	e011      	b.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003dfa:	f7fe fff3 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8003dfe:	61f8      	str	r0, [r7, #28]
          break;
 8003e00:	e010      	b.n	8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e02:	f7fe ff57 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8003e06:	61f8      	str	r0, [r7, #28]
          break;
 8003e08:	e00c      	b.n	8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e0a:	4b70      	ldr	r3, [pc, #448]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e16:	d104      	bne.n	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8003e18:	4b6d      	ldr	r3, [pc, #436]	@ (8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003e1a:	61fb      	str	r3, [r7, #28]
          break;
 8003e1c:	e001      	b.n	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8003e1e:	bf00      	nop
 8003e20:	e0ec      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e22:	bf00      	nop
        break;
 8003e24:	e0ea      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003e26:	4b69      	ldr	r3, [pc, #420]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e30:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e38:	d013      	beq.n	8003e62 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e40:	d819      	bhi.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d004      	beq.n	8003e52 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e4e:	d004      	beq.n	8003e5a <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8003e50:	e011      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e52:	f7fe ffc7 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8003e56:	61f8      	str	r0, [r7, #28]
          break;
 8003e58:	e010      	b.n	8003e7c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e5a:	f7fe ff2b 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8003e5e:	61f8      	str	r0, [r7, #28]
          break;
 8003e60:	e00c      	b.n	8003e7c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e62:	4b5a      	ldr	r3, [pc, #360]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e6e:	d104      	bne.n	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8003e70:	4b57      	ldr	r3, [pc, #348]	@ (8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003e72:	61fb      	str	r3, [r7, #28]
          break;
 8003e74:	e001      	b.n	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8003e76:	bf00      	nop
 8003e78:	e0c0      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e7a:	bf00      	nop
        break;
 8003e7c:	e0be      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003e7e:	4b53      	ldr	r3, [pc, #332]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e84:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003e88:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003e90:	d02c      	beq.n	8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003e98:	d833      	bhi.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003ea0:	d01a      	beq.n	8003ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003ea8:	d82b      	bhi.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d004      	beq.n	8003eba <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003eb6:	d004      	beq.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8003eb8:	e023      	b.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003eba:	f7fe ff93 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8003ebe:	61f8      	str	r0, [r7, #28]
          break;
 8003ec0:	e026      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003ec2:	4b42      	ldr	r3, [pc, #264]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003ec4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ec8:	f003 0302 	and.w	r3, r3, #2
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d11a      	bne.n	8003f06 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8003ed0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003ed4:	61fb      	str	r3, [r7, #28]
          break;
 8003ed6:	e016      	b.n	8003f06 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ed8:	4b3c      	ldr	r3, [pc, #240]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ee0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ee4:	d111      	bne.n	8003f0a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8003ee6:	4b3a      	ldr	r3, [pc, #232]	@ (8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003ee8:	61fb      	str	r3, [r7, #28]
          break;
 8003eea:	e00e      	b.n	8003f0a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003eec:	4b37      	ldr	r3, [pc, #220]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d109      	bne.n	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8003efa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003efe:	61fb      	str	r3, [r7, #28]
          break;
 8003f00:	e005      	b.n	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8003f02:	bf00      	nop
 8003f04:	e07a      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f06:	bf00      	nop
 8003f08:	e078      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f0a:	bf00      	nop
 8003f0c:	e076      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f0e:	bf00      	nop
        break;
 8003f10:	e074      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003f12:	4b2e      	ldr	r3, [pc, #184]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f18:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003f1c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f24:	d02c      	beq.n	8003f80 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f2c:	d833      	bhi.n	8003f96 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f34:	d01a      	beq.n	8003f6c <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f3c:	d82b      	bhi.n	8003f96 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d004      	beq.n	8003f4e <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f4a:	d004      	beq.n	8003f56 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8003f4c:	e023      	b.n	8003f96 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f4e:	f7fe ff49 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8003f52:	61f8      	str	r0, [r7, #28]
          break;
 8003f54:	e026      	b.n	8003fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003f56:	4b1d      	ldr	r3, [pc, #116]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003f58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d11a      	bne.n	8003f9a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8003f64:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003f68:	61fb      	str	r3, [r7, #28]
          break;
 8003f6a:	e016      	b.n	8003f9a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f6c:	4b17      	ldr	r3, [pc, #92]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f78:	d111      	bne.n	8003f9e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8003f7a:	4b15      	ldr	r3, [pc, #84]	@ (8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003f7c:	61fb      	str	r3, [r7, #28]
          break;
 8003f7e:	e00e      	b.n	8003f9e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003f80:	4b12      	ldr	r3, [pc, #72]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d109      	bne.n	8003fa2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8003f8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f92:	61fb      	str	r3, [r7, #28]
          break;
 8003f94:	e005      	b.n	8003fa2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8003f96:	bf00      	nop
 8003f98:	e030      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f9a:	bf00      	nop
 8003f9c:	e02e      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f9e:	bf00      	nop
 8003fa0:	e02c      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003fa2:	bf00      	nop
        break;
 8003fa4:	e02a      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8003fa6:	4b09      	ldr	r3, [pc, #36]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003fb0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d004      	beq.n	8003fc2 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fbe:	d009      	beq.n	8003fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8003fc0:	e012      	b.n	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003fc2:	f7fe ff0f 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8003fc6:	61f8      	str	r0, [r7, #28]
          break;
 8003fc8:	e00e      	b.n	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8003fca:	bf00      	nop
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8004008 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe0:	d101      	bne.n	8003fe6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8003fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800400c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8003fe4:	61fb      	str	r3, [r7, #28]
          break;
 8003fe6:	bf00      	nop
        break;
 8003fe8:	e008      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003fea:	bf00      	nop
 8003fec:	e006      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003fee:	bf00      	nop
 8003ff0:	e004      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003ff2:	bf00      	nop
 8003ff4:	e002      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003ff6:	bf00      	nop
 8003ff8:	e000      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003ffa:	bf00      	nop
    }
  }

  return(frequency);
 8003ffc:	69fb      	ldr	r3, [r7, #28]
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3720      	adds	r7, #32
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	40021000 	.word	0x40021000
 800400c:	00f42400 	.word	0x00f42400

08004010 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800401a:	2300      	movs	r3, #0
 800401c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800401e:	4b75      	ldr	r3, [pc, #468]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	f003 0303 	and.w	r3, r3, #3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d018      	beq.n	800405c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800402a:	4b72      	ldr	r3, [pc, #456]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	f003 0203 	and.w	r2, r3, #3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	429a      	cmp	r2, r3
 8004038:	d10d      	bne.n	8004056 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
       ||
 800403e:	2b00      	cmp	r3, #0
 8004040:	d009      	beq.n	8004056 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004042:	4b6c      	ldr	r3, [pc, #432]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	091b      	lsrs	r3, r3, #4
 8004048:	f003 0307 	and.w	r3, r3, #7
 800404c:	1c5a      	adds	r2, r3, #1
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
       ||
 8004052:	429a      	cmp	r2, r3
 8004054:	d047      	beq.n	80040e6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	73fb      	strb	r3, [r7, #15]
 800405a:	e044      	b.n	80040e6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2b03      	cmp	r3, #3
 8004062:	d018      	beq.n	8004096 <RCCEx_PLLSAI1_Config+0x86>
 8004064:	2b03      	cmp	r3, #3
 8004066:	d825      	bhi.n	80040b4 <RCCEx_PLLSAI1_Config+0xa4>
 8004068:	2b01      	cmp	r3, #1
 800406a:	d002      	beq.n	8004072 <RCCEx_PLLSAI1_Config+0x62>
 800406c:	2b02      	cmp	r3, #2
 800406e:	d009      	beq.n	8004084 <RCCEx_PLLSAI1_Config+0x74>
 8004070:	e020      	b.n	80040b4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004072:	4b60      	ldr	r3, [pc, #384]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d11d      	bne.n	80040ba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004082:	e01a      	b.n	80040ba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004084:	4b5b      	ldr	r3, [pc, #364]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800408c:	2b00      	cmp	r3, #0
 800408e:	d116      	bne.n	80040be <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004094:	e013      	b.n	80040be <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004096:	4b57      	ldr	r3, [pc, #348]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10f      	bne.n	80040c2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80040a2:	4b54      	ldr	r3, [pc, #336]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d109      	bne.n	80040c2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80040b2:	e006      	b.n	80040c2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	73fb      	strb	r3, [r7, #15]
      break;
 80040b8:	e004      	b.n	80040c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040ba:	bf00      	nop
 80040bc:	e002      	b.n	80040c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040be:	bf00      	nop
 80040c0:	e000      	b.n	80040c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80040c4:	7bfb      	ldrb	r3, [r7, #15]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10d      	bne.n	80040e6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80040ca:	4b4a      	ldr	r3, [pc, #296]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6819      	ldr	r1, [r3, #0]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	3b01      	subs	r3, #1
 80040dc:	011b      	lsls	r3, r3, #4
 80040de:	430b      	orrs	r3, r1
 80040e0:	4944      	ldr	r1, [pc, #272]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80040e6:	7bfb      	ldrb	r3, [r7, #15]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d17d      	bne.n	80041e8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80040ec:	4b41      	ldr	r3, [pc, #260]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a40      	ldr	r2, [pc, #256]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80040f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040f8:	f7fd fbfc 	bl	80018f4 <HAL_GetTick>
 80040fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80040fe:	e009      	b.n	8004114 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004100:	f7fd fbf8 	bl	80018f4 <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	2b02      	cmp	r3, #2
 800410c:	d902      	bls.n	8004114 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	73fb      	strb	r3, [r7, #15]
        break;
 8004112:	e005      	b.n	8004120 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004114:	4b37      	ldr	r3, [pc, #220]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d1ef      	bne.n	8004100 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004120:	7bfb      	ldrb	r3, [r7, #15]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d160      	bne.n	80041e8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d111      	bne.n	8004150 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800412c:	4b31      	ldr	r3, [pc, #196]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004134:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	6892      	ldr	r2, [r2, #8]
 800413c:	0211      	lsls	r1, r2, #8
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	68d2      	ldr	r2, [r2, #12]
 8004142:	0912      	lsrs	r2, r2, #4
 8004144:	0452      	lsls	r2, r2, #17
 8004146:	430a      	orrs	r2, r1
 8004148:	492a      	ldr	r1, [pc, #168]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800414a:	4313      	orrs	r3, r2
 800414c:	610b      	str	r3, [r1, #16]
 800414e:	e027      	b.n	80041a0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d112      	bne.n	800417c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004156:	4b27      	ldr	r3, [pc, #156]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800415e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	6892      	ldr	r2, [r2, #8]
 8004166:	0211      	lsls	r1, r2, #8
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	6912      	ldr	r2, [r2, #16]
 800416c:	0852      	lsrs	r2, r2, #1
 800416e:	3a01      	subs	r2, #1
 8004170:	0552      	lsls	r2, r2, #21
 8004172:	430a      	orrs	r2, r1
 8004174:	491f      	ldr	r1, [pc, #124]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004176:	4313      	orrs	r3, r2
 8004178:	610b      	str	r3, [r1, #16]
 800417a:	e011      	b.n	80041a0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800417c:	4b1d      	ldr	r3, [pc, #116]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004184:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	6892      	ldr	r2, [r2, #8]
 800418c:	0211      	lsls	r1, r2, #8
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6952      	ldr	r2, [r2, #20]
 8004192:	0852      	lsrs	r2, r2, #1
 8004194:	3a01      	subs	r2, #1
 8004196:	0652      	lsls	r2, r2, #25
 8004198:	430a      	orrs	r2, r1
 800419a:	4916      	ldr	r1, [pc, #88]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800419c:	4313      	orrs	r3, r2
 800419e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80041a0:	4b14      	ldr	r3, [pc, #80]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a13      	ldr	r2, [pc, #76]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80041aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ac:	f7fd fba2 	bl	80018f4 <HAL_GetTick>
 80041b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041b2:	e009      	b.n	80041c8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041b4:	f7fd fb9e 	bl	80018f4 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d902      	bls.n	80041c8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	73fb      	strb	r3, [r7, #15]
          break;
 80041c6:	e005      	b.n	80041d4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041c8:	4b0a      	ldr	r3, [pc, #40]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d0ef      	beq.n	80041b4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80041d4:	7bfb      	ldrb	r3, [r7, #15]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d106      	bne.n	80041e8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80041da:	4b06      	ldr	r3, [pc, #24]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041dc:	691a      	ldr	r2, [r3, #16]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	4904      	ldr	r1, [pc, #16]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80041e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3710      	adds	r7, #16
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	40021000 	.word	0x40021000

080041f8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004202:	2300      	movs	r3, #0
 8004204:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004206:	4b6a      	ldr	r3, [pc, #424]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d018      	beq.n	8004244 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004212:	4b67      	ldr	r3, [pc, #412]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f003 0203 	and.w	r2, r3, #3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	429a      	cmp	r2, r3
 8004220:	d10d      	bne.n	800423e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
       ||
 8004226:	2b00      	cmp	r3, #0
 8004228:	d009      	beq.n	800423e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800422a:	4b61      	ldr	r3, [pc, #388]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	091b      	lsrs	r3, r3, #4
 8004230:	f003 0307 	and.w	r3, r3, #7
 8004234:	1c5a      	adds	r2, r3, #1
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
       ||
 800423a:	429a      	cmp	r2, r3
 800423c:	d047      	beq.n	80042ce <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	73fb      	strb	r3, [r7, #15]
 8004242:	e044      	b.n	80042ce <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b03      	cmp	r3, #3
 800424a:	d018      	beq.n	800427e <RCCEx_PLLSAI2_Config+0x86>
 800424c:	2b03      	cmp	r3, #3
 800424e:	d825      	bhi.n	800429c <RCCEx_PLLSAI2_Config+0xa4>
 8004250:	2b01      	cmp	r3, #1
 8004252:	d002      	beq.n	800425a <RCCEx_PLLSAI2_Config+0x62>
 8004254:	2b02      	cmp	r3, #2
 8004256:	d009      	beq.n	800426c <RCCEx_PLLSAI2_Config+0x74>
 8004258:	e020      	b.n	800429c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800425a:	4b55      	ldr	r3, [pc, #340]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d11d      	bne.n	80042a2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800426a:	e01a      	b.n	80042a2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800426c:	4b50      	ldr	r3, [pc, #320]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004274:	2b00      	cmp	r3, #0
 8004276:	d116      	bne.n	80042a6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800427c:	e013      	b.n	80042a6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800427e:	4b4c      	ldr	r3, [pc, #304]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10f      	bne.n	80042aa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800428a:	4b49      	ldr	r3, [pc, #292]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d109      	bne.n	80042aa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800429a:	e006      	b.n	80042aa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	73fb      	strb	r3, [r7, #15]
      break;
 80042a0:	e004      	b.n	80042ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80042a2:	bf00      	nop
 80042a4:	e002      	b.n	80042ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80042a6:	bf00      	nop
 80042a8:	e000      	b.n	80042ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80042aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80042ac:	7bfb      	ldrb	r3, [r7, #15]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10d      	bne.n	80042ce <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80042b2:	4b3f      	ldr	r3, [pc, #252]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6819      	ldr	r1, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	3b01      	subs	r3, #1
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	430b      	orrs	r3, r1
 80042c8:	4939      	ldr	r1, [pc, #228]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80042ce:	7bfb      	ldrb	r3, [r7, #15]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d167      	bne.n	80043a4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80042d4:	4b36      	ldr	r3, [pc, #216]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a35      	ldr	r2, [pc, #212]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042e0:	f7fd fb08 	bl	80018f4 <HAL_GetTick>
 80042e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042e6:	e009      	b.n	80042fc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042e8:	f7fd fb04 	bl	80018f4 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d902      	bls.n	80042fc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	73fb      	strb	r3, [r7, #15]
        break;
 80042fa:	e005      	b.n	8004308 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042fc:	4b2c      	ldr	r3, [pc, #176]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d1ef      	bne.n	80042e8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004308:	7bfb      	ldrb	r3, [r7, #15]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d14a      	bne.n	80043a4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d111      	bne.n	8004338 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004314:	4b26      	ldr	r3, [pc, #152]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800431c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6892      	ldr	r2, [r2, #8]
 8004324:	0211      	lsls	r1, r2, #8
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	68d2      	ldr	r2, [r2, #12]
 800432a:	0912      	lsrs	r2, r2, #4
 800432c:	0452      	lsls	r2, r2, #17
 800432e:	430a      	orrs	r2, r1
 8004330:	491f      	ldr	r1, [pc, #124]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004332:	4313      	orrs	r3, r2
 8004334:	614b      	str	r3, [r1, #20]
 8004336:	e011      	b.n	800435c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004338:	4b1d      	ldr	r3, [pc, #116]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800433a:	695b      	ldr	r3, [r3, #20]
 800433c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004340:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	6892      	ldr	r2, [r2, #8]
 8004348:	0211      	lsls	r1, r2, #8
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	6912      	ldr	r2, [r2, #16]
 800434e:	0852      	lsrs	r2, r2, #1
 8004350:	3a01      	subs	r2, #1
 8004352:	0652      	lsls	r2, r2, #25
 8004354:	430a      	orrs	r2, r1
 8004356:	4916      	ldr	r1, [pc, #88]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004358:	4313      	orrs	r3, r2
 800435a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800435c:	4b14      	ldr	r3, [pc, #80]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a13      	ldr	r2, [pc, #76]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004362:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004366:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004368:	f7fd fac4 	bl	80018f4 <HAL_GetTick>
 800436c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800436e:	e009      	b.n	8004384 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004370:	f7fd fac0 	bl	80018f4 <HAL_GetTick>
 8004374:	4602      	mov	r2, r0
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	2b02      	cmp	r3, #2
 800437c:	d902      	bls.n	8004384 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	73fb      	strb	r3, [r7, #15]
          break;
 8004382:	e005      	b.n	8004390 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004384:	4b0a      	ldr	r3, [pc, #40]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d0ef      	beq.n	8004370 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004390:	7bfb      	ldrb	r3, [r7, #15]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004396:	4b06      	ldr	r3, [pc, #24]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004398:	695a      	ldr	r2, [r3, #20]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	4904      	ldr	r1, [pc, #16]	@ (80043b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80043a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3710      	adds	r7, #16
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	40021000 	.word	0x40021000

080043b4 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b089      	sub	sp, #36	@ 0x24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80043be:	2300      	movs	r3, #0
 80043c0:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80043c6:	2300      	movs	r3, #0
 80043c8:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043d0:	d10c      	bne.n	80043ec <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80043d2:	4b6e      	ldr	r3, [pc, #440]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80043dc:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80043e4:	d112      	bne.n	800440c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80043e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004590 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80043e8:	61fb      	str	r3, [r7, #28]
 80043ea:	e00f      	b.n	800440c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043f2:	d10b      	bne.n	800440c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80043f4:	4b65      	ldr	r3, [pc, #404]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043fa:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80043fe:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004406:	d101      	bne.n	800440c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004408:	4b61      	ldr	r3, [pc, #388]	@ (8004590 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800440a:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	2b00      	cmp	r3, #0
 8004410:	f040 80b4 	bne.w	800457c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800441e:	d003      	beq.n	8004428 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004426:	d135      	bne.n	8004494 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004428:	4b58      	ldr	r3, [pc, #352]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004430:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004434:	f040 80a1 	bne.w	800457a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8004438:	4b54      	ldr	r3, [pc, #336]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004440:	2b00      	cmp	r3, #0
 8004442:	f000 809a 	beq.w	800457a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004446:	4b51      	ldr	r3, [pc, #324]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	091b      	lsrs	r3, r3, #4
 800444c:	f003 0307 	and.w	r3, r3, #7
 8004450:	3301      	adds	r3, #1
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	fbb2 f3f3 	udiv	r3, r2, r3
 8004458:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800445a:	4b4c      	ldr	r3, [pc, #304]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	0a1b      	lsrs	r3, r3, #8
 8004460:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004464:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10a      	bne.n	8004482 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800446c:	4b47      	ldr	r3, [pc, #284]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d002      	beq.n	800447e <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8004478:	2311      	movs	r3, #17
 800447a:	617b      	str	r3, [r7, #20]
 800447c:	e001      	b.n	8004482 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800447e:	2307      	movs	r3, #7
 8004480:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	68fa      	ldr	r2, [r7, #12]
 8004486:	fb03 f202 	mul.w	r2, r3, r2
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004490:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004492:	e072      	b.n	800457a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d133      	bne.n	8004502 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800449a:	4b3c      	ldr	r3, [pc, #240]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044a6:	d169      	bne.n	800457c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80044a8:	4b38      	ldr	r3, [pc, #224]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d063      	beq.n	800457c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80044b4:	4b35      	ldr	r3, [pc, #212]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	091b      	lsrs	r3, r3, #4
 80044ba:	f003 0307 	and.w	r3, r3, #7
 80044be:	3301      	adds	r3, #1
 80044c0:	693a      	ldr	r2, [r7, #16]
 80044c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80044c8:	4b30      	ldr	r3, [pc, #192]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80044ca:	691b      	ldr	r3, [r3, #16]
 80044cc:	0a1b      	lsrs	r3, r3, #8
 80044ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044d2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d10a      	bne.n	80044f0 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80044da:	4b2c      	ldr	r3, [pc, #176]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d002      	beq.n	80044ec <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 80044e6:	2311      	movs	r3, #17
 80044e8:	617b      	str	r3, [r7, #20]
 80044ea:	e001      	b.n	80044f0 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 80044ec:	2307      	movs	r3, #7
 80044ee:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	fb03 f202 	mul.w	r2, r3, r2
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fe:	61fb      	str	r3, [r7, #28]
 8004500:	e03c      	b.n	800457c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004508:	d003      	beq.n	8004512 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004510:	d134      	bne.n	800457c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8004512:	4b1e      	ldr	r3, [pc, #120]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800451a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800451e:	d12d      	bne.n	800457c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004520:	4b1a      	ldr	r3, [pc, #104]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004522:	695b      	ldr	r3, [r3, #20]
 8004524:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d027      	beq.n	800457c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800452c:	4b17      	ldr	r3, [pc, #92]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	091b      	lsrs	r3, r3, #4
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	3301      	adds	r3, #1
 8004538:	693a      	ldr	r2, [r7, #16]
 800453a:	fbb2 f3f3 	udiv	r3, r2, r3
 800453e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004540:	4b12      	ldr	r3, [pc, #72]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	0a1b      	lsrs	r3, r3, #8
 8004546:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800454a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10a      	bne.n	8004568 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004552:	4b0e      	ldr	r3, [pc, #56]	@ (800458c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d002      	beq.n	8004564 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 800455e:	2311      	movs	r3, #17
 8004560:	617b      	str	r3, [r7, #20]
 8004562:	e001      	b.n	8004568 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8004564:	2307      	movs	r3, #7
 8004566:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	fb03 f202 	mul.w	r2, r3, r2
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	fbb2 f3f3 	udiv	r3, r2, r3
 8004576:	61fb      	str	r3, [r7, #28]
 8004578:	e000      	b.n	800457c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800457a:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800457c:	69fb      	ldr	r3, [r7, #28]
}
 800457e:	4618      	mov	r0, r3
 8004580:	3724      	adds	r7, #36	@ 0x24
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	40021000 	.word	0x40021000
 8004590:	001fff68 	.word	0x001fff68

08004594 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b088      	sub	sp, #32
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e155      	b.n	8004852 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d106      	bne.n	80045c0 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f7fc fbe0 	bl	8000d80 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f959 	bl	8004878 <SAI_Disable>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d001      	beq.n	80045d0 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e140      	b.n	8004852 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2202      	movs	r2, #2
 80045d4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d00c      	beq.n	80045fa <HAL_SAI_Init+0x66>
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d80d      	bhi.n	8004600 <HAL_SAI_Init+0x6c>
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d002      	beq.n	80045ee <HAL_SAI_Init+0x5a>
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d003      	beq.n	80045f4 <HAL_SAI_Init+0x60>
 80045ec:	e008      	b.n	8004600 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80045ee:	2300      	movs	r3, #0
 80045f0:	61fb      	str	r3, [r7, #28]
      break;
 80045f2:	e008      	b.n	8004606 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80045f4:	2310      	movs	r3, #16
 80045f6:	61fb      	str	r3, [r7, #28]
      break;
 80045f8:	e005      	b.n	8004606 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80045fa:	2320      	movs	r3, #32
 80045fc:	61fb      	str	r3, [r7, #28]
      break;
 80045fe:	e002      	b.n	8004606 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8004600:	2300      	movs	r3, #0
 8004602:	61fb      	str	r3, [r7, #28]
      break;
 8004604:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	2b03      	cmp	r3, #3
 800460c:	d81d      	bhi.n	800464a <HAL_SAI_Init+0xb6>
 800460e:	a201      	add	r2, pc, #4	@ (adr r2, 8004614 <HAL_SAI_Init+0x80>)
 8004610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004614:	08004625 	.word	0x08004625
 8004618:	0800462b 	.word	0x0800462b
 800461c:	08004633 	.word	0x08004633
 8004620:	0800463b 	.word	0x0800463b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004624:	2300      	movs	r3, #0
 8004626:	617b      	str	r3, [r7, #20]
      break;
 8004628:	e012      	b.n	8004650 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800462a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800462e:	617b      	str	r3, [r7, #20]
      break;
 8004630:	e00e      	b.n	8004650 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004632:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004636:	617b      	str	r3, [r7, #20]
      break;
 8004638:	e00a      	b.n	8004650 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800463a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800463e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	f043 0301 	orr.w	r3, r3, #1
 8004646:	61fb      	str	r3, [r7, #28]
      break;
 8004648:	e002      	b.n	8004650 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800464a:	2300      	movs	r3, #0
 800464c:	617b      	str	r3, [r7, #20]
      break;
 800464e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a81      	ldr	r2, [pc, #516]	@ (800485c <HAL_SAI_Init+0x2c8>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d004      	beq.n	8004664 <HAL_SAI_Init+0xd0>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a80      	ldr	r2, [pc, #512]	@ (8004860 <HAL_SAI_Init+0x2cc>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d103      	bne.n	800466c <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8004664:	4a7f      	ldr	r2, [pc, #508]	@ (8004864 <HAL_SAI_Init+0x2d0>)
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	e002      	b.n	8004672 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800466c:	4a7e      	ldr	r2, [pc, #504]	@ (8004868 <HAL_SAI_Init+0x2d4>)
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	69db      	ldr	r3, [r3, #28]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d041      	beq.n	80046fe <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a77      	ldr	r2, [pc, #476]	@ (800485c <HAL_SAI_Init+0x2c8>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d004      	beq.n	800468e <HAL_SAI_Init+0xfa>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a75      	ldr	r2, [pc, #468]	@ (8004860 <HAL_SAI_Init+0x2cc>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d105      	bne.n	800469a <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800468e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004692:	f7fe ff4f 	bl	8003534 <HAL_RCCEx_GetPeriphCLKFreq>
 8004696:	6138      	str	r0, [r7, #16]
 8004698:	e004      	b.n	80046a4 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800469a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800469e:	f7fe ff49 	bl	8003534 <HAL_RCCEx_GetPeriphCLKFreq>
 80046a2:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80046a4:	693a      	ldr	r2, [r7, #16]
 80046a6:	4613      	mov	r3, r2
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	4413      	add	r3, r2
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	461a      	mov	r2, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	69db      	ldr	r3, [r3, #28]
 80046b4:	025b      	lsls	r3, r3, #9
 80046b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ba:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	4a6b      	ldr	r2, [pc, #428]	@ (800486c <HAL_SAI_Init+0x2d8>)
 80046c0:	fba2 2303 	umull	r2, r3, r2, r3
 80046c4:	08da      	lsrs	r2, r3, #3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80046ca:	68f9      	ldr	r1, [r7, #12]
 80046cc:	4b67      	ldr	r3, [pc, #412]	@ (800486c <HAL_SAI_Init+0x2d8>)
 80046ce:	fba3 2301 	umull	r2, r3, r3, r1
 80046d2:	08da      	lsrs	r2, r3, #3
 80046d4:	4613      	mov	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	4413      	add	r3, r2
 80046da:	005b      	lsls	r3, r3, #1
 80046dc:	1aca      	subs	r2, r1, r3
 80046de:	2a08      	cmp	r2, #8
 80046e0:	d904      	bls.n	80046ec <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a1b      	ldr	r3, [r3, #32]
 80046e6:	1c5a      	adds	r2, r3, #1
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d104      	bne.n	80046fe <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a1b      	ldr	r3, [r3, #32]
 80046f8:	085a      	lsrs	r2, r3, #1
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_SAI_Init+0x17a>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	2b02      	cmp	r3, #2
 800470c:	d109      	bne.n	8004722 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004712:	2b01      	cmp	r3, #1
 8004714:	d101      	bne.n	800471a <HAL_SAI_Init+0x186>
 8004716:	2300      	movs	r3, #0
 8004718:	e001      	b.n	800471e <HAL_SAI_Init+0x18a>
 800471a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800471e:	61bb      	str	r3, [r7, #24]
 8004720:	e008      	b.n	8004734 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004726:	2b01      	cmp	r3, #1
 8004728:	d102      	bne.n	8004730 <HAL_SAI_Init+0x19c>
 800472a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800472e:	e000      	b.n	8004732 <HAL_SAI_Init+0x19e>
 8004730:	2300      	movs	r3, #0
 8004732:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6819      	ldr	r1, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	4b4c      	ldr	r3, [pc, #304]	@ (8004870 <HAL_SAI_Init+0x2dc>)
 8004740:	400b      	ands	r3, r1
 8004742:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	6819      	ldr	r1, [r3, #0]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685a      	ldr	r2, [r3, #4]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004752:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004758:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800475e:	431a      	orrs	r2, r3
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 800476c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004778:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	051b      	lsls	r3, r3, #20
 8004780:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	430a      	orrs	r2, r1
 8004788:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	6812      	ldr	r2, [r2, #0]
 8004794:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004798:	f023 030f 	bic.w	r3, r3, #15
 800479c:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	6859      	ldr	r1, [r3, #4]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	699a      	ldr	r2, [r3, #24]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ac:	431a      	orrs	r2, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b2:	431a      	orrs	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	6899      	ldr	r1, [r3, #8]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	4b2b      	ldr	r3, [pc, #172]	@ (8004874 <HAL_SAI_Init+0x2e0>)
 80047c8:	400b      	ands	r3, r1
 80047ca:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6899      	ldr	r1, [r3, #8]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d6:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80047dc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80047e2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80047e8:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ee:	3b01      	subs	r3, #1
 80047f0:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80047f2:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	430a      	orrs	r2, r1
 80047fa:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68d9      	ldr	r1, [r3, #12]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800480a:	400b      	ands	r3, r1
 800480c:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68d9      	ldr	r1, [r3, #12]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800481c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004822:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004824:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800482a:	3b01      	subs	r3, #1
 800482c:	021b      	lsls	r3, r3, #8
 800482e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3720      	adds	r7, #32
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	40015404 	.word	0x40015404
 8004860:	40015424 	.word	0x40015424
 8004864:	40015400 	.word	0x40015400
 8004868:	40015800 	.word	0x40015800
 800486c:	cccccccd 	.word	0xcccccccd
 8004870:	ff05c010 	.word	0xff05c010
 8004874:	fff88000 	.word	0xfff88000

08004878 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004880:	4b18      	ldr	r3, [pc, #96]	@ (80048e4 <SAI_Disable+0x6c>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a18      	ldr	r2, [pc, #96]	@ (80048e8 <SAI_Disable+0x70>)
 8004886:	fba2 2303 	umull	r2, r3, r2, r3
 800488a:	0b1b      	lsrs	r3, r3, #12
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004890:	2300      	movs	r3, #0
 8004892:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80048a2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10a      	bne.n	80048c0 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048b0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	72fb      	strb	r3, [r7, #11]
      break;
 80048be:	e009      	b.n	80048d4 <SAI_Disable+0x5c>
    }
    count--;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	3b01      	subs	r3, #1
 80048c4:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1e7      	bne.n	80048a4 <SAI_Disable+0x2c>

  return status;
 80048d4:	7afb      	ldrb	r3, [r7, #11]
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3714      	adds	r7, #20
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	20000000 	.word	0x20000000
 80048e8:	95cbec1b 	.word	0x95cbec1b

080048ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d101      	bne.n	80048fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e095      	b.n	8004a2a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004902:	2b00      	cmp	r3, #0
 8004904:	d108      	bne.n	8004918 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800490e:	d009      	beq.n	8004924 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	61da      	str	r2, [r3, #28]
 8004916:	e005      	b.n	8004924 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d106      	bne.n	8004944 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f7fc fcf4 	bl	800132c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2202      	movs	r2, #2
 8004948:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800495a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004964:	d902      	bls.n	800496c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004966:	2300      	movs	r3, #0
 8004968:	60fb      	str	r3, [r7, #12]
 800496a:	e002      	b.n	8004972 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800496c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004970:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800497a:	d007      	beq.n	800498c <HAL_SPI_Init+0xa0>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004984:	d002      	beq.n	800498c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800499c:	431a      	orrs	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	691b      	ldr	r3, [r3, #16]
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	431a      	orrs	r2, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	695b      	ldr	r3, [r3, #20]
 80049ac:	f003 0301 	and.w	r3, r3, #1
 80049b0:	431a      	orrs	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049ba:	431a      	orrs	r2, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	69db      	ldr	r3, [r3, #28]
 80049c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049c4:	431a      	orrs	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049ce:	ea42 0103 	orr.w	r1, r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	0c1b      	lsrs	r3, r3, #16
 80049e8:	f003 0204 	and.w	r2, r3, #4
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f0:	f003 0310 	and.w	r3, r3, #16
 80049f4:	431a      	orrs	r2, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049fa:	f003 0308 	and.w	r3, r3, #8
 80049fe:	431a      	orrs	r2, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004a08:	ea42 0103 	orr.w	r1, r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	430a      	orrs	r2, r1
 8004a18:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b088      	sub	sp, #32
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	60f8      	str	r0, [r7, #12]
 8004a3a:	60b9      	str	r1, [r7, #8]
 8004a3c:	603b      	str	r3, [r7, #0]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a42:	f7fc ff57 	bl	80018f4 <HAL_GetTick>
 8004a46:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004a48:	88fb      	ldrh	r3, [r7, #6]
 8004a4a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d001      	beq.n	8004a5c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004a58:	2302      	movs	r3, #2
 8004a5a:	e15c      	b.n	8004d16 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d002      	beq.n	8004a68 <HAL_SPI_Transmit+0x36>
 8004a62:	88fb      	ldrh	r3, [r7, #6]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d101      	bne.n	8004a6c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e154      	b.n	8004d16 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d101      	bne.n	8004a7a <HAL_SPI_Transmit+0x48>
 8004a76:	2302      	movs	r3, #2
 8004a78:	e14d      	b.n	8004d16 <HAL_SPI_Transmit+0x2e4>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2203      	movs	r2, #3
 8004a86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	68ba      	ldr	r2, [r7, #8]
 8004a94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	88fa      	ldrh	r2, [r7, #6]
 8004a9a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	88fa      	ldrh	r2, [r7, #6]
 8004aa0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2200      	movs	r2, #0
 8004abc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004acc:	d10f      	bne.n	8004aee <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004adc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004aec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004af8:	2b40      	cmp	r3, #64	@ 0x40
 8004afa:	d007      	beq.n	8004b0c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004b14:	d952      	bls.n	8004bbc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d002      	beq.n	8004b24 <HAL_SPI_Transmit+0xf2>
 8004b1e:	8b7b      	ldrh	r3, [r7, #26]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d145      	bne.n	8004bb0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b28:	881a      	ldrh	r2, [r3, #0]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b34:	1c9a      	adds	r2, r3, #2
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	3b01      	subs	r3, #1
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b48:	e032      	b.n	8004bb0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d112      	bne.n	8004b7e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b5c:	881a      	ldrh	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b68:	1c9a      	adds	r2, r3, #2
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	3b01      	subs	r3, #1
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b7c:	e018      	b.n	8004bb0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b7e:	f7fc feb9 	bl	80018f4 <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d803      	bhi.n	8004b96 <HAL_SPI_Transmit+0x164>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b94:	d102      	bne.n	8004b9c <HAL_SPI_Transmit+0x16a>
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d109      	bne.n	8004bb0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e0b2      	b.n	8004d16 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1c7      	bne.n	8004b4a <HAL_SPI_Transmit+0x118>
 8004bba:	e083      	b.n	8004cc4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d002      	beq.n	8004bca <HAL_SPI_Transmit+0x198>
 8004bc4:	8b7b      	ldrh	r3, [r7, #26]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d177      	bne.n	8004cba <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d912      	bls.n	8004bfa <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd8:	881a      	ldrh	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be4:	1c9a      	adds	r2, r3, #2
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	3b02      	subs	r3, #2
 8004bf2:	b29a      	uxth	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bf8:	e05f      	b.n	8004cba <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	330c      	adds	r3, #12
 8004c04:	7812      	ldrb	r2, [r2, #0]
 8004c06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	3b01      	subs	r3, #1
 8004c1a:	b29a      	uxth	r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004c20:	e04b      	b.n	8004cba <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d12b      	bne.n	8004c88 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d912      	bls.n	8004c60 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c3e:	881a      	ldrh	r2, [r3, #0]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4a:	1c9a      	adds	r2, r3, #2
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	3b02      	subs	r3, #2
 8004c58:	b29a      	uxth	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c5e:	e02c      	b.n	8004cba <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	330c      	adds	r3, #12
 8004c6a:	7812      	ldrb	r2, [r2, #0]
 8004c6c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c72:	1c5a      	adds	r2, r3, #1
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	3b01      	subs	r3, #1
 8004c80:	b29a      	uxth	r2, r3
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c86:	e018      	b.n	8004cba <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c88:	f7fc fe34 	bl	80018f4 <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	683a      	ldr	r2, [r7, #0]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d803      	bhi.n	8004ca0 <HAL_SPI_Transmit+0x26e>
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c9e:	d102      	bne.n	8004ca6 <HAL_SPI_Transmit+0x274>
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d109      	bne.n	8004cba <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e02d      	b.n	8004d16 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1ae      	bne.n	8004c22 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cc4:	69fa      	ldr	r2, [r7, #28]
 8004cc6:	6839      	ldr	r1, [r7, #0]
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 fb65 	bl	8005398 <SPI_EndRxTxTransaction>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d002      	beq.n	8004cda <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2220      	movs	r2, #32
 8004cd8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10a      	bne.n	8004cf8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	617b      	str	r3, [r7, #20]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	617b      	str	r3, [r7, #20]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	617b      	str	r3, [r7, #20]
 8004cf6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d001      	beq.n	8004d14 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e000      	b.n	8004d16 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004d14:	2300      	movs	r3, #0
  }
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3720      	adds	r7, #32
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b08a      	sub	sp, #40	@ 0x28
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	60f8      	str	r0, [r7, #12]
 8004d26:	60b9      	str	r1, [r7, #8]
 8004d28:	607a      	str	r2, [r7, #4]
 8004d2a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d30:	f7fc fde0 	bl	80018f4 <HAL_GetTick>
 8004d34:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d3c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004d44:	887b      	ldrh	r3, [r7, #2]
 8004d46:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004d48:	887b      	ldrh	r3, [r7, #2]
 8004d4a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d4c:	7ffb      	ldrb	r3, [r7, #31]
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d00c      	beq.n	8004d6c <HAL_SPI_TransmitReceive+0x4e>
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d58:	d106      	bne.n	8004d68 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d102      	bne.n	8004d68 <HAL_SPI_TransmitReceive+0x4a>
 8004d62:	7ffb      	ldrb	r3, [r7, #31]
 8004d64:	2b04      	cmp	r3, #4
 8004d66:	d001      	beq.n	8004d6c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004d68:	2302      	movs	r3, #2
 8004d6a:	e1f3      	b.n	8005154 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d005      	beq.n	8004d7e <HAL_SPI_TransmitReceive+0x60>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d002      	beq.n	8004d7e <HAL_SPI_TransmitReceive+0x60>
 8004d78:	887b      	ldrh	r3, [r7, #2]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e1e8      	b.n	8005154 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d101      	bne.n	8004d90 <HAL_SPI_TransmitReceive+0x72>
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	e1e1      	b.n	8005154 <HAL_SPI_TransmitReceive+0x436>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	2b04      	cmp	r3, #4
 8004da2:	d003      	beq.n	8004dac <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2205      	movs	r2, #5
 8004da8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	887a      	ldrh	r2, [r7, #2]
 8004dbc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	887a      	ldrh	r2, [r7, #2]
 8004dc4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	68ba      	ldr	r2, [r7, #8]
 8004dcc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	887a      	ldrh	r2, [r7, #2]
 8004dd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	887a      	ldrh	r2, [r7, #2]
 8004dd8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004dee:	d802      	bhi.n	8004df6 <HAL_SPI_TransmitReceive+0xd8>
 8004df0:	8abb      	ldrh	r3, [r7, #20]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d908      	bls.n	8004e08 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	685a      	ldr	r2, [r3, #4]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e04:	605a      	str	r2, [r3, #4]
 8004e06:	e007      	b.n	8004e18 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	685a      	ldr	r2, [r3, #4]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e16:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e22:	2b40      	cmp	r3, #64	@ 0x40
 8004e24:	d007      	beq.n	8004e36 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e34:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e3e:	f240 8083 	bls.w	8004f48 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d002      	beq.n	8004e50 <HAL_SPI_TransmitReceive+0x132>
 8004e4a:	8afb      	ldrh	r3, [r7, #22]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d16f      	bne.n	8004f30 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e54:	881a      	ldrh	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e60:	1c9a      	adds	r2, r3, #2
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e74:	e05c      	b.n	8004f30 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f003 0302 	and.w	r3, r3, #2
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d11b      	bne.n	8004ebc <HAL_SPI_TransmitReceive+0x19e>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d016      	beq.n	8004ebc <HAL_SPI_TransmitReceive+0x19e>
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d113      	bne.n	8004ebc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e98:	881a      	ldrh	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea4:	1c9a      	adds	r2, r3, #2
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d11c      	bne.n	8004f04 <HAL_SPI_TransmitReceive+0x1e6>
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d016      	beq.n	8004f04 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68da      	ldr	r2, [r3, #12]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee0:	b292      	uxth	r2, r2
 8004ee2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee8:	1c9a      	adds	r2, r3, #2
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	3b01      	subs	r3, #1
 8004ef8:	b29a      	uxth	r2, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f00:	2301      	movs	r3, #1
 8004f02:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f04:	f7fc fcf6 	bl	80018f4 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	6a3b      	ldr	r3, [r7, #32]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d80d      	bhi.n	8004f30 <HAL_SPI_TransmitReceive+0x212>
 8004f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f1a:	d009      	beq.n	8004f30 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e111      	b.n	8005154 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d19d      	bne.n	8004e76 <HAL_SPI_TransmitReceive+0x158>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d197      	bne.n	8004e76 <HAL_SPI_TransmitReceive+0x158>
 8004f46:	e0e5      	b.n	8005114 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d003      	beq.n	8004f58 <HAL_SPI_TransmitReceive+0x23a>
 8004f50:	8afb      	ldrh	r3, [r7, #22]
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	f040 80d1 	bne.w	80050fa <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d912      	bls.n	8004f88 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f66:	881a      	ldrh	r2, [r3, #0]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f72:	1c9a      	adds	r2, r3, #2
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	3b02      	subs	r3, #2
 8004f80:	b29a      	uxth	r2, r3
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f86:	e0b8      	b.n	80050fa <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	330c      	adds	r3, #12
 8004f92:	7812      	ldrb	r2, [r2, #0]
 8004f94:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f9a:	1c5a      	adds	r2, r3, #1
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fae:	e0a4      	b.n	80050fa <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b02      	cmp	r3, #2
 8004fbc:	d134      	bne.n	8005028 <HAL_SPI_TransmitReceive+0x30a>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d02f      	beq.n	8005028 <HAL_SPI_TransmitReceive+0x30a>
 8004fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d12c      	bne.n	8005028 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d912      	bls.n	8004ffe <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fdc:	881a      	ldrh	r2, [r3, #0]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe8:	1c9a      	adds	r2, r3, #2
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	3b02      	subs	r3, #2
 8004ff6:	b29a      	uxth	r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ffc:	e012      	b.n	8005024 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	330c      	adds	r3, #12
 8005008:	7812      	ldrb	r2, [r2, #0]
 800500a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005010:	1c5a      	adds	r2, r3, #1
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800501a:	b29b      	uxth	r3, r3
 800501c:	3b01      	subs	r3, #1
 800501e:	b29a      	uxth	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005024:	2300      	movs	r3, #0
 8005026:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b01      	cmp	r3, #1
 8005034:	d148      	bne.n	80050c8 <HAL_SPI_TransmitReceive+0x3aa>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800503c:	b29b      	uxth	r3, r3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d042      	beq.n	80050c8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005048:	b29b      	uxth	r3, r3
 800504a:	2b01      	cmp	r3, #1
 800504c:	d923      	bls.n	8005096 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68da      	ldr	r2, [r3, #12]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005058:	b292      	uxth	r2, r2
 800505a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005060:	1c9a      	adds	r2, r3, #2
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800506c:	b29b      	uxth	r3, r3
 800506e:	3b02      	subs	r3, #2
 8005070:	b29a      	uxth	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800507e:	b29b      	uxth	r3, r3
 8005080:	2b01      	cmp	r3, #1
 8005082:	d81f      	bhi.n	80050c4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	685a      	ldr	r2, [r3, #4]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005092:	605a      	str	r2, [r3, #4]
 8005094:	e016      	b.n	80050c4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f103 020c 	add.w	r2, r3, #12
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a2:	7812      	ldrb	r2, [r2, #0]
 80050a4:	b2d2      	uxtb	r2, r2
 80050a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ac:	1c5a      	adds	r2, r3, #1
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	3b01      	subs	r3, #1
 80050bc:	b29a      	uxth	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050c4:	2301      	movs	r3, #1
 80050c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050c8:	f7fc fc14 	bl	80018f4 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	6a3b      	ldr	r3, [r7, #32]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d803      	bhi.n	80050e0 <HAL_SPI_TransmitReceive+0x3c2>
 80050d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050de:	d102      	bne.n	80050e6 <HAL_SPI_TransmitReceive+0x3c8>
 80050e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d109      	bne.n	80050fa <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2201      	movs	r2, #1
 80050ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e02c      	b.n	8005154 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050fe:	b29b      	uxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	f47f af55 	bne.w	8004fb0 <HAL_SPI_TransmitReceive+0x292>
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800510c:	b29b      	uxth	r3, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	f47f af4e 	bne.w	8004fb0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005114:	6a3a      	ldr	r2, [r7, #32]
 8005116:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f000 f93d 	bl	8005398 <SPI_EndRxTxTransaction>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d008      	beq.n	8005136 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2220      	movs	r2, #32
 8005128:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e00e      	b.n	8005154 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2201      	movs	r2, #1
 800513a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e000      	b.n	8005154 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005152:	2300      	movs	r3, #0
  }
}
 8005154:	4618      	mov	r0, r3
 8005156:	3728      	adds	r7, #40	@ 0x28
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b088      	sub	sp, #32
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	603b      	str	r3, [r7, #0]
 8005168:	4613      	mov	r3, r2
 800516a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800516c:	f7fc fbc2 	bl	80018f4 <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005174:	1a9b      	subs	r3, r3, r2
 8005176:	683a      	ldr	r2, [r7, #0]
 8005178:	4413      	add	r3, r2
 800517a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800517c:	f7fc fbba 	bl	80018f4 <HAL_GetTick>
 8005180:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005182:	4b39      	ldr	r3, [pc, #228]	@ (8005268 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	015b      	lsls	r3, r3, #5
 8005188:	0d1b      	lsrs	r3, r3, #20
 800518a:	69fa      	ldr	r2, [r7, #28]
 800518c:	fb02 f303 	mul.w	r3, r2, r3
 8005190:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005192:	e054      	b.n	800523e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800519a:	d050      	beq.n	800523e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800519c:	f7fc fbaa 	bl	80018f4 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	69fa      	ldr	r2, [r7, #28]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d902      	bls.n	80051b2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d13d      	bne.n	800522e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80051c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051ca:	d111      	bne.n	80051f0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051d4:	d004      	beq.n	80051e0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051de:	d107      	bne.n	80051f0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051f8:	d10f      	bne.n	800521a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005208:	601a      	str	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005218:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2200      	movs	r2, #0
 8005226:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e017      	b.n	800525e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d101      	bne.n	8005238 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005234:	2300      	movs	r3, #0
 8005236:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	3b01      	subs	r3, #1
 800523c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	689a      	ldr	r2, [r3, #8]
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	4013      	ands	r3, r2
 8005248:	68ba      	ldr	r2, [r7, #8]
 800524a:	429a      	cmp	r2, r3
 800524c:	bf0c      	ite	eq
 800524e:	2301      	moveq	r3, #1
 8005250:	2300      	movne	r3, #0
 8005252:	b2db      	uxtb	r3, r3
 8005254:	461a      	mov	r2, r3
 8005256:	79fb      	ldrb	r3, [r7, #7]
 8005258:	429a      	cmp	r2, r3
 800525a:	d19b      	bne.n	8005194 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3720      	adds	r7, #32
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	20000000 	.word	0x20000000

0800526c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b08a      	sub	sp, #40	@ 0x28
 8005270:	af00      	add	r7, sp, #0
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	607a      	str	r2, [r7, #4]
 8005278:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800527a:	2300      	movs	r3, #0
 800527c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800527e:	f7fc fb39 	bl	80018f4 <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005286:	1a9b      	subs	r3, r3, r2
 8005288:	683a      	ldr	r2, [r7, #0]
 800528a:	4413      	add	r3, r2
 800528c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800528e:	f7fc fb31 	bl	80018f4 <HAL_GetTick>
 8005292:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	330c      	adds	r3, #12
 800529a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800529c:	4b3d      	ldr	r3, [pc, #244]	@ (8005394 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	4613      	mov	r3, r2
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4413      	add	r3, r2
 80052a6:	00da      	lsls	r2, r3, #3
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	0d1b      	lsrs	r3, r3, #20
 80052ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ae:	fb02 f303 	mul.w	r3, r2, r3
 80052b2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80052b4:	e060      	b.n	8005378 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80052bc:	d107      	bne.n	80052ce <SPI_WaitFifoStateUntilTimeout+0x62>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d104      	bne.n	80052ce <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80052cc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d4:	d050      	beq.n	8005378 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052d6:	f7fc fb0d 	bl	80018f4 <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	6a3b      	ldr	r3, [r7, #32]
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d902      	bls.n	80052ec <SPI_WaitFifoStateUntilTimeout+0x80>
 80052e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d13d      	bne.n	8005368 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80052fa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005304:	d111      	bne.n	800532a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800530e:	d004      	beq.n	800531a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005318:	d107      	bne.n	800532a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005328:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800532e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005332:	d10f      	bne.n	8005354 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005342:	601a      	str	r2, [r3, #0]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005352:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005364:	2303      	movs	r3, #3
 8005366:	e010      	b.n	800538a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d101      	bne.n	8005372 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800536e:	2300      	movs	r3, #0
 8005370:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	3b01      	subs	r3, #1
 8005376:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	4013      	ands	r3, r2
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	429a      	cmp	r2, r3
 8005386:	d196      	bne.n	80052b6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3728      	adds	r7, #40	@ 0x28
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	20000000 	.word	0x20000000

08005398 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b086      	sub	sp, #24
 800539c:	af02      	add	r7, sp, #8
 800539e:	60f8      	str	r0, [r7, #12]
 80053a0:	60b9      	str	r1, [r7, #8]
 80053a2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	9300      	str	r3, [sp, #0]
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f7ff ff5b 	bl	800526c <SPI_WaitFifoStateUntilTimeout>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d007      	beq.n	80053cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053c0:	f043 0220 	orr.w	r2, r3, #32
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e027      	b.n	800541c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2200      	movs	r2, #0
 80053d4:	2180      	movs	r1, #128	@ 0x80
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f7ff fec0 	bl	800515c <SPI_WaitFlagStateUntilTimeout>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d007      	beq.n	80053f2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053e6:	f043 0220 	orr.w	r2, r3, #32
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e014      	b.n	800541c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80053fe:	68f8      	ldr	r0, [r7, #12]
 8005400:	f7ff ff34 	bl	800526c <SPI_WaitFifoStateUntilTimeout>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	d007      	beq.n	800541a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800540e:	f043 0220 	orr.w	r2, r3, #32
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e000      	b.n	800541c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d101      	bne.n	8005436 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e049      	b.n	80054ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d106      	bne.n	8005450 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f841 	bl	80054d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2202      	movs	r2, #2
 8005454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	3304      	adds	r3, #4
 8005460:	4619      	mov	r1, r3
 8005462:	4610      	mov	r0, r2
 8005464:	f000 f9e0 	bl	8005828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3708      	adds	r7, #8
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b083      	sub	sp, #12
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80054da:	bf00      	nop
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
	...

080054e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b085      	sub	sp, #20
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d001      	beq.n	8005500 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e04f      	b.n	80055a0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2202      	movs	r2, #2
 8005504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	68da      	ldr	r2, [r3, #12]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f042 0201 	orr.w	r2, r2, #1
 8005516:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a23      	ldr	r2, [pc, #140]	@ (80055ac <HAL_TIM_Base_Start_IT+0xc4>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d01d      	beq.n	800555e <HAL_TIM_Base_Start_IT+0x76>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800552a:	d018      	beq.n	800555e <HAL_TIM_Base_Start_IT+0x76>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a1f      	ldr	r2, [pc, #124]	@ (80055b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d013      	beq.n	800555e <HAL_TIM_Base_Start_IT+0x76>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a1e      	ldr	r2, [pc, #120]	@ (80055b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d00e      	beq.n	800555e <HAL_TIM_Base_Start_IT+0x76>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a1c      	ldr	r2, [pc, #112]	@ (80055b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d009      	beq.n	800555e <HAL_TIM_Base_Start_IT+0x76>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a1b      	ldr	r2, [pc, #108]	@ (80055bc <HAL_TIM_Base_Start_IT+0xd4>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d004      	beq.n	800555e <HAL_TIM_Base_Start_IT+0x76>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a19      	ldr	r2, [pc, #100]	@ (80055c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d115      	bne.n	800558a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689a      	ldr	r2, [r3, #8]
 8005564:	4b17      	ldr	r3, [pc, #92]	@ (80055c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005566:	4013      	ands	r3, r2
 8005568:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2b06      	cmp	r3, #6
 800556e:	d015      	beq.n	800559c <HAL_TIM_Base_Start_IT+0xb4>
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005576:	d011      	beq.n	800559c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f042 0201 	orr.w	r2, r2, #1
 8005586:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005588:	e008      	b.n	800559c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f042 0201 	orr.w	r2, r2, #1
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	e000      	b.n	800559e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800559c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr
 80055ac:	40012c00 	.word	0x40012c00
 80055b0:	40000400 	.word	0x40000400
 80055b4:	40000800 	.word	0x40000800
 80055b8:	40000c00 	.word	0x40000c00
 80055bc:	40013400 	.word	0x40013400
 80055c0:	40014000 	.word	0x40014000
 80055c4:	00010007 	.word	0x00010007

080055c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d020      	beq.n	800562c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f003 0302 	and.w	r3, r3, #2
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d01b      	beq.n	800562c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f06f 0202 	mvn.w	r2, #2
 80055fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2201      	movs	r2, #1
 8005602:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	f003 0303 	and.w	r3, r3, #3
 800560e:	2b00      	cmp	r3, #0
 8005610:	d003      	beq.n	800561a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 f8e9 	bl	80057ea <HAL_TIM_IC_CaptureCallback>
 8005618:	e005      	b.n	8005626 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 f8db 	bl	80057d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 f8ec 	bl	80057fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f003 0304 	and.w	r3, r3, #4
 8005632:	2b00      	cmp	r3, #0
 8005634:	d020      	beq.n	8005678 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f003 0304 	and.w	r3, r3, #4
 800563c:	2b00      	cmp	r3, #0
 800563e:	d01b      	beq.n	8005678 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f06f 0204 	mvn.w	r2, #4
 8005648:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2202      	movs	r2, #2
 800564e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	699b      	ldr	r3, [r3, #24]
 8005656:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800565a:	2b00      	cmp	r3, #0
 800565c:	d003      	beq.n	8005666 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f8c3 	bl	80057ea <HAL_TIM_IC_CaptureCallback>
 8005664:	e005      	b.n	8005672 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 f8b5 	bl	80057d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f000 f8c6 	bl	80057fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	f003 0308 	and.w	r3, r3, #8
 800567e:	2b00      	cmp	r3, #0
 8005680:	d020      	beq.n	80056c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	f003 0308 	and.w	r3, r3, #8
 8005688:	2b00      	cmp	r3, #0
 800568a:	d01b      	beq.n	80056c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f06f 0208 	mvn.w	r2, #8
 8005694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2204      	movs	r2, #4
 800569a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	69db      	ldr	r3, [r3, #28]
 80056a2:	f003 0303 	and.w	r3, r3, #3
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d003      	beq.n	80056b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 f89d 	bl	80057ea <HAL_TIM_IC_CaptureCallback>
 80056b0:	e005      	b.n	80056be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 f88f 	bl	80057d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f000 f8a0 	bl	80057fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	f003 0310 	and.w	r3, r3, #16
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d020      	beq.n	8005710 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f003 0310 	and.w	r3, r3, #16
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d01b      	beq.n	8005710 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f06f 0210 	mvn.w	r2, #16
 80056e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2208      	movs	r2, #8
 80056e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	69db      	ldr	r3, [r3, #28]
 80056ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d003      	beq.n	80056fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f877 	bl	80057ea <HAL_TIM_IC_CaptureCallback>
 80056fc:	e005      	b.n	800570a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 f869 	bl	80057d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 f87a 	bl	80057fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00c      	beq.n	8005734 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f003 0301 	and.w	r3, r3, #1
 8005720:	2b00      	cmp	r3, #0
 8005722:	d007      	beq.n	8005734 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f06f 0201 	mvn.w	r2, #1
 800572c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f7fb fab4 	bl	8000c9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800573a:	2b00      	cmp	r3, #0
 800573c:	d104      	bne.n	8005748 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00c      	beq.n	8005762 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800574e:	2b00      	cmp	r3, #0
 8005750:	d007      	beq.n	8005762 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800575a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 f913 	bl	8005988 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005768:	2b00      	cmp	r3, #0
 800576a:	d00c      	beq.n	8005786 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005772:	2b00      	cmp	r3, #0
 8005774:	d007      	beq.n	8005786 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800577e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f000 f90b 	bl	800599c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00c      	beq.n	80057aa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005796:	2b00      	cmp	r3, #0
 8005798:	d007      	beq.n	80057aa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80057a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 f834 	bl	8005812 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	f003 0320 	and.w	r3, r3, #32
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00c      	beq.n	80057ce <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f003 0320 	and.w	r3, r3, #32
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d007      	beq.n	80057ce <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f06f 0220 	mvn.w	r2, #32
 80057c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 f8d3 	bl	8005974 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057ce:	bf00      	nop
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}

080057d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057d6:	b480      	push	{r7}
 80057d8:	b083      	sub	sp, #12
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057de:	bf00      	nop
 80057e0:	370c      	adds	r7, #12
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr

080057ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057ea:	b480      	push	{r7}
 80057ec:	b083      	sub	sp, #12
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057f2:	bf00      	nop
 80057f4:	370c      	adds	r7, #12
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr

080057fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057fe:	b480      	push	{r7}
 8005800:	b083      	sub	sp, #12
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005806:	bf00      	nop
 8005808:	370c      	adds	r7, #12
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr

08005812 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005812:	b480      	push	{r7}
 8005814:	b083      	sub	sp, #12
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800581a:	bf00      	nop
 800581c:	370c      	adds	r7, #12
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr
	...

08005828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a46      	ldr	r2, [pc, #280]	@ (8005954 <TIM_Base_SetConfig+0x12c>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d013      	beq.n	8005868 <TIM_Base_SetConfig+0x40>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005846:	d00f      	beq.n	8005868 <TIM_Base_SetConfig+0x40>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	4a43      	ldr	r2, [pc, #268]	@ (8005958 <TIM_Base_SetConfig+0x130>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d00b      	beq.n	8005868 <TIM_Base_SetConfig+0x40>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a42      	ldr	r2, [pc, #264]	@ (800595c <TIM_Base_SetConfig+0x134>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d007      	beq.n	8005868 <TIM_Base_SetConfig+0x40>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a41      	ldr	r2, [pc, #260]	@ (8005960 <TIM_Base_SetConfig+0x138>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d003      	beq.n	8005868 <TIM_Base_SetConfig+0x40>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a40      	ldr	r2, [pc, #256]	@ (8005964 <TIM_Base_SetConfig+0x13c>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d108      	bne.n	800587a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800586e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	4313      	orrs	r3, r2
 8005878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a35      	ldr	r2, [pc, #212]	@ (8005954 <TIM_Base_SetConfig+0x12c>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d01f      	beq.n	80058c2 <TIM_Base_SetConfig+0x9a>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005888:	d01b      	beq.n	80058c2 <TIM_Base_SetConfig+0x9a>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a32      	ldr	r2, [pc, #200]	@ (8005958 <TIM_Base_SetConfig+0x130>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d017      	beq.n	80058c2 <TIM_Base_SetConfig+0x9a>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a31      	ldr	r2, [pc, #196]	@ (800595c <TIM_Base_SetConfig+0x134>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d013      	beq.n	80058c2 <TIM_Base_SetConfig+0x9a>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a30      	ldr	r2, [pc, #192]	@ (8005960 <TIM_Base_SetConfig+0x138>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d00f      	beq.n	80058c2 <TIM_Base_SetConfig+0x9a>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a2f      	ldr	r2, [pc, #188]	@ (8005964 <TIM_Base_SetConfig+0x13c>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d00b      	beq.n	80058c2 <TIM_Base_SetConfig+0x9a>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005968 <TIM_Base_SetConfig+0x140>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d007      	beq.n	80058c2 <TIM_Base_SetConfig+0x9a>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a2d      	ldr	r2, [pc, #180]	@ (800596c <TIM_Base_SetConfig+0x144>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d003      	beq.n	80058c2 <TIM_Base_SetConfig+0x9a>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a2c      	ldr	r2, [pc, #176]	@ (8005970 <TIM_Base_SetConfig+0x148>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d108      	bne.n	80058d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	4313      	orrs	r3, r2
 80058e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	68fa      	ldr	r2, [r7, #12]
 80058e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	689a      	ldr	r2, [r3, #8]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a16      	ldr	r2, [pc, #88]	@ (8005954 <TIM_Base_SetConfig+0x12c>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d00f      	beq.n	8005920 <TIM_Base_SetConfig+0xf8>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a18      	ldr	r2, [pc, #96]	@ (8005964 <TIM_Base_SetConfig+0x13c>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d00b      	beq.n	8005920 <TIM_Base_SetConfig+0xf8>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a17      	ldr	r2, [pc, #92]	@ (8005968 <TIM_Base_SetConfig+0x140>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d007      	beq.n	8005920 <TIM_Base_SetConfig+0xf8>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a16      	ldr	r2, [pc, #88]	@ (800596c <TIM_Base_SetConfig+0x144>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d003      	beq.n	8005920 <TIM_Base_SetConfig+0xf8>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a15      	ldr	r2, [pc, #84]	@ (8005970 <TIM_Base_SetConfig+0x148>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d103      	bne.n	8005928 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	691a      	ldr	r2, [r3, #16]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b01      	cmp	r3, #1
 8005938:	d105      	bne.n	8005946 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	f023 0201 	bic.w	r2, r3, #1
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	611a      	str	r2, [r3, #16]
  }
}
 8005946:	bf00      	nop
 8005948:	3714      	adds	r7, #20
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	40012c00 	.word	0x40012c00
 8005958:	40000400 	.word	0x40000400
 800595c:	40000800 	.word	0x40000800
 8005960:	40000c00 	.word	0x40000c00
 8005964:	40013400 	.word	0x40013400
 8005968:	40014000 	.word	0x40014000
 800596c:	40014400 	.word	0x40014400
 8005970:	40014800 	.word	0x40014800

08005974 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800597c:	bf00      	nop
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005990:	bf00      	nop
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e040      	b.n	8005a44 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d106      	bne.n	80059d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f7fb feb8 	bl	8001748 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2224      	movs	r2, #36	@ 0x24
 80059dc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 0201 	bic.w	r2, r2, #1
 80059ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d002      	beq.n	80059fc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 fedc 	bl	80067b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 fc21 	bl	8006244 <UART_SetConfig>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d101      	bne.n	8005a0c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e01b      	b.n	8005a44 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685a      	ldr	r2, [r3, #4]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	689a      	ldr	r2, [r3, #8]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f042 0201 	orr.w	r2, r2, #1
 8005a3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 ff5b 	bl	80068f8 <UART_CheckIdleState>
 8005a42:	4603      	mov	r3, r0
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3708      	adds	r7, #8
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b08a      	sub	sp, #40	@ 0x28
 8005a50:	af02      	add	r7, sp, #8
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	603b      	str	r3, [r7, #0]
 8005a58:	4613      	mov	r3, r2
 8005a5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a60:	2b20      	cmp	r3, #32
 8005a62:	d177      	bne.n	8005b54 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d002      	beq.n	8005a70 <HAL_UART_Transmit+0x24>
 8005a6a:	88fb      	ldrh	r3, [r7, #6]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d101      	bne.n	8005a74 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e070      	b.n	8005b56 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2221      	movs	r2, #33	@ 0x21
 8005a80:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a82:	f7fb ff37 	bl	80018f4 <HAL_GetTick>
 8005a86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	88fa      	ldrh	r2, [r7, #6]
 8005a8c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	88fa      	ldrh	r2, [r7, #6]
 8005a94:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aa0:	d108      	bne.n	8005ab4 <HAL_UART_Transmit+0x68>
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	691b      	ldr	r3, [r3, #16]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d104      	bne.n	8005ab4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	61bb      	str	r3, [r7, #24]
 8005ab2:	e003      	b.n	8005abc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005abc:	e02f      	b.n	8005b1e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	2180      	movs	r1, #128	@ 0x80
 8005ac8:	68f8      	ldr	r0, [r7, #12]
 8005aca:	f000 ffbd 	bl	8006a48 <UART_WaitOnFlagUntilTimeout>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d004      	beq.n	8005ade <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2220      	movs	r2, #32
 8005ad8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005ada:	2303      	movs	r3, #3
 8005adc:	e03b      	b.n	8005b56 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005ade:	69fb      	ldr	r3, [r7, #28]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d10b      	bne.n	8005afc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	881a      	ldrh	r2, [r3, #0]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005af0:	b292      	uxth	r2, r2
 8005af2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	3302      	adds	r3, #2
 8005af8:	61bb      	str	r3, [r7, #24]
 8005afa:	e007      	b.n	8005b0c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	781a      	ldrb	r2, [r3, #0]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	3301      	adds	r3, #1
 8005b0a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	3b01      	subs	r3, #1
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1c9      	bne.n	8005abe <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	9300      	str	r3, [sp, #0]
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	2200      	movs	r2, #0
 8005b32:	2140      	movs	r1, #64	@ 0x40
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f000 ff87 	bl	8006a48 <UART_WaitOnFlagUntilTimeout>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d004      	beq.n	8005b4a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2220      	movs	r2, #32
 8005b44:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e005      	b.n	8005b56 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2220      	movs	r2, #32
 8005b4e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005b50:	2300      	movs	r3, #0
 8005b52:	e000      	b.n	8005b56 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005b54:	2302      	movs	r3, #2
  }
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3720      	adds	r7, #32
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
	...

08005b60 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b08a      	sub	sp, #40	@ 0x28
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	4613      	mov	r3, r2
 8005b6c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b74:	2b20      	cmp	r3, #32
 8005b76:	d137      	bne.n	8005be8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d002      	beq.n	8005b84 <HAL_UART_Receive_IT+0x24>
 8005b7e:	88fb      	ldrh	r3, [r7, #6]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d101      	bne.n	8005b88 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e030      	b.n	8005bea <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a18      	ldr	r2, [pc, #96]	@ (8005bf4 <HAL_UART_Receive_IT+0x94>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d01f      	beq.n	8005bd8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d018      	beq.n	8005bd8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	e853 3f00 	ldrex	r3, [r3]
 8005bb2:	613b      	str	r3, [r7, #16]
   return(result);
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005bba:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc4:	623b      	str	r3, [r7, #32]
 8005bc6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc8:	69f9      	ldr	r1, [r7, #28]
 8005bca:	6a3a      	ldr	r2, [r7, #32]
 8005bcc:	e841 2300 	strex	r3, r2, [r1]
 8005bd0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1e6      	bne.n	8005ba6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005bd8:	88fb      	ldrh	r3, [r7, #6]
 8005bda:	461a      	mov	r2, r3
 8005bdc:	68b9      	ldr	r1, [r7, #8]
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f000 ffa0 	bl	8006b24 <UART_Start_Receive_IT>
 8005be4:	4603      	mov	r3, r0
 8005be6:	e000      	b.n	8005bea <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005be8:	2302      	movs	r3, #2
  }
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3728      	adds	r7, #40	@ 0x28
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	40008000 	.word	0x40008000

08005bf8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b0ba      	sub	sp, #232	@ 0xe8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	69db      	ldr	r3, [r3, #28]
 8005c06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005c1e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005c22:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005c26:	4013      	ands	r3, r2
 8005c28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005c2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d115      	bne.n	8005c60 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005c34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c38:	f003 0320 	and.w	r3, r3, #32
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00f      	beq.n	8005c60 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c44:	f003 0320 	and.w	r3, r3, #32
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d009      	beq.n	8005c60 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	f000 82ca 	beq.w	80061ea <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	4798      	blx	r3
      }
      return;
 8005c5e:	e2c4      	b.n	80061ea <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005c60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	f000 8117 	beq.w	8005e98 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005c6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d106      	bne.n	8005c84 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005c76:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005c7a:	4b85      	ldr	r3, [pc, #532]	@ (8005e90 <HAL_UART_IRQHandler+0x298>)
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	f000 810a 	beq.w	8005e98 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c88:	f003 0301 	and.w	r3, r3, #1
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d011      	beq.n	8005cb4 <HAL_UART_IRQHandler+0xbc>
 8005c90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d00b      	beq.n	8005cb4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005caa:	f043 0201 	orr.w	r2, r3, #1
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cb8:	f003 0302 	and.w	r3, r3, #2
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d011      	beq.n	8005ce4 <HAL_UART_IRQHandler+0xec>
 8005cc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cc4:	f003 0301 	and.w	r3, r3, #1
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d00b      	beq.n	8005ce4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2202      	movs	r2, #2
 8005cd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cda:	f043 0204 	orr.w	r2, r3, #4
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ce8:	f003 0304 	and.w	r3, r3, #4
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d011      	beq.n	8005d14 <HAL_UART_IRQHandler+0x11c>
 8005cf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cf4:	f003 0301 	and.w	r3, r3, #1
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d00b      	beq.n	8005d14 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2204      	movs	r2, #4
 8005d02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d0a:	f043 0202 	orr.w	r2, r3, #2
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d18:	f003 0308 	and.w	r3, r3, #8
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d017      	beq.n	8005d50 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d24:	f003 0320 	and.w	r3, r3, #32
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d105      	bne.n	8005d38 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005d2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d30:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d00b      	beq.n	8005d50 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2208      	movs	r2, #8
 8005d3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d46:	f043 0208 	orr.w	r2, r3, #8
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d012      	beq.n	8005d82 <HAL_UART_IRQHandler+0x18a>
 8005d5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d60:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d00c      	beq.n	8005d82 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d78:	f043 0220 	orr.w	r2, r3, #32
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f000 8230 	beq.w	80061ee <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d92:	f003 0320 	and.w	r3, r3, #32
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00d      	beq.n	8005db6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005d9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d9e:	f003 0320 	and.w	r3, r3, #32
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d007      	beq.n	8005db6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d003      	beq.n	8005db6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dbc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dca:	2b40      	cmp	r3, #64	@ 0x40
 8005dcc:	d005      	beq.n	8005dda <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005dce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005dd2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d04f      	beq.n	8005e7a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 ff68 	bl	8006cb0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dea:	2b40      	cmp	r3, #64	@ 0x40
 8005dec:	d141      	bne.n	8005e72 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	3308      	adds	r3, #8
 8005df4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005dfc:	e853 3f00 	ldrex	r3, [r3]
 8005e00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005e04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005e08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	3308      	adds	r3, #8
 8005e16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005e1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005e1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005e26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005e2a:	e841 2300 	strex	r3, r2, [r1]
 8005e2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005e32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1d9      	bne.n	8005dee <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d013      	beq.n	8005e6a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e46:	4a13      	ldr	r2, [pc, #76]	@ (8005e94 <HAL_UART_IRQHandler+0x29c>)
 8005e48:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7fb fea0 	bl	8001b94 <HAL_DMA_Abort_IT>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d017      	beq.n	8005e8a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005e64:	4610      	mov	r0, r2
 8005e66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e68:	e00f      	b.n	8005e8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 f9d4 	bl	8006218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e70:	e00b      	b.n	8005e8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 f9d0 	bl	8006218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e78:	e007      	b.n	8005e8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 f9cc 	bl	8006218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005e88:	e1b1      	b.n	80061ee <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e8a:	bf00      	nop
    return;
 8005e8c:	e1af      	b.n	80061ee <HAL_UART_IRQHandler+0x5f6>
 8005e8e:	bf00      	nop
 8005e90:	04000120 	.word	0x04000120
 8005e94:	08006d79 	.word	0x08006d79

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	f040 816a 	bne.w	8006176 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ea6:	f003 0310 	and.w	r3, r3, #16
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	f000 8163 	beq.w	8006176 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005eb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005eb4:	f003 0310 	and.w	r3, r3, #16
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f000 815c 	beq.w	8006176 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2210      	movs	r2, #16
 8005ec4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ed0:	2b40      	cmp	r3, #64	@ 0x40
 8005ed2:	f040 80d4 	bne.w	800607e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ee2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	f000 80ad 	beq.w	8006046 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005ef2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	f080 80a5 	bcs.w	8006046 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f02:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0320 	and.w	r3, r3, #32
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f040 8086 	bne.w	8006024 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005f24:	e853 3f00 	ldrex	r3, [r3]
 8005f28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005f2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005f30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f34:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005f42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005f46:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f4a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005f4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005f52:	e841 2300 	strex	r3, r2, [r1]
 8005f56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005f5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d1da      	bne.n	8005f18 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	3308      	adds	r3, #8
 8005f68:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f6c:	e853 3f00 	ldrex	r3, [r3]
 8005f70:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005f72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f74:	f023 0301 	bic.w	r3, r3, #1
 8005f78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	3308      	adds	r3, #8
 8005f82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005f86:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005f8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f8c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005f8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005f92:	e841 2300 	strex	r3, r2, [r1]
 8005f96:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005f98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d1e1      	bne.n	8005f62 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	3308      	adds	r3, #8
 8005fa4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005fa8:	e853 3f00 	ldrex	r3, [r3]
 8005fac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005fae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fb4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	3308      	adds	r3, #8
 8005fbe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005fc2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005fc4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005fc8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005fca:	e841 2300 	strex	r3, r2, [r1]
 8005fce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005fd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1e3      	bne.n	8005f9e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2220      	movs	r2, #32
 8005fda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fec:	e853 3f00 	ldrex	r3, [r3]
 8005ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ff2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ff4:	f023 0310 	bic.w	r3, r3, #16
 8005ff8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	461a      	mov	r2, r3
 8006002:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006006:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006008:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800600c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800600e:	e841 2300 	strex	r3, r2, [r1]
 8006012:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006014:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006016:	2b00      	cmp	r3, #0
 8006018:	d1e4      	bne.n	8005fe4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800601e:	4618      	mov	r0, r3
 8006020:	f7fb fd7a 	bl	8001b18 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2202      	movs	r2, #2
 8006028:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006036:	b29b      	uxth	r3, r3
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	b29b      	uxth	r3, r3
 800603c:	4619      	mov	r1, r3
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 f8f4 	bl	800622c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006044:	e0d5      	b.n	80061f2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800604c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006050:	429a      	cmp	r2, r3
 8006052:	f040 80ce 	bne.w	80061f2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0320 	and.w	r3, r3, #32
 8006062:	2b20      	cmp	r3, #32
 8006064:	f040 80c5 	bne.w	80061f2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2202      	movs	r2, #2
 800606c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006074:	4619      	mov	r1, r3
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 f8d8 	bl	800622c <HAL_UARTEx_RxEventCallback>
      return;
 800607c:	e0b9      	b.n	80061f2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800608a:	b29b      	uxth	r3, r3
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006098:	b29b      	uxth	r3, r3
 800609a:	2b00      	cmp	r3, #0
 800609c:	f000 80ab 	beq.w	80061f6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80060a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f000 80a6 	beq.w	80061f6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060b2:	e853 3f00 	ldrex	r3, [r3]
 80060b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80060be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	461a      	mov	r2, r3
 80060c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80060cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80060ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80060d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060d4:	e841 2300 	strex	r3, r2, [r1]
 80060d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80060da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d1e4      	bne.n	80060aa <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	3308      	adds	r3, #8
 80060e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ea:	e853 3f00 	ldrex	r3, [r3]
 80060ee:	623b      	str	r3, [r7, #32]
   return(result);
 80060f0:	6a3b      	ldr	r3, [r7, #32]
 80060f2:	f023 0301 	bic.w	r3, r3, #1
 80060f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	3308      	adds	r3, #8
 8006100:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006104:	633a      	str	r2, [r7, #48]	@ 0x30
 8006106:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006108:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800610a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800610c:	e841 2300 	strex	r3, r2, [r1]
 8006110:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006114:	2b00      	cmp	r3, #0
 8006116:	d1e3      	bne.n	80060e0 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2220      	movs	r2, #32
 800611c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	e853 3f00 	ldrex	r3, [r3]
 8006138:	60fb      	str	r3, [r7, #12]
   return(result);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f023 0310 	bic.w	r3, r3, #16
 8006140:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	461a      	mov	r2, r3
 800614a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800614e:	61fb      	str	r3, [r7, #28]
 8006150:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006152:	69b9      	ldr	r1, [r7, #24]
 8006154:	69fa      	ldr	r2, [r7, #28]
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	617b      	str	r3, [r7, #20]
   return(result);
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e4      	bne.n	800612c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2202      	movs	r2, #2
 8006166:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006168:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800616c:	4619      	mov	r1, r3
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f85c 	bl	800622c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006174:	e03f      	b.n	80061f6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800617a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800617e:	2b00      	cmp	r3, #0
 8006180:	d00e      	beq.n	80061a0 <HAL_UART_IRQHandler+0x5a8>
 8006182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006186:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800618a:	2b00      	cmp	r3, #0
 800618c:	d008      	beq.n	80061a0 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006196:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f000 ffe9 	bl	8007170 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800619e:	e02d      	b.n	80061fc <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80061a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00e      	beq.n	80061ca <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80061ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d008      	beq.n	80061ca <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d01c      	beq.n	80061fa <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	4798      	blx	r3
    }
    return;
 80061c8:	e017      	b.n	80061fa <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80061ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d012      	beq.n	80061fc <HAL_UART_IRQHandler+0x604>
 80061d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d00c      	beq.n	80061fc <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f000 fdde 	bl	8006da4 <UART_EndTransmit_IT>
    return;
 80061e8:	e008      	b.n	80061fc <HAL_UART_IRQHandler+0x604>
      return;
 80061ea:	bf00      	nop
 80061ec:	e006      	b.n	80061fc <HAL_UART_IRQHandler+0x604>
    return;
 80061ee:	bf00      	nop
 80061f0:	e004      	b.n	80061fc <HAL_UART_IRQHandler+0x604>
      return;
 80061f2:	bf00      	nop
 80061f4:	e002      	b.n	80061fc <HAL_UART_IRQHandler+0x604>
      return;
 80061f6:	bf00      	nop
 80061f8:	e000      	b.n	80061fc <HAL_UART_IRQHandler+0x604>
    return;
 80061fa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80061fc:	37e8      	adds	r7, #232	@ 0xe8
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop

08006204 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	460b      	mov	r3, r1
 8006236:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006244:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006248:	b08a      	sub	sp, #40	@ 0x28
 800624a:	af00      	add	r7, sp, #0
 800624c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800624e:	2300      	movs	r3, #0
 8006250:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	689a      	ldr	r2, [r3, #8]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	691b      	ldr	r3, [r3, #16]
 800625c:	431a      	orrs	r2, r3
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	431a      	orrs	r2, r3
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	69db      	ldr	r3, [r3, #28]
 8006268:	4313      	orrs	r3, r2
 800626a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	4ba4      	ldr	r3, [pc, #656]	@ (8006504 <UART_SetConfig+0x2c0>)
 8006274:	4013      	ands	r3, r2
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	6812      	ldr	r2, [r2, #0]
 800627a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800627c:	430b      	orrs	r3, r1
 800627e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	68da      	ldr	r2, [r3, #12]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	430a      	orrs	r2, r1
 8006294:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a99      	ldr	r2, [pc, #612]	@ (8006508 <UART_SetConfig+0x2c4>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d004      	beq.n	80062b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062ac:	4313      	orrs	r3, r2
 80062ae:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062c0:	430a      	orrs	r2, r1
 80062c2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a90      	ldr	r2, [pc, #576]	@ (800650c <UART_SetConfig+0x2c8>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d126      	bne.n	800631c <UART_SetConfig+0xd8>
 80062ce:	4b90      	ldr	r3, [pc, #576]	@ (8006510 <UART_SetConfig+0x2cc>)
 80062d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062d4:	f003 0303 	and.w	r3, r3, #3
 80062d8:	2b03      	cmp	r3, #3
 80062da:	d81b      	bhi.n	8006314 <UART_SetConfig+0xd0>
 80062dc:	a201      	add	r2, pc, #4	@ (adr r2, 80062e4 <UART_SetConfig+0xa0>)
 80062de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e2:	bf00      	nop
 80062e4:	080062f5 	.word	0x080062f5
 80062e8:	08006305 	.word	0x08006305
 80062ec:	080062fd 	.word	0x080062fd
 80062f0:	0800630d 	.word	0x0800630d
 80062f4:	2301      	movs	r3, #1
 80062f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062fa:	e116      	b.n	800652a <UART_SetConfig+0x2e6>
 80062fc:	2302      	movs	r3, #2
 80062fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006302:	e112      	b.n	800652a <UART_SetConfig+0x2e6>
 8006304:	2304      	movs	r3, #4
 8006306:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800630a:	e10e      	b.n	800652a <UART_SetConfig+0x2e6>
 800630c:	2308      	movs	r3, #8
 800630e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006312:	e10a      	b.n	800652a <UART_SetConfig+0x2e6>
 8006314:	2310      	movs	r3, #16
 8006316:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800631a:	e106      	b.n	800652a <UART_SetConfig+0x2e6>
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a7c      	ldr	r2, [pc, #496]	@ (8006514 <UART_SetConfig+0x2d0>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d138      	bne.n	8006398 <UART_SetConfig+0x154>
 8006326:	4b7a      	ldr	r3, [pc, #488]	@ (8006510 <UART_SetConfig+0x2cc>)
 8006328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800632c:	f003 030c 	and.w	r3, r3, #12
 8006330:	2b0c      	cmp	r3, #12
 8006332:	d82d      	bhi.n	8006390 <UART_SetConfig+0x14c>
 8006334:	a201      	add	r2, pc, #4	@ (adr r2, 800633c <UART_SetConfig+0xf8>)
 8006336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800633a:	bf00      	nop
 800633c:	08006371 	.word	0x08006371
 8006340:	08006391 	.word	0x08006391
 8006344:	08006391 	.word	0x08006391
 8006348:	08006391 	.word	0x08006391
 800634c:	08006381 	.word	0x08006381
 8006350:	08006391 	.word	0x08006391
 8006354:	08006391 	.word	0x08006391
 8006358:	08006391 	.word	0x08006391
 800635c:	08006379 	.word	0x08006379
 8006360:	08006391 	.word	0x08006391
 8006364:	08006391 	.word	0x08006391
 8006368:	08006391 	.word	0x08006391
 800636c:	08006389 	.word	0x08006389
 8006370:	2300      	movs	r3, #0
 8006372:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006376:	e0d8      	b.n	800652a <UART_SetConfig+0x2e6>
 8006378:	2302      	movs	r3, #2
 800637a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800637e:	e0d4      	b.n	800652a <UART_SetConfig+0x2e6>
 8006380:	2304      	movs	r3, #4
 8006382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006386:	e0d0      	b.n	800652a <UART_SetConfig+0x2e6>
 8006388:	2308      	movs	r3, #8
 800638a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800638e:	e0cc      	b.n	800652a <UART_SetConfig+0x2e6>
 8006390:	2310      	movs	r3, #16
 8006392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006396:	e0c8      	b.n	800652a <UART_SetConfig+0x2e6>
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a5e      	ldr	r2, [pc, #376]	@ (8006518 <UART_SetConfig+0x2d4>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d125      	bne.n	80063ee <UART_SetConfig+0x1aa>
 80063a2:	4b5b      	ldr	r3, [pc, #364]	@ (8006510 <UART_SetConfig+0x2cc>)
 80063a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063a8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80063ac:	2b30      	cmp	r3, #48	@ 0x30
 80063ae:	d016      	beq.n	80063de <UART_SetConfig+0x19a>
 80063b0:	2b30      	cmp	r3, #48	@ 0x30
 80063b2:	d818      	bhi.n	80063e6 <UART_SetConfig+0x1a2>
 80063b4:	2b20      	cmp	r3, #32
 80063b6:	d00a      	beq.n	80063ce <UART_SetConfig+0x18a>
 80063b8:	2b20      	cmp	r3, #32
 80063ba:	d814      	bhi.n	80063e6 <UART_SetConfig+0x1a2>
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d002      	beq.n	80063c6 <UART_SetConfig+0x182>
 80063c0:	2b10      	cmp	r3, #16
 80063c2:	d008      	beq.n	80063d6 <UART_SetConfig+0x192>
 80063c4:	e00f      	b.n	80063e6 <UART_SetConfig+0x1a2>
 80063c6:	2300      	movs	r3, #0
 80063c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063cc:	e0ad      	b.n	800652a <UART_SetConfig+0x2e6>
 80063ce:	2302      	movs	r3, #2
 80063d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063d4:	e0a9      	b.n	800652a <UART_SetConfig+0x2e6>
 80063d6:	2304      	movs	r3, #4
 80063d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063dc:	e0a5      	b.n	800652a <UART_SetConfig+0x2e6>
 80063de:	2308      	movs	r3, #8
 80063e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063e4:	e0a1      	b.n	800652a <UART_SetConfig+0x2e6>
 80063e6:	2310      	movs	r3, #16
 80063e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063ec:	e09d      	b.n	800652a <UART_SetConfig+0x2e6>
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a4a      	ldr	r2, [pc, #296]	@ (800651c <UART_SetConfig+0x2d8>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d125      	bne.n	8006444 <UART_SetConfig+0x200>
 80063f8:	4b45      	ldr	r3, [pc, #276]	@ (8006510 <UART_SetConfig+0x2cc>)
 80063fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063fe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006402:	2bc0      	cmp	r3, #192	@ 0xc0
 8006404:	d016      	beq.n	8006434 <UART_SetConfig+0x1f0>
 8006406:	2bc0      	cmp	r3, #192	@ 0xc0
 8006408:	d818      	bhi.n	800643c <UART_SetConfig+0x1f8>
 800640a:	2b80      	cmp	r3, #128	@ 0x80
 800640c:	d00a      	beq.n	8006424 <UART_SetConfig+0x1e0>
 800640e:	2b80      	cmp	r3, #128	@ 0x80
 8006410:	d814      	bhi.n	800643c <UART_SetConfig+0x1f8>
 8006412:	2b00      	cmp	r3, #0
 8006414:	d002      	beq.n	800641c <UART_SetConfig+0x1d8>
 8006416:	2b40      	cmp	r3, #64	@ 0x40
 8006418:	d008      	beq.n	800642c <UART_SetConfig+0x1e8>
 800641a:	e00f      	b.n	800643c <UART_SetConfig+0x1f8>
 800641c:	2300      	movs	r3, #0
 800641e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006422:	e082      	b.n	800652a <UART_SetConfig+0x2e6>
 8006424:	2302      	movs	r3, #2
 8006426:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800642a:	e07e      	b.n	800652a <UART_SetConfig+0x2e6>
 800642c:	2304      	movs	r3, #4
 800642e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006432:	e07a      	b.n	800652a <UART_SetConfig+0x2e6>
 8006434:	2308      	movs	r3, #8
 8006436:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800643a:	e076      	b.n	800652a <UART_SetConfig+0x2e6>
 800643c:	2310      	movs	r3, #16
 800643e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006442:	e072      	b.n	800652a <UART_SetConfig+0x2e6>
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a35      	ldr	r2, [pc, #212]	@ (8006520 <UART_SetConfig+0x2dc>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d12a      	bne.n	80064a4 <UART_SetConfig+0x260>
 800644e:	4b30      	ldr	r3, [pc, #192]	@ (8006510 <UART_SetConfig+0x2cc>)
 8006450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006454:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006458:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800645c:	d01a      	beq.n	8006494 <UART_SetConfig+0x250>
 800645e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006462:	d81b      	bhi.n	800649c <UART_SetConfig+0x258>
 8006464:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006468:	d00c      	beq.n	8006484 <UART_SetConfig+0x240>
 800646a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800646e:	d815      	bhi.n	800649c <UART_SetConfig+0x258>
 8006470:	2b00      	cmp	r3, #0
 8006472:	d003      	beq.n	800647c <UART_SetConfig+0x238>
 8006474:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006478:	d008      	beq.n	800648c <UART_SetConfig+0x248>
 800647a:	e00f      	b.n	800649c <UART_SetConfig+0x258>
 800647c:	2300      	movs	r3, #0
 800647e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006482:	e052      	b.n	800652a <UART_SetConfig+0x2e6>
 8006484:	2302      	movs	r3, #2
 8006486:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800648a:	e04e      	b.n	800652a <UART_SetConfig+0x2e6>
 800648c:	2304      	movs	r3, #4
 800648e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006492:	e04a      	b.n	800652a <UART_SetConfig+0x2e6>
 8006494:	2308      	movs	r3, #8
 8006496:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800649a:	e046      	b.n	800652a <UART_SetConfig+0x2e6>
 800649c:	2310      	movs	r3, #16
 800649e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064a2:	e042      	b.n	800652a <UART_SetConfig+0x2e6>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a17      	ldr	r2, [pc, #92]	@ (8006508 <UART_SetConfig+0x2c4>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d13a      	bne.n	8006524 <UART_SetConfig+0x2e0>
 80064ae:	4b18      	ldr	r3, [pc, #96]	@ (8006510 <UART_SetConfig+0x2cc>)
 80064b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80064b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80064bc:	d01a      	beq.n	80064f4 <UART_SetConfig+0x2b0>
 80064be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80064c2:	d81b      	bhi.n	80064fc <UART_SetConfig+0x2b8>
 80064c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064c8:	d00c      	beq.n	80064e4 <UART_SetConfig+0x2a0>
 80064ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064ce:	d815      	bhi.n	80064fc <UART_SetConfig+0x2b8>
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d003      	beq.n	80064dc <UART_SetConfig+0x298>
 80064d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064d8:	d008      	beq.n	80064ec <UART_SetConfig+0x2a8>
 80064da:	e00f      	b.n	80064fc <UART_SetConfig+0x2b8>
 80064dc:	2300      	movs	r3, #0
 80064de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064e2:	e022      	b.n	800652a <UART_SetConfig+0x2e6>
 80064e4:	2302      	movs	r3, #2
 80064e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064ea:	e01e      	b.n	800652a <UART_SetConfig+0x2e6>
 80064ec:	2304      	movs	r3, #4
 80064ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064f2:	e01a      	b.n	800652a <UART_SetConfig+0x2e6>
 80064f4:	2308      	movs	r3, #8
 80064f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064fa:	e016      	b.n	800652a <UART_SetConfig+0x2e6>
 80064fc:	2310      	movs	r3, #16
 80064fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006502:	e012      	b.n	800652a <UART_SetConfig+0x2e6>
 8006504:	efff69f3 	.word	0xefff69f3
 8006508:	40008000 	.word	0x40008000
 800650c:	40013800 	.word	0x40013800
 8006510:	40021000 	.word	0x40021000
 8006514:	40004400 	.word	0x40004400
 8006518:	40004800 	.word	0x40004800
 800651c:	40004c00 	.word	0x40004c00
 8006520:	40005000 	.word	0x40005000
 8006524:	2310      	movs	r3, #16
 8006526:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a9f      	ldr	r2, [pc, #636]	@ (80067ac <UART_SetConfig+0x568>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d17a      	bne.n	800662a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006534:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006538:	2b08      	cmp	r3, #8
 800653a:	d824      	bhi.n	8006586 <UART_SetConfig+0x342>
 800653c:	a201      	add	r2, pc, #4	@ (adr r2, 8006544 <UART_SetConfig+0x300>)
 800653e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006542:	bf00      	nop
 8006544:	08006569 	.word	0x08006569
 8006548:	08006587 	.word	0x08006587
 800654c:	08006571 	.word	0x08006571
 8006550:	08006587 	.word	0x08006587
 8006554:	08006577 	.word	0x08006577
 8006558:	08006587 	.word	0x08006587
 800655c:	08006587 	.word	0x08006587
 8006560:	08006587 	.word	0x08006587
 8006564:	0800657f 	.word	0x0800657f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006568:	f7fc fc3c 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 800656c:	61f8      	str	r0, [r7, #28]
        break;
 800656e:	e010      	b.n	8006592 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006570:	4b8f      	ldr	r3, [pc, #572]	@ (80067b0 <UART_SetConfig+0x56c>)
 8006572:	61fb      	str	r3, [r7, #28]
        break;
 8006574:	e00d      	b.n	8006592 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006576:	f7fc fb9d 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 800657a:	61f8      	str	r0, [r7, #28]
        break;
 800657c:	e009      	b.n	8006592 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800657e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006582:	61fb      	str	r3, [r7, #28]
        break;
 8006584:	e005      	b.n	8006592 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006586:	2300      	movs	r3, #0
 8006588:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006590:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	2b00      	cmp	r3, #0
 8006596:	f000 80fb 	beq.w	8006790 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	685a      	ldr	r2, [r3, #4]
 800659e:	4613      	mov	r3, r2
 80065a0:	005b      	lsls	r3, r3, #1
 80065a2:	4413      	add	r3, r2
 80065a4:	69fa      	ldr	r2, [r7, #28]
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d305      	bcc.n	80065b6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80065b0:	69fa      	ldr	r2, [r7, #28]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d903      	bls.n	80065be <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80065bc:	e0e8      	b.n	8006790 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	2200      	movs	r2, #0
 80065c2:	461c      	mov	r4, r3
 80065c4:	4615      	mov	r5, r2
 80065c6:	f04f 0200 	mov.w	r2, #0
 80065ca:	f04f 0300 	mov.w	r3, #0
 80065ce:	022b      	lsls	r3, r5, #8
 80065d0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80065d4:	0222      	lsls	r2, r4, #8
 80065d6:	68f9      	ldr	r1, [r7, #12]
 80065d8:	6849      	ldr	r1, [r1, #4]
 80065da:	0849      	lsrs	r1, r1, #1
 80065dc:	2000      	movs	r0, #0
 80065de:	4688      	mov	r8, r1
 80065e0:	4681      	mov	r9, r0
 80065e2:	eb12 0a08 	adds.w	sl, r2, r8
 80065e6:	eb43 0b09 	adc.w	fp, r3, r9
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	603b      	str	r3, [r7, #0]
 80065f2:	607a      	str	r2, [r7, #4]
 80065f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065f8:	4650      	mov	r0, sl
 80065fa:	4659      	mov	r1, fp
 80065fc:	f7f9 fe38 	bl	8000270 <__aeabi_uldivmod>
 8006600:	4602      	mov	r2, r0
 8006602:	460b      	mov	r3, r1
 8006604:	4613      	mov	r3, r2
 8006606:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006608:	69bb      	ldr	r3, [r7, #24]
 800660a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800660e:	d308      	bcc.n	8006622 <UART_SetConfig+0x3de>
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006616:	d204      	bcs.n	8006622 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	69ba      	ldr	r2, [r7, #24]
 800661e:	60da      	str	r2, [r3, #12]
 8006620:	e0b6      	b.n	8006790 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006628:	e0b2      	b.n	8006790 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006632:	d15e      	bne.n	80066f2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006634:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006638:	2b08      	cmp	r3, #8
 800663a:	d828      	bhi.n	800668e <UART_SetConfig+0x44a>
 800663c:	a201      	add	r2, pc, #4	@ (adr r2, 8006644 <UART_SetConfig+0x400>)
 800663e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006642:	bf00      	nop
 8006644:	08006669 	.word	0x08006669
 8006648:	08006671 	.word	0x08006671
 800664c:	08006679 	.word	0x08006679
 8006650:	0800668f 	.word	0x0800668f
 8006654:	0800667f 	.word	0x0800667f
 8006658:	0800668f 	.word	0x0800668f
 800665c:	0800668f 	.word	0x0800668f
 8006660:	0800668f 	.word	0x0800668f
 8006664:	08006687 	.word	0x08006687
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006668:	f7fc fbbc 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 800666c:	61f8      	str	r0, [r7, #28]
        break;
 800666e:	e014      	b.n	800669a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006670:	f7fc fbce 	bl	8002e10 <HAL_RCC_GetPCLK2Freq>
 8006674:	61f8      	str	r0, [r7, #28]
        break;
 8006676:	e010      	b.n	800669a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006678:	4b4d      	ldr	r3, [pc, #308]	@ (80067b0 <UART_SetConfig+0x56c>)
 800667a:	61fb      	str	r3, [r7, #28]
        break;
 800667c:	e00d      	b.n	800669a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800667e:	f7fc fb19 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8006682:	61f8      	str	r0, [r7, #28]
        break;
 8006684:	e009      	b.n	800669a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006686:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800668a:	61fb      	str	r3, [r7, #28]
        break;
 800668c:	e005      	b.n	800669a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800668e:	2300      	movs	r3, #0
 8006690:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006698:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800669a:	69fb      	ldr	r3, [r7, #28]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d077      	beq.n	8006790 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	005a      	lsls	r2, r3, #1
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	085b      	lsrs	r3, r3, #1
 80066aa:	441a      	add	r2, r3
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80066b4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	2b0f      	cmp	r3, #15
 80066ba:	d916      	bls.n	80066ea <UART_SetConfig+0x4a6>
 80066bc:	69bb      	ldr	r3, [r7, #24]
 80066be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066c2:	d212      	bcs.n	80066ea <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	f023 030f 	bic.w	r3, r3, #15
 80066cc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	085b      	lsrs	r3, r3, #1
 80066d2:	b29b      	uxth	r3, r3
 80066d4:	f003 0307 	and.w	r3, r3, #7
 80066d8:	b29a      	uxth	r2, r3
 80066da:	8afb      	ldrh	r3, [r7, #22]
 80066dc:	4313      	orrs	r3, r2
 80066de:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	8afa      	ldrh	r2, [r7, #22]
 80066e6:	60da      	str	r2, [r3, #12]
 80066e8:	e052      	b.n	8006790 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80066f0:	e04e      	b.n	8006790 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80066f2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80066f6:	2b08      	cmp	r3, #8
 80066f8:	d827      	bhi.n	800674a <UART_SetConfig+0x506>
 80066fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006700 <UART_SetConfig+0x4bc>)
 80066fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006700:	08006725 	.word	0x08006725
 8006704:	0800672d 	.word	0x0800672d
 8006708:	08006735 	.word	0x08006735
 800670c:	0800674b 	.word	0x0800674b
 8006710:	0800673b 	.word	0x0800673b
 8006714:	0800674b 	.word	0x0800674b
 8006718:	0800674b 	.word	0x0800674b
 800671c:	0800674b 	.word	0x0800674b
 8006720:	08006743 	.word	0x08006743
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006724:	f7fc fb5e 	bl	8002de4 <HAL_RCC_GetPCLK1Freq>
 8006728:	61f8      	str	r0, [r7, #28]
        break;
 800672a:	e014      	b.n	8006756 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800672c:	f7fc fb70 	bl	8002e10 <HAL_RCC_GetPCLK2Freq>
 8006730:	61f8      	str	r0, [r7, #28]
        break;
 8006732:	e010      	b.n	8006756 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006734:	4b1e      	ldr	r3, [pc, #120]	@ (80067b0 <UART_SetConfig+0x56c>)
 8006736:	61fb      	str	r3, [r7, #28]
        break;
 8006738:	e00d      	b.n	8006756 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800673a:	f7fc fabb 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 800673e:	61f8      	str	r0, [r7, #28]
        break;
 8006740:	e009      	b.n	8006756 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006742:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006746:	61fb      	str	r3, [r7, #28]
        break;
 8006748:	e005      	b.n	8006756 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800674a:	2300      	movs	r3, #0
 800674c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006754:	bf00      	nop
    }

    if (pclk != 0U)
 8006756:	69fb      	ldr	r3, [r7, #28]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d019      	beq.n	8006790 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	085a      	lsrs	r2, r3, #1
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	441a      	add	r2, r3
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	fbb2 f3f3 	udiv	r3, r2, r3
 800676e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006770:	69bb      	ldr	r3, [r7, #24]
 8006772:	2b0f      	cmp	r3, #15
 8006774:	d909      	bls.n	800678a <UART_SetConfig+0x546>
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800677c:	d205      	bcs.n	800678a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	b29a      	uxth	r2, r3
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	60da      	str	r2, [r3, #12]
 8006788:	e002      	b.n	8006790 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2200      	movs	r2, #0
 8006794:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2200      	movs	r2, #0
 800679a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800679c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3728      	adds	r7, #40	@ 0x28
 80067a4:	46bd      	mov	sp, r7
 80067a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067aa:	bf00      	nop
 80067ac:	40008000 	.word	0x40008000
 80067b0:	00f42400 	.word	0x00f42400

080067b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c0:	f003 0308 	and.w	r3, r3, #8
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d00a      	beq.n	80067de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	430a      	orrs	r2, r1
 80067dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e2:	f003 0301 	and.w	r3, r3, #1
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00a      	beq.n	8006800 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	430a      	orrs	r2, r1
 80067fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006804:	f003 0302 	and.w	r3, r3, #2
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00a      	beq.n	8006822 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	430a      	orrs	r2, r1
 8006820:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006826:	f003 0304 	and.w	r3, r3, #4
 800682a:	2b00      	cmp	r3, #0
 800682c:	d00a      	beq.n	8006844 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	430a      	orrs	r2, r1
 8006842:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006848:	f003 0310 	and.w	r3, r3, #16
 800684c:	2b00      	cmp	r3, #0
 800684e:	d00a      	beq.n	8006866 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	430a      	orrs	r2, r1
 8006864:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686a:	f003 0320 	and.w	r3, r3, #32
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00a      	beq.n	8006888 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	430a      	orrs	r2, r1
 8006886:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006890:	2b00      	cmp	r3, #0
 8006892:	d01a      	beq.n	80068ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	430a      	orrs	r2, r1
 80068a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068b2:	d10a      	bne.n	80068ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	430a      	orrs	r2, r1
 80068c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00a      	beq.n	80068ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	430a      	orrs	r2, r1
 80068ea:	605a      	str	r2, [r3, #4]
  }
}
 80068ec:	bf00      	nop
 80068ee:	370c      	adds	r7, #12
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b098      	sub	sp, #96	@ 0x60
 80068fc:	af02      	add	r7, sp, #8
 80068fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006908:	f7fa fff4 	bl	80018f4 <HAL_GetTick>
 800690c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0308 	and.w	r3, r3, #8
 8006918:	2b08      	cmp	r3, #8
 800691a:	d12e      	bne.n	800697a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800691c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006920:	9300      	str	r3, [sp, #0]
 8006922:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006924:	2200      	movs	r2, #0
 8006926:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 f88c 	bl	8006a48 <UART_WaitOnFlagUntilTimeout>
 8006930:	4603      	mov	r3, r0
 8006932:	2b00      	cmp	r3, #0
 8006934:	d021      	beq.n	800697a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800693e:	e853 3f00 	ldrex	r3, [r3]
 8006942:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006946:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800694a:	653b      	str	r3, [r7, #80]	@ 0x50
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	461a      	mov	r2, r3
 8006952:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006954:	647b      	str	r3, [r7, #68]	@ 0x44
 8006956:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006958:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800695a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800695c:	e841 2300 	strex	r3, r2, [r1]
 8006960:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006962:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006964:	2b00      	cmp	r3, #0
 8006966:	d1e6      	bne.n	8006936 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2220      	movs	r2, #32
 800696c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006976:	2303      	movs	r3, #3
 8006978:	e062      	b.n	8006a40 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0304 	and.w	r3, r3, #4
 8006984:	2b04      	cmp	r3, #4
 8006986:	d149      	bne.n	8006a1c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006988:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800698c:	9300      	str	r3, [sp, #0]
 800698e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006990:	2200      	movs	r2, #0
 8006992:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 f856 	bl	8006a48 <UART_WaitOnFlagUntilTimeout>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d03c      	beq.n	8006a1c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069aa:	e853 3f00 	ldrex	r3, [r3]
 80069ae:	623b      	str	r3, [r7, #32]
   return(result);
 80069b0:	6a3b      	ldr	r3, [r7, #32]
 80069b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	461a      	mov	r2, r3
 80069be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80069c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069c8:	e841 2300 	strex	r3, r2, [r1]
 80069cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1e6      	bne.n	80069a2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	3308      	adds	r3, #8
 80069da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	e853 3f00 	ldrex	r3, [r3]
 80069e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f023 0301 	bic.w	r3, r3, #1
 80069ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	3308      	adds	r3, #8
 80069f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069f4:	61fa      	str	r2, [r7, #28]
 80069f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f8:	69b9      	ldr	r1, [r7, #24]
 80069fa:	69fa      	ldr	r2, [r7, #28]
 80069fc:	e841 2300 	strex	r3, r2, [r1]
 8006a00:	617b      	str	r3, [r7, #20]
   return(result);
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1e5      	bne.n	80069d4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2220      	movs	r2, #32
 8006a0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a18:	2303      	movs	r3, #3
 8006a1a:	e011      	b.n	8006a40 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2220      	movs	r2, #32
 8006a20:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2220      	movs	r2, #32
 8006a26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006a3e:	2300      	movs	r3, #0
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3758      	adds	r7, #88	@ 0x58
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	60f8      	str	r0, [r7, #12]
 8006a50:	60b9      	str	r1, [r7, #8]
 8006a52:	603b      	str	r3, [r7, #0]
 8006a54:	4613      	mov	r3, r2
 8006a56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a58:	e04f      	b.n	8006afa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a60:	d04b      	beq.n	8006afa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a62:	f7fa ff47 	bl	80018f4 <HAL_GetTick>
 8006a66:	4602      	mov	r2, r0
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	1ad3      	subs	r3, r2, r3
 8006a6c:	69ba      	ldr	r2, [r7, #24]
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d302      	bcc.n	8006a78 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d101      	bne.n	8006a7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a78:	2303      	movs	r3, #3
 8006a7a:	e04e      	b.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 0304 	and.w	r3, r3, #4
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d037      	beq.n	8006afa <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	2b80      	cmp	r3, #128	@ 0x80
 8006a8e:	d034      	beq.n	8006afa <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	2b40      	cmp	r3, #64	@ 0x40
 8006a94:	d031      	beq.n	8006afa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	69db      	ldr	r3, [r3, #28]
 8006a9c:	f003 0308 	and.w	r3, r3, #8
 8006aa0:	2b08      	cmp	r3, #8
 8006aa2:	d110      	bne.n	8006ac6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2208      	movs	r2, #8
 8006aaa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f000 f8ff 	bl	8006cb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2208      	movs	r2, #8
 8006ab6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e029      	b.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ad0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ad4:	d111      	bne.n	8006afa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ade:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f000 f8e5 	bl	8006cb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2220      	movs	r2, #32
 8006aea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2200      	movs	r2, #0
 8006af2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006af6:	2303      	movs	r3, #3
 8006af8:	e00f      	b.n	8006b1a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	69da      	ldr	r2, [r3, #28]
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	4013      	ands	r3, r2
 8006b04:	68ba      	ldr	r2, [r7, #8]
 8006b06:	429a      	cmp	r2, r3
 8006b08:	bf0c      	ite	eq
 8006b0a:	2301      	moveq	r3, #1
 8006b0c:	2300      	movne	r3, #0
 8006b0e:	b2db      	uxtb	r3, r3
 8006b10:	461a      	mov	r2, r3
 8006b12:	79fb      	ldrb	r3, [r7, #7]
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d0a0      	beq.n	8006a5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b18:	2300      	movs	r3, #0
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3710      	adds	r7, #16
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
	...

08006b24 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b097      	sub	sp, #92	@ 0x5c
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	60f8      	str	r0, [r7, #12]
 8006b2c:	60b9      	str	r1, [r7, #8]
 8006b2e:	4613      	mov	r3, r2
 8006b30:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	68ba      	ldr	r2, [r7, #8]
 8006b36:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	88fa      	ldrh	r2, [r7, #6]
 8006b3c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	88fa      	ldrh	r2, [r7, #6]
 8006b44:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b56:	d10e      	bne.n	8006b76 <UART_Start_Receive_IT+0x52>
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	691b      	ldr	r3, [r3, #16]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d105      	bne.n	8006b6c <UART_Start_Receive_IT+0x48>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006b66:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006b6a:	e02d      	b.n	8006bc8 <UART_Start_Receive_IT+0xa4>
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	22ff      	movs	r2, #255	@ 0xff
 8006b70:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006b74:	e028      	b.n	8006bc8 <UART_Start_Receive_IT+0xa4>
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d10d      	bne.n	8006b9a <UART_Start_Receive_IT+0x76>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d104      	bne.n	8006b90 <UART_Start_Receive_IT+0x6c>
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	22ff      	movs	r2, #255	@ 0xff
 8006b8a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006b8e:	e01b      	b.n	8006bc8 <UART_Start_Receive_IT+0xa4>
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	227f      	movs	r2, #127	@ 0x7f
 8006b94:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006b98:	e016      	b.n	8006bc8 <UART_Start_Receive_IT+0xa4>
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ba2:	d10d      	bne.n	8006bc0 <UART_Start_Receive_IT+0x9c>
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	691b      	ldr	r3, [r3, #16]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d104      	bne.n	8006bb6 <UART_Start_Receive_IT+0x92>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	227f      	movs	r2, #127	@ 0x7f
 8006bb0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006bb4:	e008      	b.n	8006bc8 <UART_Start_Receive_IT+0xa4>
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	223f      	movs	r2, #63	@ 0x3f
 8006bba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006bbe:	e003      	b.n	8006bc8 <UART_Start_Receive_IT+0xa4>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2222      	movs	r2, #34	@ 0x22
 8006bd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	3308      	adds	r3, #8
 8006bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006be2:	e853 3f00 	ldrex	r3, [r3]
 8006be6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bea:	f043 0301 	orr.w	r3, r3, #1
 8006bee:	657b      	str	r3, [r7, #84]	@ 0x54
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	3308      	adds	r3, #8
 8006bf6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006bf8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006bfa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006bfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c00:	e841 2300 	strex	r3, r2, [r1]
 8006c04:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006c06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d1e5      	bne.n	8006bd8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c14:	d107      	bne.n	8006c26 <UART_Start_Receive_IT+0x102>
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d103      	bne.n	8006c26 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	4a21      	ldr	r2, [pc, #132]	@ (8006ca8 <UART_Start_Receive_IT+0x184>)
 8006c22:	669a      	str	r2, [r3, #104]	@ 0x68
 8006c24:	e002      	b.n	8006c2c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	4a20      	ldr	r2, [pc, #128]	@ (8006cac <UART_Start_Receive_IT+0x188>)
 8006c2a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	691b      	ldr	r3, [r3, #16]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d019      	beq.n	8006c68 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c3c:	e853 3f00 	ldrex	r3, [r3]
 8006c40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c44:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006c48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	461a      	mov	r2, r3
 8006c50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c52:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c54:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c56:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006c58:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006c5a:	e841 2300 	strex	r3, r2, [r1]
 8006c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d1e6      	bne.n	8006c34 <UART_Start_Receive_IT+0x110>
 8006c66:	e018      	b.n	8006c9a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	e853 3f00 	ldrex	r3, [r3]
 8006c74:	613b      	str	r3, [r7, #16]
   return(result);
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	f043 0320 	orr.w	r3, r3, #32
 8006c7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	461a      	mov	r2, r3
 8006c84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c86:	623b      	str	r3, [r7, #32]
 8006c88:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8a:	69f9      	ldr	r1, [r7, #28]
 8006c8c:	6a3a      	ldr	r2, [r7, #32]
 8006c8e:	e841 2300 	strex	r3, r2, [r1]
 8006c92:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1e6      	bne.n	8006c68 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006c9a:	2300      	movs	r3, #0
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	375c      	adds	r7, #92	@ 0x5c
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr
 8006ca8:	08006fb5 	.word	0x08006fb5
 8006cac:	08006df9 	.word	0x08006df9

08006cb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b095      	sub	sp, #84	@ 0x54
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cc0:	e853 3f00 	ldrex	r3, [r3]
 8006cc4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cd6:	643b      	str	r3, [r7, #64]	@ 0x40
 8006cd8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006cdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cde:	e841 2300 	strex	r3, r2, [r1]
 8006ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1e6      	bne.n	8006cb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	3308      	adds	r3, #8
 8006cf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf2:	6a3b      	ldr	r3, [r7, #32]
 8006cf4:	e853 3f00 	ldrex	r3, [r3]
 8006cf8:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	f023 0301 	bic.w	r3, r3, #1
 8006d00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	3308      	adds	r3, #8
 8006d08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d12:	e841 2300 	strex	r3, r2, [r1]
 8006d16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d1e5      	bne.n	8006cea <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d22:	2b01      	cmp	r3, #1
 8006d24:	d118      	bne.n	8006d58 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	e853 3f00 	ldrex	r3, [r3]
 8006d32:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	f023 0310 	bic.w	r3, r3, #16
 8006d3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	461a      	mov	r2, r3
 8006d42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d44:	61bb      	str	r3, [r7, #24]
 8006d46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d48:	6979      	ldr	r1, [r7, #20]
 8006d4a:	69ba      	ldr	r2, [r7, #24]
 8006d4c:	e841 2300 	strex	r3, r2, [r1]
 8006d50:	613b      	str	r3, [r7, #16]
   return(result);
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d1e6      	bne.n	8006d26 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2220      	movs	r2, #32
 8006d5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006d6c:	bf00      	nop
 8006d6e:	3754      	adds	r7, #84	@ 0x54
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f7ff fa3e 	bl	8006218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d9c:	bf00      	nop
 8006d9e:	3710      	adds	r7, #16
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b088      	sub	sp, #32
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	e853 3f00 	ldrex	r3, [r3]
 8006db8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dc0:	61fb      	str	r3, [r7, #28]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	61bb      	str	r3, [r7, #24]
 8006dcc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dce:	6979      	ldr	r1, [r7, #20]
 8006dd0:	69ba      	ldr	r2, [r7, #24]
 8006dd2:	e841 2300 	strex	r3, r2, [r1]
 8006dd6:	613b      	str	r3, [r7, #16]
   return(result);
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d1e6      	bne.n	8006dac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2220      	movs	r2, #32
 8006de2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f7ff fa0a 	bl	8006204 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006df0:	bf00      	nop
 8006df2:	3720      	adds	r7, #32
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b09c      	sub	sp, #112	@ 0x70
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e06:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e10:	2b22      	cmp	r3, #34	@ 0x22
 8006e12:	f040 80be 	bne.w	8006f92 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006e1c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006e20:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006e24:	b2d9      	uxtb	r1, r3
 8006e26:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006e2a:	b2da      	uxtb	r2, r3
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e30:	400a      	ands	r2, r1
 8006e32:	b2d2      	uxtb	r2, r2
 8006e34:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e3a:	1c5a      	adds	r2, r3, #1
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	3b01      	subs	r3, #1
 8006e4a:	b29a      	uxth	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	f040 80a3 	bne.w	8006fa6 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e68:	e853 3f00 	ldrex	r3, [r3]
 8006e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006e6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006e84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e86:	e841 2300 	strex	r3, r2, [r1]
 8006e8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006e8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d1e6      	bne.n	8006e60 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3308      	adds	r3, #8
 8006e98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e9c:	e853 3f00 	ldrex	r3, [r3]
 8006ea0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ea4:	f023 0301 	bic.w	r3, r3, #1
 8006ea8:	667b      	str	r3, [r7, #100]	@ 0x64
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	3308      	adds	r3, #8
 8006eb0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006eb2:	647a      	str	r2, [r7, #68]	@ 0x44
 8006eb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006eb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006eba:	e841 2300 	strex	r3, r2, [r1]
 8006ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d1e5      	bne.n	8006e92 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2220      	movs	r2, #32
 8006eca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a34      	ldr	r2, [pc, #208]	@ (8006fb0 <UART_RxISR_8BIT+0x1b8>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d01f      	beq.n	8006f24 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d018      	beq.n	8006f24 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006efa:	e853 3f00 	ldrex	r3, [r3]
 8006efe:	623b      	str	r3, [r7, #32]
   return(result);
 8006f00:	6a3b      	ldr	r3, [r7, #32]
 8006f02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006f06:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	461a      	mov	r2, r3
 8006f0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f10:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f12:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f18:	e841 2300 	strex	r3, r2, [r1]
 8006f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d1e6      	bne.n	8006ef2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d12e      	bne.n	8006f8a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	e853 3f00 	ldrex	r3, [r3]
 8006f3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f023 0310 	bic.w	r3, r3, #16
 8006f46:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f50:	61fb      	str	r3, [r7, #28]
 8006f52:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f54:	69b9      	ldr	r1, [r7, #24]
 8006f56:	69fa      	ldr	r2, [r7, #28]
 8006f58:	e841 2300 	strex	r3, r2, [r1]
 8006f5c:	617b      	str	r3, [r7, #20]
   return(result);
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d1e6      	bne.n	8006f32 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	69db      	ldr	r3, [r3, #28]
 8006f6a:	f003 0310 	and.w	r3, r3, #16
 8006f6e:	2b10      	cmp	r3, #16
 8006f70:	d103      	bne.n	8006f7a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2210      	movs	r2, #16
 8006f78:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006f80:	4619      	mov	r1, r3
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f7ff f952 	bl	800622c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006f88:	e00d      	b.n	8006fa6 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f7fa fc40 	bl	8001810 <HAL_UART_RxCpltCallback>
}
 8006f90:	e009      	b.n	8006fa6 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	8b1b      	ldrh	r3, [r3, #24]
 8006f98:	b29a      	uxth	r2, r3
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f042 0208 	orr.w	r2, r2, #8
 8006fa2:	b292      	uxth	r2, r2
 8006fa4:	831a      	strh	r2, [r3, #24]
}
 8006fa6:	bf00      	nop
 8006fa8:	3770      	adds	r7, #112	@ 0x70
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}
 8006fae:	bf00      	nop
 8006fb0:	40008000 	.word	0x40008000

08006fb4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b09c      	sub	sp, #112	@ 0x70
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006fc2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fcc:	2b22      	cmp	r3, #34	@ 0x22
 8006fce:	f040 80be 	bne.w	800714e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006fd8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fe0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006fe2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006fe6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006fea:	4013      	ands	r3, r2
 8006fec:	b29a      	uxth	r2, r3
 8006fee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ff0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ff6:	1c9a      	adds	r2, r3, #2
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007002:	b29b      	uxth	r3, r3
 8007004:	3b01      	subs	r3, #1
 8007006:	b29a      	uxth	r2, r3
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007014:	b29b      	uxth	r3, r3
 8007016:	2b00      	cmp	r3, #0
 8007018:	f040 80a3 	bne.w	8007162 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007022:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007024:	e853 3f00 	ldrex	r3, [r3]
 8007028:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800702a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800702c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007030:	667b      	str	r3, [r7, #100]	@ 0x64
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	461a      	mov	r2, r3
 8007038:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800703a:	657b      	str	r3, [r7, #84]	@ 0x54
 800703c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800703e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007040:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007042:	e841 2300 	strex	r3, r2, [r1]
 8007046:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007048:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800704a:	2b00      	cmp	r3, #0
 800704c:	d1e6      	bne.n	800701c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	3308      	adds	r3, #8
 8007054:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007058:	e853 3f00 	ldrex	r3, [r3]
 800705c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800705e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007060:	f023 0301 	bic.w	r3, r3, #1
 8007064:	663b      	str	r3, [r7, #96]	@ 0x60
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	3308      	adds	r3, #8
 800706c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800706e:	643a      	str	r2, [r7, #64]	@ 0x40
 8007070:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007072:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007074:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007076:	e841 2300 	strex	r3, r2, [r1]
 800707a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800707c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1e5      	bne.n	800704e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2220      	movs	r2, #32
 8007086:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2200      	movs	r2, #0
 8007094:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a34      	ldr	r2, [pc, #208]	@ (800716c <UART_RxISR_16BIT+0x1b8>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d01f      	beq.n	80070e0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d018      	beq.n	80070e0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b4:	6a3b      	ldr	r3, [r7, #32]
 80070b6:	e853 3f00 	ldrex	r3, [r3]
 80070ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80070bc:	69fb      	ldr	r3, [r7, #28]
 80070be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80070c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	461a      	mov	r2, r3
 80070ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070ce:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070d4:	e841 2300 	strex	r3, r2, [r1]
 80070d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d1e6      	bne.n	80070ae <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d12e      	bne.n	8007146 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	e853 3f00 	ldrex	r3, [r3]
 80070fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	f023 0310 	bic.w	r3, r3, #16
 8007102:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	461a      	mov	r2, r3
 800710a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800710c:	61bb      	str	r3, [r7, #24]
 800710e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007110:	6979      	ldr	r1, [r7, #20]
 8007112:	69ba      	ldr	r2, [r7, #24]
 8007114:	e841 2300 	strex	r3, r2, [r1]
 8007118:	613b      	str	r3, [r7, #16]
   return(result);
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1e6      	bne.n	80070ee <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	69db      	ldr	r3, [r3, #28]
 8007126:	f003 0310 	and.w	r3, r3, #16
 800712a:	2b10      	cmp	r3, #16
 800712c:	d103      	bne.n	8007136 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2210      	movs	r2, #16
 8007134:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800713c:	4619      	mov	r1, r3
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f7ff f874 	bl	800622c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007144:	e00d      	b.n	8007162 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f7fa fb62 	bl	8001810 <HAL_UART_RxCpltCallback>
}
 800714c:	e009      	b.n	8007162 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	8b1b      	ldrh	r3, [r3, #24]
 8007154:	b29a      	uxth	r2, r3
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f042 0208 	orr.w	r2, r2, #8
 800715e:	b292      	uxth	r2, r2
 8007160:	831a      	strh	r2, [r3, #24]
}
 8007162:	bf00      	nop
 8007164:	3770      	adds	r7, #112	@ 0x70
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	40008000 	.word	0x40008000

08007170 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr

08007184 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	4603      	mov	r3, r0
 800718c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800718e:	2300      	movs	r3, #0
 8007190:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007192:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007196:	2b84      	cmp	r3, #132	@ 0x84
 8007198:	d005      	beq.n	80071a6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800719a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	4413      	add	r3, r2
 80071a2:	3303      	adds	r3, #3
 80071a4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80071a6:	68fb      	ldr	r3, [r7, #12]
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3714      	adds	r7, #20
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80071b8:	f000 fe3a 	bl	8007e30 <vTaskStartScheduler>
  
  return osOK;
 80071bc:	2300      	movs	r3, #0
}
 80071be:	4618      	mov	r0, r3
 80071c0:	bd80      	pop	{r7, pc}

080071c2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80071c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071c4:	b089      	sub	sp, #36	@ 0x24
 80071c6:	af04      	add	r7, sp, #16
 80071c8:	6078      	str	r0, [r7, #4]
 80071ca:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d020      	beq.n	8007216 <osThreadCreate+0x54>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	699b      	ldr	r3, [r3, #24]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d01c      	beq.n	8007216 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	685c      	ldr	r4, [r3, #4]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	691e      	ldr	r6, [r3, #16]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7ff ffc8 	bl	8007184 <makeFreeRtosPriority>
 80071f4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	695b      	ldr	r3, [r3, #20]
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80071fe:	9202      	str	r2, [sp, #8]
 8007200:	9301      	str	r3, [sp, #4]
 8007202:	9100      	str	r1, [sp, #0]
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	4632      	mov	r2, r6
 8007208:	4629      	mov	r1, r5
 800720a:	4620      	mov	r0, r4
 800720c:	f000 fc2a 	bl	8007a64 <xTaskCreateStatic>
 8007210:	4603      	mov	r3, r0
 8007212:	60fb      	str	r3, [r7, #12]
 8007214:	e01c      	b.n	8007250 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	685c      	ldr	r4, [r3, #4]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007222:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800722a:	4618      	mov	r0, r3
 800722c:	f7ff ffaa 	bl	8007184 <makeFreeRtosPriority>
 8007230:	4602      	mov	r2, r0
 8007232:	f107 030c 	add.w	r3, r7, #12
 8007236:	9301      	str	r3, [sp, #4]
 8007238:	9200      	str	r2, [sp, #0]
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	4632      	mov	r2, r6
 800723e:	4629      	mov	r1, r5
 8007240:	4620      	mov	r0, r4
 8007242:	f000 fc6f 	bl	8007b24 <xTaskCreate>
 8007246:	4603      	mov	r3, r0
 8007248:	2b01      	cmp	r3, #1
 800724a:	d001      	beq.n	8007250 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800724c:	2300      	movs	r3, #0
 800724e:	e000      	b.n	8007252 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007250:	68fb      	ldr	r3, [r7, #12]
}
 8007252:	4618      	mov	r0, r3
 8007254:	3714      	adds	r7, #20
 8007256:	46bd      	mov	sp, r7
 8007258:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800725a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800725a:	b580      	push	{r7, lr}
 800725c:	b084      	sub	sp, #16
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d001      	beq.n	8007270 <osDelay+0x16>
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	e000      	b.n	8007272 <osDelay+0x18>
 8007270:	2301      	movs	r3, #1
 8007272:	4618      	mov	r0, r3
 8007274:	f000 fda6 	bl	8007dc4 <vTaskDelay>
  
  return osOK;
 8007278:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800727a:	4618      	mov	r0, r3
 800727c:	3710      	adds	r7, #16
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}

08007282 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007282:	b480      	push	{r7}
 8007284:	b083      	sub	sp, #12
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f103 0208 	add.w	r2, r3, #8
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f04f 32ff 	mov.w	r2, #4294967295
 800729a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f103 0208 	add.w	r2, r3, #8
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f103 0208 	add.w	r2, r3, #8
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80072b6:	bf00      	nop
 80072b8:	370c      	adds	r7, #12
 80072ba:	46bd      	mov	sp, r7
 80072bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c0:	4770      	bx	lr

080072c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80072c2:	b480      	push	{r7}
 80072c4:	b083      	sub	sp, #12
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2200      	movs	r2, #0
 80072ce:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80072d0:	bf00      	nop
 80072d2:	370c      	adds	r7, #12
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80072dc:	b480      	push	{r7}
 80072de:	b085      	sub	sp, #20
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	689a      	ldr	r2, [r3, #8]
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	683a      	ldr	r2, [r7, #0]
 8007300:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	683a      	ldr	r2, [r7, #0]
 8007306:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	1c5a      	adds	r2, r3, #1
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	601a      	str	r2, [r3, #0]
}
 8007318:	bf00      	nop
 800731a:	3714      	adds	r7, #20
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007324:	b480      	push	{r7}
 8007326:	b085      	sub	sp, #20
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
 800732c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800733a:	d103      	bne.n	8007344 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	691b      	ldr	r3, [r3, #16]
 8007340:	60fb      	str	r3, [r7, #12]
 8007342:	e00c      	b.n	800735e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	3308      	adds	r3, #8
 8007348:	60fb      	str	r3, [r7, #12]
 800734a:	e002      	b.n	8007352 <vListInsert+0x2e>
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	60fb      	str	r3, [r7, #12]
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68ba      	ldr	r2, [r7, #8]
 800735a:	429a      	cmp	r2, r3
 800735c:	d2f6      	bcs.n	800734c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	685a      	ldr	r2, [r3, #4]
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	683a      	ldr	r2, [r7, #0]
 800736c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	68fa      	ldr	r2, [r7, #12]
 8007372:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	683a      	ldr	r2, [r7, #0]
 8007378:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	687a      	ldr	r2, [r7, #4]
 800737e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	1c5a      	adds	r2, r3, #1
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	601a      	str	r2, [r3, #0]
}
 800738a:	bf00      	nop
 800738c:	3714      	adds	r7, #20
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr

08007396 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007396:	b480      	push	{r7}
 8007398:	b085      	sub	sp, #20
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	691b      	ldr	r3, [r3, #16]
 80073a2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	687a      	ldr	r2, [r7, #4]
 80073aa:	6892      	ldr	r2, [r2, #8]
 80073ac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	6852      	ldr	r2, [r2, #4]
 80073b6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	429a      	cmp	r2, r3
 80073c0:	d103      	bne.n	80073ca <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	689a      	ldr	r2, [r3, #8]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	1e5a      	subs	r2, r3, #1
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3714      	adds	r7, #20
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr
	...

080073ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d10b      	bne.n	8007418 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007404:	f383 8811 	msr	BASEPRI, r3
 8007408:	f3bf 8f6f 	isb	sy
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007412:	bf00      	nop
 8007414:	bf00      	nop
 8007416:	e7fd      	b.n	8007414 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007418:	f001 fb66 	bl	8008ae8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007424:	68f9      	ldr	r1, [r7, #12]
 8007426:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007428:	fb01 f303 	mul.w	r3, r1, r3
 800742c:	441a      	add	r2, r3
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2200      	movs	r2, #0
 8007436:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007448:	3b01      	subs	r3, #1
 800744a:	68f9      	ldr	r1, [r7, #12]
 800744c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800744e:	fb01 f303 	mul.w	r3, r1, r3
 8007452:	441a      	add	r2, r3
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	22ff      	movs	r2, #255	@ 0xff
 800745c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	22ff      	movs	r2, #255	@ 0xff
 8007464:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d114      	bne.n	8007498 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d01a      	beq.n	80074ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	3310      	adds	r3, #16
 800747a:	4618      	mov	r0, r3
 800747c:	f000 ff32 	bl	80082e4 <xTaskRemoveFromEventList>
 8007480:	4603      	mov	r3, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d012      	beq.n	80074ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007486:	4b0d      	ldr	r3, [pc, #52]	@ (80074bc <xQueueGenericReset+0xd0>)
 8007488:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800748c:	601a      	str	r2, [r3, #0]
 800748e:	f3bf 8f4f 	dsb	sy
 8007492:	f3bf 8f6f 	isb	sy
 8007496:	e009      	b.n	80074ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	3310      	adds	r3, #16
 800749c:	4618      	mov	r0, r3
 800749e:	f7ff fef0 	bl	8007282 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	3324      	adds	r3, #36	@ 0x24
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7ff feeb 	bl	8007282 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80074ac:	f001 fb4e 	bl	8008b4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80074b0:	2301      	movs	r3, #1
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3710      	adds	r7, #16
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	e000ed04 	.word	0xe000ed04

080074c0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b08a      	sub	sp, #40	@ 0x28
 80074c4:	af02      	add	r7, sp, #8
 80074c6:	60f8      	str	r0, [r7, #12]
 80074c8:	60b9      	str	r1, [r7, #8]
 80074ca:	4613      	mov	r3, r2
 80074cc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d10b      	bne.n	80074ec <xQueueGenericCreate+0x2c>
	__asm volatile
 80074d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d8:	f383 8811 	msr	BASEPRI, r3
 80074dc:	f3bf 8f6f 	isb	sy
 80074e0:	f3bf 8f4f 	dsb	sy
 80074e4:	613b      	str	r3, [r7, #16]
}
 80074e6:	bf00      	nop
 80074e8:	bf00      	nop
 80074ea:	e7fd      	b.n	80074e8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	68ba      	ldr	r2, [r7, #8]
 80074f0:	fb02 f303 	mul.w	r3, r2, r3
 80074f4:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80074f6:	69fb      	ldr	r3, [r7, #28]
 80074f8:	3348      	adds	r3, #72	@ 0x48
 80074fa:	4618      	mov	r0, r3
 80074fc:	f001 fc16 	bl	8008d2c <pvPortMalloc>
 8007500:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007502:	69bb      	ldr	r3, [r7, #24]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d011      	beq.n	800752c <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007508:	69bb      	ldr	r3, [r7, #24]
 800750a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	3348      	adds	r3, #72	@ 0x48
 8007510:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	2200      	movs	r2, #0
 8007516:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800751a:	79fa      	ldrb	r2, [r7, #7]
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	9300      	str	r3, [sp, #0]
 8007520:	4613      	mov	r3, r2
 8007522:	697a      	ldr	r2, [r7, #20]
 8007524:	68b9      	ldr	r1, [r7, #8]
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	f000 f805 	bl	8007536 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800752c:	69bb      	ldr	r3, [r7, #24]
	}
 800752e:	4618      	mov	r0, r3
 8007530:	3720      	adds	r7, #32
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b084      	sub	sp, #16
 800753a:	af00      	add	r7, sp, #0
 800753c:	60f8      	str	r0, [r7, #12]
 800753e:	60b9      	str	r1, [r7, #8]
 8007540:	607a      	str	r2, [r7, #4]
 8007542:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d103      	bne.n	8007552 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800754a:	69bb      	ldr	r3, [r7, #24]
 800754c:	69ba      	ldr	r2, [r7, #24]
 800754e:	601a      	str	r2, [r3, #0]
 8007550:	e002      	b.n	8007558 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	68fa      	ldr	r2, [r7, #12]
 800755c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	68ba      	ldr	r2, [r7, #8]
 8007562:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007564:	2101      	movs	r1, #1
 8007566:	69b8      	ldr	r0, [r7, #24]
 8007568:	f7ff ff40 	bl	80073ec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800756c:	bf00      	nop
 800756e:	3710      	adds	r7, #16
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b090      	sub	sp, #64	@ 0x40
 8007578:	af00      	add	r7, sp, #0
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	607a      	str	r2, [r7, #4]
 8007580:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007588:	2b00      	cmp	r3, #0
 800758a:	d10b      	bne.n	80075a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800758c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007590:	f383 8811 	msr	BASEPRI, r3
 8007594:	f3bf 8f6f 	isb	sy
 8007598:	f3bf 8f4f 	dsb	sy
 800759c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800759e:	bf00      	nop
 80075a0:	bf00      	nop
 80075a2:	e7fd      	b.n	80075a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d103      	bne.n	80075b2 <xQueueGenericSendFromISR+0x3e>
 80075aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d101      	bne.n	80075b6 <xQueueGenericSendFromISR+0x42>
 80075b2:	2301      	movs	r3, #1
 80075b4:	e000      	b.n	80075b8 <xQueueGenericSendFromISR+0x44>
 80075b6:	2300      	movs	r3, #0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d10b      	bne.n	80075d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80075bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c0:	f383 8811 	msr	BASEPRI, r3
 80075c4:	f3bf 8f6f 	isb	sy
 80075c8:	f3bf 8f4f 	dsb	sy
 80075cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80075ce:	bf00      	nop
 80075d0:	bf00      	nop
 80075d2:	e7fd      	b.n	80075d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d103      	bne.n	80075e2 <xQueueGenericSendFromISR+0x6e>
 80075da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d101      	bne.n	80075e6 <xQueueGenericSendFromISR+0x72>
 80075e2:	2301      	movs	r3, #1
 80075e4:	e000      	b.n	80075e8 <xQueueGenericSendFromISR+0x74>
 80075e6:	2300      	movs	r3, #0
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d10b      	bne.n	8007604 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80075ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f0:	f383 8811 	msr	BASEPRI, r3
 80075f4:	f3bf 8f6f 	isb	sy
 80075f8:	f3bf 8f4f 	dsb	sy
 80075fc:	623b      	str	r3, [r7, #32]
}
 80075fe:	bf00      	nop
 8007600:	bf00      	nop
 8007602:	e7fd      	b.n	8007600 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007604:	f001 fb50 	bl	8008ca8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007608:	f3ef 8211 	mrs	r2, BASEPRI
 800760c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007610:	f383 8811 	msr	BASEPRI, r3
 8007614:	f3bf 8f6f 	isb	sy
 8007618:	f3bf 8f4f 	dsb	sy
 800761c:	61fa      	str	r2, [r7, #28]
 800761e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007620:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007622:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007626:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800762c:	429a      	cmp	r2, r3
 800762e:	d302      	bcc.n	8007636 <xQueueGenericSendFromISR+0xc2>
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	2b02      	cmp	r3, #2
 8007634:	d12f      	bne.n	8007696 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007638:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800763c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007644:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007646:	683a      	ldr	r2, [r7, #0]
 8007648:	68b9      	ldr	r1, [r7, #8]
 800764a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800764c:	f000 f912 	bl	8007874 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007650:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007658:	d112      	bne.n	8007680 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800765a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800765c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800765e:	2b00      	cmp	r3, #0
 8007660:	d016      	beq.n	8007690 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007664:	3324      	adds	r3, #36	@ 0x24
 8007666:	4618      	mov	r0, r3
 8007668:	f000 fe3c 	bl	80082e4 <xTaskRemoveFromEventList>
 800766c:	4603      	mov	r3, r0
 800766e:	2b00      	cmp	r3, #0
 8007670:	d00e      	beq.n	8007690 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d00b      	beq.n	8007690 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2201      	movs	r2, #1
 800767c:	601a      	str	r2, [r3, #0]
 800767e:	e007      	b.n	8007690 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007680:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007684:	3301      	adds	r3, #1
 8007686:	b2db      	uxtb	r3, r3
 8007688:	b25a      	sxtb	r2, r3
 800768a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800768c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007690:	2301      	movs	r3, #1
 8007692:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007694:	e001      	b.n	800769a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007696:	2300      	movs	r3, #0
 8007698:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800769a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800769c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80076a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80076a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3740      	adds	r7, #64	@ 0x40
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b08c      	sub	sp, #48	@ 0x30
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	60f8      	str	r0, [r7, #12]
 80076b8:	60b9      	str	r1, [r7, #8]
 80076ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80076bc:	2300      	movs	r3, #0
 80076be:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80076c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10b      	bne.n	80076e2 <xQueueReceive+0x32>
	__asm volatile
 80076ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ce:	f383 8811 	msr	BASEPRI, r3
 80076d2:	f3bf 8f6f 	isb	sy
 80076d6:	f3bf 8f4f 	dsb	sy
 80076da:	623b      	str	r3, [r7, #32]
}
 80076dc:	bf00      	nop
 80076de:	bf00      	nop
 80076e0:	e7fd      	b.n	80076de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d103      	bne.n	80076f0 <xQueueReceive+0x40>
 80076e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d101      	bne.n	80076f4 <xQueueReceive+0x44>
 80076f0:	2301      	movs	r3, #1
 80076f2:	e000      	b.n	80076f6 <xQueueReceive+0x46>
 80076f4:	2300      	movs	r3, #0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d10b      	bne.n	8007712 <xQueueReceive+0x62>
	__asm volatile
 80076fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fe:	f383 8811 	msr	BASEPRI, r3
 8007702:	f3bf 8f6f 	isb	sy
 8007706:	f3bf 8f4f 	dsb	sy
 800770a:	61fb      	str	r3, [r7, #28]
}
 800770c:	bf00      	nop
 800770e:	bf00      	nop
 8007710:	e7fd      	b.n	800770e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007712:	f000 ffad 	bl	8008670 <xTaskGetSchedulerState>
 8007716:	4603      	mov	r3, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	d102      	bne.n	8007722 <xQueueReceive+0x72>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d101      	bne.n	8007726 <xQueueReceive+0x76>
 8007722:	2301      	movs	r3, #1
 8007724:	e000      	b.n	8007728 <xQueueReceive+0x78>
 8007726:	2300      	movs	r3, #0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d10b      	bne.n	8007744 <xQueueReceive+0x94>
	__asm volatile
 800772c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007730:	f383 8811 	msr	BASEPRI, r3
 8007734:	f3bf 8f6f 	isb	sy
 8007738:	f3bf 8f4f 	dsb	sy
 800773c:	61bb      	str	r3, [r7, #24]
}
 800773e:	bf00      	nop
 8007740:	bf00      	nop
 8007742:	e7fd      	b.n	8007740 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007744:	f001 f9d0 	bl	8008ae8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800774a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800774c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800774e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007750:	2b00      	cmp	r3, #0
 8007752:	d01f      	beq.n	8007794 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007754:	68b9      	ldr	r1, [r7, #8]
 8007756:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007758:	f000 f8f6 	bl	8007948 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800775c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800775e:	1e5a      	subs	r2, r3, #1
 8007760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007762:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007766:	691b      	ldr	r3, [r3, #16]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00f      	beq.n	800778c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800776c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776e:	3310      	adds	r3, #16
 8007770:	4618      	mov	r0, r3
 8007772:	f000 fdb7 	bl	80082e4 <xTaskRemoveFromEventList>
 8007776:	4603      	mov	r3, r0
 8007778:	2b00      	cmp	r3, #0
 800777a:	d007      	beq.n	800778c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800777c:	4b3c      	ldr	r3, [pc, #240]	@ (8007870 <xQueueReceive+0x1c0>)
 800777e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007782:	601a      	str	r2, [r3, #0]
 8007784:	f3bf 8f4f 	dsb	sy
 8007788:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800778c:	f001 f9de 	bl	8008b4c <vPortExitCritical>
				return pdPASS;
 8007790:	2301      	movs	r3, #1
 8007792:	e069      	b.n	8007868 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d103      	bne.n	80077a2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800779a:	f001 f9d7 	bl	8008b4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800779e:	2300      	movs	r3, #0
 80077a0:	e062      	b.n	8007868 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80077a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d106      	bne.n	80077b6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80077a8:	f107 0310 	add.w	r3, r7, #16
 80077ac:	4618      	mov	r0, r3
 80077ae:	f000 fdfd 	bl	80083ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80077b2:	2301      	movs	r3, #1
 80077b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80077b6:	f001 f9c9 	bl	8008b4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80077ba:	f000 fba3 	bl	8007f04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80077be:	f001 f993 	bl	8008ae8 <vPortEnterCritical>
 80077c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80077c8:	b25b      	sxtb	r3, r3
 80077ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ce:	d103      	bne.n	80077d8 <xQueueReceive+0x128>
 80077d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80077de:	b25b      	sxtb	r3, r3
 80077e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077e4:	d103      	bne.n	80077ee <xQueueReceive+0x13e>
 80077e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077e8:	2200      	movs	r2, #0
 80077ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077ee:	f001 f9ad 	bl	8008b4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077f2:	1d3a      	adds	r2, r7, #4
 80077f4:	f107 0310 	add.w	r3, r7, #16
 80077f8:	4611      	mov	r1, r2
 80077fa:	4618      	mov	r0, r3
 80077fc:	f000 fdec 	bl	80083d8 <xTaskCheckForTimeOut>
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	d123      	bne.n	800784e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007806:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007808:	f000 f916 	bl	8007a38 <prvIsQueueEmpty>
 800780c:	4603      	mov	r3, r0
 800780e:	2b00      	cmp	r3, #0
 8007810:	d017      	beq.n	8007842 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007814:	3324      	adds	r3, #36	@ 0x24
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	4611      	mov	r1, r2
 800781a:	4618      	mov	r0, r3
 800781c:	f000 fd3c 	bl	8008298 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007820:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007822:	f000 f8b7 	bl	8007994 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007826:	f000 fb7b 	bl	8007f20 <xTaskResumeAll>
 800782a:	4603      	mov	r3, r0
 800782c:	2b00      	cmp	r3, #0
 800782e:	d189      	bne.n	8007744 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007830:	4b0f      	ldr	r3, [pc, #60]	@ (8007870 <xQueueReceive+0x1c0>)
 8007832:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007836:	601a      	str	r2, [r3, #0]
 8007838:	f3bf 8f4f 	dsb	sy
 800783c:	f3bf 8f6f 	isb	sy
 8007840:	e780      	b.n	8007744 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007842:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007844:	f000 f8a6 	bl	8007994 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007848:	f000 fb6a 	bl	8007f20 <xTaskResumeAll>
 800784c:	e77a      	b.n	8007744 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800784e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007850:	f000 f8a0 	bl	8007994 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007854:	f000 fb64 	bl	8007f20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007858:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800785a:	f000 f8ed 	bl	8007a38 <prvIsQueueEmpty>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	f43f af6f 	beq.w	8007744 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007866:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007868:	4618      	mov	r0, r3
 800786a:	3730      	adds	r7, #48	@ 0x30
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}
 8007870:	e000ed04 	.word	0xe000ed04

08007874 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b086      	sub	sp, #24
 8007878:	af00      	add	r7, sp, #0
 800787a:	60f8      	str	r0, [r7, #12]
 800787c:	60b9      	str	r1, [r7, #8]
 800787e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007880:	2300      	movs	r3, #0
 8007882:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007888:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800788e:	2b00      	cmp	r3, #0
 8007890:	d10d      	bne.n	80078ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d14d      	bne.n	8007936 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	4618      	mov	r0, r3
 80078a0:	f000 ff04 	bl	80086ac <xTaskPriorityDisinherit>
 80078a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2200      	movs	r2, #0
 80078aa:	609a      	str	r2, [r3, #8]
 80078ac:	e043      	b.n	8007936 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d119      	bne.n	80078e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6858      	ldr	r0, [r3, #4]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078bc:	461a      	mov	r2, r3
 80078be:	68b9      	ldr	r1, [r7, #8]
 80078c0:	f001 fe49 	bl	8009556 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078cc:	441a      	add	r2, r3
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	685a      	ldr	r2, [r3, #4]
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	429a      	cmp	r2, r3
 80078dc:	d32b      	bcc.n	8007936 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	605a      	str	r2, [r3, #4]
 80078e6:	e026      	b.n	8007936 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	68d8      	ldr	r0, [r3, #12]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f0:	461a      	mov	r2, r3
 80078f2:	68b9      	ldr	r1, [r7, #8]
 80078f4:	f001 fe2f 	bl	8009556 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	68da      	ldr	r2, [r3, #12]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007900:	425b      	negs	r3, r3
 8007902:	441a      	add	r2, r3
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	68da      	ldr	r2, [r3, #12]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	429a      	cmp	r2, r3
 8007912:	d207      	bcs.n	8007924 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	689a      	ldr	r2, [r3, #8]
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800791c:	425b      	negs	r3, r3
 800791e:	441a      	add	r2, r3
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2b02      	cmp	r3, #2
 8007928:	d105      	bne.n	8007936 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d002      	beq.n	8007936 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	3b01      	subs	r3, #1
 8007934:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	1c5a      	adds	r2, r3, #1
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800793e:	697b      	ldr	r3, [r7, #20]
}
 8007940:	4618      	mov	r0, r3
 8007942:	3718      	adds	r7, #24
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007956:	2b00      	cmp	r3, #0
 8007958:	d018      	beq.n	800798c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	68da      	ldr	r2, [r3, #12]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007962:	441a      	add	r2, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	68da      	ldr	r2, [r3, #12]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	429a      	cmp	r2, r3
 8007972:	d303      	bcc.n	800797c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	68d9      	ldr	r1, [r3, #12]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007984:	461a      	mov	r2, r3
 8007986:	6838      	ldr	r0, [r7, #0]
 8007988:	f001 fde5 	bl	8009556 <memcpy>
	}
}
 800798c:	bf00      	nop
 800798e:	3708      	adds	r7, #8
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800799c:	f001 f8a4 	bl	8008ae8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079a8:	e011      	b.n	80079ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d012      	beq.n	80079d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	3324      	adds	r3, #36	@ 0x24
 80079b6:	4618      	mov	r0, r3
 80079b8:	f000 fc94 	bl	80082e4 <xTaskRemoveFromEventList>
 80079bc:	4603      	mov	r3, r0
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d001      	beq.n	80079c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80079c2:	f000 fd6d 	bl	80084a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80079c6:	7bfb      	ldrb	r3, [r7, #15]
 80079c8:	3b01      	subs	r3, #1
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	dce9      	bgt.n	80079aa <prvUnlockQueue+0x16>
 80079d6:	e000      	b.n	80079da <prvUnlockQueue+0x46>
					break;
 80079d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	22ff      	movs	r2, #255	@ 0xff
 80079de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80079e2:	f001 f8b3 	bl	8008b4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80079e6:	f001 f87f 	bl	8008ae8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80079f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079f2:	e011      	b.n	8007a18 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	691b      	ldr	r3, [r3, #16]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d012      	beq.n	8007a22 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	3310      	adds	r3, #16
 8007a00:	4618      	mov	r0, r3
 8007a02:	f000 fc6f 	bl	80082e4 <xTaskRemoveFromEventList>
 8007a06:	4603      	mov	r3, r0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d001      	beq.n	8007a10 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007a0c:	f000 fd48 	bl	80084a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007a10:	7bbb      	ldrb	r3, [r7, #14]
 8007a12:	3b01      	subs	r3, #1
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	dce9      	bgt.n	80079f4 <prvUnlockQueue+0x60>
 8007a20:	e000      	b.n	8007a24 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007a22:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	22ff      	movs	r2, #255	@ 0xff
 8007a28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007a2c:	f001 f88e 	bl	8008b4c <vPortExitCritical>
}
 8007a30:	bf00      	nop
 8007a32:	3710      	adds	r7, #16
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a40:	f001 f852 	bl	8008ae8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d102      	bne.n	8007a52 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	e001      	b.n	8007a56 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a52:	2300      	movs	r3, #0
 8007a54:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a56:	f001 f879 	bl	8008b4c <vPortExitCritical>

	return xReturn;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3710      	adds	r7, #16
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b08e      	sub	sp, #56	@ 0x38
 8007a68:	af04      	add	r7, sp, #16
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	60b9      	str	r1, [r7, #8]
 8007a6e:	607a      	str	r2, [r7, #4]
 8007a70:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007a72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d10b      	bne.n	8007a90 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a7c:	f383 8811 	msr	BASEPRI, r3
 8007a80:	f3bf 8f6f 	isb	sy
 8007a84:	f3bf 8f4f 	dsb	sy
 8007a88:	623b      	str	r3, [r7, #32]
}
 8007a8a:	bf00      	nop
 8007a8c:	bf00      	nop
 8007a8e:	e7fd      	b.n	8007a8c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d10b      	bne.n	8007aae <xTaskCreateStatic+0x4a>
	__asm volatile
 8007a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a9a:	f383 8811 	msr	BASEPRI, r3
 8007a9e:	f3bf 8f6f 	isb	sy
 8007aa2:	f3bf 8f4f 	dsb	sy
 8007aa6:	61fb      	str	r3, [r7, #28]
}
 8007aa8:	bf00      	nop
 8007aaa:	bf00      	nop
 8007aac:	e7fd      	b.n	8007aaa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007aae:	23a0      	movs	r3, #160	@ 0xa0
 8007ab0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	2ba0      	cmp	r3, #160	@ 0xa0
 8007ab6:	d00b      	beq.n	8007ad0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007abc:	f383 8811 	msr	BASEPRI, r3
 8007ac0:	f3bf 8f6f 	isb	sy
 8007ac4:	f3bf 8f4f 	dsb	sy
 8007ac8:	61bb      	str	r3, [r7, #24]
}
 8007aca:	bf00      	nop
 8007acc:	bf00      	nop
 8007ace:	e7fd      	b.n	8007acc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007ad0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d01e      	beq.n	8007b16 <xTaskCreateStatic+0xb2>
 8007ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d01b      	beq.n	8007b16 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ae6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aea:	2202      	movs	r2, #2
 8007aec:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007af0:	2300      	movs	r3, #0
 8007af2:	9303      	str	r3, [sp, #12]
 8007af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af6:	9302      	str	r3, [sp, #8]
 8007af8:	f107 0314 	add.w	r3, r7, #20
 8007afc:	9301      	str	r3, [sp, #4]
 8007afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b00:	9300      	str	r3, [sp, #0]
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	68b9      	ldr	r1, [r7, #8]
 8007b08:	68f8      	ldr	r0, [r7, #12]
 8007b0a:	f000 f851 	bl	8007bb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007b10:	f000 f8ee 	bl	8007cf0 <prvAddNewTaskToReadyList>
 8007b14:	e001      	b.n	8007b1a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007b16:	2300      	movs	r3, #0
 8007b18:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007b1a:	697b      	ldr	r3, [r7, #20]
	}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3728      	adds	r7, #40	@ 0x28
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b08c      	sub	sp, #48	@ 0x30
 8007b28:	af04      	add	r7, sp, #16
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	60b9      	str	r1, [r7, #8]
 8007b2e:	603b      	str	r3, [r7, #0]
 8007b30:	4613      	mov	r3, r2
 8007b32:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007b34:	88fb      	ldrh	r3, [r7, #6]
 8007b36:	009b      	lsls	r3, r3, #2
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f001 f8f7 	bl	8008d2c <pvPortMalloc>
 8007b3e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00e      	beq.n	8007b64 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007b46:	20a0      	movs	r0, #160	@ 0xa0
 8007b48:	f001 f8f0 	bl	8008d2c <pvPortMalloc>
 8007b4c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007b4e:	69fb      	ldr	r3, [r7, #28]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d003      	beq.n	8007b5c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	697a      	ldr	r2, [r7, #20]
 8007b58:	631a      	str	r2, [r3, #48]	@ 0x30
 8007b5a:	e005      	b.n	8007b68 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007b5c:	6978      	ldr	r0, [r7, #20]
 8007b5e:	f001 f9b3 	bl	8008ec8 <vPortFree>
 8007b62:	e001      	b.n	8007b68 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007b64:	2300      	movs	r3, #0
 8007b66:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007b68:	69fb      	ldr	r3, [r7, #28]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d017      	beq.n	8007b9e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007b76:	88fa      	ldrh	r2, [r7, #6]
 8007b78:	2300      	movs	r3, #0
 8007b7a:	9303      	str	r3, [sp, #12]
 8007b7c:	69fb      	ldr	r3, [r7, #28]
 8007b7e:	9302      	str	r3, [sp, #8]
 8007b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b82:	9301      	str	r3, [sp, #4]
 8007b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b86:	9300      	str	r3, [sp, #0]
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	68b9      	ldr	r1, [r7, #8]
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f000 f80f 	bl	8007bb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b92:	69f8      	ldr	r0, [r7, #28]
 8007b94:	f000 f8ac 	bl	8007cf0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	61bb      	str	r3, [r7, #24]
 8007b9c:	e002      	b.n	8007ba4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8007ba2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007ba4:	69bb      	ldr	r3, [r7, #24]
	}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3720      	adds	r7, #32
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
	...

08007bb0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b088      	sub	sp, #32
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	60f8      	str	r0, [r7, #12]
 8007bb8:	60b9      	str	r1, [r7, #8]
 8007bba:	607a      	str	r2, [r7, #4]
 8007bbc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007bc8:	3b01      	subs	r3, #1
 8007bca:	009b      	lsls	r3, r3, #2
 8007bcc:	4413      	add	r3, r2
 8007bce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	f023 0307 	bic.w	r3, r3, #7
 8007bd6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007bd8:	69bb      	ldr	r3, [r7, #24]
 8007bda:	f003 0307 	and.w	r3, r3, #7
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d00b      	beq.n	8007bfa <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be6:	f383 8811 	msr	BASEPRI, r3
 8007bea:	f3bf 8f6f 	isb	sy
 8007bee:	f3bf 8f4f 	dsb	sy
 8007bf2:	617b      	str	r3, [r7, #20]
}
 8007bf4:	bf00      	nop
 8007bf6:	bf00      	nop
 8007bf8:	e7fd      	b.n	8007bf6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d01f      	beq.n	8007c40 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c00:	2300      	movs	r3, #0
 8007c02:	61fb      	str	r3, [r7, #28]
 8007c04:	e012      	b.n	8007c2c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007c06:	68ba      	ldr	r2, [r7, #8]
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	4413      	add	r3, r2
 8007c0c:	7819      	ldrb	r1, [r3, #0]
 8007c0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c10:	69fb      	ldr	r3, [r7, #28]
 8007c12:	4413      	add	r3, r2
 8007c14:	3334      	adds	r3, #52	@ 0x34
 8007c16:	460a      	mov	r2, r1
 8007c18:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007c1a:	68ba      	ldr	r2, [r7, #8]
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	4413      	add	r3, r2
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d006      	beq.n	8007c34 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c26:	69fb      	ldr	r3, [r7, #28]
 8007c28:	3301      	adds	r3, #1
 8007c2a:	61fb      	str	r3, [r7, #28]
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	2b0f      	cmp	r3, #15
 8007c30:	d9e9      	bls.n	8007c06 <prvInitialiseNewTask+0x56>
 8007c32:	e000      	b.n	8007c36 <prvInitialiseNewTask+0x86>
			{
				break;
 8007c34:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007c3e:	e003      	b.n	8007c48 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c42:	2200      	movs	r2, #0
 8007c44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c4a:	2b06      	cmp	r3, #6
 8007c4c:	d901      	bls.n	8007c52 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007c4e:	2306      	movs	r3, #6
 8007c50:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c56:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c5c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c60:	2200      	movs	r2, #0
 8007c62:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c66:	3304      	adds	r3, #4
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f7ff fb2a 	bl	80072c2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c70:	3318      	adds	r3, #24
 8007c72:	4618      	mov	r0, r3
 8007c74:	f7ff fb25 	bl	80072c2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c7c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c80:	f1c3 0207 	rsb	r2, r3, #7
 8007c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c86:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c8c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c90:	2200      	movs	r2, #0
 8007c92:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca0:	334c      	adds	r3, #76	@ 0x4c
 8007ca2:	224c      	movs	r2, #76	@ 0x4c
 8007ca4:	2100      	movs	r1, #0
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f001 fb7b 	bl	80093a2 <memset>
 8007cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cae:	4a0d      	ldr	r2, [pc, #52]	@ (8007ce4 <prvInitialiseNewTask+0x134>)
 8007cb0:	651a      	str	r2, [r3, #80]	@ 0x50
 8007cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8007ce8 <prvInitialiseNewTask+0x138>)
 8007cb6:	655a      	str	r2, [r3, #84]	@ 0x54
 8007cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cba:	4a0c      	ldr	r2, [pc, #48]	@ (8007cec <prvInitialiseNewTask+0x13c>)
 8007cbc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007cbe:	683a      	ldr	r2, [r7, #0]
 8007cc0:	68f9      	ldr	r1, [r7, #12]
 8007cc2:	69b8      	ldr	r0, [r7, #24]
 8007cc4:	f000 fde0 	bl	8008888 <pxPortInitialiseStack>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ccc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d002      	beq.n	8007cda <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cd8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007cda:	bf00      	nop
 8007cdc:	3720      	adds	r7, #32
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	200031a0 	.word	0x200031a0
 8007ce8:	20003208 	.word	0x20003208
 8007cec:	20003270 	.word	0x20003270

08007cf0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b082      	sub	sp, #8
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007cf8:	f000 fef6 	bl	8008ae8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007cfc:	4b2a      	ldr	r3, [pc, #168]	@ (8007da8 <prvAddNewTaskToReadyList+0xb8>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	3301      	adds	r3, #1
 8007d02:	4a29      	ldr	r2, [pc, #164]	@ (8007da8 <prvAddNewTaskToReadyList+0xb8>)
 8007d04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007d06:	4b29      	ldr	r3, [pc, #164]	@ (8007dac <prvAddNewTaskToReadyList+0xbc>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d109      	bne.n	8007d22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007d0e:	4a27      	ldr	r2, [pc, #156]	@ (8007dac <prvAddNewTaskToReadyList+0xbc>)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007d14:	4b24      	ldr	r3, [pc, #144]	@ (8007da8 <prvAddNewTaskToReadyList+0xb8>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d110      	bne.n	8007d3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007d1c:	f000 fbe4 	bl	80084e8 <prvInitialiseTaskLists>
 8007d20:	e00d      	b.n	8007d3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007d22:	4b23      	ldr	r3, [pc, #140]	@ (8007db0 <prvAddNewTaskToReadyList+0xc0>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d109      	bne.n	8007d3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007d2a:	4b20      	ldr	r3, [pc, #128]	@ (8007dac <prvAddNewTaskToReadyList+0xbc>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d802      	bhi.n	8007d3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007d38:	4a1c      	ldr	r2, [pc, #112]	@ (8007dac <prvAddNewTaskToReadyList+0xbc>)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8007db4 <prvAddNewTaskToReadyList+0xc4>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	3301      	adds	r3, #1
 8007d44:	4a1b      	ldr	r2, [pc, #108]	@ (8007db4 <prvAddNewTaskToReadyList+0xc4>)
 8007d46:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	409a      	lsls	r2, r3
 8007d50:	4b19      	ldr	r3, [pc, #100]	@ (8007db8 <prvAddNewTaskToReadyList+0xc8>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4313      	orrs	r3, r2
 8007d56:	4a18      	ldr	r2, [pc, #96]	@ (8007db8 <prvAddNewTaskToReadyList+0xc8>)
 8007d58:	6013      	str	r3, [r2, #0]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d5e:	4613      	mov	r3, r2
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	4413      	add	r3, r2
 8007d64:	009b      	lsls	r3, r3, #2
 8007d66:	4a15      	ldr	r2, [pc, #84]	@ (8007dbc <prvAddNewTaskToReadyList+0xcc>)
 8007d68:	441a      	add	r2, r3
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	3304      	adds	r3, #4
 8007d6e:	4619      	mov	r1, r3
 8007d70:	4610      	mov	r0, r2
 8007d72:	f7ff fab3 	bl	80072dc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007d76:	f000 fee9 	bl	8008b4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007db0 <prvAddNewTaskToReadyList+0xc0>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00e      	beq.n	8007da0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007d82:	4b0a      	ldr	r3, [pc, #40]	@ (8007dac <prvAddNewTaskToReadyList+0xbc>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d207      	bcs.n	8007da0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007d90:	4b0b      	ldr	r3, [pc, #44]	@ (8007dc0 <prvAddNewTaskToReadyList+0xd0>)
 8007d92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d96:	601a      	str	r2, [r3, #0]
 8007d98:	f3bf 8f4f 	dsb	sy
 8007d9c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007da0:	bf00      	nop
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	20000a3c 	.word	0x20000a3c
 8007dac:	2000093c 	.word	0x2000093c
 8007db0:	20000a48 	.word	0x20000a48
 8007db4:	20000a58 	.word	0x20000a58
 8007db8:	20000a44 	.word	0x20000a44
 8007dbc:	20000940 	.word	0x20000940
 8007dc0:	e000ed04 	.word	0xe000ed04

08007dc4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d018      	beq.n	8007e08 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007dd6:	4b14      	ldr	r3, [pc, #80]	@ (8007e28 <vTaskDelay+0x64>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00b      	beq.n	8007df6 <vTaskDelay+0x32>
	__asm volatile
 8007dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de2:	f383 8811 	msr	BASEPRI, r3
 8007de6:	f3bf 8f6f 	isb	sy
 8007dea:	f3bf 8f4f 	dsb	sy
 8007dee:	60bb      	str	r3, [r7, #8]
}
 8007df0:	bf00      	nop
 8007df2:	bf00      	nop
 8007df4:	e7fd      	b.n	8007df2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007df6:	f000 f885 	bl	8007f04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007dfa:	2100      	movs	r1, #0
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f000 fcdd 	bl	80087bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007e02:	f000 f88d 	bl	8007f20 <xTaskResumeAll>
 8007e06:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d107      	bne.n	8007e1e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007e0e:	4b07      	ldr	r3, [pc, #28]	@ (8007e2c <vTaskDelay+0x68>)
 8007e10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e14:	601a      	str	r2, [r3, #0]
 8007e16:	f3bf 8f4f 	dsb	sy
 8007e1a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007e1e:	bf00      	nop
 8007e20:	3710      	adds	r7, #16
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	20000a64 	.word	0x20000a64
 8007e2c:	e000ed04 	.word	0xe000ed04

08007e30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b08a      	sub	sp, #40	@ 0x28
 8007e34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007e36:	2300      	movs	r3, #0
 8007e38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007e3e:	463a      	mov	r2, r7
 8007e40:	1d39      	adds	r1, r7, #4
 8007e42:	f107 0308 	add.w	r3, r7, #8
 8007e46:	4618      	mov	r0, r3
 8007e48:	f7f8 fcde 	bl	8000808 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007e4c:	6839      	ldr	r1, [r7, #0]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	68ba      	ldr	r2, [r7, #8]
 8007e52:	9202      	str	r2, [sp, #8]
 8007e54:	9301      	str	r3, [sp, #4]
 8007e56:	2300      	movs	r3, #0
 8007e58:	9300      	str	r3, [sp, #0]
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	460a      	mov	r2, r1
 8007e5e:	4921      	ldr	r1, [pc, #132]	@ (8007ee4 <vTaskStartScheduler+0xb4>)
 8007e60:	4821      	ldr	r0, [pc, #132]	@ (8007ee8 <vTaskStartScheduler+0xb8>)
 8007e62:	f7ff fdff 	bl	8007a64 <xTaskCreateStatic>
 8007e66:	4603      	mov	r3, r0
 8007e68:	4a20      	ldr	r2, [pc, #128]	@ (8007eec <vTaskStartScheduler+0xbc>)
 8007e6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007e6c:	4b1f      	ldr	r3, [pc, #124]	@ (8007eec <vTaskStartScheduler+0xbc>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d002      	beq.n	8007e7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007e74:	2301      	movs	r3, #1
 8007e76:	617b      	str	r3, [r7, #20]
 8007e78:	e001      	b.n	8007e7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d11b      	bne.n	8007ebc <vTaskStartScheduler+0x8c>
	__asm volatile
 8007e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e88:	f383 8811 	msr	BASEPRI, r3
 8007e8c:	f3bf 8f6f 	isb	sy
 8007e90:	f3bf 8f4f 	dsb	sy
 8007e94:	613b      	str	r3, [r7, #16]
}
 8007e96:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007e98:	4b15      	ldr	r3, [pc, #84]	@ (8007ef0 <vTaskStartScheduler+0xc0>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	334c      	adds	r3, #76	@ 0x4c
 8007e9e:	4a15      	ldr	r2, [pc, #84]	@ (8007ef4 <vTaskStartScheduler+0xc4>)
 8007ea0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007ea2:	4b15      	ldr	r3, [pc, #84]	@ (8007ef8 <vTaskStartScheduler+0xc8>)
 8007ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ea8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007eaa:	4b14      	ldr	r3, [pc, #80]	@ (8007efc <vTaskStartScheduler+0xcc>)
 8007eac:	2201      	movs	r2, #1
 8007eae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007eb0:	4b13      	ldr	r3, [pc, #76]	@ (8007f00 <vTaskStartScheduler+0xd0>)
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007eb6:	f000 fd73 	bl	80089a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007eba:	e00f      	b.n	8007edc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ec2:	d10b      	bne.n	8007edc <vTaskStartScheduler+0xac>
	__asm volatile
 8007ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec8:	f383 8811 	msr	BASEPRI, r3
 8007ecc:	f3bf 8f6f 	isb	sy
 8007ed0:	f3bf 8f4f 	dsb	sy
 8007ed4:	60fb      	str	r3, [r7, #12]
}
 8007ed6:	bf00      	nop
 8007ed8:	bf00      	nop
 8007eda:	e7fd      	b.n	8007ed8 <vTaskStartScheduler+0xa8>
}
 8007edc:	bf00      	nop
 8007ede:	3718      	adds	r7, #24
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}
 8007ee4:	0800a580 	.word	0x0800a580
 8007ee8:	080084b9 	.word	0x080084b9
 8007eec:	20000a60 	.word	0x20000a60
 8007ef0:	2000093c 	.word	0x2000093c
 8007ef4:	2000001c 	.word	0x2000001c
 8007ef8:	20000a5c 	.word	0x20000a5c
 8007efc:	20000a48 	.word	0x20000a48
 8007f00:	20000a40 	.word	0x20000a40

08007f04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007f04:	b480      	push	{r7}
 8007f06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007f08:	4b04      	ldr	r3, [pc, #16]	@ (8007f1c <vTaskSuspendAll+0x18>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	4a03      	ldr	r2, [pc, #12]	@ (8007f1c <vTaskSuspendAll+0x18>)
 8007f10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007f12:	bf00      	nop
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr
 8007f1c:	20000a64 	.word	0x20000a64

08007f20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b084      	sub	sp, #16
 8007f24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007f26:	2300      	movs	r3, #0
 8007f28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007f2e:	4b42      	ldr	r3, [pc, #264]	@ (8008038 <xTaskResumeAll+0x118>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d10b      	bne.n	8007f4e <xTaskResumeAll+0x2e>
	__asm volatile
 8007f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f3a:	f383 8811 	msr	BASEPRI, r3
 8007f3e:	f3bf 8f6f 	isb	sy
 8007f42:	f3bf 8f4f 	dsb	sy
 8007f46:	603b      	str	r3, [r7, #0]
}
 8007f48:	bf00      	nop
 8007f4a:	bf00      	nop
 8007f4c:	e7fd      	b.n	8007f4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007f4e:	f000 fdcb 	bl	8008ae8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007f52:	4b39      	ldr	r3, [pc, #228]	@ (8008038 <xTaskResumeAll+0x118>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	3b01      	subs	r3, #1
 8007f58:	4a37      	ldr	r2, [pc, #220]	@ (8008038 <xTaskResumeAll+0x118>)
 8007f5a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f5c:	4b36      	ldr	r3, [pc, #216]	@ (8008038 <xTaskResumeAll+0x118>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d161      	bne.n	8008028 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f64:	4b35      	ldr	r3, [pc, #212]	@ (800803c <xTaskResumeAll+0x11c>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d05d      	beq.n	8008028 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f6c:	e02e      	b.n	8007fcc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f6e:	4b34      	ldr	r3, [pc, #208]	@ (8008040 <xTaskResumeAll+0x120>)
 8007f70:	68db      	ldr	r3, [r3, #12]
 8007f72:	68db      	ldr	r3, [r3, #12]
 8007f74:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	3318      	adds	r3, #24
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7ff fa0b 	bl	8007396 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	3304      	adds	r3, #4
 8007f84:	4618      	mov	r0, r3
 8007f86:	f7ff fa06 	bl	8007396 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f8e:	2201      	movs	r2, #1
 8007f90:	409a      	lsls	r2, r3
 8007f92:	4b2c      	ldr	r3, [pc, #176]	@ (8008044 <xTaskResumeAll+0x124>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4313      	orrs	r3, r2
 8007f98:	4a2a      	ldr	r2, [pc, #168]	@ (8008044 <xTaskResumeAll+0x124>)
 8007f9a:	6013      	str	r3, [r2, #0]
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fa0:	4613      	mov	r3, r2
 8007fa2:	009b      	lsls	r3, r3, #2
 8007fa4:	4413      	add	r3, r2
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	4a27      	ldr	r2, [pc, #156]	@ (8008048 <xTaskResumeAll+0x128>)
 8007faa:	441a      	add	r2, r3
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	3304      	adds	r3, #4
 8007fb0:	4619      	mov	r1, r3
 8007fb2:	4610      	mov	r0, r2
 8007fb4:	f7ff f992 	bl	80072dc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fbc:	4b23      	ldr	r3, [pc, #140]	@ (800804c <xTaskResumeAll+0x12c>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d302      	bcc.n	8007fcc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007fc6:	4b22      	ldr	r3, [pc, #136]	@ (8008050 <xTaskResumeAll+0x130>)
 8007fc8:	2201      	movs	r2, #1
 8007fca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007fcc:	4b1c      	ldr	r3, [pc, #112]	@ (8008040 <xTaskResumeAll+0x120>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d1cc      	bne.n	8007f6e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d001      	beq.n	8007fde <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007fda:	f000 fb29 	bl	8008630 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007fde:	4b1d      	ldr	r3, [pc, #116]	@ (8008054 <xTaskResumeAll+0x134>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d010      	beq.n	800800c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007fea:	f000 f837 	bl	800805c <xTaskIncrementTick>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d002      	beq.n	8007ffa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007ff4:	4b16      	ldr	r3, [pc, #88]	@ (8008050 <xTaskResumeAll+0x130>)
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	3b01      	subs	r3, #1
 8007ffe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d1f1      	bne.n	8007fea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008006:	4b13      	ldr	r3, [pc, #76]	@ (8008054 <xTaskResumeAll+0x134>)
 8008008:	2200      	movs	r2, #0
 800800a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800800c:	4b10      	ldr	r3, [pc, #64]	@ (8008050 <xTaskResumeAll+0x130>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d009      	beq.n	8008028 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008014:	2301      	movs	r3, #1
 8008016:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008018:	4b0f      	ldr	r3, [pc, #60]	@ (8008058 <xTaskResumeAll+0x138>)
 800801a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800801e:	601a      	str	r2, [r3, #0]
 8008020:	f3bf 8f4f 	dsb	sy
 8008024:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008028:	f000 fd90 	bl	8008b4c <vPortExitCritical>

	return xAlreadyYielded;
 800802c:	68bb      	ldr	r3, [r7, #8]
}
 800802e:	4618      	mov	r0, r3
 8008030:	3710      	adds	r7, #16
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}
 8008036:	bf00      	nop
 8008038:	20000a64 	.word	0x20000a64
 800803c:	20000a3c 	.word	0x20000a3c
 8008040:	200009fc 	.word	0x200009fc
 8008044:	20000a44 	.word	0x20000a44
 8008048:	20000940 	.word	0x20000940
 800804c:	2000093c 	.word	0x2000093c
 8008050:	20000a50 	.word	0x20000a50
 8008054:	20000a4c 	.word	0x20000a4c
 8008058:	e000ed04 	.word	0xe000ed04

0800805c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b086      	sub	sp, #24
 8008060:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008062:	2300      	movs	r3, #0
 8008064:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008066:	4b4f      	ldr	r3, [pc, #316]	@ (80081a4 <xTaskIncrementTick+0x148>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	f040 808f 	bne.w	800818e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008070:	4b4d      	ldr	r3, [pc, #308]	@ (80081a8 <xTaskIncrementTick+0x14c>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	3301      	adds	r3, #1
 8008076:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008078:	4a4b      	ldr	r2, [pc, #300]	@ (80081a8 <xTaskIncrementTick+0x14c>)
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d121      	bne.n	80080c8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008084:	4b49      	ldr	r3, [pc, #292]	@ (80081ac <xTaskIncrementTick+0x150>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d00b      	beq.n	80080a6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800808e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008092:	f383 8811 	msr	BASEPRI, r3
 8008096:	f3bf 8f6f 	isb	sy
 800809a:	f3bf 8f4f 	dsb	sy
 800809e:	603b      	str	r3, [r7, #0]
}
 80080a0:	bf00      	nop
 80080a2:	bf00      	nop
 80080a4:	e7fd      	b.n	80080a2 <xTaskIncrementTick+0x46>
 80080a6:	4b41      	ldr	r3, [pc, #260]	@ (80081ac <xTaskIncrementTick+0x150>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	60fb      	str	r3, [r7, #12]
 80080ac:	4b40      	ldr	r3, [pc, #256]	@ (80081b0 <xTaskIncrementTick+0x154>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a3e      	ldr	r2, [pc, #248]	@ (80081ac <xTaskIncrementTick+0x150>)
 80080b2:	6013      	str	r3, [r2, #0]
 80080b4:	4a3e      	ldr	r2, [pc, #248]	@ (80081b0 <xTaskIncrementTick+0x154>)
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	6013      	str	r3, [r2, #0]
 80080ba:	4b3e      	ldr	r3, [pc, #248]	@ (80081b4 <xTaskIncrementTick+0x158>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	3301      	adds	r3, #1
 80080c0:	4a3c      	ldr	r2, [pc, #240]	@ (80081b4 <xTaskIncrementTick+0x158>)
 80080c2:	6013      	str	r3, [r2, #0]
 80080c4:	f000 fab4 	bl	8008630 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80080c8:	4b3b      	ldr	r3, [pc, #236]	@ (80081b8 <xTaskIncrementTick+0x15c>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	693a      	ldr	r2, [r7, #16]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d348      	bcc.n	8008164 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080d2:	4b36      	ldr	r3, [pc, #216]	@ (80081ac <xTaskIncrementTick+0x150>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d104      	bne.n	80080e6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080dc:	4b36      	ldr	r3, [pc, #216]	@ (80081b8 <xTaskIncrementTick+0x15c>)
 80080de:	f04f 32ff 	mov.w	r2, #4294967295
 80080e2:	601a      	str	r2, [r3, #0]
					break;
 80080e4:	e03e      	b.n	8008164 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080e6:	4b31      	ldr	r3, [pc, #196]	@ (80081ac <xTaskIncrementTick+0x150>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	68db      	ldr	r3, [r3, #12]
 80080ec:	68db      	ldr	r3, [r3, #12]
 80080ee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80080f6:	693a      	ldr	r2, [r7, #16]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d203      	bcs.n	8008106 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80080fe:	4a2e      	ldr	r2, [pc, #184]	@ (80081b8 <xTaskIncrementTick+0x15c>)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008104:	e02e      	b.n	8008164 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	3304      	adds	r3, #4
 800810a:	4618      	mov	r0, r3
 800810c:	f7ff f943 	bl	8007396 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008114:	2b00      	cmp	r3, #0
 8008116:	d004      	beq.n	8008122 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	3318      	adds	r3, #24
 800811c:	4618      	mov	r0, r3
 800811e:	f7ff f93a 	bl	8007396 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008126:	2201      	movs	r2, #1
 8008128:	409a      	lsls	r2, r3
 800812a:	4b24      	ldr	r3, [pc, #144]	@ (80081bc <xTaskIncrementTick+0x160>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4313      	orrs	r3, r2
 8008130:	4a22      	ldr	r2, [pc, #136]	@ (80081bc <xTaskIncrementTick+0x160>)
 8008132:	6013      	str	r3, [r2, #0]
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008138:	4613      	mov	r3, r2
 800813a:	009b      	lsls	r3, r3, #2
 800813c:	4413      	add	r3, r2
 800813e:	009b      	lsls	r3, r3, #2
 8008140:	4a1f      	ldr	r2, [pc, #124]	@ (80081c0 <xTaskIncrementTick+0x164>)
 8008142:	441a      	add	r2, r3
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	3304      	adds	r3, #4
 8008148:	4619      	mov	r1, r3
 800814a:	4610      	mov	r0, r2
 800814c:	f7ff f8c6 	bl	80072dc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008154:	4b1b      	ldr	r3, [pc, #108]	@ (80081c4 <xTaskIncrementTick+0x168>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800815a:	429a      	cmp	r2, r3
 800815c:	d3b9      	bcc.n	80080d2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800815e:	2301      	movs	r3, #1
 8008160:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008162:	e7b6      	b.n	80080d2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008164:	4b17      	ldr	r3, [pc, #92]	@ (80081c4 <xTaskIncrementTick+0x168>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800816a:	4915      	ldr	r1, [pc, #84]	@ (80081c0 <xTaskIncrementTick+0x164>)
 800816c:	4613      	mov	r3, r2
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	4413      	add	r3, r2
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	440b      	add	r3, r1
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	2b01      	cmp	r3, #1
 800817a:	d901      	bls.n	8008180 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800817c:	2301      	movs	r3, #1
 800817e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008180:	4b11      	ldr	r3, [pc, #68]	@ (80081c8 <xTaskIncrementTick+0x16c>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d007      	beq.n	8008198 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008188:	2301      	movs	r3, #1
 800818a:	617b      	str	r3, [r7, #20]
 800818c:	e004      	b.n	8008198 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800818e:	4b0f      	ldr	r3, [pc, #60]	@ (80081cc <xTaskIncrementTick+0x170>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	3301      	adds	r3, #1
 8008194:	4a0d      	ldr	r2, [pc, #52]	@ (80081cc <xTaskIncrementTick+0x170>)
 8008196:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008198:	697b      	ldr	r3, [r7, #20]
}
 800819a:	4618      	mov	r0, r3
 800819c:	3718      	adds	r7, #24
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}
 80081a2:	bf00      	nop
 80081a4:	20000a64 	.word	0x20000a64
 80081a8:	20000a40 	.word	0x20000a40
 80081ac:	200009f4 	.word	0x200009f4
 80081b0:	200009f8 	.word	0x200009f8
 80081b4:	20000a54 	.word	0x20000a54
 80081b8:	20000a5c 	.word	0x20000a5c
 80081bc:	20000a44 	.word	0x20000a44
 80081c0:	20000940 	.word	0x20000940
 80081c4:	2000093c 	.word	0x2000093c
 80081c8:	20000a50 	.word	0x20000a50
 80081cc:	20000a4c 	.word	0x20000a4c

080081d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80081d0:	b480      	push	{r7}
 80081d2:	b087      	sub	sp, #28
 80081d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80081d6:	4b2a      	ldr	r3, [pc, #168]	@ (8008280 <vTaskSwitchContext+0xb0>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d003      	beq.n	80081e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80081de:	4b29      	ldr	r3, [pc, #164]	@ (8008284 <vTaskSwitchContext+0xb4>)
 80081e0:	2201      	movs	r2, #1
 80081e2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80081e4:	e045      	b.n	8008272 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80081e6:	4b27      	ldr	r3, [pc, #156]	@ (8008284 <vTaskSwitchContext+0xb4>)
 80081e8:	2200      	movs	r2, #0
 80081ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081ec:	4b26      	ldr	r3, [pc, #152]	@ (8008288 <vTaskSwitchContext+0xb8>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	fab3 f383 	clz	r3, r3
 80081f8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80081fa:	7afb      	ldrb	r3, [r7, #11]
 80081fc:	f1c3 031f 	rsb	r3, r3, #31
 8008200:	617b      	str	r3, [r7, #20]
 8008202:	4922      	ldr	r1, [pc, #136]	@ (800828c <vTaskSwitchContext+0xbc>)
 8008204:	697a      	ldr	r2, [r7, #20]
 8008206:	4613      	mov	r3, r2
 8008208:	009b      	lsls	r3, r3, #2
 800820a:	4413      	add	r3, r2
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	440b      	add	r3, r1
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d10b      	bne.n	800822e <vTaskSwitchContext+0x5e>
	__asm volatile
 8008216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800821a:	f383 8811 	msr	BASEPRI, r3
 800821e:	f3bf 8f6f 	isb	sy
 8008222:	f3bf 8f4f 	dsb	sy
 8008226:	607b      	str	r3, [r7, #4]
}
 8008228:	bf00      	nop
 800822a:	bf00      	nop
 800822c:	e7fd      	b.n	800822a <vTaskSwitchContext+0x5a>
 800822e:	697a      	ldr	r2, [r7, #20]
 8008230:	4613      	mov	r3, r2
 8008232:	009b      	lsls	r3, r3, #2
 8008234:	4413      	add	r3, r2
 8008236:	009b      	lsls	r3, r3, #2
 8008238:	4a14      	ldr	r2, [pc, #80]	@ (800828c <vTaskSwitchContext+0xbc>)
 800823a:	4413      	add	r3, r2
 800823c:	613b      	str	r3, [r7, #16]
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	685b      	ldr	r3, [r3, #4]
 8008242:	685a      	ldr	r2, [r3, #4]
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	605a      	str	r2, [r3, #4]
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	685a      	ldr	r2, [r3, #4]
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	3308      	adds	r3, #8
 8008250:	429a      	cmp	r2, r3
 8008252:	d104      	bne.n	800825e <vTaskSwitchContext+0x8e>
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	685a      	ldr	r2, [r3, #4]
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	605a      	str	r2, [r3, #4]
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	4a0a      	ldr	r2, [pc, #40]	@ (8008290 <vTaskSwitchContext+0xc0>)
 8008266:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008268:	4b09      	ldr	r3, [pc, #36]	@ (8008290 <vTaskSwitchContext+0xc0>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	334c      	adds	r3, #76	@ 0x4c
 800826e:	4a09      	ldr	r2, [pc, #36]	@ (8008294 <vTaskSwitchContext+0xc4>)
 8008270:	6013      	str	r3, [r2, #0]
}
 8008272:	bf00      	nop
 8008274:	371c      	adds	r7, #28
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr
 800827e:	bf00      	nop
 8008280:	20000a64 	.word	0x20000a64
 8008284:	20000a50 	.word	0x20000a50
 8008288:	20000a44 	.word	0x20000a44
 800828c:	20000940 	.word	0x20000940
 8008290:	2000093c 	.word	0x2000093c
 8008294:	2000001c 	.word	0x2000001c

08008298 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b084      	sub	sp, #16
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
 80082a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d10b      	bne.n	80082c0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80082a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ac:	f383 8811 	msr	BASEPRI, r3
 80082b0:	f3bf 8f6f 	isb	sy
 80082b4:	f3bf 8f4f 	dsb	sy
 80082b8:	60fb      	str	r3, [r7, #12]
}
 80082ba:	bf00      	nop
 80082bc:	bf00      	nop
 80082be:	e7fd      	b.n	80082bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80082c0:	4b07      	ldr	r3, [pc, #28]	@ (80082e0 <vTaskPlaceOnEventList+0x48>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	3318      	adds	r3, #24
 80082c6:	4619      	mov	r1, r3
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f7ff f82b 	bl	8007324 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80082ce:	2101      	movs	r1, #1
 80082d0:	6838      	ldr	r0, [r7, #0]
 80082d2:	f000 fa73 	bl	80087bc <prvAddCurrentTaskToDelayedList>
}
 80082d6:	bf00      	nop
 80082d8:	3710      	adds	r7, #16
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}
 80082de:	bf00      	nop
 80082e0:	2000093c 	.word	0x2000093c

080082e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b086      	sub	sp, #24
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	68db      	ldr	r3, [r3, #12]
 80082f0:	68db      	ldr	r3, [r3, #12]
 80082f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d10b      	bne.n	8008312 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80082fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082fe:	f383 8811 	msr	BASEPRI, r3
 8008302:	f3bf 8f6f 	isb	sy
 8008306:	f3bf 8f4f 	dsb	sy
 800830a:	60fb      	str	r3, [r7, #12]
}
 800830c:	bf00      	nop
 800830e:	bf00      	nop
 8008310:	e7fd      	b.n	800830e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	3318      	adds	r3, #24
 8008316:	4618      	mov	r0, r3
 8008318:	f7ff f83d 	bl	8007396 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800831c:	4b1d      	ldr	r3, [pc, #116]	@ (8008394 <xTaskRemoveFromEventList+0xb0>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d11c      	bne.n	800835e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	3304      	adds	r3, #4
 8008328:	4618      	mov	r0, r3
 800832a:	f7ff f834 	bl	8007396 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008332:	2201      	movs	r2, #1
 8008334:	409a      	lsls	r2, r3
 8008336:	4b18      	ldr	r3, [pc, #96]	@ (8008398 <xTaskRemoveFromEventList+0xb4>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4313      	orrs	r3, r2
 800833c:	4a16      	ldr	r2, [pc, #88]	@ (8008398 <xTaskRemoveFromEventList+0xb4>)
 800833e:	6013      	str	r3, [r2, #0]
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008344:	4613      	mov	r3, r2
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	4413      	add	r3, r2
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	4a13      	ldr	r2, [pc, #76]	@ (800839c <xTaskRemoveFromEventList+0xb8>)
 800834e:	441a      	add	r2, r3
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	3304      	adds	r3, #4
 8008354:	4619      	mov	r1, r3
 8008356:	4610      	mov	r0, r2
 8008358:	f7fe ffc0 	bl	80072dc <vListInsertEnd>
 800835c:	e005      	b.n	800836a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	3318      	adds	r3, #24
 8008362:	4619      	mov	r1, r3
 8008364:	480e      	ldr	r0, [pc, #56]	@ (80083a0 <xTaskRemoveFromEventList+0xbc>)
 8008366:	f7fe ffb9 	bl	80072dc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800836e:	4b0d      	ldr	r3, [pc, #52]	@ (80083a4 <xTaskRemoveFromEventList+0xc0>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008374:	429a      	cmp	r2, r3
 8008376:	d905      	bls.n	8008384 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008378:	2301      	movs	r3, #1
 800837a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800837c:	4b0a      	ldr	r3, [pc, #40]	@ (80083a8 <xTaskRemoveFromEventList+0xc4>)
 800837e:	2201      	movs	r2, #1
 8008380:	601a      	str	r2, [r3, #0]
 8008382:	e001      	b.n	8008388 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008384:	2300      	movs	r3, #0
 8008386:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008388:	697b      	ldr	r3, [r7, #20]
}
 800838a:	4618      	mov	r0, r3
 800838c:	3718      	adds	r7, #24
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}
 8008392:	bf00      	nop
 8008394:	20000a64 	.word	0x20000a64
 8008398:	20000a44 	.word	0x20000a44
 800839c:	20000940 	.word	0x20000940
 80083a0:	200009fc 	.word	0x200009fc
 80083a4:	2000093c 	.word	0x2000093c
 80083a8:	20000a50 	.word	0x20000a50

080083ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80083ac:	b480      	push	{r7}
 80083ae:	b083      	sub	sp, #12
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80083b4:	4b06      	ldr	r3, [pc, #24]	@ (80083d0 <vTaskInternalSetTimeOutState+0x24>)
 80083b6:	681a      	ldr	r2, [r3, #0]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80083bc:	4b05      	ldr	r3, [pc, #20]	@ (80083d4 <vTaskInternalSetTimeOutState+0x28>)
 80083be:	681a      	ldr	r2, [r3, #0]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	605a      	str	r2, [r3, #4]
}
 80083c4:	bf00      	nop
 80083c6:	370c      	adds	r7, #12
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr
 80083d0:	20000a54 	.word	0x20000a54
 80083d4:	20000a40 	.word	0x20000a40

080083d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b088      	sub	sp, #32
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d10b      	bne.n	8008400 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80083e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ec:	f383 8811 	msr	BASEPRI, r3
 80083f0:	f3bf 8f6f 	isb	sy
 80083f4:	f3bf 8f4f 	dsb	sy
 80083f8:	613b      	str	r3, [r7, #16]
}
 80083fa:	bf00      	nop
 80083fc:	bf00      	nop
 80083fe:	e7fd      	b.n	80083fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d10b      	bne.n	800841e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800840a:	f383 8811 	msr	BASEPRI, r3
 800840e:	f3bf 8f6f 	isb	sy
 8008412:	f3bf 8f4f 	dsb	sy
 8008416:	60fb      	str	r3, [r7, #12]
}
 8008418:	bf00      	nop
 800841a:	bf00      	nop
 800841c:	e7fd      	b.n	800841a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800841e:	f000 fb63 	bl	8008ae8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008422:	4b1d      	ldr	r3, [pc, #116]	@ (8008498 <xTaskCheckForTimeOut+0xc0>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	69ba      	ldr	r2, [r7, #24]
 800842e:	1ad3      	subs	r3, r2, r3
 8008430:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800843a:	d102      	bne.n	8008442 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800843c:	2300      	movs	r3, #0
 800843e:	61fb      	str	r3, [r7, #28]
 8008440:	e023      	b.n	800848a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681a      	ldr	r2, [r3, #0]
 8008446:	4b15      	ldr	r3, [pc, #84]	@ (800849c <xTaskCheckForTimeOut+0xc4>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	429a      	cmp	r2, r3
 800844c:	d007      	beq.n	800845e <xTaskCheckForTimeOut+0x86>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	69ba      	ldr	r2, [r7, #24]
 8008454:	429a      	cmp	r2, r3
 8008456:	d302      	bcc.n	800845e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008458:	2301      	movs	r3, #1
 800845a:	61fb      	str	r3, [r7, #28]
 800845c:	e015      	b.n	800848a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	429a      	cmp	r2, r3
 8008466:	d20b      	bcs.n	8008480 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	681a      	ldr	r2, [r3, #0]
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	1ad2      	subs	r2, r2, r3
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f7ff ff99 	bl	80083ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800847a:	2300      	movs	r3, #0
 800847c:	61fb      	str	r3, [r7, #28]
 800847e:	e004      	b.n	800848a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	2200      	movs	r2, #0
 8008484:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008486:	2301      	movs	r3, #1
 8008488:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800848a:	f000 fb5f 	bl	8008b4c <vPortExitCritical>

	return xReturn;
 800848e:	69fb      	ldr	r3, [r7, #28]
}
 8008490:	4618      	mov	r0, r3
 8008492:	3720      	adds	r7, #32
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}
 8008498:	20000a40 	.word	0x20000a40
 800849c:	20000a54 	.word	0x20000a54

080084a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80084a0:	b480      	push	{r7}
 80084a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80084a4:	4b03      	ldr	r3, [pc, #12]	@ (80084b4 <vTaskMissedYield+0x14>)
 80084a6:	2201      	movs	r2, #1
 80084a8:	601a      	str	r2, [r3, #0]
}
 80084aa:	bf00      	nop
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr
 80084b4:	20000a50 	.word	0x20000a50

080084b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b082      	sub	sp, #8
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80084c0:	f000 f852 	bl	8008568 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80084c4:	4b06      	ldr	r3, [pc, #24]	@ (80084e0 <prvIdleTask+0x28>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2b01      	cmp	r3, #1
 80084ca:	d9f9      	bls.n	80084c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80084cc:	4b05      	ldr	r3, [pc, #20]	@ (80084e4 <prvIdleTask+0x2c>)
 80084ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084d2:	601a      	str	r2, [r3, #0]
 80084d4:	f3bf 8f4f 	dsb	sy
 80084d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80084dc:	e7f0      	b.n	80084c0 <prvIdleTask+0x8>
 80084de:	bf00      	nop
 80084e0:	20000940 	.word	0x20000940
 80084e4:	e000ed04 	.word	0xe000ed04

080084e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b082      	sub	sp, #8
 80084ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084ee:	2300      	movs	r3, #0
 80084f0:	607b      	str	r3, [r7, #4]
 80084f2:	e00c      	b.n	800850e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	4613      	mov	r3, r2
 80084f8:	009b      	lsls	r3, r3, #2
 80084fa:	4413      	add	r3, r2
 80084fc:	009b      	lsls	r3, r3, #2
 80084fe:	4a12      	ldr	r2, [pc, #72]	@ (8008548 <prvInitialiseTaskLists+0x60>)
 8008500:	4413      	add	r3, r2
 8008502:	4618      	mov	r0, r3
 8008504:	f7fe febd 	bl	8007282 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	3301      	adds	r3, #1
 800850c:	607b      	str	r3, [r7, #4]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2b06      	cmp	r3, #6
 8008512:	d9ef      	bls.n	80084f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008514:	480d      	ldr	r0, [pc, #52]	@ (800854c <prvInitialiseTaskLists+0x64>)
 8008516:	f7fe feb4 	bl	8007282 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800851a:	480d      	ldr	r0, [pc, #52]	@ (8008550 <prvInitialiseTaskLists+0x68>)
 800851c:	f7fe feb1 	bl	8007282 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008520:	480c      	ldr	r0, [pc, #48]	@ (8008554 <prvInitialiseTaskLists+0x6c>)
 8008522:	f7fe feae 	bl	8007282 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008526:	480c      	ldr	r0, [pc, #48]	@ (8008558 <prvInitialiseTaskLists+0x70>)
 8008528:	f7fe feab 	bl	8007282 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800852c:	480b      	ldr	r0, [pc, #44]	@ (800855c <prvInitialiseTaskLists+0x74>)
 800852e:	f7fe fea8 	bl	8007282 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008532:	4b0b      	ldr	r3, [pc, #44]	@ (8008560 <prvInitialiseTaskLists+0x78>)
 8008534:	4a05      	ldr	r2, [pc, #20]	@ (800854c <prvInitialiseTaskLists+0x64>)
 8008536:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008538:	4b0a      	ldr	r3, [pc, #40]	@ (8008564 <prvInitialiseTaskLists+0x7c>)
 800853a:	4a05      	ldr	r2, [pc, #20]	@ (8008550 <prvInitialiseTaskLists+0x68>)
 800853c:	601a      	str	r2, [r3, #0]
}
 800853e:	bf00      	nop
 8008540:	3708      	adds	r7, #8
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	20000940 	.word	0x20000940
 800854c:	200009cc 	.word	0x200009cc
 8008550:	200009e0 	.word	0x200009e0
 8008554:	200009fc 	.word	0x200009fc
 8008558:	20000a10 	.word	0x20000a10
 800855c:	20000a28 	.word	0x20000a28
 8008560:	200009f4 	.word	0x200009f4
 8008564:	200009f8 	.word	0x200009f8

08008568 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800856e:	e019      	b.n	80085a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008570:	f000 faba 	bl	8008ae8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008574:	4b10      	ldr	r3, [pc, #64]	@ (80085b8 <prvCheckTasksWaitingTermination+0x50>)
 8008576:	68db      	ldr	r3, [r3, #12]
 8008578:	68db      	ldr	r3, [r3, #12]
 800857a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	3304      	adds	r3, #4
 8008580:	4618      	mov	r0, r3
 8008582:	f7fe ff08 	bl	8007396 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008586:	4b0d      	ldr	r3, [pc, #52]	@ (80085bc <prvCheckTasksWaitingTermination+0x54>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	3b01      	subs	r3, #1
 800858c:	4a0b      	ldr	r2, [pc, #44]	@ (80085bc <prvCheckTasksWaitingTermination+0x54>)
 800858e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008590:	4b0b      	ldr	r3, [pc, #44]	@ (80085c0 <prvCheckTasksWaitingTermination+0x58>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	3b01      	subs	r3, #1
 8008596:	4a0a      	ldr	r2, [pc, #40]	@ (80085c0 <prvCheckTasksWaitingTermination+0x58>)
 8008598:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800859a:	f000 fad7 	bl	8008b4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	f000 f810 	bl	80085c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80085a4:	4b06      	ldr	r3, [pc, #24]	@ (80085c0 <prvCheckTasksWaitingTermination+0x58>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1e1      	bne.n	8008570 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80085ac:	bf00      	nop
 80085ae:	bf00      	nop
 80085b0:	3708      	adds	r7, #8
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	bf00      	nop
 80085b8:	20000a10 	.word	0x20000a10
 80085bc:	20000a3c 	.word	0x20000a3c
 80085c0:	20000a24 	.word	0x20000a24

080085c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b084      	sub	sp, #16
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	334c      	adds	r3, #76	@ 0x4c
 80085d0:	4618      	mov	r0, r3
 80085d2:	f000 feff 	bl	80093d4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d108      	bne.n	80085f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085e4:	4618      	mov	r0, r3
 80085e6:	f000 fc6f 	bl	8008ec8 <vPortFree>
				vPortFree( pxTCB );
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 fc6c 	bl	8008ec8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80085f0:	e019      	b.n	8008626 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d103      	bne.n	8008604 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f000 fc63 	bl	8008ec8 <vPortFree>
	}
 8008602:	e010      	b.n	8008626 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800860a:	2b02      	cmp	r3, #2
 800860c:	d00b      	beq.n	8008626 <prvDeleteTCB+0x62>
	__asm volatile
 800860e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008612:	f383 8811 	msr	BASEPRI, r3
 8008616:	f3bf 8f6f 	isb	sy
 800861a:	f3bf 8f4f 	dsb	sy
 800861e:	60fb      	str	r3, [r7, #12]
}
 8008620:	bf00      	nop
 8008622:	bf00      	nop
 8008624:	e7fd      	b.n	8008622 <prvDeleteTCB+0x5e>
	}
 8008626:	bf00      	nop
 8008628:	3710      	adds	r7, #16
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}
	...

08008630 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008636:	4b0c      	ldr	r3, [pc, #48]	@ (8008668 <prvResetNextTaskUnblockTime+0x38>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d104      	bne.n	800864a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008640:	4b0a      	ldr	r3, [pc, #40]	@ (800866c <prvResetNextTaskUnblockTime+0x3c>)
 8008642:	f04f 32ff 	mov.w	r2, #4294967295
 8008646:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008648:	e008      	b.n	800865c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800864a:	4b07      	ldr	r3, [pc, #28]	@ (8008668 <prvResetNextTaskUnblockTime+0x38>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	68db      	ldr	r3, [r3, #12]
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	4a04      	ldr	r2, [pc, #16]	@ (800866c <prvResetNextTaskUnblockTime+0x3c>)
 800865a:	6013      	str	r3, [r2, #0]
}
 800865c:	bf00      	nop
 800865e:	370c      	adds	r7, #12
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr
 8008668:	200009f4 	.word	0x200009f4
 800866c:	20000a5c 	.word	0x20000a5c

08008670 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008676:	4b0b      	ldr	r3, [pc, #44]	@ (80086a4 <xTaskGetSchedulerState+0x34>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d102      	bne.n	8008684 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800867e:	2301      	movs	r3, #1
 8008680:	607b      	str	r3, [r7, #4]
 8008682:	e008      	b.n	8008696 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008684:	4b08      	ldr	r3, [pc, #32]	@ (80086a8 <xTaskGetSchedulerState+0x38>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d102      	bne.n	8008692 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800868c:	2302      	movs	r3, #2
 800868e:	607b      	str	r3, [r7, #4]
 8008690:	e001      	b.n	8008696 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008692:	2300      	movs	r3, #0
 8008694:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008696:	687b      	ldr	r3, [r7, #4]
	}
 8008698:	4618      	mov	r0, r3
 800869a:	370c      	adds	r7, #12
 800869c:	46bd      	mov	sp, r7
 800869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a2:	4770      	bx	lr
 80086a4:	20000a48 	.word	0x20000a48
 80086a8:	20000a64 	.word	0x20000a64

080086ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b086      	sub	sp, #24
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80086b8:	2300      	movs	r3, #0
 80086ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d070      	beq.n	80087a4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80086c2:	4b3b      	ldr	r3, [pc, #236]	@ (80087b0 <xTaskPriorityDisinherit+0x104>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	693a      	ldr	r2, [r7, #16]
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d00b      	beq.n	80086e4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80086cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d0:	f383 8811 	msr	BASEPRI, r3
 80086d4:	f3bf 8f6f 	isb	sy
 80086d8:	f3bf 8f4f 	dsb	sy
 80086dc:	60fb      	str	r3, [r7, #12]
}
 80086de:	bf00      	nop
 80086e0:	bf00      	nop
 80086e2:	e7fd      	b.n	80086e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d10b      	bne.n	8008704 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80086ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086f0:	f383 8811 	msr	BASEPRI, r3
 80086f4:	f3bf 8f6f 	isb	sy
 80086f8:	f3bf 8f4f 	dsb	sy
 80086fc:	60bb      	str	r3, [r7, #8]
}
 80086fe:	bf00      	nop
 8008700:	bf00      	nop
 8008702:	e7fd      	b.n	8008700 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008708:	1e5a      	subs	r2, r3, #1
 800870a:	693b      	ldr	r3, [r7, #16]
 800870c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008716:	429a      	cmp	r2, r3
 8008718:	d044      	beq.n	80087a4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800871e:	2b00      	cmp	r3, #0
 8008720:	d140      	bne.n	80087a4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	3304      	adds	r3, #4
 8008726:	4618      	mov	r0, r3
 8008728:	f7fe fe35 	bl	8007396 <uxListRemove>
 800872c:	4603      	mov	r3, r0
 800872e:	2b00      	cmp	r3, #0
 8008730:	d115      	bne.n	800875e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008736:	491f      	ldr	r1, [pc, #124]	@ (80087b4 <xTaskPriorityDisinherit+0x108>)
 8008738:	4613      	mov	r3, r2
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	4413      	add	r3, r2
 800873e:	009b      	lsls	r3, r3, #2
 8008740:	440b      	add	r3, r1
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d10a      	bne.n	800875e <xTaskPriorityDisinherit+0xb2>
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800874c:	2201      	movs	r2, #1
 800874e:	fa02 f303 	lsl.w	r3, r2, r3
 8008752:	43da      	mvns	r2, r3
 8008754:	4b18      	ldr	r3, [pc, #96]	@ (80087b8 <xTaskPriorityDisinherit+0x10c>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4013      	ands	r3, r2
 800875a:	4a17      	ldr	r2, [pc, #92]	@ (80087b8 <xTaskPriorityDisinherit+0x10c>)
 800875c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800876a:	f1c3 0207 	rsb	r2, r3, #7
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008776:	2201      	movs	r2, #1
 8008778:	409a      	lsls	r2, r3
 800877a:	4b0f      	ldr	r3, [pc, #60]	@ (80087b8 <xTaskPriorityDisinherit+0x10c>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4313      	orrs	r3, r2
 8008780:	4a0d      	ldr	r2, [pc, #52]	@ (80087b8 <xTaskPriorityDisinherit+0x10c>)
 8008782:	6013      	str	r3, [r2, #0]
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008788:	4613      	mov	r3, r2
 800878a:	009b      	lsls	r3, r3, #2
 800878c:	4413      	add	r3, r2
 800878e:	009b      	lsls	r3, r3, #2
 8008790:	4a08      	ldr	r2, [pc, #32]	@ (80087b4 <xTaskPriorityDisinherit+0x108>)
 8008792:	441a      	add	r2, r3
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	3304      	adds	r3, #4
 8008798:	4619      	mov	r1, r3
 800879a:	4610      	mov	r0, r2
 800879c:	f7fe fd9e 	bl	80072dc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80087a0:	2301      	movs	r3, #1
 80087a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80087a4:	697b      	ldr	r3, [r7, #20]
	}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3718      	adds	r7, #24
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
 80087ae:	bf00      	nop
 80087b0:	2000093c 	.word	0x2000093c
 80087b4:	20000940 	.word	0x20000940
 80087b8:	20000a44 	.word	0x20000a44

080087bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b084      	sub	sp, #16
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80087c6:	4b29      	ldr	r3, [pc, #164]	@ (800886c <prvAddCurrentTaskToDelayedList+0xb0>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087cc:	4b28      	ldr	r3, [pc, #160]	@ (8008870 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	3304      	adds	r3, #4
 80087d2:	4618      	mov	r0, r3
 80087d4:	f7fe fddf 	bl	8007396 <uxListRemove>
 80087d8:	4603      	mov	r3, r0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d10b      	bne.n	80087f6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80087de:	4b24      	ldr	r3, [pc, #144]	@ (8008870 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087e4:	2201      	movs	r2, #1
 80087e6:	fa02 f303 	lsl.w	r3, r2, r3
 80087ea:	43da      	mvns	r2, r3
 80087ec:	4b21      	ldr	r3, [pc, #132]	@ (8008874 <prvAddCurrentTaskToDelayedList+0xb8>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4013      	ands	r3, r2
 80087f2:	4a20      	ldr	r2, [pc, #128]	@ (8008874 <prvAddCurrentTaskToDelayedList+0xb8>)
 80087f4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087fc:	d10a      	bne.n	8008814 <prvAddCurrentTaskToDelayedList+0x58>
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d007      	beq.n	8008814 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008804:	4b1a      	ldr	r3, [pc, #104]	@ (8008870 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	3304      	adds	r3, #4
 800880a:	4619      	mov	r1, r3
 800880c:	481a      	ldr	r0, [pc, #104]	@ (8008878 <prvAddCurrentTaskToDelayedList+0xbc>)
 800880e:	f7fe fd65 	bl	80072dc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008812:	e026      	b.n	8008862 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	4413      	add	r3, r2
 800881a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800881c:	4b14      	ldr	r3, [pc, #80]	@ (8008870 <prvAddCurrentTaskToDelayedList+0xb4>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	68ba      	ldr	r2, [r7, #8]
 8008822:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008824:	68ba      	ldr	r2, [r7, #8]
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	429a      	cmp	r2, r3
 800882a:	d209      	bcs.n	8008840 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800882c:	4b13      	ldr	r3, [pc, #76]	@ (800887c <prvAddCurrentTaskToDelayedList+0xc0>)
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	4b0f      	ldr	r3, [pc, #60]	@ (8008870 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	3304      	adds	r3, #4
 8008836:	4619      	mov	r1, r3
 8008838:	4610      	mov	r0, r2
 800883a:	f7fe fd73 	bl	8007324 <vListInsert>
}
 800883e:	e010      	b.n	8008862 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008840:	4b0f      	ldr	r3, [pc, #60]	@ (8008880 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	4b0a      	ldr	r3, [pc, #40]	@ (8008870 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	3304      	adds	r3, #4
 800884a:	4619      	mov	r1, r3
 800884c:	4610      	mov	r0, r2
 800884e:	f7fe fd69 	bl	8007324 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008852:	4b0c      	ldr	r3, [pc, #48]	@ (8008884 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	68ba      	ldr	r2, [r7, #8]
 8008858:	429a      	cmp	r2, r3
 800885a:	d202      	bcs.n	8008862 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800885c:	4a09      	ldr	r2, [pc, #36]	@ (8008884 <prvAddCurrentTaskToDelayedList+0xc8>)
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	6013      	str	r3, [r2, #0]
}
 8008862:	bf00      	nop
 8008864:	3710      	adds	r7, #16
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}
 800886a:	bf00      	nop
 800886c:	20000a40 	.word	0x20000a40
 8008870:	2000093c 	.word	0x2000093c
 8008874:	20000a44 	.word	0x20000a44
 8008878:	20000a28 	.word	0x20000a28
 800887c:	200009f8 	.word	0x200009f8
 8008880:	200009f4 	.word	0x200009f4
 8008884:	20000a5c 	.word	0x20000a5c

08008888 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008888:	b480      	push	{r7}
 800888a:	b085      	sub	sp, #20
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	3b04      	subs	r3, #4
 8008898:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80088a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	3b04      	subs	r3, #4
 80088a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	f023 0201 	bic.w	r2, r3, #1
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	3b04      	subs	r3, #4
 80088b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80088b8:	4a0c      	ldr	r2, [pc, #48]	@ (80088ec <pxPortInitialiseStack+0x64>)
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	3b14      	subs	r3, #20
 80088c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	3b04      	subs	r3, #4
 80088ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f06f 0202 	mvn.w	r2, #2
 80088d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	3b20      	subs	r3, #32
 80088dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80088de:	68fb      	ldr	r3, [r7, #12]
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3714      	adds	r7, #20
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr
 80088ec:	080088f1 	.word	0x080088f1

080088f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80088f0:	b480      	push	{r7}
 80088f2:	b085      	sub	sp, #20
 80088f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80088f6:	2300      	movs	r3, #0
 80088f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80088fa:	4b13      	ldr	r3, [pc, #76]	@ (8008948 <prvTaskExitError+0x58>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008902:	d00b      	beq.n	800891c <prvTaskExitError+0x2c>
	__asm volatile
 8008904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008908:	f383 8811 	msr	BASEPRI, r3
 800890c:	f3bf 8f6f 	isb	sy
 8008910:	f3bf 8f4f 	dsb	sy
 8008914:	60fb      	str	r3, [r7, #12]
}
 8008916:	bf00      	nop
 8008918:	bf00      	nop
 800891a:	e7fd      	b.n	8008918 <prvTaskExitError+0x28>
	__asm volatile
 800891c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008920:	f383 8811 	msr	BASEPRI, r3
 8008924:	f3bf 8f6f 	isb	sy
 8008928:	f3bf 8f4f 	dsb	sy
 800892c:	60bb      	str	r3, [r7, #8]
}
 800892e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008930:	bf00      	nop
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d0fc      	beq.n	8008932 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008938:	bf00      	nop
 800893a:	bf00      	nop
 800893c:	3714      	adds	r7, #20
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr
 8008946:	bf00      	nop
 8008948:	2000000c 	.word	0x2000000c
 800894c:	00000000 	.word	0x00000000

08008950 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008950:	4b07      	ldr	r3, [pc, #28]	@ (8008970 <pxCurrentTCBConst2>)
 8008952:	6819      	ldr	r1, [r3, #0]
 8008954:	6808      	ldr	r0, [r1, #0]
 8008956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800895a:	f380 8809 	msr	PSP, r0
 800895e:	f3bf 8f6f 	isb	sy
 8008962:	f04f 0000 	mov.w	r0, #0
 8008966:	f380 8811 	msr	BASEPRI, r0
 800896a:	4770      	bx	lr
 800896c:	f3af 8000 	nop.w

08008970 <pxCurrentTCBConst2>:
 8008970:	2000093c 	.word	0x2000093c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008974:	bf00      	nop
 8008976:	bf00      	nop

08008978 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008978:	4808      	ldr	r0, [pc, #32]	@ (800899c <prvPortStartFirstTask+0x24>)
 800897a:	6800      	ldr	r0, [r0, #0]
 800897c:	6800      	ldr	r0, [r0, #0]
 800897e:	f380 8808 	msr	MSP, r0
 8008982:	f04f 0000 	mov.w	r0, #0
 8008986:	f380 8814 	msr	CONTROL, r0
 800898a:	b662      	cpsie	i
 800898c:	b661      	cpsie	f
 800898e:	f3bf 8f4f 	dsb	sy
 8008992:	f3bf 8f6f 	isb	sy
 8008996:	df00      	svc	0
 8008998:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800899a:	bf00      	nop
 800899c:	e000ed08 	.word	0xe000ed08

080089a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b086      	sub	sp, #24
 80089a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80089a6:	4b47      	ldr	r3, [pc, #284]	@ (8008ac4 <xPortStartScheduler+0x124>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a47      	ldr	r2, [pc, #284]	@ (8008ac8 <xPortStartScheduler+0x128>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d10b      	bne.n	80089c8 <xPortStartScheduler+0x28>
	__asm volatile
 80089b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b4:	f383 8811 	msr	BASEPRI, r3
 80089b8:	f3bf 8f6f 	isb	sy
 80089bc:	f3bf 8f4f 	dsb	sy
 80089c0:	60fb      	str	r3, [r7, #12]
}
 80089c2:	bf00      	nop
 80089c4:	bf00      	nop
 80089c6:	e7fd      	b.n	80089c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80089c8:	4b3e      	ldr	r3, [pc, #248]	@ (8008ac4 <xPortStartScheduler+0x124>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a3f      	ldr	r2, [pc, #252]	@ (8008acc <xPortStartScheduler+0x12c>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d10b      	bne.n	80089ea <xPortStartScheduler+0x4a>
	__asm volatile
 80089d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d6:	f383 8811 	msr	BASEPRI, r3
 80089da:	f3bf 8f6f 	isb	sy
 80089de:	f3bf 8f4f 	dsb	sy
 80089e2:	613b      	str	r3, [r7, #16]
}
 80089e4:	bf00      	nop
 80089e6:	bf00      	nop
 80089e8:	e7fd      	b.n	80089e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80089ea:	4b39      	ldr	r3, [pc, #228]	@ (8008ad0 <xPortStartScheduler+0x130>)
 80089ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	22ff      	movs	r2, #255	@ 0xff
 80089fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	781b      	ldrb	r3, [r3, #0]
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008a04:	78fb      	ldrb	r3, [r7, #3]
 8008a06:	b2db      	uxtb	r3, r3
 8008a08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008a0c:	b2da      	uxtb	r2, r3
 8008a0e:	4b31      	ldr	r3, [pc, #196]	@ (8008ad4 <xPortStartScheduler+0x134>)
 8008a10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008a12:	4b31      	ldr	r3, [pc, #196]	@ (8008ad8 <xPortStartScheduler+0x138>)
 8008a14:	2207      	movs	r2, #7
 8008a16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a18:	e009      	b.n	8008a2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8008ad8 <xPortStartScheduler+0x138>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	4a2d      	ldr	r2, [pc, #180]	@ (8008ad8 <xPortStartScheduler+0x138>)
 8008a22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008a24:	78fb      	ldrb	r3, [r7, #3]
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	005b      	lsls	r3, r3, #1
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a2e:	78fb      	ldrb	r3, [r7, #3]
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a36:	2b80      	cmp	r3, #128	@ 0x80
 8008a38:	d0ef      	beq.n	8008a1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008a3a:	4b27      	ldr	r3, [pc, #156]	@ (8008ad8 <xPortStartScheduler+0x138>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f1c3 0307 	rsb	r3, r3, #7
 8008a42:	2b04      	cmp	r3, #4
 8008a44:	d00b      	beq.n	8008a5e <xPortStartScheduler+0xbe>
	__asm volatile
 8008a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a4a:	f383 8811 	msr	BASEPRI, r3
 8008a4e:	f3bf 8f6f 	isb	sy
 8008a52:	f3bf 8f4f 	dsb	sy
 8008a56:	60bb      	str	r3, [r7, #8]
}
 8008a58:	bf00      	nop
 8008a5a:	bf00      	nop
 8008a5c:	e7fd      	b.n	8008a5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8008ad8 <xPortStartScheduler+0x138>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	021b      	lsls	r3, r3, #8
 8008a64:	4a1c      	ldr	r2, [pc, #112]	@ (8008ad8 <xPortStartScheduler+0x138>)
 8008a66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008a68:	4b1b      	ldr	r3, [pc, #108]	@ (8008ad8 <xPortStartScheduler+0x138>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008a70:	4a19      	ldr	r2, [pc, #100]	@ (8008ad8 <xPortStartScheduler+0x138>)
 8008a72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	b2da      	uxtb	r2, r3
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008a7c:	4b17      	ldr	r3, [pc, #92]	@ (8008adc <xPortStartScheduler+0x13c>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a16      	ldr	r2, [pc, #88]	@ (8008adc <xPortStartScheduler+0x13c>)
 8008a82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008a86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008a88:	4b14      	ldr	r3, [pc, #80]	@ (8008adc <xPortStartScheduler+0x13c>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a13      	ldr	r2, [pc, #76]	@ (8008adc <xPortStartScheduler+0x13c>)
 8008a8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008a92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008a94:	f000 f8da 	bl	8008c4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008a98:	4b11      	ldr	r3, [pc, #68]	@ (8008ae0 <xPortStartScheduler+0x140>)
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008a9e:	f000 f8f9 	bl	8008c94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008aa2:	4b10      	ldr	r3, [pc, #64]	@ (8008ae4 <xPortStartScheduler+0x144>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4a0f      	ldr	r2, [pc, #60]	@ (8008ae4 <xPortStartScheduler+0x144>)
 8008aa8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008aac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008aae:	f7ff ff63 	bl	8008978 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008ab2:	f7ff fb8d 	bl	80081d0 <vTaskSwitchContext>
	prvTaskExitError();
 8008ab6:	f7ff ff1b 	bl	80088f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008aba:	2300      	movs	r3, #0
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3718      	adds	r7, #24
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}
 8008ac4:	e000ed00 	.word	0xe000ed00
 8008ac8:	410fc271 	.word	0x410fc271
 8008acc:	410fc270 	.word	0x410fc270
 8008ad0:	e000e400 	.word	0xe000e400
 8008ad4:	20000a68 	.word	0x20000a68
 8008ad8:	20000a6c 	.word	0x20000a6c
 8008adc:	e000ed20 	.word	0xe000ed20
 8008ae0:	2000000c 	.word	0x2000000c
 8008ae4:	e000ef34 	.word	0xe000ef34

08008ae8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b083      	sub	sp, #12
 8008aec:	af00      	add	r7, sp, #0
	__asm volatile
 8008aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af2:	f383 8811 	msr	BASEPRI, r3
 8008af6:	f3bf 8f6f 	isb	sy
 8008afa:	f3bf 8f4f 	dsb	sy
 8008afe:	607b      	str	r3, [r7, #4]
}
 8008b00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008b02:	4b10      	ldr	r3, [pc, #64]	@ (8008b44 <vPortEnterCritical+0x5c>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	3301      	adds	r3, #1
 8008b08:	4a0e      	ldr	r2, [pc, #56]	@ (8008b44 <vPortEnterCritical+0x5c>)
 8008b0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8008b44 <vPortEnterCritical+0x5c>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	d110      	bne.n	8008b36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008b14:	4b0c      	ldr	r3, [pc, #48]	@ (8008b48 <vPortEnterCritical+0x60>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d00b      	beq.n	8008b36 <vPortEnterCritical+0x4e>
	__asm volatile
 8008b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b22:	f383 8811 	msr	BASEPRI, r3
 8008b26:	f3bf 8f6f 	isb	sy
 8008b2a:	f3bf 8f4f 	dsb	sy
 8008b2e:	603b      	str	r3, [r7, #0]
}
 8008b30:	bf00      	nop
 8008b32:	bf00      	nop
 8008b34:	e7fd      	b.n	8008b32 <vPortEnterCritical+0x4a>
	}
}
 8008b36:	bf00      	nop
 8008b38:	370c      	adds	r7, #12
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b40:	4770      	bx	lr
 8008b42:	bf00      	nop
 8008b44:	2000000c 	.word	0x2000000c
 8008b48:	e000ed04 	.word	0xe000ed04

08008b4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b083      	sub	sp, #12
 8008b50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008b52:	4b12      	ldr	r3, [pc, #72]	@ (8008b9c <vPortExitCritical+0x50>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d10b      	bne.n	8008b72 <vPortExitCritical+0x26>
	__asm volatile
 8008b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b5e:	f383 8811 	msr	BASEPRI, r3
 8008b62:	f3bf 8f6f 	isb	sy
 8008b66:	f3bf 8f4f 	dsb	sy
 8008b6a:	607b      	str	r3, [r7, #4]
}
 8008b6c:	bf00      	nop
 8008b6e:	bf00      	nop
 8008b70:	e7fd      	b.n	8008b6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008b72:	4b0a      	ldr	r3, [pc, #40]	@ (8008b9c <vPortExitCritical+0x50>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	3b01      	subs	r3, #1
 8008b78:	4a08      	ldr	r2, [pc, #32]	@ (8008b9c <vPortExitCritical+0x50>)
 8008b7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008b7c:	4b07      	ldr	r3, [pc, #28]	@ (8008b9c <vPortExitCritical+0x50>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d105      	bne.n	8008b90 <vPortExitCritical+0x44>
 8008b84:	2300      	movs	r3, #0
 8008b86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	f383 8811 	msr	BASEPRI, r3
}
 8008b8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008b90:	bf00      	nop
 8008b92:	370c      	adds	r7, #12
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr
 8008b9c:	2000000c 	.word	0x2000000c

08008ba0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008ba0:	f3ef 8009 	mrs	r0, PSP
 8008ba4:	f3bf 8f6f 	isb	sy
 8008ba8:	4b15      	ldr	r3, [pc, #84]	@ (8008c00 <pxCurrentTCBConst>)
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	f01e 0f10 	tst.w	lr, #16
 8008bb0:	bf08      	it	eq
 8008bb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008bb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bba:	6010      	str	r0, [r2, #0]
 8008bbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008bc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008bc4:	f380 8811 	msr	BASEPRI, r0
 8008bc8:	f3bf 8f4f 	dsb	sy
 8008bcc:	f3bf 8f6f 	isb	sy
 8008bd0:	f7ff fafe 	bl	80081d0 <vTaskSwitchContext>
 8008bd4:	f04f 0000 	mov.w	r0, #0
 8008bd8:	f380 8811 	msr	BASEPRI, r0
 8008bdc:	bc09      	pop	{r0, r3}
 8008bde:	6819      	ldr	r1, [r3, #0]
 8008be0:	6808      	ldr	r0, [r1, #0]
 8008be2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be6:	f01e 0f10 	tst.w	lr, #16
 8008bea:	bf08      	it	eq
 8008bec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008bf0:	f380 8809 	msr	PSP, r0
 8008bf4:	f3bf 8f6f 	isb	sy
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop
 8008bfc:	f3af 8000 	nop.w

08008c00 <pxCurrentTCBConst>:
 8008c00:	2000093c 	.word	0x2000093c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008c04:	bf00      	nop
 8008c06:	bf00      	nop

08008c08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
	__asm volatile
 8008c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c12:	f383 8811 	msr	BASEPRI, r3
 8008c16:	f3bf 8f6f 	isb	sy
 8008c1a:	f3bf 8f4f 	dsb	sy
 8008c1e:	607b      	str	r3, [r7, #4]
}
 8008c20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008c22:	f7ff fa1b 	bl	800805c <xTaskIncrementTick>
 8008c26:	4603      	mov	r3, r0
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d003      	beq.n	8008c34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008c2c:	4b06      	ldr	r3, [pc, #24]	@ (8008c48 <SysTick_Handler+0x40>)
 8008c2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c32:	601a      	str	r2, [r3, #0]
 8008c34:	2300      	movs	r3, #0
 8008c36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	f383 8811 	msr	BASEPRI, r3
}
 8008c3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008c40:	bf00      	nop
 8008c42:	3708      	adds	r7, #8
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}
 8008c48:	e000ed04 	.word	0xe000ed04

08008c4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008c50:	4b0b      	ldr	r3, [pc, #44]	@ (8008c80 <vPortSetupTimerInterrupt+0x34>)
 8008c52:	2200      	movs	r2, #0
 8008c54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008c56:	4b0b      	ldr	r3, [pc, #44]	@ (8008c84 <vPortSetupTimerInterrupt+0x38>)
 8008c58:	2200      	movs	r2, #0
 8008c5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c88 <vPortSetupTimerInterrupt+0x3c>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a0a      	ldr	r2, [pc, #40]	@ (8008c8c <vPortSetupTimerInterrupt+0x40>)
 8008c62:	fba2 2303 	umull	r2, r3, r2, r3
 8008c66:	099b      	lsrs	r3, r3, #6
 8008c68:	4a09      	ldr	r2, [pc, #36]	@ (8008c90 <vPortSetupTimerInterrupt+0x44>)
 8008c6a:	3b01      	subs	r3, #1
 8008c6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008c6e:	4b04      	ldr	r3, [pc, #16]	@ (8008c80 <vPortSetupTimerInterrupt+0x34>)
 8008c70:	2207      	movs	r2, #7
 8008c72:	601a      	str	r2, [r3, #0]
}
 8008c74:	bf00      	nop
 8008c76:	46bd      	mov	sp, r7
 8008c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7c:	4770      	bx	lr
 8008c7e:	bf00      	nop
 8008c80:	e000e010 	.word	0xe000e010
 8008c84:	e000e018 	.word	0xe000e018
 8008c88:	20000000 	.word	0x20000000
 8008c8c:	10624dd3 	.word	0x10624dd3
 8008c90:	e000e014 	.word	0xe000e014

08008c94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008c94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008ca4 <vPortEnableVFP+0x10>
 8008c98:	6801      	ldr	r1, [r0, #0]
 8008c9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008c9e:	6001      	str	r1, [r0, #0]
 8008ca0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008ca2:	bf00      	nop
 8008ca4:	e000ed88 	.word	0xe000ed88

08008ca8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008ca8:	b480      	push	{r7}
 8008caa:	b085      	sub	sp, #20
 8008cac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008cae:	f3ef 8305 	mrs	r3, IPSR
 8008cb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2b0f      	cmp	r3, #15
 8008cb8:	d915      	bls.n	8008ce6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008cba:	4a18      	ldr	r2, [pc, #96]	@ (8008d1c <vPortValidateInterruptPriority+0x74>)
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	4413      	add	r3, r2
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008cc4:	4b16      	ldr	r3, [pc, #88]	@ (8008d20 <vPortValidateInterruptPriority+0x78>)
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	7afa      	ldrb	r2, [r7, #11]
 8008cca:	429a      	cmp	r2, r3
 8008ccc:	d20b      	bcs.n	8008ce6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd2:	f383 8811 	msr	BASEPRI, r3
 8008cd6:	f3bf 8f6f 	isb	sy
 8008cda:	f3bf 8f4f 	dsb	sy
 8008cde:	607b      	str	r3, [r7, #4]
}
 8008ce0:	bf00      	nop
 8008ce2:	bf00      	nop
 8008ce4:	e7fd      	b.n	8008ce2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8008d24 <vPortValidateInterruptPriority+0x7c>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008cee:	4b0e      	ldr	r3, [pc, #56]	@ (8008d28 <vPortValidateInterruptPriority+0x80>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d90b      	bls.n	8008d0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cfa:	f383 8811 	msr	BASEPRI, r3
 8008cfe:	f3bf 8f6f 	isb	sy
 8008d02:	f3bf 8f4f 	dsb	sy
 8008d06:	603b      	str	r3, [r7, #0]
}
 8008d08:	bf00      	nop
 8008d0a:	bf00      	nop
 8008d0c:	e7fd      	b.n	8008d0a <vPortValidateInterruptPriority+0x62>
	}
 8008d0e:	bf00      	nop
 8008d10:	3714      	adds	r7, #20
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr
 8008d1a:	bf00      	nop
 8008d1c:	e000e3f0 	.word	0xe000e3f0
 8008d20:	20000a68 	.word	0x20000a68
 8008d24:	e000ed0c 	.word	0xe000ed0c
 8008d28:	20000a6c 	.word	0x20000a6c

08008d2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b08a      	sub	sp, #40	@ 0x28
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008d34:	2300      	movs	r3, #0
 8008d36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008d38:	f7ff f8e4 	bl	8007f04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008d3c:	4b5c      	ldr	r3, [pc, #368]	@ (8008eb0 <pvPortMalloc+0x184>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d101      	bne.n	8008d48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008d44:	f000 f924 	bl	8008f90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008d48:	4b5a      	ldr	r3, [pc, #360]	@ (8008eb4 <pvPortMalloc+0x188>)
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	4013      	ands	r3, r2
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	f040 8095 	bne.w	8008e80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d01e      	beq.n	8008d9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008d5c:	2208      	movs	r2, #8
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	4413      	add	r3, r2
 8008d62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f003 0307 	and.w	r3, r3, #7
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d015      	beq.n	8008d9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f023 0307 	bic.w	r3, r3, #7
 8008d74:	3308      	adds	r3, #8
 8008d76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f003 0307 	and.w	r3, r3, #7
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00b      	beq.n	8008d9a <pvPortMalloc+0x6e>
	__asm volatile
 8008d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d86:	f383 8811 	msr	BASEPRI, r3
 8008d8a:	f3bf 8f6f 	isb	sy
 8008d8e:	f3bf 8f4f 	dsb	sy
 8008d92:	617b      	str	r3, [r7, #20]
}
 8008d94:	bf00      	nop
 8008d96:	bf00      	nop
 8008d98:	e7fd      	b.n	8008d96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d06f      	beq.n	8008e80 <pvPortMalloc+0x154>
 8008da0:	4b45      	ldr	r3, [pc, #276]	@ (8008eb8 <pvPortMalloc+0x18c>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d86a      	bhi.n	8008e80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008daa:	4b44      	ldr	r3, [pc, #272]	@ (8008ebc <pvPortMalloc+0x190>)
 8008dac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008dae:	4b43      	ldr	r3, [pc, #268]	@ (8008ebc <pvPortMalloc+0x190>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008db4:	e004      	b.n	8008dc0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d903      	bls.n	8008dd2 <pvPortMalloc+0xa6>
 8008dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d1f1      	bne.n	8008db6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008dd2:	4b37      	ldr	r3, [pc, #220]	@ (8008eb0 <pvPortMalloc+0x184>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dd8:	429a      	cmp	r2, r3
 8008dda:	d051      	beq.n	8008e80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008ddc:	6a3b      	ldr	r3, [r7, #32]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	2208      	movs	r2, #8
 8008de2:	4413      	add	r3, r2
 8008de4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de8:	681a      	ldr	r2, [r3, #0]
 8008dea:	6a3b      	ldr	r3, [r7, #32]
 8008dec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008df0:	685a      	ldr	r2, [r3, #4]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	1ad2      	subs	r2, r2, r3
 8008df6:	2308      	movs	r3, #8
 8008df8:	005b      	lsls	r3, r3, #1
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d920      	bls.n	8008e40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4413      	add	r3, r2
 8008e04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e06:	69bb      	ldr	r3, [r7, #24]
 8008e08:	f003 0307 	and.w	r3, r3, #7
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d00b      	beq.n	8008e28 <pvPortMalloc+0xfc>
	__asm volatile
 8008e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e14:	f383 8811 	msr	BASEPRI, r3
 8008e18:	f3bf 8f6f 	isb	sy
 8008e1c:	f3bf 8f4f 	dsb	sy
 8008e20:	613b      	str	r3, [r7, #16]
}
 8008e22:	bf00      	nop
 8008e24:	bf00      	nop
 8008e26:	e7fd      	b.n	8008e24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e2a:	685a      	ldr	r2, [r3, #4]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	1ad2      	subs	r2, r2, r3
 8008e30:	69bb      	ldr	r3, [r7, #24]
 8008e32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e36:	687a      	ldr	r2, [r7, #4]
 8008e38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008e3a:	69b8      	ldr	r0, [r7, #24]
 8008e3c:	f000 f90a 	bl	8009054 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008e40:	4b1d      	ldr	r3, [pc, #116]	@ (8008eb8 <pvPortMalloc+0x18c>)
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	1ad3      	subs	r3, r2, r3
 8008e4a:	4a1b      	ldr	r2, [pc, #108]	@ (8008eb8 <pvPortMalloc+0x18c>)
 8008e4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008e4e:	4b1a      	ldr	r3, [pc, #104]	@ (8008eb8 <pvPortMalloc+0x18c>)
 8008e50:	681a      	ldr	r2, [r3, #0]
 8008e52:	4b1b      	ldr	r3, [pc, #108]	@ (8008ec0 <pvPortMalloc+0x194>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d203      	bcs.n	8008e62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008e5a:	4b17      	ldr	r3, [pc, #92]	@ (8008eb8 <pvPortMalloc+0x18c>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a18      	ldr	r2, [pc, #96]	@ (8008ec0 <pvPortMalloc+0x194>)
 8008e60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e64:	685a      	ldr	r2, [r3, #4]
 8008e66:	4b13      	ldr	r3, [pc, #76]	@ (8008eb4 <pvPortMalloc+0x188>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	431a      	orrs	r2, r3
 8008e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e72:	2200      	movs	r2, #0
 8008e74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008e76:	4b13      	ldr	r3, [pc, #76]	@ (8008ec4 <pvPortMalloc+0x198>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	4a11      	ldr	r2, [pc, #68]	@ (8008ec4 <pvPortMalloc+0x198>)
 8008e7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008e80:	f7ff f84e 	bl	8007f20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e84:	69fb      	ldr	r3, [r7, #28]
 8008e86:	f003 0307 	and.w	r3, r3, #7
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d00b      	beq.n	8008ea6 <pvPortMalloc+0x17a>
	__asm volatile
 8008e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e92:	f383 8811 	msr	BASEPRI, r3
 8008e96:	f3bf 8f6f 	isb	sy
 8008e9a:	f3bf 8f4f 	dsb	sy
 8008e9e:	60fb      	str	r3, [r7, #12]
}
 8008ea0:	bf00      	nop
 8008ea2:	bf00      	nop
 8008ea4:	e7fd      	b.n	8008ea2 <pvPortMalloc+0x176>
	return pvReturn;
 8008ea6:	69fb      	ldr	r3, [r7, #28]
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3728      	adds	r7, #40	@ 0x28
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}
 8008eb0:	20003188 	.word	0x20003188
 8008eb4:	2000319c 	.word	0x2000319c
 8008eb8:	2000318c 	.word	0x2000318c
 8008ebc:	20003180 	.word	0x20003180
 8008ec0:	20003190 	.word	0x20003190
 8008ec4:	20003194 	.word	0x20003194

08008ec8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b086      	sub	sp, #24
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d04f      	beq.n	8008f7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008eda:	2308      	movs	r3, #8
 8008edc:	425b      	negs	r3, r3
 8008ede:	697a      	ldr	r2, [r7, #20]
 8008ee0:	4413      	add	r3, r2
 8008ee2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	685a      	ldr	r2, [r3, #4]
 8008eec:	4b25      	ldr	r3, [pc, #148]	@ (8008f84 <vPortFree+0xbc>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4013      	ands	r3, r2
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d10b      	bne.n	8008f0e <vPortFree+0x46>
	__asm volatile
 8008ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008efa:	f383 8811 	msr	BASEPRI, r3
 8008efe:	f3bf 8f6f 	isb	sy
 8008f02:	f3bf 8f4f 	dsb	sy
 8008f06:	60fb      	str	r3, [r7, #12]
}
 8008f08:	bf00      	nop
 8008f0a:	bf00      	nop
 8008f0c:	e7fd      	b.n	8008f0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d00b      	beq.n	8008f2e <vPortFree+0x66>
	__asm volatile
 8008f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f1a:	f383 8811 	msr	BASEPRI, r3
 8008f1e:	f3bf 8f6f 	isb	sy
 8008f22:	f3bf 8f4f 	dsb	sy
 8008f26:	60bb      	str	r3, [r7, #8]
}
 8008f28:	bf00      	nop
 8008f2a:	bf00      	nop
 8008f2c:	e7fd      	b.n	8008f2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	685a      	ldr	r2, [r3, #4]
 8008f32:	4b14      	ldr	r3, [pc, #80]	@ (8008f84 <vPortFree+0xbc>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4013      	ands	r3, r2
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d01e      	beq.n	8008f7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d11a      	bne.n	8008f7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	685a      	ldr	r2, [r3, #4]
 8008f48:	4b0e      	ldr	r3, [pc, #56]	@ (8008f84 <vPortFree+0xbc>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	43db      	mvns	r3, r3
 8008f4e:	401a      	ands	r2, r3
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008f54:	f7fe ffd6 	bl	8007f04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	685a      	ldr	r2, [r3, #4]
 8008f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8008f88 <vPortFree+0xc0>)
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4413      	add	r3, r2
 8008f62:	4a09      	ldr	r2, [pc, #36]	@ (8008f88 <vPortFree+0xc0>)
 8008f64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008f66:	6938      	ldr	r0, [r7, #16]
 8008f68:	f000 f874 	bl	8009054 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008f6c:	4b07      	ldr	r3, [pc, #28]	@ (8008f8c <vPortFree+0xc4>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	3301      	adds	r3, #1
 8008f72:	4a06      	ldr	r2, [pc, #24]	@ (8008f8c <vPortFree+0xc4>)
 8008f74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008f76:	f7fe ffd3 	bl	8007f20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008f7a:	bf00      	nop
 8008f7c:	3718      	adds	r7, #24
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
 8008f82:	bf00      	nop
 8008f84:	2000319c 	.word	0x2000319c
 8008f88:	2000318c 	.word	0x2000318c
 8008f8c:	20003198 	.word	0x20003198

08008f90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008f90:	b480      	push	{r7}
 8008f92:	b085      	sub	sp, #20
 8008f94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008f96:	f242 7310 	movw	r3, #10000	@ 0x2710
 8008f9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008f9c:	4b27      	ldr	r3, [pc, #156]	@ (800903c <prvHeapInit+0xac>)
 8008f9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f003 0307 	and.w	r3, r3, #7
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d00c      	beq.n	8008fc4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	3307      	adds	r3, #7
 8008fae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f023 0307 	bic.w	r3, r3, #7
 8008fb6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008fb8:	68ba      	ldr	r2, [r7, #8]
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	1ad3      	subs	r3, r2, r3
 8008fbe:	4a1f      	ldr	r2, [pc, #124]	@ (800903c <prvHeapInit+0xac>)
 8008fc0:	4413      	add	r3, r2
 8008fc2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8009040 <prvHeapInit+0xb0>)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008fce:	4b1c      	ldr	r3, [pc, #112]	@ (8009040 <prvHeapInit+0xb0>)
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	68ba      	ldr	r2, [r7, #8]
 8008fd8:	4413      	add	r3, r2
 8008fda:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008fdc:	2208      	movs	r2, #8
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	1a9b      	subs	r3, r3, r2
 8008fe2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	f023 0307 	bic.w	r3, r3, #7
 8008fea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	4a15      	ldr	r2, [pc, #84]	@ (8009044 <prvHeapInit+0xb4>)
 8008ff0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008ff2:	4b14      	ldr	r3, [pc, #80]	@ (8009044 <prvHeapInit+0xb4>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008ffa:	4b12      	ldr	r3, [pc, #72]	@ (8009044 <prvHeapInit+0xb4>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	2200      	movs	r2, #0
 8009000:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	68fa      	ldr	r2, [r7, #12]
 800900a:	1ad2      	subs	r2, r2, r3
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009010:	4b0c      	ldr	r3, [pc, #48]	@ (8009044 <prvHeapInit+0xb4>)
 8009012:	681a      	ldr	r2, [r3, #0]
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	4a0a      	ldr	r2, [pc, #40]	@ (8009048 <prvHeapInit+0xb8>)
 800901e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	4a09      	ldr	r2, [pc, #36]	@ (800904c <prvHeapInit+0xbc>)
 8009026:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009028:	4b09      	ldr	r3, [pc, #36]	@ (8009050 <prvHeapInit+0xc0>)
 800902a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800902e:	601a      	str	r2, [r3, #0]
}
 8009030:	bf00      	nop
 8009032:	3714      	adds	r7, #20
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr
 800903c:	20000a70 	.word	0x20000a70
 8009040:	20003180 	.word	0x20003180
 8009044:	20003188 	.word	0x20003188
 8009048:	20003190 	.word	0x20003190
 800904c:	2000318c 	.word	0x2000318c
 8009050:	2000319c 	.word	0x2000319c

08009054 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009054:	b480      	push	{r7}
 8009056:	b085      	sub	sp, #20
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800905c:	4b28      	ldr	r3, [pc, #160]	@ (8009100 <prvInsertBlockIntoFreeList+0xac>)
 800905e:	60fb      	str	r3, [r7, #12]
 8009060:	e002      	b.n	8009068 <prvInsertBlockIntoFreeList+0x14>
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	60fb      	str	r3, [r7, #12]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	687a      	ldr	r2, [r7, #4]
 800906e:	429a      	cmp	r2, r3
 8009070:	d8f7      	bhi.n	8009062 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	685b      	ldr	r3, [r3, #4]
 800907a:	68ba      	ldr	r2, [r7, #8]
 800907c:	4413      	add	r3, r2
 800907e:	687a      	ldr	r2, [r7, #4]
 8009080:	429a      	cmp	r2, r3
 8009082:	d108      	bne.n	8009096 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	685a      	ldr	r2, [r3, #4]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	441a      	add	r2, r3
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	68ba      	ldr	r2, [r7, #8]
 80090a0:	441a      	add	r2, r3
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	429a      	cmp	r2, r3
 80090a8:	d118      	bne.n	80090dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	4b15      	ldr	r3, [pc, #84]	@ (8009104 <prvInsertBlockIntoFreeList+0xb0>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d00d      	beq.n	80090d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	685a      	ldr	r2, [r3, #4]
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	441a      	add	r2, r3
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	601a      	str	r2, [r3, #0]
 80090d0:	e008      	b.n	80090e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80090d2:	4b0c      	ldr	r3, [pc, #48]	@ (8009104 <prvInsertBlockIntoFreeList+0xb0>)
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	601a      	str	r2, [r3, #0]
 80090da:	e003      	b.n	80090e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80090e4:	68fa      	ldr	r2, [r7, #12]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d002      	beq.n	80090f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	687a      	ldr	r2, [r7, #4]
 80090f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090f2:	bf00      	nop
 80090f4:	3714      	adds	r7, #20
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr
 80090fe:	bf00      	nop
 8009100:	20003180 	.word	0x20003180
 8009104:	20003188 	.word	0x20003188

08009108 <std>:
 8009108:	2300      	movs	r3, #0
 800910a:	b510      	push	{r4, lr}
 800910c:	4604      	mov	r4, r0
 800910e:	e9c0 3300 	strd	r3, r3, [r0]
 8009112:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009116:	6083      	str	r3, [r0, #8]
 8009118:	8181      	strh	r1, [r0, #12]
 800911a:	6643      	str	r3, [r0, #100]	@ 0x64
 800911c:	81c2      	strh	r2, [r0, #14]
 800911e:	6183      	str	r3, [r0, #24]
 8009120:	4619      	mov	r1, r3
 8009122:	2208      	movs	r2, #8
 8009124:	305c      	adds	r0, #92	@ 0x5c
 8009126:	f000 f93c 	bl	80093a2 <memset>
 800912a:	4b0d      	ldr	r3, [pc, #52]	@ (8009160 <std+0x58>)
 800912c:	6263      	str	r3, [r4, #36]	@ 0x24
 800912e:	4b0d      	ldr	r3, [pc, #52]	@ (8009164 <std+0x5c>)
 8009130:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009132:	4b0d      	ldr	r3, [pc, #52]	@ (8009168 <std+0x60>)
 8009134:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009136:	4b0d      	ldr	r3, [pc, #52]	@ (800916c <std+0x64>)
 8009138:	6323      	str	r3, [r4, #48]	@ 0x30
 800913a:	4b0d      	ldr	r3, [pc, #52]	@ (8009170 <std+0x68>)
 800913c:	6224      	str	r4, [r4, #32]
 800913e:	429c      	cmp	r4, r3
 8009140:	d006      	beq.n	8009150 <std+0x48>
 8009142:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009146:	4294      	cmp	r4, r2
 8009148:	d002      	beq.n	8009150 <std+0x48>
 800914a:	33d0      	adds	r3, #208	@ 0xd0
 800914c:	429c      	cmp	r4, r3
 800914e:	d105      	bne.n	800915c <std+0x54>
 8009150:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009158:	f000 b9fa 	b.w	8009550 <__retarget_lock_init_recursive>
 800915c:	bd10      	pop	{r4, pc}
 800915e:	bf00      	nop
 8009160:	0800931d 	.word	0x0800931d
 8009164:	0800933f 	.word	0x0800933f
 8009168:	08009377 	.word	0x08009377
 800916c:	0800939b 	.word	0x0800939b
 8009170:	200031a0 	.word	0x200031a0

08009174 <stdio_exit_handler>:
 8009174:	4a02      	ldr	r2, [pc, #8]	@ (8009180 <stdio_exit_handler+0xc>)
 8009176:	4903      	ldr	r1, [pc, #12]	@ (8009184 <stdio_exit_handler+0x10>)
 8009178:	4803      	ldr	r0, [pc, #12]	@ (8009188 <stdio_exit_handler+0x14>)
 800917a:	f000 b869 	b.w	8009250 <_fwalk_sglue>
 800917e:	bf00      	nop
 8009180:	20000010 	.word	0x20000010
 8009184:	0800a0b9 	.word	0x0800a0b9
 8009188:	20000020 	.word	0x20000020

0800918c <cleanup_stdio>:
 800918c:	6841      	ldr	r1, [r0, #4]
 800918e:	4b0c      	ldr	r3, [pc, #48]	@ (80091c0 <cleanup_stdio+0x34>)
 8009190:	4299      	cmp	r1, r3
 8009192:	b510      	push	{r4, lr}
 8009194:	4604      	mov	r4, r0
 8009196:	d001      	beq.n	800919c <cleanup_stdio+0x10>
 8009198:	f000 ff8e 	bl	800a0b8 <_fflush_r>
 800919c:	68a1      	ldr	r1, [r4, #8]
 800919e:	4b09      	ldr	r3, [pc, #36]	@ (80091c4 <cleanup_stdio+0x38>)
 80091a0:	4299      	cmp	r1, r3
 80091a2:	d002      	beq.n	80091aa <cleanup_stdio+0x1e>
 80091a4:	4620      	mov	r0, r4
 80091a6:	f000 ff87 	bl	800a0b8 <_fflush_r>
 80091aa:	68e1      	ldr	r1, [r4, #12]
 80091ac:	4b06      	ldr	r3, [pc, #24]	@ (80091c8 <cleanup_stdio+0x3c>)
 80091ae:	4299      	cmp	r1, r3
 80091b0:	d004      	beq.n	80091bc <cleanup_stdio+0x30>
 80091b2:	4620      	mov	r0, r4
 80091b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091b8:	f000 bf7e 	b.w	800a0b8 <_fflush_r>
 80091bc:	bd10      	pop	{r4, pc}
 80091be:	bf00      	nop
 80091c0:	200031a0 	.word	0x200031a0
 80091c4:	20003208 	.word	0x20003208
 80091c8:	20003270 	.word	0x20003270

080091cc <global_stdio_init.part.0>:
 80091cc:	b510      	push	{r4, lr}
 80091ce:	4b0b      	ldr	r3, [pc, #44]	@ (80091fc <global_stdio_init.part.0+0x30>)
 80091d0:	4c0b      	ldr	r4, [pc, #44]	@ (8009200 <global_stdio_init.part.0+0x34>)
 80091d2:	4a0c      	ldr	r2, [pc, #48]	@ (8009204 <global_stdio_init.part.0+0x38>)
 80091d4:	601a      	str	r2, [r3, #0]
 80091d6:	4620      	mov	r0, r4
 80091d8:	2200      	movs	r2, #0
 80091da:	2104      	movs	r1, #4
 80091dc:	f7ff ff94 	bl	8009108 <std>
 80091e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80091e4:	2201      	movs	r2, #1
 80091e6:	2109      	movs	r1, #9
 80091e8:	f7ff ff8e 	bl	8009108 <std>
 80091ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80091f0:	2202      	movs	r2, #2
 80091f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091f6:	2112      	movs	r1, #18
 80091f8:	f7ff bf86 	b.w	8009108 <std>
 80091fc:	200032d8 	.word	0x200032d8
 8009200:	200031a0 	.word	0x200031a0
 8009204:	08009175 	.word	0x08009175

08009208 <__sfp_lock_acquire>:
 8009208:	4801      	ldr	r0, [pc, #4]	@ (8009210 <__sfp_lock_acquire+0x8>)
 800920a:	f000 b9a2 	b.w	8009552 <__retarget_lock_acquire_recursive>
 800920e:	bf00      	nop
 8009210:	200032e1 	.word	0x200032e1

08009214 <__sfp_lock_release>:
 8009214:	4801      	ldr	r0, [pc, #4]	@ (800921c <__sfp_lock_release+0x8>)
 8009216:	f000 b99d 	b.w	8009554 <__retarget_lock_release_recursive>
 800921a:	bf00      	nop
 800921c:	200032e1 	.word	0x200032e1

08009220 <__sinit>:
 8009220:	b510      	push	{r4, lr}
 8009222:	4604      	mov	r4, r0
 8009224:	f7ff fff0 	bl	8009208 <__sfp_lock_acquire>
 8009228:	6a23      	ldr	r3, [r4, #32]
 800922a:	b11b      	cbz	r3, 8009234 <__sinit+0x14>
 800922c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009230:	f7ff bff0 	b.w	8009214 <__sfp_lock_release>
 8009234:	4b04      	ldr	r3, [pc, #16]	@ (8009248 <__sinit+0x28>)
 8009236:	6223      	str	r3, [r4, #32]
 8009238:	4b04      	ldr	r3, [pc, #16]	@ (800924c <__sinit+0x2c>)
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d1f5      	bne.n	800922c <__sinit+0xc>
 8009240:	f7ff ffc4 	bl	80091cc <global_stdio_init.part.0>
 8009244:	e7f2      	b.n	800922c <__sinit+0xc>
 8009246:	bf00      	nop
 8009248:	0800918d 	.word	0x0800918d
 800924c:	200032d8 	.word	0x200032d8

08009250 <_fwalk_sglue>:
 8009250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009254:	4607      	mov	r7, r0
 8009256:	4688      	mov	r8, r1
 8009258:	4614      	mov	r4, r2
 800925a:	2600      	movs	r6, #0
 800925c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009260:	f1b9 0901 	subs.w	r9, r9, #1
 8009264:	d505      	bpl.n	8009272 <_fwalk_sglue+0x22>
 8009266:	6824      	ldr	r4, [r4, #0]
 8009268:	2c00      	cmp	r4, #0
 800926a:	d1f7      	bne.n	800925c <_fwalk_sglue+0xc>
 800926c:	4630      	mov	r0, r6
 800926e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009272:	89ab      	ldrh	r3, [r5, #12]
 8009274:	2b01      	cmp	r3, #1
 8009276:	d907      	bls.n	8009288 <_fwalk_sglue+0x38>
 8009278:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800927c:	3301      	adds	r3, #1
 800927e:	d003      	beq.n	8009288 <_fwalk_sglue+0x38>
 8009280:	4629      	mov	r1, r5
 8009282:	4638      	mov	r0, r7
 8009284:	47c0      	blx	r8
 8009286:	4306      	orrs	r6, r0
 8009288:	3568      	adds	r5, #104	@ 0x68
 800928a:	e7e9      	b.n	8009260 <_fwalk_sglue+0x10>

0800928c <iprintf>:
 800928c:	b40f      	push	{r0, r1, r2, r3}
 800928e:	b507      	push	{r0, r1, r2, lr}
 8009290:	4906      	ldr	r1, [pc, #24]	@ (80092ac <iprintf+0x20>)
 8009292:	ab04      	add	r3, sp, #16
 8009294:	6808      	ldr	r0, [r1, #0]
 8009296:	f853 2b04 	ldr.w	r2, [r3], #4
 800929a:	6881      	ldr	r1, [r0, #8]
 800929c:	9301      	str	r3, [sp, #4]
 800929e:	f000 fbe3 	bl	8009a68 <_vfiprintf_r>
 80092a2:	b003      	add	sp, #12
 80092a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80092a8:	b004      	add	sp, #16
 80092aa:	4770      	bx	lr
 80092ac:	2000001c 	.word	0x2000001c

080092b0 <sniprintf>:
 80092b0:	b40c      	push	{r2, r3}
 80092b2:	b530      	push	{r4, r5, lr}
 80092b4:	4b18      	ldr	r3, [pc, #96]	@ (8009318 <sniprintf+0x68>)
 80092b6:	1e0c      	subs	r4, r1, #0
 80092b8:	681d      	ldr	r5, [r3, #0]
 80092ba:	b09d      	sub	sp, #116	@ 0x74
 80092bc:	da08      	bge.n	80092d0 <sniprintf+0x20>
 80092be:	238b      	movs	r3, #139	@ 0x8b
 80092c0:	602b      	str	r3, [r5, #0]
 80092c2:	f04f 30ff 	mov.w	r0, #4294967295
 80092c6:	b01d      	add	sp, #116	@ 0x74
 80092c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80092cc:	b002      	add	sp, #8
 80092ce:	4770      	bx	lr
 80092d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80092d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80092d8:	f04f 0300 	mov.w	r3, #0
 80092dc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80092de:	bf14      	ite	ne
 80092e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80092e4:	4623      	moveq	r3, r4
 80092e6:	9304      	str	r3, [sp, #16]
 80092e8:	9307      	str	r3, [sp, #28]
 80092ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80092ee:	9002      	str	r0, [sp, #8]
 80092f0:	9006      	str	r0, [sp, #24]
 80092f2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80092f6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80092f8:	ab21      	add	r3, sp, #132	@ 0x84
 80092fa:	a902      	add	r1, sp, #8
 80092fc:	4628      	mov	r0, r5
 80092fe:	9301      	str	r3, [sp, #4]
 8009300:	f000 fa8c 	bl	800981c <_svfiprintf_r>
 8009304:	1c43      	adds	r3, r0, #1
 8009306:	bfbc      	itt	lt
 8009308:	238b      	movlt	r3, #139	@ 0x8b
 800930a:	602b      	strlt	r3, [r5, #0]
 800930c:	2c00      	cmp	r4, #0
 800930e:	d0da      	beq.n	80092c6 <sniprintf+0x16>
 8009310:	9b02      	ldr	r3, [sp, #8]
 8009312:	2200      	movs	r2, #0
 8009314:	701a      	strb	r2, [r3, #0]
 8009316:	e7d6      	b.n	80092c6 <sniprintf+0x16>
 8009318:	2000001c 	.word	0x2000001c

0800931c <__sread>:
 800931c:	b510      	push	{r4, lr}
 800931e:	460c      	mov	r4, r1
 8009320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009324:	f000 f8c6 	bl	80094b4 <_read_r>
 8009328:	2800      	cmp	r0, #0
 800932a:	bfab      	itete	ge
 800932c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800932e:	89a3      	ldrhlt	r3, [r4, #12]
 8009330:	181b      	addge	r3, r3, r0
 8009332:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009336:	bfac      	ite	ge
 8009338:	6563      	strge	r3, [r4, #84]	@ 0x54
 800933a:	81a3      	strhlt	r3, [r4, #12]
 800933c:	bd10      	pop	{r4, pc}

0800933e <__swrite>:
 800933e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009342:	461f      	mov	r7, r3
 8009344:	898b      	ldrh	r3, [r1, #12]
 8009346:	05db      	lsls	r3, r3, #23
 8009348:	4605      	mov	r5, r0
 800934a:	460c      	mov	r4, r1
 800934c:	4616      	mov	r6, r2
 800934e:	d505      	bpl.n	800935c <__swrite+0x1e>
 8009350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009354:	2302      	movs	r3, #2
 8009356:	2200      	movs	r2, #0
 8009358:	f000 f89a 	bl	8009490 <_lseek_r>
 800935c:	89a3      	ldrh	r3, [r4, #12]
 800935e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009362:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009366:	81a3      	strh	r3, [r4, #12]
 8009368:	4632      	mov	r2, r6
 800936a:	463b      	mov	r3, r7
 800936c:	4628      	mov	r0, r5
 800936e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009372:	f000 b8b1 	b.w	80094d8 <_write_r>

08009376 <__sseek>:
 8009376:	b510      	push	{r4, lr}
 8009378:	460c      	mov	r4, r1
 800937a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800937e:	f000 f887 	bl	8009490 <_lseek_r>
 8009382:	1c43      	adds	r3, r0, #1
 8009384:	89a3      	ldrh	r3, [r4, #12]
 8009386:	bf15      	itete	ne
 8009388:	6560      	strne	r0, [r4, #84]	@ 0x54
 800938a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800938e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009392:	81a3      	strheq	r3, [r4, #12]
 8009394:	bf18      	it	ne
 8009396:	81a3      	strhne	r3, [r4, #12]
 8009398:	bd10      	pop	{r4, pc}

0800939a <__sclose>:
 800939a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800939e:	f000 b809 	b.w	80093b4 <_close_r>

080093a2 <memset>:
 80093a2:	4402      	add	r2, r0
 80093a4:	4603      	mov	r3, r0
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d100      	bne.n	80093ac <memset+0xa>
 80093aa:	4770      	bx	lr
 80093ac:	f803 1b01 	strb.w	r1, [r3], #1
 80093b0:	e7f9      	b.n	80093a6 <memset+0x4>
	...

080093b4 <_close_r>:
 80093b4:	b538      	push	{r3, r4, r5, lr}
 80093b6:	4d06      	ldr	r5, [pc, #24]	@ (80093d0 <_close_r+0x1c>)
 80093b8:	2300      	movs	r3, #0
 80093ba:	4604      	mov	r4, r0
 80093bc:	4608      	mov	r0, r1
 80093be:	602b      	str	r3, [r5, #0]
 80093c0:	f7f8 f915 	bl	80015ee <_close>
 80093c4:	1c43      	adds	r3, r0, #1
 80093c6:	d102      	bne.n	80093ce <_close_r+0x1a>
 80093c8:	682b      	ldr	r3, [r5, #0]
 80093ca:	b103      	cbz	r3, 80093ce <_close_r+0x1a>
 80093cc:	6023      	str	r3, [r4, #0]
 80093ce:	bd38      	pop	{r3, r4, r5, pc}
 80093d0:	200032dc 	.word	0x200032dc

080093d4 <_reclaim_reent>:
 80093d4:	4b2d      	ldr	r3, [pc, #180]	@ (800948c <_reclaim_reent+0xb8>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4283      	cmp	r3, r0
 80093da:	b570      	push	{r4, r5, r6, lr}
 80093dc:	4604      	mov	r4, r0
 80093de:	d053      	beq.n	8009488 <_reclaim_reent+0xb4>
 80093e0:	69c3      	ldr	r3, [r0, #28]
 80093e2:	b31b      	cbz	r3, 800942c <_reclaim_reent+0x58>
 80093e4:	68db      	ldr	r3, [r3, #12]
 80093e6:	b163      	cbz	r3, 8009402 <_reclaim_reent+0x2e>
 80093e8:	2500      	movs	r5, #0
 80093ea:	69e3      	ldr	r3, [r4, #28]
 80093ec:	68db      	ldr	r3, [r3, #12]
 80093ee:	5959      	ldr	r1, [r3, r5]
 80093f0:	b9b1      	cbnz	r1, 8009420 <_reclaim_reent+0x4c>
 80093f2:	3504      	adds	r5, #4
 80093f4:	2d80      	cmp	r5, #128	@ 0x80
 80093f6:	d1f8      	bne.n	80093ea <_reclaim_reent+0x16>
 80093f8:	69e3      	ldr	r3, [r4, #28]
 80093fa:	4620      	mov	r0, r4
 80093fc:	68d9      	ldr	r1, [r3, #12]
 80093fe:	f000 f8b9 	bl	8009574 <_free_r>
 8009402:	69e3      	ldr	r3, [r4, #28]
 8009404:	6819      	ldr	r1, [r3, #0]
 8009406:	b111      	cbz	r1, 800940e <_reclaim_reent+0x3a>
 8009408:	4620      	mov	r0, r4
 800940a:	f000 f8b3 	bl	8009574 <_free_r>
 800940e:	69e3      	ldr	r3, [r4, #28]
 8009410:	689d      	ldr	r5, [r3, #8]
 8009412:	b15d      	cbz	r5, 800942c <_reclaim_reent+0x58>
 8009414:	4629      	mov	r1, r5
 8009416:	4620      	mov	r0, r4
 8009418:	682d      	ldr	r5, [r5, #0]
 800941a:	f000 f8ab 	bl	8009574 <_free_r>
 800941e:	e7f8      	b.n	8009412 <_reclaim_reent+0x3e>
 8009420:	680e      	ldr	r6, [r1, #0]
 8009422:	4620      	mov	r0, r4
 8009424:	f000 f8a6 	bl	8009574 <_free_r>
 8009428:	4631      	mov	r1, r6
 800942a:	e7e1      	b.n	80093f0 <_reclaim_reent+0x1c>
 800942c:	6961      	ldr	r1, [r4, #20]
 800942e:	b111      	cbz	r1, 8009436 <_reclaim_reent+0x62>
 8009430:	4620      	mov	r0, r4
 8009432:	f000 f89f 	bl	8009574 <_free_r>
 8009436:	69e1      	ldr	r1, [r4, #28]
 8009438:	b111      	cbz	r1, 8009440 <_reclaim_reent+0x6c>
 800943a:	4620      	mov	r0, r4
 800943c:	f000 f89a 	bl	8009574 <_free_r>
 8009440:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009442:	b111      	cbz	r1, 800944a <_reclaim_reent+0x76>
 8009444:	4620      	mov	r0, r4
 8009446:	f000 f895 	bl	8009574 <_free_r>
 800944a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800944c:	b111      	cbz	r1, 8009454 <_reclaim_reent+0x80>
 800944e:	4620      	mov	r0, r4
 8009450:	f000 f890 	bl	8009574 <_free_r>
 8009454:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009456:	b111      	cbz	r1, 800945e <_reclaim_reent+0x8a>
 8009458:	4620      	mov	r0, r4
 800945a:	f000 f88b 	bl	8009574 <_free_r>
 800945e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009460:	b111      	cbz	r1, 8009468 <_reclaim_reent+0x94>
 8009462:	4620      	mov	r0, r4
 8009464:	f000 f886 	bl	8009574 <_free_r>
 8009468:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800946a:	b111      	cbz	r1, 8009472 <_reclaim_reent+0x9e>
 800946c:	4620      	mov	r0, r4
 800946e:	f000 f881 	bl	8009574 <_free_r>
 8009472:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009474:	b111      	cbz	r1, 800947c <_reclaim_reent+0xa8>
 8009476:	4620      	mov	r0, r4
 8009478:	f000 f87c 	bl	8009574 <_free_r>
 800947c:	6a23      	ldr	r3, [r4, #32]
 800947e:	b11b      	cbz	r3, 8009488 <_reclaim_reent+0xb4>
 8009480:	4620      	mov	r0, r4
 8009482:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009486:	4718      	bx	r3
 8009488:	bd70      	pop	{r4, r5, r6, pc}
 800948a:	bf00      	nop
 800948c:	2000001c 	.word	0x2000001c

08009490 <_lseek_r>:
 8009490:	b538      	push	{r3, r4, r5, lr}
 8009492:	4d07      	ldr	r5, [pc, #28]	@ (80094b0 <_lseek_r+0x20>)
 8009494:	4604      	mov	r4, r0
 8009496:	4608      	mov	r0, r1
 8009498:	4611      	mov	r1, r2
 800949a:	2200      	movs	r2, #0
 800949c:	602a      	str	r2, [r5, #0]
 800949e:	461a      	mov	r2, r3
 80094a0:	f7f8 f8cc 	bl	800163c <_lseek>
 80094a4:	1c43      	adds	r3, r0, #1
 80094a6:	d102      	bne.n	80094ae <_lseek_r+0x1e>
 80094a8:	682b      	ldr	r3, [r5, #0]
 80094aa:	b103      	cbz	r3, 80094ae <_lseek_r+0x1e>
 80094ac:	6023      	str	r3, [r4, #0]
 80094ae:	bd38      	pop	{r3, r4, r5, pc}
 80094b0:	200032dc 	.word	0x200032dc

080094b4 <_read_r>:
 80094b4:	b538      	push	{r3, r4, r5, lr}
 80094b6:	4d07      	ldr	r5, [pc, #28]	@ (80094d4 <_read_r+0x20>)
 80094b8:	4604      	mov	r4, r0
 80094ba:	4608      	mov	r0, r1
 80094bc:	4611      	mov	r1, r2
 80094be:	2200      	movs	r2, #0
 80094c0:	602a      	str	r2, [r5, #0]
 80094c2:	461a      	mov	r2, r3
 80094c4:	f7f8 f85a 	bl	800157c <_read>
 80094c8:	1c43      	adds	r3, r0, #1
 80094ca:	d102      	bne.n	80094d2 <_read_r+0x1e>
 80094cc:	682b      	ldr	r3, [r5, #0]
 80094ce:	b103      	cbz	r3, 80094d2 <_read_r+0x1e>
 80094d0:	6023      	str	r3, [r4, #0]
 80094d2:	bd38      	pop	{r3, r4, r5, pc}
 80094d4:	200032dc 	.word	0x200032dc

080094d8 <_write_r>:
 80094d8:	b538      	push	{r3, r4, r5, lr}
 80094da:	4d07      	ldr	r5, [pc, #28]	@ (80094f8 <_write_r+0x20>)
 80094dc:	4604      	mov	r4, r0
 80094de:	4608      	mov	r0, r1
 80094e0:	4611      	mov	r1, r2
 80094e2:	2200      	movs	r2, #0
 80094e4:	602a      	str	r2, [r5, #0]
 80094e6:	461a      	mov	r2, r3
 80094e8:	f7f8 f865 	bl	80015b6 <_write>
 80094ec:	1c43      	adds	r3, r0, #1
 80094ee:	d102      	bne.n	80094f6 <_write_r+0x1e>
 80094f0:	682b      	ldr	r3, [r5, #0]
 80094f2:	b103      	cbz	r3, 80094f6 <_write_r+0x1e>
 80094f4:	6023      	str	r3, [r4, #0]
 80094f6:	bd38      	pop	{r3, r4, r5, pc}
 80094f8:	200032dc 	.word	0x200032dc

080094fc <__errno>:
 80094fc:	4b01      	ldr	r3, [pc, #4]	@ (8009504 <__errno+0x8>)
 80094fe:	6818      	ldr	r0, [r3, #0]
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	2000001c 	.word	0x2000001c

08009508 <__libc_init_array>:
 8009508:	b570      	push	{r4, r5, r6, lr}
 800950a:	4d0d      	ldr	r5, [pc, #52]	@ (8009540 <__libc_init_array+0x38>)
 800950c:	4c0d      	ldr	r4, [pc, #52]	@ (8009544 <__libc_init_array+0x3c>)
 800950e:	1b64      	subs	r4, r4, r5
 8009510:	10a4      	asrs	r4, r4, #2
 8009512:	2600      	movs	r6, #0
 8009514:	42a6      	cmp	r6, r4
 8009516:	d109      	bne.n	800952c <__libc_init_array+0x24>
 8009518:	4d0b      	ldr	r5, [pc, #44]	@ (8009548 <__libc_init_array+0x40>)
 800951a:	4c0c      	ldr	r4, [pc, #48]	@ (800954c <__libc_init_array+0x44>)
 800951c:	f000 ff6c 	bl	800a3f8 <_init>
 8009520:	1b64      	subs	r4, r4, r5
 8009522:	10a4      	asrs	r4, r4, #2
 8009524:	2600      	movs	r6, #0
 8009526:	42a6      	cmp	r6, r4
 8009528:	d105      	bne.n	8009536 <__libc_init_array+0x2e>
 800952a:	bd70      	pop	{r4, r5, r6, pc}
 800952c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009530:	4798      	blx	r3
 8009532:	3601      	adds	r6, #1
 8009534:	e7ee      	b.n	8009514 <__libc_init_array+0xc>
 8009536:	f855 3b04 	ldr.w	r3, [r5], #4
 800953a:	4798      	blx	r3
 800953c:	3601      	adds	r6, #1
 800953e:	e7f2      	b.n	8009526 <__libc_init_array+0x1e>
 8009540:	0800a614 	.word	0x0800a614
 8009544:	0800a614 	.word	0x0800a614
 8009548:	0800a614 	.word	0x0800a614
 800954c:	0800a618 	.word	0x0800a618

08009550 <__retarget_lock_init_recursive>:
 8009550:	4770      	bx	lr

08009552 <__retarget_lock_acquire_recursive>:
 8009552:	4770      	bx	lr

08009554 <__retarget_lock_release_recursive>:
 8009554:	4770      	bx	lr

08009556 <memcpy>:
 8009556:	440a      	add	r2, r1
 8009558:	4291      	cmp	r1, r2
 800955a:	f100 33ff 	add.w	r3, r0, #4294967295
 800955e:	d100      	bne.n	8009562 <memcpy+0xc>
 8009560:	4770      	bx	lr
 8009562:	b510      	push	{r4, lr}
 8009564:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009568:	f803 4f01 	strb.w	r4, [r3, #1]!
 800956c:	4291      	cmp	r1, r2
 800956e:	d1f9      	bne.n	8009564 <memcpy+0xe>
 8009570:	bd10      	pop	{r4, pc}
	...

08009574 <_free_r>:
 8009574:	b538      	push	{r3, r4, r5, lr}
 8009576:	4605      	mov	r5, r0
 8009578:	2900      	cmp	r1, #0
 800957a:	d041      	beq.n	8009600 <_free_r+0x8c>
 800957c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009580:	1f0c      	subs	r4, r1, #4
 8009582:	2b00      	cmp	r3, #0
 8009584:	bfb8      	it	lt
 8009586:	18e4      	addlt	r4, r4, r3
 8009588:	f000 f8e0 	bl	800974c <__malloc_lock>
 800958c:	4a1d      	ldr	r2, [pc, #116]	@ (8009604 <_free_r+0x90>)
 800958e:	6813      	ldr	r3, [r2, #0]
 8009590:	b933      	cbnz	r3, 80095a0 <_free_r+0x2c>
 8009592:	6063      	str	r3, [r4, #4]
 8009594:	6014      	str	r4, [r2, #0]
 8009596:	4628      	mov	r0, r5
 8009598:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800959c:	f000 b8dc 	b.w	8009758 <__malloc_unlock>
 80095a0:	42a3      	cmp	r3, r4
 80095a2:	d908      	bls.n	80095b6 <_free_r+0x42>
 80095a4:	6820      	ldr	r0, [r4, #0]
 80095a6:	1821      	adds	r1, r4, r0
 80095a8:	428b      	cmp	r3, r1
 80095aa:	bf01      	itttt	eq
 80095ac:	6819      	ldreq	r1, [r3, #0]
 80095ae:	685b      	ldreq	r3, [r3, #4]
 80095b0:	1809      	addeq	r1, r1, r0
 80095b2:	6021      	streq	r1, [r4, #0]
 80095b4:	e7ed      	b.n	8009592 <_free_r+0x1e>
 80095b6:	461a      	mov	r2, r3
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	b10b      	cbz	r3, 80095c0 <_free_r+0x4c>
 80095bc:	42a3      	cmp	r3, r4
 80095be:	d9fa      	bls.n	80095b6 <_free_r+0x42>
 80095c0:	6811      	ldr	r1, [r2, #0]
 80095c2:	1850      	adds	r0, r2, r1
 80095c4:	42a0      	cmp	r0, r4
 80095c6:	d10b      	bne.n	80095e0 <_free_r+0x6c>
 80095c8:	6820      	ldr	r0, [r4, #0]
 80095ca:	4401      	add	r1, r0
 80095cc:	1850      	adds	r0, r2, r1
 80095ce:	4283      	cmp	r3, r0
 80095d0:	6011      	str	r1, [r2, #0]
 80095d2:	d1e0      	bne.n	8009596 <_free_r+0x22>
 80095d4:	6818      	ldr	r0, [r3, #0]
 80095d6:	685b      	ldr	r3, [r3, #4]
 80095d8:	6053      	str	r3, [r2, #4]
 80095da:	4408      	add	r0, r1
 80095dc:	6010      	str	r0, [r2, #0]
 80095de:	e7da      	b.n	8009596 <_free_r+0x22>
 80095e0:	d902      	bls.n	80095e8 <_free_r+0x74>
 80095e2:	230c      	movs	r3, #12
 80095e4:	602b      	str	r3, [r5, #0]
 80095e6:	e7d6      	b.n	8009596 <_free_r+0x22>
 80095e8:	6820      	ldr	r0, [r4, #0]
 80095ea:	1821      	adds	r1, r4, r0
 80095ec:	428b      	cmp	r3, r1
 80095ee:	bf04      	itt	eq
 80095f0:	6819      	ldreq	r1, [r3, #0]
 80095f2:	685b      	ldreq	r3, [r3, #4]
 80095f4:	6063      	str	r3, [r4, #4]
 80095f6:	bf04      	itt	eq
 80095f8:	1809      	addeq	r1, r1, r0
 80095fa:	6021      	streq	r1, [r4, #0]
 80095fc:	6054      	str	r4, [r2, #4]
 80095fe:	e7ca      	b.n	8009596 <_free_r+0x22>
 8009600:	bd38      	pop	{r3, r4, r5, pc}
 8009602:	bf00      	nop
 8009604:	200032e8 	.word	0x200032e8

08009608 <sbrk_aligned>:
 8009608:	b570      	push	{r4, r5, r6, lr}
 800960a:	4e0f      	ldr	r6, [pc, #60]	@ (8009648 <sbrk_aligned+0x40>)
 800960c:	460c      	mov	r4, r1
 800960e:	6831      	ldr	r1, [r6, #0]
 8009610:	4605      	mov	r5, r0
 8009612:	b911      	cbnz	r1, 800961a <sbrk_aligned+0x12>
 8009614:	f000 fe26 	bl	800a264 <_sbrk_r>
 8009618:	6030      	str	r0, [r6, #0]
 800961a:	4621      	mov	r1, r4
 800961c:	4628      	mov	r0, r5
 800961e:	f000 fe21 	bl	800a264 <_sbrk_r>
 8009622:	1c43      	adds	r3, r0, #1
 8009624:	d103      	bne.n	800962e <sbrk_aligned+0x26>
 8009626:	f04f 34ff 	mov.w	r4, #4294967295
 800962a:	4620      	mov	r0, r4
 800962c:	bd70      	pop	{r4, r5, r6, pc}
 800962e:	1cc4      	adds	r4, r0, #3
 8009630:	f024 0403 	bic.w	r4, r4, #3
 8009634:	42a0      	cmp	r0, r4
 8009636:	d0f8      	beq.n	800962a <sbrk_aligned+0x22>
 8009638:	1a21      	subs	r1, r4, r0
 800963a:	4628      	mov	r0, r5
 800963c:	f000 fe12 	bl	800a264 <_sbrk_r>
 8009640:	3001      	adds	r0, #1
 8009642:	d1f2      	bne.n	800962a <sbrk_aligned+0x22>
 8009644:	e7ef      	b.n	8009626 <sbrk_aligned+0x1e>
 8009646:	bf00      	nop
 8009648:	200032e4 	.word	0x200032e4

0800964c <_malloc_r>:
 800964c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009650:	1ccd      	adds	r5, r1, #3
 8009652:	f025 0503 	bic.w	r5, r5, #3
 8009656:	3508      	adds	r5, #8
 8009658:	2d0c      	cmp	r5, #12
 800965a:	bf38      	it	cc
 800965c:	250c      	movcc	r5, #12
 800965e:	2d00      	cmp	r5, #0
 8009660:	4606      	mov	r6, r0
 8009662:	db01      	blt.n	8009668 <_malloc_r+0x1c>
 8009664:	42a9      	cmp	r1, r5
 8009666:	d904      	bls.n	8009672 <_malloc_r+0x26>
 8009668:	230c      	movs	r3, #12
 800966a:	6033      	str	r3, [r6, #0]
 800966c:	2000      	movs	r0, #0
 800966e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009672:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009748 <_malloc_r+0xfc>
 8009676:	f000 f869 	bl	800974c <__malloc_lock>
 800967a:	f8d8 3000 	ldr.w	r3, [r8]
 800967e:	461c      	mov	r4, r3
 8009680:	bb44      	cbnz	r4, 80096d4 <_malloc_r+0x88>
 8009682:	4629      	mov	r1, r5
 8009684:	4630      	mov	r0, r6
 8009686:	f7ff ffbf 	bl	8009608 <sbrk_aligned>
 800968a:	1c43      	adds	r3, r0, #1
 800968c:	4604      	mov	r4, r0
 800968e:	d158      	bne.n	8009742 <_malloc_r+0xf6>
 8009690:	f8d8 4000 	ldr.w	r4, [r8]
 8009694:	4627      	mov	r7, r4
 8009696:	2f00      	cmp	r7, #0
 8009698:	d143      	bne.n	8009722 <_malloc_r+0xd6>
 800969a:	2c00      	cmp	r4, #0
 800969c:	d04b      	beq.n	8009736 <_malloc_r+0xea>
 800969e:	6823      	ldr	r3, [r4, #0]
 80096a0:	4639      	mov	r1, r7
 80096a2:	4630      	mov	r0, r6
 80096a4:	eb04 0903 	add.w	r9, r4, r3
 80096a8:	f000 fddc 	bl	800a264 <_sbrk_r>
 80096ac:	4581      	cmp	r9, r0
 80096ae:	d142      	bne.n	8009736 <_malloc_r+0xea>
 80096b0:	6821      	ldr	r1, [r4, #0]
 80096b2:	1a6d      	subs	r5, r5, r1
 80096b4:	4629      	mov	r1, r5
 80096b6:	4630      	mov	r0, r6
 80096b8:	f7ff ffa6 	bl	8009608 <sbrk_aligned>
 80096bc:	3001      	adds	r0, #1
 80096be:	d03a      	beq.n	8009736 <_malloc_r+0xea>
 80096c0:	6823      	ldr	r3, [r4, #0]
 80096c2:	442b      	add	r3, r5
 80096c4:	6023      	str	r3, [r4, #0]
 80096c6:	f8d8 3000 	ldr.w	r3, [r8]
 80096ca:	685a      	ldr	r2, [r3, #4]
 80096cc:	bb62      	cbnz	r2, 8009728 <_malloc_r+0xdc>
 80096ce:	f8c8 7000 	str.w	r7, [r8]
 80096d2:	e00f      	b.n	80096f4 <_malloc_r+0xa8>
 80096d4:	6822      	ldr	r2, [r4, #0]
 80096d6:	1b52      	subs	r2, r2, r5
 80096d8:	d420      	bmi.n	800971c <_malloc_r+0xd0>
 80096da:	2a0b      	cmp	r2, #11
 80096dc:	d917      	bls.n	800970e <_malloc_r+0xc2>
 80096de:	1961      	adds	r1, r4, r5
 80096e0:	42a3      	cmp	r3, r4
 80096e2:	6025      	str	r5, [r4, #0]
 80096e4:	bf18      	it	ne
 80096e6:	6059      	strne	r1, [r3, #4]
 80096e8:	6863      	ldr	r3, [r4, #4]
 80096ea:	bf08      	it	eq
 80096ec:	f8c8 1000 	streq.w	r1, [r8]
 80096f0:	5162      	str	r2, [r4, r5]
 80096f2:	604b      	str	r3, [r1, #4]
 80096f4:	4630      	mov	r0, r6
 80096f6:	f000 f82f 	bl	8009758 <__malloc_unlock>
 80096fa:	f104 000b 	add.w	r0, r4, #11
 80096fe:	1d23      	adds	r3, r4, #4
 8009700:	f020 0007 	bic.w	r0, r0, #7
 8009704:	1ac2      	subs	r2, r0, r3
 8009706:	bf1c      	itt	ne
 8009708:	1a1b      	subne	r3, r3, r0
 800970a:	50a3      	strne	r3, [r4, r2]
 800970c:	e7af      	b.n	800966e <_malloc_r+0x22>
 800970e:	6862      	ldr	r2, [r4, #4]
 8009710:	42a3      	cmp	r3, r4
 8009712:	bf0c      	ite	eq
 8009714:	f8c8 2000 	streq.w	r2, [r8]
 8009718:	605a      	strne	r2, [r3, #4]
 800971a:	e7eb      	b.n	80096f4 <_malloc_r+0xa8>
 800971c:	4623      	mov	r3, r4
 800971e:	6864      	ldr	r4, [r4, #4]
 8009720:	e7ae      	b.n	8009680 <_malloc_r+0x34>
 8009722:	463c      	mov	r4, r7
 8009724:	687f      	ldr	r7, [r7, #4]
 8009726:	e7b6      	b.n	8009696 <_malloc_r+0x4a>
 8009728:	461a      	mov	r2, r3
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	42a3      	cmp	r3, r4
 800972e:	d1fb      	bne.n	8009728 <_malloc_r+0xdc>
 8009730:	2300      	movs	r3, #0
 8009732:	6053      	str	r3, [r2, #4]
 8009734:	e7de      	b.n	80096f4 <_malloc_r+0xa8>
 8009736:	230c      	movs	r3, #12
 8009738:	6033      	str	r3, [r6, #0]
 800973a:	4630      	mov	r0, r6
 800973c:	f000 f80c 	bl	8009758 <__malloc_unlock>
 8009740:	e794      	b.n	800966c <_malloc_r+0x20>
 8009742:	6005      	str	r5, [r0, #0]
 8009744:	e7d6      	b.n	80096f4 <_malloc_r+0xa8>
 8009746:	bf00      	nop
 8009748:	200032e8 	.word	0x200032e8

0800974c <__malloc_lock>:
 800974c:	4801      	ldr	r0, [pc, #4]	@ (8009754 <__malloc_lock+0x8>)
 800974e:	f7ff bf00 	b.w	8009552 <__retarget_lock_acquire_recursive>
 8009752:	bf00      	nop
 8009754:	200032e0 	.word	0x200032e0

08009758 <__malloc_unlock>:
 8009758:	4801      	ldr	r0, [pc, #4]	@ (8009760 <__malloc_unlock+0x8>)
 800975a:	f7ff befb 	b.w	8009554 <__retarget_lock_release_recursive>
 800975e:	bf00      	nop
 8009760:	200032e0 	.word	0x200032e0

08009764 <__ssputs_r>:
 8009764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009768:	688e      	ldr	r6, [r1, #8]
 800976a:	461f      	mov	r7, r3
 800976c:	42be      	cmp	r6, r7
 800976e:	680b      	ldr	r3, [r1, #0]
 8009770:	4682      	mov	sl, r0
 8009772:	460c      	mov	r4, r1
 8009774:	4690      	mov	r8, r2
 8009776:	d82d      	bhi.n	80097d4 <__ssputs_r+0x70>
 8009778:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800977c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009780:	d026      	beq.n	80097d0 <__ssputs_r+0x6c>
 8009782:	6965      	ldr	r5, [r4, #20]
 8009784:	6909      	ldr	r1, [r1, #16]
 8009786:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800978a:	eba3 0901 	sub.w	r9, r3, r1
 800978e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009792:	1c7b      	adds	r3, r7, #1
 8009794:	444b      	add	r3, r9
 8009796:	106d      	asrs	r5, r5, #1
 8009798:	429d      	cmp	r5, r3
 800979a:	bf38      	it	cc
 800979c:	461d      	movcc	r5, r3
 800979e:	0553      	lsls	r3, r2, #21
 80097a0:	d527      	bpl.n	80097f2 <__ssputs_r+0x8e>
 80097a2:	4629      	mov	r1, r5
 80097a4:	f7ff ff52 	bl	800964c <_malloc_r>
 80097a8:	4606      	mov	r6, r0
 80097aa:	b360      	cbz	r0, 8009806 <__ssputs_r+0xa2>
 80097ac:	6921      	ldr	r1, [r4, #16]
 80097ae:	464a      	mov	r2, r9
 80097b0:	f7ff fed1 	bl	8009556 <memcpy>
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80097ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097be:	81a3      	strh	r3, [r4, #12]
 80097c0:	6126      	str	r6, [r4, #16]
 80097c2:	6165      	str	r5, [r4, #20]
 80097c4:	444e      	add	r6, r9
 80097c6:	eba5 0509 	sub.w	r5, r5, r9
 80097ca:	6026      	str	r6, [r4, #0]
 80097cc:	60a5      	str	r5, [r4, #8]
 80097ce:	463e      	mov	r6, r7
 80097d0:	42be      	cmp	r6, r7
 80097d2:	d900      	bls.n	80097d6 <__ssputs_r+0x72>
 80097d4:	463e      	mov	r6, r7
 80097d6:	6820      	ldr	r0, [r4, #0]
 80097d8:	4632      	mov	r2, r6
 80097da:	4641      	mov	r1, r8
 80097dc:	f000 fd28 	bl	800a230 <memmove>
 80097e0:	68a3      	ldr	r3, [r4, #8]
 80097e2:	1b9b      	subs	r3, r3, r6
 80097e4:	60a3      	str	r3, [r4, #8]
 80097e6:	6823      	ldr	r3, [r4, #0]
 80097e8:	4433      	add	r3, r6
 80097ea:	6023      	str	r3, [r4, #0]
 80097ec:	2000      	movs	r0, #0
 80097ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097f2:	462a      	mov	r2, r5
 80097f4:	f000 fd46 	bl	800a284 <_realloc_r>
 80097f8:	4606      	mov	r6, r0
 80097fa:	2800      	cmp	r0, #0
 80097fc:	d1e0      	bne.n	80097c0 <__ssputs_r+0x5c>
 80097fe:	6921      	ldr	r1, [r4, #16]
 8009800:	4650      	mov	r0, sl
 8009802:	f7ff feb7 	bl	8009574 <_free_r>
 8009806:	230c      	movs	r3, #12
 8009808:	f8ca 3000 	str.w	r3, [sl]
 800980c:	89a3      	ldrh	r3, [r4, #12]
 800980e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009812:	81a3      	strh	r3, [r4, #12]
 8009814:	f04f 30ff 	mov.w	r0, #4294967295
 8009818:	e7e9      	b.n	80097ee <__ssputs_r+0x8a>
	...

0800981c <_svfiprintf_r>:
 800981c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009820:	4698      	mov	r8, r3
 8009822:	898b      	ldrh	r3, [r1, #12]
 8009824:	061b      	lsls	r3, r3, #24
 8009826:	b09d      	sub	sp, #116	@ 0x74
 8009828:	4607      	mov	r7, r0
 800982a:	460d      	mov	r5, r1
 800982c:	4614      	mov	r4, r2
 800982e:	d510      	bpl.n	8009852 <_svfiprintf_r+0x36>
 8009830:	690b      	ldr	r3, [r1, #16]
 8009832:	b973      	cbnz	r3, 8009852 <_svfiprintf_r+0x36>
 8009834:	2140      	movs	r1, #64	@ 0x40
 8009836:	f7ff ff09 	bl	800964c <_malloc_r>
 800983a:	6028      	str	r0, [r5, #0]
 800983c:	6128      	str	r0, [r5, #16]
 800983e:	b930      	cbnz	r0, 800984e <_svfiprintf_r+0x32>
 8009840:	230c      	movs	r3, #12
 8009842:	603b      	str	r3, [r7, #0]
 8009844:	f04f 30ff 	mov.w	r0, #4294967295
 8009848:	b01d      	add	sp, #116	@ 0x74
 800984a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800984e:	2340      	movs	r3, #64	@ 0x40
 8009850:	616b      	str	r3, [r5, #20]
 8009852:	2300      	movs	r3, #0
 8009854:	9309      	str	r3, [sp, #36]	@ 0x24
 8009856:	2320      	movs	r3, #32
 8009858:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800985c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009860:	2330      	movs	r3, #48	@ 0x30
 8009862:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009a00 <_svfiprintf_r+0x1e4>
 8009866:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800986a:	f04f 0901 	mov.w	r9, #1
 800986e:	4623      	mov	r3, r4
 8009870:	469a      	mov	sl, r3
 8009872:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009876:	b10a      	cbz	r2, 800987c <_svfiprintf_r+0x60>
 8009878:	2a25      	cmp	r2, #37	@ 0x25
 800987a:	d1f9      	bne.n	8009870 <_svfiprintf_r+0x54>
 800987c:	ebba 0b04 	subs.w	fp, sl, r4
 8009880:	d00b      	beq.n	800989a <_svfiprintf_r+0x7e>
 8009882:	465b      	mov	r3, fp
 8009884:	4622      	mov	r2, r4
 8009886:	4629      	mov	r1, r5
 8009888:	4638      	mov	r0, r7
 800988a:	f7ff ff6b 	bl	8009764 <__ssputs_r>
 800988e:	3001      	adds	r0, #1
 8009890:	f000 80a7 	beq.w	80099e2 <_svfiprintf_r+0x1c6>
 8009894:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009896:	445a      	add	r2, fp
 8009898:	9209      	str	r2, [sp, #36]	@ 0x24
 800989a:	f89a 3000 	ldrb.w	r3, [sl]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	f000 809f 	beq.w	80099e2 <_svfiprintf_r+0x1c6>
 80098a4:	2300      	movs	r3, #0
 80098a6:	f04f 32ff 	mov.w	r2, #4294967295
 80098aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098ae:	f10a 0a01 	add.w	sl, sl, #1
 80098b2:	9304      	str	r3, [sp, #16]
 80098b4:	9307      	str	r3, [sp, #28]
 80098b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80098ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80098bc:	4654      	mov	r4, sl
 80098be:	2205      	movs	r2, #5
 80098c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c4:	484e      	ldr	r0, [pc, #312]	@ (8009a00 <_svfiprintf_r+0x1e4>)
 80098c6:	f7f6 fc83 	bl	80001d0 <memchr>
 80098ca:	9a04      	ldr	r2, [sp, #16]
 80098cc:	b9d8      	cbnz	r0, 8009906 <_svfiprintf_r+0xea>
 80098ce:	06d0      	lsls	r0, r2, #27
 80098d0:	bf44      	itt	mi
 80098d2:	2320      	movmi	r3, #32
 80098d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098d8:	0711      	lsls	r1, r2, #28
 80098da:	bf44      	itt	mi
 80098dc:	232b      	movmi	r3, #43	@ 0x2b
 80098de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098e2:	f89a 3000 	ldrb.w	r3, [sl]
 80098e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80098e8:	d015      	beq.n	8009916 <_svfiprintf_r+0xfa>
 80098ea:	9a07      	ldr	r2, [sp, #28]
 80098ec:	4654      	mov	r4, sl
 80098ee:	2000      	movs	r0, #0
 80098f0:	f04f 0c0a 	mov.w	ip, #10
 80098f4:	4621      	mov	r1, r4
 80098f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098fa:	3b30      	subs	r3, #48	@ 0x30
 80098fc:	2b09      	cmp	r3, #9
 80098fe:	d94b      	bls.n	8009998 <_svfiprintf_r+0x17c>
 8009900:	b1b0      	cbz	r0, 8009930 <_svfiprintf_r+0x114>
 8009902:	9207      	str	r2, [sp, #28]
 8009904:	e014      	b.n	8009930 <_svfiprintf_r+0x114>
 8009906:	eba0 0308 	sub.w	r3, r0, r8
 800990a:	fa09 f303 	lsl.w	r3, r9, r3
 800990e:	4313      	orrs	r3, r2
 8009910:	9304      	str	r3, [sp, #16]
 8009912:	46a2      	mov	sl, r4
 8009914:	e7d2      	b.n	80098bc <_svfiprintf_r+0xa0>
 8009916:	9b03      	ldr	r3, [sp, #12]
 8009918:	1d19      	adds	r1, r3, #4
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	9103      	str	r1, [sp, #12]
 800991e:	2b00      	cmp	r3, #0
 8009920:	bfbb      	ittet	lt
 8009922:	425b      	neglt	r3, r3
 8009924:	f042 0202 	orrlt.w	r2, r2, #2
 8009928:	9307      	strge	r3, [sp, #28]
 800992a:	9307      	strlt	r3, [sp, #28]
 800992c:	bfb8      	it	lt
 800992e:	9204      	strlt	r2, [sp, #16]
 8009930:	7823      	ldrb	r3, [r4, #0]
 8009932:	2b2e      	cmp	r3, #46	@ 0x2e
 8009934:	d10a      	bne.n	800994c <_svfiprintf_r+0x130>
 8009936:	7863      	ldrb	r3, [r4, #1]
 8009938:	2b2a      	cmp	r3, #42	@ 0x2a
 800993a:	d132      	bne.n	80099a2 <_svfiprintf_r+0x186>
 800993c:	9b03      	ldr	r3, [sp, #12]
 800993e:	1d1a      	adds	r2, r3, #4
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	9203      	str	r2, [sp, #12]
 8009944:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009948:	3402      	adds	r4, #2
 800994a:	9305      	str	r3, [sp, #20]
 800994c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009a10 <_svfiprintf_r+0x1f4>
 8009950:	7821      	ldrb	r1, [r4, #0]
 8009952:	2203      	movs	r2, #3
 8009954:	4650      	mov	r0, sl
 8009956:	f7f6 fc3b 	bl	80001d0 <memchr>
 800995a:	b138      	cbz	r0, 800996c <_svfiprintf_r+0x150>
 800995c:	9b04      	ldr	r3, [sp, #16]
 800995e:	eba0 000a 	sub.w	r0, r0, sl
 8009962:	2240      	movs	r2, #64	@ 0x40
 8009964:	4082      	lsls	r2, r0
 8009966:	4313      	orrs	r3, r2
 8009968:	3401      	adds	r4, #1
 800996a:	9304      	str	r3, [sp, #16]
 800996c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009970:	4824      	ldr	r0, [pc, #144]	@ (8009a04 <_svfiprintf_r+0x1e8>)
 8009972:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009976:	2206      	movs	r2, #6
 8009978:	f7f6 fc2a 	bl	80001d0 <memchr>
 800997c:	2800      	cmp	r0, #0
 800997e:	d036      	beq.n	80099ee <_svfiprintf_r+0x1d2>
 8009980:	4b21      	ldr	r3, [pc, #132]	@ (8009a08 <_svfiprintf_r+0x1ec>)
 8009982:	bb1b      	cbnz	r3, 80099cc <_svfiprintf_r+0x1b0>
 8009984:	9b03      	ldr	r3, [sp, #12]
 8009986:	3307      	adds	r3, #7
 8009988:	f023 0307 	bic.w	r3, r3, #7
 800998c:	3308      	adds	r3, #8
 800998e:	9303      	str	r3, [sp, #12]
 8009990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009992:	4433      	add	r3, r6
 8009994:	9309      	str	r3, [sp, #36]	@ 0x24
 8009996:	e76a      	b.n	800986e <_svfiprintf_r+0x52>
 8009998:	fb0c 3202 	mla	r2, ip, r2, r3
 800999c:	460c      	mov	r4, r1
 800999e:	2001      	movs	r0, #1
 80099a0:	e7a8      	b.n	80098f4 <_svfiprintf_r+0xd8>
 80099a2:	2300      	movs	r3, #0
 80099a4:	3401      	adds	r4, #1
 80099a6:	9305      	str	r3, [sp, #20]
 80099a8:	4619      	mov	r1, r3
 80099aa:	f04f 0c0a 	mov.w	ip, #10
 80099ae:	4620      	mov	r0, r4
 80099b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099b4:	3a30      	subs	r2, #48	@ 0x30
 80099b6:	2a09      	cmp	r2, #9
 80099b8:	d903      	bls.n	80099c2 <_svfiprintf_r+0x1a6>
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d0c6      	beq.n	800994c <_svfiprintf_r+0x130>
 80099be:	9105      	str	r1, [sp, #20]
 80099c0:	e7c4      	b.n	800994c <_svfiprintf_r+0x130>
 80099c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80099c6:	4604      	mov	r4, r0
 80099c8:	2301      	movs	r3, #1
 80099ca:	e7f0      	b.n	80099ae <_svfiprintf_r+0x192>
 80099cc:	ab03      	add	r3, sp, #12
 80099ce:	9300      	str	r3, [sp, #0]
 80099d0:	462a      	mov	r2, r5
 80099d2:	4b0e      	ldr	r3, [pc, #56]	@ (8009a0c <_svfiprintf_r+0x1f0>)
 80099d4:	a904      	add	r1, sp, #16
 80099d6:	4638      	mov	r0, r7
 80099d8:	f3af 8000 	nop.w
 80099dc:	1c42      	adds	r2, r0, #1
 80099de:	4606      	mov	r6, r0
 80099e0:	d1d6      	bne.n	8009990 <_svfiprintf_r+0x174>
 80099e2:	89ab      	ldrh	r3, [r5, #12]
 80099e4:	065b      	lsls	r3, r3, #25
 80099e6:	f53f af2d 	bmi.w	8009844 <_svfiprintf_r+0x28>
 80099ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80099ec:	e72c      	b.n	8009848 <_svfiprintf_r+0x2c>
 80099ee:	ab03      	add	r3, sp, #12
 80099f0:	9300      	str	r3, [sp, #0]
 80099f2:	462a      	mov	r2, r5
 80099f4:	4b05      	ldr	r3, [pc, #20]	@ (8009a0c <_svfiprintf_r+0x1f0>)
 80099f6:	a904      	add	r1, sp, #16
 80099f8:	4638      	mov	r0, r7
 80099fa:	f000 f9bb 	bl	8009d74 <_printf_i>
 80099fe:	e7ed      	b.n	80099dc <_svfiprintf_r+0x1c0>
 8009a00:	0800a5d8 	.word	0x0800a5d8
 8009a04:	0800a5e2 	.word	0x0800a5e2
 8009a08:	00000000 	.word	0x00000000
 8009a0c:	08009765 	.word	0x08009765
 8009a10:	0800a5de 	.word	0x0800a5de

08009a14 <__sfputc_r>:
 8009a14:	6893      	ldr	r3, [r2, #8]
 8009a16:	3b01      	subs	r3, #1
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	b410      	push	{r4}
 8009a1c:	6093      	str	r3, [r2, #8]
 8009a1e:	da08      	bge.n	8009a32 <__sfputc_r+0x1e>
 8009a20:	6994      	ldr	r4, [r2, #24]
 8009a22:	42a3      	cmp	r3, r4
 8009a24:	db01      	blt.n	8009a2a <__sfputc_r+0x16>
 8009a26:	290a      	cmp	r1, #10
 8009a28:	d103      	bne.n	8009a32 <__sfputc_r+0x1e>
 8009a2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a2e:	f000 bb6b 	b.w	800a108 <__swbuf_r>
 8009a32:	6813      	ldr	r3, [r2, #0]
 8009a34:	1c58      	adds	r0, r3, #1
 8009a36:	6010      	str	r0, [r2, #0]
 8009a38:	7019      	strb	r1, [r3, #0]
 8009a3a:	4608      	mov	r0, r1
 8009a3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a40:	4770      	bx	lr

08009a42 <__sfputs_r>:
 8009a42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a44:	4606      	mov	r6, r0
 8009a46:	460f      	mov	r7, r1
 8009a48:	4614      	mov	r4, r2
 8009a4a:	18d5      	adds	r5, r2, r3
 8009a4c:	42ac      	cmp	r4, r5
 8009a4e:	d101      	bne.n	8009a54 <__sfputs_r+0x12>
 8009a50:	2000      	movs	r0, #0
 8009a52:	e007      	b.n	8009a64 <__sfputs_r+0x22>
 8009a54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a58:	463a      	mov	r2, r7
 8009a5a:	4630      	mov	r0, r6
 8009a5c:	f7ff ffda 	bl	8009a14 <__sfputc_r>
 8009a60:	1c43      	adds	r3, r0, #1
 8009a62:	d1f3      	bne.n	8009a4c <__sfputs_r+0xa>
 8009a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a68 <_vfiprintf_r>:
 8009a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a6c:	460d      	mov	r5, r1
 8009a6e:	b09d      	sub	sp, #116	@ 0x74
 8009a70:	4614      	mov	r4, r2
 8009a72:	4698      	mov	r8, r3
 8009a74:	4606      	mov	r6, r0
 8009a76:	b118      	cbz	r0, 8009a80 <_vfiprintf_r+0x18>
 8009a78:	6a03      	ldr	r3, [r0, #32]
 8009a7a:	b90b      	cbnz	r3, 8009a80 <_vfiprintf_r+0x18>
 8009a7c:	f7ff fbd0 	bl	8009220 <__sinit>
 8009a80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a82:	07d9      	lsls	r1, r3, #31
 8009a84:	d405      	bmi.n	8009a92 <_vfiprintf_r+0x2a>
 8009a86:	89ab      	ldrh	r3, [r5, #12]
 8009a88:	059a      	lsls	r2, r3, #22
 8009a8a:	d402      	bmi.n	8009a92 <_vfiprintf_r+0x2a>
 8009a8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a8e:	f7ff fd60 	bl	8009552 <__retarget_lock_acquire_recursive>
 8009a92:	89ab      	ldrh	r3, [r5, #12]
 8009a94:	071b      	lsls	r3, r3, #28
 8009a96:	d501      	bpl.n	8009a9c <_vfiprintf_r+0x34>
 8009a98:	692b      	ldr	r3, [r5, #16]
 8009a9a:	b99b      	cbnz	r3, 8009ac4 <_vfiprintf_r+0x5c>
 8009a9c:	4629      	mov	r1, r5
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	f000 fb70 	bl	800a184 <__swsetup_r>
 8009aa4:	b170      	cbz	r0, 8009ac4 <_vfiprintf_r+0x5c>
 8009aa6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009aa8:	07dc      	lsls	r4, r3, #31
 8009aaa:	d504      	bpl.n	8009ab6 <_vfiprintf_r+0x4e>
 8009aac:	f04f 30ff 	mov.w	r0, #4294967295
 8009ab0:	b01d      	add	sp, #116	@ 0x74
 8009ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ab6:	89ab      	ldrh	r3, [r5, #12]
 8009ab8:	0598      	lsls	r0, r3, #22
 8009aba:	d4f7      	bmi.n	8009aac <_vfiprintf_r+0x44>
 8009abc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009abe:	f7ff fd49 	bl	8009554 <__retarget_lock_release_recursive>
 8009ac2:	e7f3      	b.n	8009aac <_vfiprintf_r+0x44>
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac8:	2320      	movs	r3, #32
 8009aca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ace:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ad2:	2330      	movs	r3, #48	@ 0x30
 8009ad4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009c84 <_vfiprintf_r+0x21c>
 8009ad8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009adc:	f04f 0901 	mov.w	r9, #1
 8009ae0:	4623      	mov	r3, r4
 8009ae2:	469a      	mov	sl, r3
 8009ae4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ae8:	b10a      	cbz	r2, 8009aee <_vfiprintf_r+0x86>
 8009aea:	2a25      	cmp	r2, #37	@ 0x25
 8009aec:	d1f9      	bne.n	8009ae2 <_vfiprintf_r+0x7a>
 8009aee:	ebba 0b04 	subs.w	fp, sl, r4
 8009af2:	d00b      	beq.n	8009b0c <_vfiprintf_r+0xa4>
 8009af4:	465b      	mov	r3, fp
 8009af6:	4622      	mov	r2, r4
 8009af8:	4629      	mov	r1, r5
 8009afa:	4630      	mov	r0, r6
 8009afc:	f7ff ffa1 	bl	8009a42 <__sfputs_r>
 8009b00:	3001      	adds	r0, #1
 8009b02:	f000 80a7 	beq.w	8009c54 <_vfiprintf_r+0x1ec>
 8009b06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b08:	445a      	add	r2, fp
 8009b0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b0c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	f000 809f 	beq.w	8009c54 <_vfiprintf_r+0x1ec>
 8009b16:	2300      	movs	r3, #0
 8009b18:	f04f 32ff 	mov.w	r2, #4294967295
 8009b1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b20:	f10a 0a01 	add.w	sl, sl, #1
 8009b24:	9304      	str	r3, [sp, #16]
 8009b26:	9307      	str	r3, [sp, #28]
 8009b28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b2e:	4654      	mov	r4, sl
 8009b30:	2205      	movs	r2, #5
 8009b32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b36:	4853      	ldr	r0, [pc, #332]	@ (8009c84 <_vfiprintf_r+0x21c>)
 8009b38:	f7f6 fb4a 	bl	80001d0 <memchr>
 8009b3c:	9a04      	ldr	r2, [sp, #16]
 8009b3e:	b9d8      	cbnz	r0, 8009b78 <_vfiprintf_r+0x110>
 8009b40:	06d1      	lsls	r1, r2, #27
 8009b42:	bf44      	itt	mi
 8009b44:	2320      	movmi	r3, #32
 8009b46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b4a:	0713      	lsls	r3, r2, #28
 8009b4c:	bf44      	itt	mi
 8009b4e:	232b      	movmi	r3, #43	@ 0x2b
 8009b50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b54:	f89a 3000 	ldrb.w	r3, [sl]
 8009b58:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b5a:	d015      	beq.n	8009b88 <_vfiprintf_r+0x120>
 8009b5c:	9a07      	ldr	r2, [sp, #28]
 8009b5e:	4654      	mov	r4, sl
 8009b60:	2000      	movs	r0, #0
 8009b62:	f04f 0c0a 	mov.w	ip, #10
 8009b66:	4621      	mov	r1, r4
 8009b68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b6c:	3b30      	subs	r3, #48	@ 0x30
 8009b6e:	2b09      	cmp	r3, #9
 8009b70:	d94b      	bls.n	8009c0a <_vfiprintf_r+0x1a2>
 8009b72:	b1b0      	cbz	r0, 8009ba2 <_vfiprintf_r+0x13a>
 8009b74:	9207      	str	r2, [sp, #28]
 8009b76:	e014      	b.n	8009ba2 <_vfiprintf_r+0x13a>
 8009b78:	eba0 0308 	sub.w	r3, r0, r8
 8009b7c:	fa09 f303 	lsl.w	r3, r9, r3
 8009b80:	4313      	orrs	r3, r2
 8009b82:	9304      	str	r3, [sp, #16]
 8009b84:	46a2      	mov	sl, r4
 8009b86:	e7d2      	b.n	8009b2e <_vfiprintf_r+0xc6>
 8009b88:	9b03      	ldr	r3, [sp, #12]
 8009b8a:	1d19      	adds	r1, r3, #4
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	9103      	str	r1, [sp, #12]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	bfbb      	ittet	lt
 8009b94:	425b      	neglt	r3, r3
 8009b96:	f042 0202 	orrlt.w	r2, r2, #2
 8009b9a:	9307      	strge	r3, [sp, #28]
 8009b9c:	9307      	strlt	r3, [sp, #28]
 8009b9e:	bfb8      	it	lt
 8009ba0:	9204      	strlt	r2, [sp, #16]
 8009ba2:	7823      	ldrb	r3, [r4, #0]
 8009ba4:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ba6:	d10a      	bne.n	8009bbe <_vfiprintf_r+0x156>
 8009ba8:	7863      	ldrb	r3, [r4, #1]
 8009baa:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bac:	d132      	bne.n	8009c14 <_vfiprintf_r+0x1ac>
 8009bae:	9b03      	ldr	r3, [sp, #12]
 8009bb0:	1d1a      	adds	r2, r3, #4
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	9203      	str	r2, [sp, #12]
 8009bb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bba:	3402      	adds	r4, #2
 8009bbc:	9305      	str	r3, [sp, #20]
 8009bbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009c94 <_vfiprintf_r+0x22c>
 8009bc2:	7821      	ldrb	r1, [r4, #0]
 8009bc4:	2203      	movs	r2, #3
 8009bc6:	4650      	mov	r0, sl
 8009bc8:	f7f6 fb02 	bl	80001d0 <memchr>
 8009bcc:	b138      	cbz	r0, 8009bde <_vfiprintf_r+0x176>
 8009bce:	9b04      	ldr	r3, [sp, #16]
 8009bd0:	eba0 000a 	sub.w	r0, r0, sl
 8009bd4:	2240      	movs	r2, #64	@ 0x40
 8009bd6:	4082      	lsls	r2, r0
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	3401      	adds	r4, #1
 8009bdc:	9304      	str	r3, [sp, #16]
 8009bde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009be2:	4829      	ldr	r0, [pc, #164]	@ (8009c88 <_vfiprintf_r+0x220>)
 8009be4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009be8:	2206      	movs	r2, #6
 8009bea:	f7f6 faf1 	bl	80001d0 <memchr>
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	d03f      	beq.n	8009c72 <_vfiprintf_r+0x20a>
 8009bf2:	4b26      	ldr	r3, [pc, #152]	@ (8009c8c <_vfiprintf_r+0x224>)
 8009bf4:	bb1b      	cbnz	r3, 8009c3e <_vfiprintf_r+0x1d6>
 8009bf6:	9b03      	ldr	r3, [sp, #12]
 8009bf8:	3307      	adds	r3, #7
 8009bfa:	f023 0307 	bic.w	r3, r3, #7
 8009bfe:	3308      	adds	r3, #8
 8009c00:	9303      	str	r3, [sp, #12]
 8009c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c04:	443b      	add	r3, r7
 8009c06:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c08:	e76a      	b.n	8009ae0 <_vfiprintf_r+0x78>
 8009c0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c0e:	460c      	mov	r4, r1
 8009c10:	2001      	movs	r0, #1
 8009c12:	e7a8      	b.n	8009b66 <_vfiprintf_r+0xfe>
 8009c14:	2300      	movs	r3, #0
 8009c16:	3401      	adds	r4, #1
 8009c18:	9305      	str	r3, [sp, #20]
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	f04f 0c0a 	mov.w	ip, #10
 8009c20:	4620      	mov	r0, r4
 8009c22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c26:	3a30      	subs	r2, #48	@ 0x30
 8009c28:	2a09      	cmp	r2, #9
 8009c2a:	d903      	bls.n	8009c34 <_vfiprintf_r+0x1cc>
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d0c6      	beq.n	8009bbe <_vfiprintf_r+0x156>
 8009c30:	9105      	str	r1, [sp, #20]
 8009c32:	e7c4      	b.n	8009bbe <_vfiprintf_r+0x156>
 8009c34:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c38:	4604      	mov	r4, r0
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	e7f0      	b.n	8009c20 <_vfiprintf_r+0x1b8>
 8009c3e:	ab03      	add	r3, sp, #12
 8009c40:	9300      	str	r3, [sp, #0]
 8009c42:	462a      	mov	r2, r5
 8009c44:	4b12      	ldr	r3, [pc, #72]	@ (8009c90 <_vfiprintf_r+0x228>)
 8009c46:	a904      	add	r1, sp, #16
 8009c48:	4630      	mov	r0, r6
 8009c4a:	f3af 8000 	nop.w
 8009c4e:	4607      	mov	r7, r0
 8009c50:	1c78      	adds	r0, r7, #1
 8009c52:	d1d6      	bne.n	8009c02 <_vfiprintf_r+0x19a>
 8009c54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c56:	07d9      	lsls	r1, r3, #31
 8009c58:	d405      	bmi.n	8009c66 <_vfiprintf_r+0x1fe>
 8009c5a:	89ab      	ldrh	r3, [r5, #12]
 8009c5c:	059a      	lsls	r2, r3, #22
 8009c5e:	d402      	bmi.n	8009c66 <_vfiprintf_r+0x1fe>
 8009c60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c62:	f7ff fc77 	bl	8009554 <__retarget_lock_release_recursive>
 8009c66:	89ab      	ldrh	r3, [r5, #12]
 8009c68:	065b      	lsls	r3, r3, #25
 8009c6a:	f53f af1f 	bmi.w	8009aac <_vfiprintf_r+0x44>
 8009c6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c70:	e71e      	b.n	8009ab0 <_vfiprintf_r+0x48>
 8009c72:	ab03      	add	r3, sp, #12
 8009c74:	9300      	str	r3, [sp, #0]
 8009c76:	462a      	mov	r2, r5
 8009c78:	4b05      	ldr	r3, [pc, #20]	@ (8009c90 <_vfiprintf_r+0x228>)
 8009c7a:	a904      	add	r1, sp, #16
 8009c7c:	4630      	mov	r0, r6
 8009c7e:	f000 f879 	bl	8009d74 <_printf_i>
 8009c82:	e7e4      	b.n	8009c4e <_vfiprintf_r+0x1e6>
 8009c84:	0800a5d8 	.word	0x0800a5d8
 8009c88:	0800a5e2 	.word	0x0800a5e2
 8009c8c:	00000000 	.word	0x00000000
 8009c90:	08009a43 	.word	0x08009a43
 8009c94:	0800a5de 	.word	0x0800a5de

08009c98 <_printf_common>:
 8009c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c9c:	4616      	mov	r6, r2
 8009c9e:	4698      	mov	r8, r3
 8009ca0:	688a      	ldr	r2, [r1, #8]
 8009ca2:	690b      	ldr	r3, [r1, #16]
 8009ca4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	bfb8      	it	lt
 8009cac:	4613      	movlt	r3, r2
 8009cae:	6033      	str	r3, [r6, #0]
 8009cb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009cb4:	4607      	mov	r7, r0
 8009cb6:	460c      	mov	r4, r1
 8009cb8:	b10a      	cbz	r2, 8009cbe <_printf_common+0x26>
 8009cba:	3301      	adds	r3, #1
 8009cbc:	6033      	str	r3, [r6, #0]
 8009cbe:	6823      	ldr	r3, [r4, #0]
 8009cc0:	0699      	lsls	r1, r3, #26
 8009cc2:	bf42      	ittt	mi
 8009cc4:	6833      	ldrmi	r3, [r6, #0]
 8009cc6:	3302      	addmi	r3, #2
 8009cc8:	6033      	strmi	r3, [r6, #0]
 8009cca:	6825      	ldr	r5, [r4, #0]
 8009ccc:	f015 0506 	ands.w	r5, r5, #6
 8009cd0:	d106      	bne.n	8009ce0 <_printf_common+0x48>
 8009cd2:	f104 0a19 	add.w	sl, r4, #25
 8009cd6:	68e3      	ldr	r3, [r4, #12]
 8009cd8:	6832      	ldr	r2, [r6, #0]
 8009cda:	1a9b      	subs	r3, r3, r2
 8009cdc:	42ab      	cmp	r3, r5
 8009cde:	dc26      	bgt.n	8009d2e <_printf_common+0x96>
 8009ce0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ce4:	6822      	ldr	r2, [r4, #0]
 8009ce6:	3b00      	subs	r3, #0
 8009ce8:	bf18      	it	ne
 8009cea:	2301      	movne	r3, #1
 8009cec:	0692      	lsls	r2, r2, #26
 8009cee:	d42b      	bmi.n	8009d48 <_printf_common+0xb0>
 8009cf0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009cf4:	4641      	mov	r1, r8
 8009cf6:	4638      	mov	r0, r7
 8009cf8:	47c8      	blx	r9
 8009cfa:	3001      	adds	r0, #1
 8009cfc:	d01e      	beq.n	8009d3c <_printf_common+0xa4>
 8009cfe:	6823      	ldr	r3, [r4, #0]
 8009d00:	6922      	ldr	r2, [r4, #16]
 8009d02:	f003 0306 	and.w	r3, r3, #6
 8009d06:	2b04      	cmp	r3, #4
 8009d08:	bf02      	ittt	eq
 8009d0a:	68e5      	ldreq	r5, [r4, #12]
 8009d0c:	6833      	ldreq	r3, [r6, #0]
 8009d0e:	1aed      	subeq	r5, r5, r3
 8009d10:	68a3      	ldr	r3, [r4, #8]
 8009d12:	bf0c      	ite	eq
 8009d14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d18:	2500      	movne	r5, #0
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	bfc4      	itt	gt
 8009d1e:	1a9b      	subgt	r3, r3, r2
 8009d20:	18ed      	addgt	r5, r5, r3
 8009d22:	2600      	movs	r6, #0
 8009d24:	341a      	adds	r4, #26
 8009d26:	42b5      	cmp	r5, r6
 8009d28:	d11a      	bne.n	8009d60 <_printf_common+0xc8>
 8009d2a:	2000      	movs	r0, #0
 8009d2c:	e008      	b.n	8009d40 <_printf_common+0xa8>
 8009d2e:	2301      	movs	r3, #1
 8009d30:	4652      	mov	r2, sl
 8009d32:	4641      	mov	r1, r8
 8009d34:	4638      	mov	r0, r7
 8009d36:	47c8      	blx	r9
 8009d38:	3001      	adds	r0, #1
 8009d3a:	d103      	bne.n	8009d44 <_printf_common+0xac>
 8009d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d44:	3501      	adds	r5, #1
 8009d46:	e7c6      	b.n	8009cd6 <_printf_common+0x3e>
 8009d48:	18e1      	adds	r1, r4, r3
 8009d4a:	1c5a      	adds	r2, r3, #1
 8009d4c:	2030      	movs	r0, #48	@ 0x30
 8009d4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009d52:	4422      	add	r2, r4
 8009d54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009d58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009d5c:	3302      	adds	r3, #2
 8009d5e:	e7c7      	b.n	8009cf0 <_printf_common+0x58>
 8009d60:	2301      	movs	r3, #1
 8009d62:	4622      	mov	r2, r4
 8009d64:	4641      	mov	r1, r8
 8009d66:	4638      	mov	r0, r7
 8009d68:	47c8      	blx	r9
 8009d6a:	3001      	adds	r0, #1
 8009d6c:	d0e6      	beq.n	8009d3c <_printf_common+0xa4>
 8009d6e:	3601      	adds	r6, #1
 8009d70:	e7d9      	b.n	8009d26 <_printf_common+0x8e>
	...

08009d74 <_printf_i>:
 8009d74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d78:	7e0f      	ldrb	r7, [r1, #24]
 8009d7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009d7c:	2f78      	cmp	r7, #120	@ 0x78
 8009d7e:	4691      	mov	r9, r2
 8009d80:	4680      	mov	r8, r0
 8009d82:	460c      	mov	r4, r1
 8009d84:	469a      	mov	sl, r3
 8009d86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009d8a:	d807      	bhi.n	8009d9c <_printf_i+0x28>
 8009d8c:	2f62      	cmp	r7, #98	@ 0x62
 8009d8e:	d80a      	bhi.n	8009da6 <_printf_i+0x32>
 8009d90:	2f00      	cmp	r7, #0
 8009d92:	f000 80d1 	beq.w	8009f38 <_printf_i+0x1c4>
 8009d96:	2f58      	cmp	r7, #88	@ 0x58
 8009d98:	f000 80b8 	beq.w	8009f0c <_printf_i+0x198>
 8009d9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009da0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009da4:	e03a      	b.n	8009e1c <_printf_i+0xa8>
 8009da6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009daa:	2b15      	cmp	r3, #21
 8009dac:	d8f6      	bhi.n	8009d9c <_printf_i+0x28>
 8009dae:	a101      	add	r1, pc, #4	@ (adr r1, 8009db4 <_printf_i+0x40>)
 8009db0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009db4:	08009e0d 	.word	0x08009e0d
 8009db8:	08009e21 	.word	0x08009e21
 8009dbc:	08009d9d 	.word	0x08009d9d
 8009dc0:	08009d9d 	.word	0x08009d9d
 8009dc4:	08009d9d 	.word	0x08009d9d
 8009dc8:	08009d9d 	.word	0x08009d9d
 8009dcc:	08009e21 	.word	0x08009e21
 8009dd0:	08009d9d 	.word	0x08009d9d
 8009dd4:	08009d9d 	.word	0x08009d9d
 8009dd8:	08009d9d 	.word	0x08009d9d
 8009ddc:	08009d9d 	.word	0x08009d9d
 8009de0:	08009f1f 	.word	0x08009f1f
 8009de4:	08009e4b 	.word	0x08009e4b
 8009de8:	08009ed9 	.word	0x08009ed9
 8009dec:	08009d9d 	.word	0x08009d9d
 8009df0:	08009d9d 	.word	0x08009d9d
 8009df4:	08009f41 	.word	0x08009f41
 8009df8:	08009d9d 	.word	0x08009d9d
 8009dfc:	08009e4b 	.word	0x08009e4b
 8009e00:	08009d9d 	.word	0x08009d9d
 8009e04:	08009d9d 	.word	0x08009d9d
 8009e08:	08009ee1 	.word	0x08009ee1
 8009e0c:	6833      	ldr	r3, [r6, #0]
 8009e0e:	1d1a      	adds	r2, r3, #4
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	6032      	str	r2, [r6, #0]
 8009e14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	e09c      	b.n	8009f5a <_printf_i+0x1e6>
 8009e20:	6833      	ldr	r3, [r6, #0]
 8009e22:	6820      	ldr	r0, [r4, #0]
 8009e24:	1d19      	adds	r1, r3, #4
 8009e26:	6031      	str	r1, [r6, #0]
 8009e28:	0606      	lsls	r6, r0, #24
 8009e2a:	d501      	bpl.n	8009e30 <_printf_i+0xbc>
 8009e2c:	681d      	ldr	r5, [r3, #0]
 8009e2e:	e003      	b.n	8009e38 <_printf_i+0xc4>
 8009e30:	0645      	lsls	r5, r0, #25
 8009e32:	d5fb      	bpl.n	8009e2c <_printf_i+0xb8>
 8009e34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009e38:	2d00      	cmp	r5, #0
 8009e3a:	da03      	bge.n	8009e44 <_printf_i+0xd0>
 8009e3c:	232d      	movs	r3, #45	@ 0x2d
 8009e3e:	426d      	negs	r5, r5
 8009e40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e44:	4858      	ldr	r0, [pc, #352]	@ (8009fa8 <_printf_i+0x234>)
 8009e46:	230a      	movs	r3, #10
 8009e48:	e011      	b.n	8009e6e <_printf_i+0xfa>
 8009e4a:	6821      	ldr	r1, [r4, #0]
 8009e4c:	6833      	ldr	r3, [r6, #0]
 8009e4e:	0608      	lsls	r0, r1, #24
 8009e50:	f853 5b04 	ldr.w	r5, [r3], #4
 8009e54:	d402      	bmi.n	8009e5c <_printf_i+0xe8>
 8009e56:	0649      	lsls	r1, r1, #25
 8009e58:	bf48      	it	mi
 8009e5a:	b2ad      	uxthmi	r5, r5
 8009e5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009e5e:	4852      	ldr	r0, [pc, #328]	@ (8009fa8 <_printf_i+0x234>)
 8009e60:	6033      	str	r3, [r6, #0]
 8009e62:	bf14      	ite	ne
 8009e64:	230a      	movne	r3, #10
 8009e66:	2308      	moveq	r3, #8
 8009e68:	2100      	movs	r1, #0
 8009e6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009e6e:	6866      	ldr	r6, [r4, #4]
 8009e70:	60a6      	str	r6, [r4, #8]
 8009e72:	2e00      	cmp	r6, #0
 8009e74:	db05      	blt.n	8009e82 <_printf_i+0x10e>
 8009e76:	6821      	ldr	r1, [r4, #0]
 8009e78:	432e      	orrs	r6, r5
 8009e7a:	f021 0104 	bic.w	r1, r1, #4
 8009e7e:	6021      	str	r1, [r4, #0]
 8009e80:	d04b      	beq.n	8009f1a <_printf_i+0x1a6>
 8009e82:	4616      	mov	r6, r2
 8009e84:	fbb5 f1f3 	udiv	r1, r5, r3
 8009e88:	fb03 5711 	mls	r7, r3, r1, r5
 8009e8c:	5dc7      	ldrb	r7, [r0, r7]
 8009e8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009e92:	462f      	mov	r7, r5
 8009e94:	42bb      	cmp	r3, r7
 8009e96:	460d      	mov	r5, r1
 8009e98:	d9f4      	bls.n	8009e84 <_printf_i+0x110>
 8009e9a:	2b08      	cmp	r3, #8
 8009e9c:	d10b      	bne.n	8009eb6 <_printf_i+0x142>
 8009e9e:	6823      	ldr	r3, [r4, #0]
 8009ea0:	07df      	lsls	r7, r3, #31
 8009ea2:	d508      	bpl.n	8009eb6 <_printf_i+0x142>
 8009ea4:	6923      	ldr	r3, [r4, #16]
 8009ea6:	6861      	ldr	r1, [r4, #4]
 8009ea8:	4299      	cmp	r1, r3
 8009eaa:	bfde      	ittt	le
 8009eac:	2330      	movle	r3, #48	@ 0x30
 8009eae:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009eb2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009eb6:	1b92      	subs	r2, r2, r6
 8009eb8:	6122      	str	r2, [r4, #16]
 8009eba:	f8cd a000 	str.w	sl, [sp]
 8009ebe:	464b      	mov	r3, r9
 8009ec0:	aa03      	add	r2, sp, #12
 8009ec2:	4621      	mov	r1, r4
 8009ec4:	4640      	mov	r0, r8
 8009ec6:	f7ff fee7 	bl	8009c98 <_printf_common>
 8009eca:	3001      	adds	r0, #1
 8009ecc:	d14a      	bne.n	8009f64 <_printf_i+0x1f0>
 8009ece:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed2:	b004      	add	sp, #16
 8009ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ed8:	6823      	ldr	r3, [r4, #0]
 8009eda:	f043 0320 	orr.w	r3, r3, #32
 8009ede:	6023      	str	r3, [r4, #0]
 8009ee0:	4832      	ldr	r0, [pc, #200]	@ (8009fac <_printf_i+0x238>)
 8009ee2:	2778      	movs	r7, #120	@ 0x78
 8009ee4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009ee8:	6823      	ldr	r3, [r4, #0]
 8009eea:	6831      	ldr	r1, [r6, #0]
 8009eec:	061f      	lsls	r7, r3, #24
 8009eee:	f851 5b04 	ldr.w	r5, [r1], #4
 8009ef2:	d402      	bmi.n	8009efa <_printf_i+0x186>
 8009ef4:	065f      	lsls	r7, r3, #25
 8009ef6:	bf48      	it	mi
 8009ef8:	b2ad      	uxthmi	r5, r5
 8009efa:	6031      	str	r1, [r6, #0]
 8009efc:	07d9      	lsls	r1, r3, #31
 8009efe:	bf44      	itt	mi
 8009f00:	f043 0320 	orrmi.w	r3, r3, #32
 8009f04:	6023      	strmi	r3, [r4, #0]
 8009f06:	b11d      	cbz	r5, 8009f10 <_printf_i+0x19c>
 8009f08:	2310      	movs	r3, #16
 8009f0a:	e7ad      	b.n	8009e68 <_printf_i+0xf4>
 8009f0c:	4826      	ldr	r0, [pc, #152]	@ (8009fa8 <_printf_i+0x234>)
 8009f0e:	e7e9      	b.n	8009ee4 <_printf_i+0x170>
 8009f10:	6823      	ldr	r3, [r4, #0]
 8009f12:	f023 0320 	bic.w	r3, r3, #32
 8009f16:	6023      	str	r3, [r4, #0]
 8009f18:	e7f6      	b.n	8009f08 <_printf_i+0x194>
 8009f1a:	4616      	mov	r6, r2
 8009f1c:	e7bd      	b.n	8009e9a <_printf_i+0x126>
 8009f1e:	6833      	ldr	r3, [r6, #0]
 8009f20:	6825      	ldr	r5, [r4, #0]
 8009f22:	6961      	ldr	r1, [r4, #20]
 8009f24:	1d18      	adds	r0, r3, #4
 8009f26:	6030      	str	r0, [r6, #0]
 8009f28:	062e      	lsls	r6, r5, #24
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	d501      	bpl.n	8009f32 <_printf_i+0x1be>
 8009f2e:	6019      	str	r1, [r3, #0]
 8009f30:	e002      	b.n	8009f38 <_printf_i+0x1c4>
 8009f32:	0668      	lsls	r0, r5, #25
 8009f34:	d5fb      	bpl.n	8009f2e <_printf_i+0x1ba>
 8009f36:	8019      	strh	r1, [r3, #0]
 8009f38:	2300      	movs	r3, #0
 8009f3a:	6123      	str	r3, [r4, #16]
 8009f3c:	4616      	mov	r6, r2
 8009f3e:	e7bc      	b.n	8009eba <_printf_i+0x146>
 8009f40:	6833      	ldr	r3, [r6, #0]
 8009f42:	1d1a      	adds	r2, r3, #4
 8009f44:	6032      	str	r2, [r6, #0]
 8009f46:	681e      	ldr	r6, [r3, #0]
 8009f48:	6862      	ldr	r2, [r4, #4]
 8009f4a:	2100      	movs	r1, #0
 8009f4c:	4630      	mov	r0, r6
 8009f4e:	f7f6 f93f 	bl	80001d0 <memchr>
 8009f52:	b108      	cbz	r0, 8009f58 <_printf_i+0x1e4>
 8009f54:	1b80      	subs	r0, r0, r6
 8009f56:	6060      	str	r0, [r4, #4]
 8009f58:	6863      	ldr	r3, [r4, #4]
 8009f5a:	6123      	str	r3, [r4, #16]
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f62:	e7aa      	b.n	8009eba <_printf_i+0x146>
 8009f64:	6923      	ldr	r3, [r4, #16]
 8009f66:	4632      	mov	r2, r6
 8009f68:	4649      	mov	r1, r9
 8009f6a:	4640      	mov	r0, r8
 8009f6c:	47d0      	blx	sl
 8009f6e:	3001      	adds	r0, #1
 8009f70:	d0ad      	beq.n	8009ece <_printf_i+0x15a>
 8009f72:	6823      	ldr	r3, [r4, #0]
 8009f74:	079b      	lsls	r3, r3, #30
 8009f76:	d413      	bmi.n	8009fa0 <_printf_i+0x22c>
 8009f78:	68e0      	ldr	r0, [r4, #12]
 8009f7a:	9b03      	ldr	r3, [sp, #12]
 8009f7c:	4298      	cmp	r0, r3
 8009f7e:	bfb8      	it	lt
 8009f80:	4618      	movlt	r0, r3
 8009f82:	e7a6      	b.n	8009ed2 <_printf_i+0x15e>
 8009f84:	2301      	movs	r3, #1
 8009f86:	4632      	mov	r2, r6
 8009f88:	4649      	mov	r1, r9
 8009f8a:	4640      	mov	r0, r8
 8009f8c:	47d0      	blx	sl
 8009f8e:	3001      	adds	r0, #1
 8009f90:	d09d      	beq.n	8009ece <_printf_i+0x15a>
 8009f92:	3501      	adds	r5, #1
 8009f94:	68e3      	ldr	r3, [r4, #12]
 8009f96:	9903      	ldr	r1, [sp, #12]
 8009f98:	1a5b      	subs	r3, r3, r1
 8009f9a:	42ab      	cmp	r3, r5
 8009f9c:	dcf2      	bgt.n	8009f84 <_printf_i+0x210>
 8009f9e:	e7eb      	b.n	8009f78 <_printf_i+0x204>
 8009fa0:	2500      	movs	r5, #0
 8009fa2:	f104 0619 	add.w	r6, r4, #25
 8009fa6:	e7f5      	b.n	8009f94 <_printf_i+0x220>
 8009fa8:	0800a5e9 	.word	0x0800a5e9
 8009fac:	0800a5fa 	.word	0x0800a5fa

08009fb0 <__sflush_r>:
 8009fb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fb8:	0716      	lsls	r6, r2, #28
 8009fba:	4605      	mov	r5, r0
 8009fbc:	460c      	mov	r4, r1
 8009fbe:	d454      	bmi.n	800a06a <__sflush_r+0xba>
 8009fc0:	684b      	ldr	r3, [r1, #4]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	dc02      	bgt.n	8009fcc <__sflush_r+0x1c>
 8009fc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	dd48      	ble.n	800a05e <__sflush_r+0xae>
 8009fcc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009fce:	2e00      	cmp	r6, #0
 8009fd0:	d045      	beq.n	800a05e <__sflush_r+0xae>
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009fd8:	682f      	ldr	r7, [r5, #0]
 8009fda:	6a21      	ldr	r1, [r4, #32]
 8009fdc:	602b      	str	r3, [r5, #0]
 8009fde:	d030      	beq.n	800a042 <__sflush_r+0x92>
 8009fe0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009fe2:	89a3      	ldrh	r3, [r4, #12]
 8009fe4:	0759      	lsls	r1, r3, #29
 8009fe6:	d505      	bpl.n	8009ff4 <__sflush_r+0x44>
 8009fe8:	6863      	ldr	r3, [r4, #4]
 8009fea:	1ad2      	subs	r2, r2, r3
 8009fec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009fee:	b10b      	cbz	r3, 8009ff4 <__sflush_r+0x44>
 8009ff0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ff2:	1ad2      	subs	r2, r2, r3
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ff8:	6a21      	ldr	r1, [r4, #32]
 8009ffa:	4628      	mov	r0, r5
 8009ffc:	47b0      	blx	r6
 8009ffe:	1c43      	adds	r3, r0, #1
 800a000:	89a3      	ldrh	r3, [r4, #12]
 800a002:	d106      	bne.n	800a012 <__sflush_r+0x62>
 800a004:	6829      	ldr	r1, [r5, #0]
 800a006:	291d      	cmp	r1, #29
 800a008:	d82b      	bhi.n	800a062 <__sflush_r+0xb2>
 800a00a:	4a2a      	ldr	r2, [pc, #168]	@ (800a0b4 <__sflush_r+0x104>)
 800a00c:	40ca      	lsrs	r2, r1
 800a00e:	07d6      	lsls	r6, r2, #31
 800a010:	d527      	bpl.n	800a062 <__sflush_r+0xb2>
 800a012:	2200      	movs	r2, #0
 800a014:	6062      	str	r2, [r4, #4]
 800a016:	04d9      	lsls	r1, r3, #19
 800a018:	6922      	ldr	r2, [r4, #16]
 800a01a:	6022      	str	r2, [r4, #0]
 800a01c:	d504      	bpl.n	800a028 <__sflush_r+0x78>
 800a01e:	1c42      	adds	r2, r0, #1
 800a020:	d101      	bne.n	800a026 <__sflush_r+0x76>
 800a022:	682b      	ldr	r3, [r5, #0]
 800a024:	b903      	cbnz	r3, 800a028 <__sflush_r+0x78>
 800a026:	6560      	str	r0, [r4, #84]	@ 0x54
 800a028:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a02a:	602f      	str	r7, [r5, #0]
 800a02c:	b1b9      	cbz	r1, 800a05e <__sflush_r+0xae>
 800a02e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a032:	4299      	cmp	r1, r3
 800a034:	d002      	beq.n	800a03c <__sflush_r+0x8c>
 800a036:	4628      	mov	r0, r5
 800a038:	f7ff fa9c 	bl	8009574 <_free_r>
 800a03c:	2300      	movs	r3, #0
 800a03e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a040:	e00d      	b.n	800a05e <__sflush_r+0xae>
 800a042:	2301      	movs	r3, #1
 800a044:	4628      	mov	r0, r5
 800a046:	47b0      	blx	r6
 800a048:	4602      	mov	r2, r0
 800a04a:	1c50      	adds	r0, r2, #1
 800a04c:	d1c9      	bne.n	8009fe2 <__sflush_r+0x32>
 800a04e:	682b      	ldr	r3, [r5, #0]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d0c6      	beq.n	8009fe2 <__sflush_r+0x32>
 800a054:	2b1d      	cmp	r3, #29
 800a056:	d001      	beq.n	800a05c <__sflush_r+0xac>
 800a058:	2b16      	cmp	r3, #22
 800a05a:	d11e      	bne.n	800a09a <__sflush_r+0xea>
 800a05c:	602f      	str	r7, [r5, #0]
 800a05e:	2000      	movs	r0, #0
 800a060:	e022      	b.n	800a0a8 <__sflush_r+0xf8>
 800a062:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a066:	b21b      	sxth	r3, r3
 800a068:	e01b      	b.n	800a0a2 <__sflush_r+0xf2>
 800a06a:	690f      	ldr	r7, [r1, #16]
 800a06c:	2f00      	cmp	r7, #0
 800a06e:	d0f6      	beq.n	800a05e <__sflush_r+0xae>
 800a070:	0793      	lsls	r3, r2, #30
 800a072:	680e      	ldr	r6, [r1, #0]
 800a074:	bf08      	it	eq
 800a076:	694b      	ldreq	r3, [r1, #20]
 800a078:	600f      	str	r7, [r1, #0]
 800a07a:	bf18      	it	ne
 800a07c:	2300      	movne	r3, #0
 800a07e:	eba6 0807 	sub.w	r8, r6, r7
 800a082:	608b      	str	r3, [r1, #8]
 800a084:	f1b8 0f00 	cmp.w	r8, #0
 800a088:	dde9      	ble.n	800a05e <__sflush_r+0xae>
 800a08a:	6a21      	ldr	r1, [r4, #32]
 800a08c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a08e:	4643      	mov	r3, r8
 800a090:	463a      	mov	r2, r7
 800a092:	4628      	mov	r0, r5
 800a094:	47b0      	blx	r6
 800a096:	2800      	cmp	r0, #0
 800a098:	dc08      	bgt.n	800a0ac <__sflush_r+0xfc>
 800a09a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a09e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0a2:	81a3      	strh	r3, [r4, #12]
 800a0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a0a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0ac:	4407      	add	r7, r0
 800a0ae:	eba8 0800 	sub.w	r8, r8, r0
 800a0b2:	e7e7      	b.n	800a084 <__sflush_r+0xd4>
 800a0b4:	20400001 	.word	0x20400001

0800a0b8 <_fflush_r>:
 800a0b8:	b538      	push	{r3, r4, r5, lr}
 800a0ba:	690b      	ldr	r3, [r1, #16]
 800a0bc:	4605      	mov	r5, r0
 800a0be:	460c      	mov	r4, r1
 800a0c0:	b913      	cbnz	r3, 800a0c8 <_fflush_r+0x10>
 800a0c2:	2500      	movs	r5, #0
 800a0c4:	4628      	mov	r0, r5
 800a0c6:	bd38      	pop	{r3, r4, r5, pc}
 800a0c8:	b118      	cbz	r0, 800a0d2 <_fflush_r+0x1a>
 800a0ca:	6a03      	ldr	r3, [r0, #32]
 800a0cc:	b90b      	cbnz	r3, 800a0d2 <_fflush_r+0x1a>
 800a0ce:	f7ff f8a7 	bl	8009220 <__sinit>
 800a0d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d0f3      	beq.n	800a0c2 <_fflush_r+0xa>
 800a0da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a0dc:	07d0      	lsls	r0, r2, #31
 800a0de:	d404      	bmi.n	800a0ea <_fflush_r+0x32>
 800a0e0:	0599      	lsls	r1, r3, #22
 800a0e2:	d402      	bmi.n	800a0ea <_fflush_r+0x32>
 800a0e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0e6:	f7ff fa34 	bl	8009552 <__retarget_lock_acquire_recursive>
 800a0ea:	4628      	mov	r0, r5
 800a0ec:	4621      	mov	r1, r4
 800a0ee:	f7ff ff5f 	bl	8009fb0 <__sflush_r>
 800a0f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0f4:	07da      	lsls	r2, r3, #31
 800a0f6:	4605      	mov	r5, r0
 800a0f8:	d4e4      	bmi.n	800a0c4 <_fflush_r+0xc>
 800a0fa:	89a3      	ldrh	r3, [r4, #12]
 800a0fc:	059b      	lsls	r3, r3, #22
 800a0fe:	d4e1      	bmi.n	800a0c4 <_fflush_r+0xc>
 800a100:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a102:	f7ff fa27 	bl	8009554 <__retarget_lock_release_recursive>
 800a106:	e7dd      	b.n	800a0c4 <_fflush_r+0xc>

0800a108 <__swbuf_r>:
 800a108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a10a:	460e      	mov	r6, r1
 800a10c:	4614      	mov	r4, r2
 800a10e:	4605      	mov	r5, r0
 800a110:	b118      	cbz	r0, 800a11a <__swbuf_r+0x12>
 800a112:	6a03      	ldr	r3, [r0, #32]
 800a114:	b90b      	cbnz	r3, 800a11a <__swbuf_r+0x12>
 800a116:	f7ff f883 	bl	8009220 <__sinit>
 800a11a:	69a3      	ldr	r3, [r4, #24]
 800a11c:	60a3      	str	r3, [r4, #8]
 800a11e:	89a3      	ldrh	r3, [r4, #12]
 800a120:	071a      	lsls	r2, r3, #28
 800a122:	d501      	bpl.n	800a128 <__swbuf_r+0x20>
 800a124:	6923      	ldr	r3, [r4, #16]
 800a126:	b943      	cbnz	r3, 800a13a <__swbuf_r+0x32>
 800a128:	4621      	mov	r1, r4
 800a12a:	4628      	mov	r0, r5
 800a12c:	f000 f82a 	bl	800a184 <__swsetup_r>
 800a130:	b118      	cbz	r0, 800a13a <__swbuf_r+0x32>
 800a132:	f04f 37ff 	mov.w	r7, #4294967295
 800a136:	4638      	mov	r0, r7
 800a138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a13a:	6823      	ldr	r3, [r4, #0]
 800a13c:	6922      	ldr	r2, [r4, #16]
 800a13e:	1a98      	subs	r0, r3, r2
 800a140:	6963      	ldr	r3, [r4, #20]
 800a142:	b2f6      	uxtb	r6, r6
 800a144:	4283      	cmp	r3, r0
 800a146:	4637      	mov	r7, r6
 800a148:	dc05      	bgt.n	800a156 <__swbuf_r+0x4e>
 800a14a:	4621      	mov	r1, r4
 800a14c:	4628      	mov	r0, r5
 800a14e:	f7ff ffb3 	bl	800a0b8 <_fflush_r>
 800a152:	2800      	cmp	r0, #0
 800a154:	d1ed      	bne.n	800a132 <__swbuf_r+0x2a>
 800a156:	68a3      	ldr	r3, [r4, #8]
 800a158:	3b01      	subs	r3, #1
 800a15a:	60a3      	str	r3, [r4, #8]
 800a15c:	6823      	ldr	r3, [r4, #0]
 800a15e:	1c5a      	adds	r2, r3, #1
 800a160:	6022      	str	r2, [r4, #0]
 800a162:	701e      	strb	r6, [r3, #0]
 800a164:	6962      	ldr	r2, [r4, #20]
 800a166:	1c43      	adds	r3, r0, #1
 800a168:	429a      	cmp	r2, r3
 800a16a:	d004      	beq.n	800a176 <__swbuf_r+0x6e>
 800a16c:	89a3      	ldrh	r3, [r4, #12]
 800a16e:	07db      	lsls	r3, r3, #31
 800a170:	d5e1      	bpl.n	800a136 <__swbuf_r+0x2e>
 800a172:	2e0a      	cmp	r6, #10
 800a174:	d1df      	bne.n	800a136 <__swbuf_r+0x2e>
 800a176:	4621      	mov	r1, r4
 800a178:	4628      	mov	r0, r5
 800a17a:	f7ff ff9d 	bl	800a0b8 <_fflush_r>
 800a17e:	2800      	cmp	r0, #0
 800a180:	d0d9      	beq.n	800a136 <__swbuf_r+0x2e>
 800a182:	e7d6      	b.n	800a132 <__swbuf_r+0x2a>

0800a184 <__swsetup_r>:
 800a184:	b538      	push	{r3, r4, r5, lr}
 800a186:	4b29      	ldr	r3, [pc, #164]	@ (800a22c <__swsetup_r+0xa8>)
 800a188:	4605      	mov	r5, r0
 800a18a:	6818      	ldr	r0, [r3, #0]
 800a18c:	460c      	mov	r4, r1
 800a18e:	b118      	cbz	r0, 800a198 <__swsetup_r+0x14>
 800a190:	6a03      	ldr	r3, [r0, #32]
 800a192:	b90b      	cbnz	r3, 800a198 <__swsetup_r+0x14>
 800a194:	f7ff f844 	bl	8009220 <__sinit>
 800a198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a19c:	0719      	lsls	r1, r3, #28
 800a19e:	d422      	bmi.n	800a1e6 <__swsetup_r+0x62>
 800a1a0:	06da      	lsls	r2, r3, #27
 800a1a2:	d407      	bmi.n	800a1b4 <__swsetup_r+0x30>
 800a1a4:	2209      	movs	r2, #9
 800a1a6:	602a      	str	r2, [r5, #0]
 800a1a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1ac:	81a3      	strh	r3, [r4, #12]
 800a1ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a1b2:	e033      	b.n	800a21c <__swsetup_r+0x98>
 800a1b4:	0758      	lsls	r0, r3, #29
 800a1b6:	d512      	bpl.n	800a1de <__swsetup_r+0x5a>
 800a1b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a1ba:	b141      	cbz	r1, 800a1ce <__swsetup_r+0x4a>
 800a1bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a1c0:	4299      	cmp	r1, r3
 800a1c2:	d002      	beq.n	800a1ca <__swsetup_r+0x46>
 800a1c4:	4628      	mov	r0, r5
 800a1c6:	f7ff f9d5 	bl	8009574 <_free_r>
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a1ce:	89a3      	ldrh	r3, [r4, #12]
 800a1d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a1d4:	81a3      	strh	r3, [r4, #12]
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	6063      	str	r3, [r4, #4]
 800a1da:	6923      	ldr	r3, [r4, #16]
 800a1dc:	6023      	str	r3, [r4, #0]
 800a1de:	89a3      	ldrh	r3, [r4, #12]
 800a1e0:	f043 0308 	orr.w	r3, r3, #8
 800a1e4:	81a3      	strh	r3, [r4, #12]
 800a1e6:	6923      	ldr	r3, [r4, #16]
 800a1e8:	b94b      	cbnz	r3, 800a1fe <__swsetup_r+0x7a>
 800a1ea:	89a3      	ldrh	r3, [r4, #12]
 800a1ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a1f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1f4:	d003      	beq.n	800a1fe <__swsetup_r+0x7a>
 800a1f6:	4621      	mov	r1, r4
 800a1f8:	4628      	mov	r0, r5
 800a1fa:	f000 f897 	bl	800a32c <__smakebuf_r>
 800a1fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a202:	f013 0201 	ands.w	r2, r3, #1
 800a206:	d00a      	beq.n	800a21e <__swsetup_r+0x9a>
 800a208:	2200      	movs	r2, #0
 800a20a:	60a2      	str	r2, [r4, #8]
 800a20c:	6962      	ldr	r2, [r4, #20]
 800a20e:	4252      	negs	r2, r2
 800a210:	61a2      	str	r2, [r4, #24]
 800a212:	6922      	ldr	r2, [r4, #16]
 800a214:	b942      	cbnz	r2, 800a228 <__swsetup_r+0xa4>
 800a216:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a21a:	d1c5      	bne.n	800a1a8 <__swsetup_r+0x24>
 800a21c:	bd38      	pop	{r3, r4, r5, pc}
 800a21e:	0799      	lsls	r1, r3, #30
 800a220:	bf58      	it	pl
 800a222:	6962      	ldrpl	r2, [r4, #20]
 800a224:	60a2      	str	r2, [r4, #8]
 800a226:	e7f4      	b.n	800a212 <__swsetup_r+0x8e>
 800a228:	2000      	movs	r0, #0
 800a22a:	e7f7      	b.n	800a21c <__swsetup_r+0x98>
 800a22c:	2000001c 	.word	0x2000001c

0800a230 <memmove>:
 800a230:	4288      	cmp	r0, r1
 800a232:	b510      	push	{r4, lr}
 800a234:	eb01 0402 	add.w	r4, r1, r2
 800a238:	d902      	bls.n	800a240 <memmove+0x10>
 800a23a:	4284      	cmp	r4, r0
 800a23c:	4623      	mov	r3, r4
 800a23e:	d807      	bhi.n	800a250 <memmove+0x20>
 800a240:	1e43      	subs	r3, r0, #1
 800a242:	42a1      	cmp	r1, r4
 800a244:	d008      	beq.n	800a258 <memmove+0x28>
 800a246:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a24a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a24e:	e7f8      	b.n	800a242 <memmove+0x12>
 800a250:	4402      	add	r2, r0
 800a252:	4601      	mov	r1, r0
 800a254:	428a      	cmp	r2, r1
 800a256:	d100      	bne.n	800a25a <memmove+0x2a>
 800a258:	bd10      	pop	{r4, pc}
 800a25a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a25e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a262:	e7f7      	b.n	800a254 <memmove+0x24>

0800a264 <_sbrk_r>:
 800a264:	b538      	push	{r3, r4, r5, lr}
 800a266:	4d06      	ldr	r5, [pc, #24]	@ (800a280 <_sbrk_r+0x1c>)
 800a268:	2300      	movs	r3, #0
 800a26a:	4604      	mov	r4, r0
 800a26c:	4608      	mov	r0, r1
 800a26e:	602b      	str	r3, [r5, #0]
 800a270:	f7f7 f9f2 	bl	8001658 <_sbrk>
 800a274:	1c43      	adds	r3, r0, #1
 800a276:	d102      	bne.n	800a27e <_sbrk_r+0x1a>
 800a278:	682b      	ldr	r3, [r5, #0]
 800a27a:	b103      	cbz	r3, 800a27e <_sbrk_r+0x1a>
 800a27c:	6023      	str	r3, [r4, #0]
 800a27e:	bd38      	pop	{r3, r4, r5, pc}
 800a280:	200032dc 	.word	0x200032dc

0800a284 <_realloc_r>:
 800a284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a288:	4607      	mov	r7, r0
 800a28a:	4614      	mov	r4, r2
 800a28c:	460d      	mov	r5, r1
 800a28e:	b921      	cbnz	r1, 800a29a <_realloc_r+0x16>
 800a290:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a294:	4611      	mov	r1, r2
 800a296:	f7ff b9d9 	b.w	800964c <_malloc_r>
 800a29a:	b92a      	cbnz	r2, 800a2a8 <_realloc_r+0x24>
 800a29c:	f7ff f96a 	bl	8009574 <_free_r>
 800a2a0:	4625      	mov	r5, r4
 800a2a2:	4628      	mov	r0, r5
 800a2a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2a8:	f000 f89e 	bl	800a3e8 <_malloc_usable_size_r>
 800a2ac:	4284      	cmp	r4, r0
 800a2ae:	4606      	mov	r6, r0
 800a2b0:	d802      	bhi.n	800a2b8 <_realloc_r+0x34>
 800a2b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a2b6:	d8f4      	bhi.n	800a2a2 <_realloc_r+0x1e>
 800a2b8:	4621      	mov	r1, r4
 800a2ba:	4638      	mov	r0, r7
 800a2bc:	f7ff f9c6 	bl	800964c <_malloc_r>
 800a2c0:	4680      	mov	r8, r0
 800a2c2:	b908      	cbnz	r0, 800a2c8 <_realloc_r+0x44>
 800a2c4:	4645      	mov	r5, r8
 800a2c6:	e7ec      	b.n	800a2a2 <_realloc_r+0x1e>
 800a2c8:	42b4      	cmp	r4, r6
 800a2ca:	4622      	mov	r2, r4
 800a2cc:	4629      	mov	r1, r5
 800a2ce:	bf28      	it	cs
 800a2d0:	4632      	movcs	r2, r6
 800a2d2:	f7ff f940 	bl	8009556 <memcpy>
 800a2d6:	4629      	mov	r1, r5
 800a2d8:	4638      	mov	r0, r7
 800a2da:	f7ff f94b 	bl	8009574 <_free_r>
 800a2de:	e7f1      	b.n	800a2c4 <_realloc_r+0x40>

0800a2e0 <__swhatbuf_r>:
 800a2e0:	b570      	push	{r4, r5, r6, lr}
 800a2e2:	460c      	mov	r4, r1
 800a2e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2e8:	2900      	cmp	r1, #0
 800a2ea:	b096      	sub	sp, #88	@ 0x58
 800a2ec:	4615      	mov	r5, r2
 800a2ee:	461e      	mov	r6, r3
 800a2f0:	da0d      	bge.n	800a30e <__swhatbuf_r+0x2e>
 800a2f2:	89a3      	ldrh	r3, [r4, #12]
 800a2f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a2f8:	f04f 0100 	mov.w	r1, #0
 800a2fc:	bf14      	ite	ne
 800a2fe:	2340      	movne	r3, #64	@ 0x40
 800a300:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a304:	2000      	movs	r0, #0
 800a306:	6031      	str	r1, [r6, #0]
 800a308:	602b      	str	r3, [r5, #0]
 800a30a:	b016      	add	sp, #88	@ 0x58
 800a30c:	bd70      	pop	{r4, r5, r6, pc}
 800a30e:	466a      	mov	r2, sp
 800a310:	f000 f848 	bl	800a3a4 <_fstat_r>
 800a314:	2800      	cmp	r0, #0
 800a316:	dbec      	blt.n	800a2f2 <__swhatbuf_r+0x12>
 800a318:	9901      	ldr	r1, [sp, #4]
 800a31a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a31e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a322:	4259      	negs	r1, r3
 800a324:	4159      	adcs	r1, r3
 800a326:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a32a:	e7eb      	b.n	800a304 <__swhatbuf_r+0x24>

0800a32c <__smakebuf_r>:
 800a32c:	898b      	ldrh	r3, [r1, #12]
 800a32e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a330:	079d      	lsls	r5, r3, #30
 800a332:	4606      	mov	r6, r0
 800a334:	460c      	mov	r4, r1
 800a336:	d507      	bpl.n	800a348 <__smakebuf_r+0x1c>
 800a338:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a33c:	6023      	str	r3, [r4, #0]
 800a33e:	6123      	str	r3, [r4, #16]
 800a340:	2301      	movs	r3, #1
 800a342:	6163      	str	r3, [r4, #20]
 800a344:	b003      	add	sp, #12
 800a346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a348:	ab01      	add	r3, sp, #4
 800a34a:	466a      	mov	r2, sp
 800a34c:	f7ff ffc8 	bl	800a2e0 <__swhatbuf_r>
 800a350:	9f00      	ldr	r7, [sp, #0]
 800a352:	4605      	mov	r5, r0
 800a354:	4639      	mov	r1, r7
 800a356:	4630      	mov	r0, r6
 800a358:	f7ff f978 	bl	800964c <_malloc_r>
 800a35c:	b948      	cbnz	r0, 800a372 <__smakebuf_r+0x46>
 800a35e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a362:	059a      	lsls	r2, r3, #22
 800a364:	d4ee      	bmi.n	800a344 <__smakebuf_r+0x18>
 800a366:	f023 0303 	bic.w	r3, r3, #3
 800a36a:	f043 0302 	orr.w	r3, r3, #2
 800a36e:	81a3      	strh	r3, [r4, #12]
 800a370:	e7e2      	b.n	800a338 <__smakebuf_r+0xc>
 800a372:	89a3      	ldrh	r3, [r4, #12]
 800a374:	6020      	str	r0, [r4, #0]
 800a376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a37a:	81a3      	strh	r3, [r4, #12]
 800a37c:	9b01      	ldr	r3, [sp, #4]
 800a37e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a382:	b15b      	cbz	r3, 800a39c <__smakebuf_r+0x70>
 800a384:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a388:	4630      	mov	r0, r6
 800a38a:	f000 f81d 	bl	800a3c8 <_isatty_r>
 800a38e:	b128      	cbz	r0, 800a39c <__smakebuf_r+0x70>
 800a390:	89a3      	ldrh	r3, [r4, #12]
 800a392:	f023 0303 	bic.w	r3, r3, #3
 800a396:	f043 0301 	orr.w	r3, r3, #1
 800a39a:	81a3      	strh	r3, [r4, #12]
 800a39c:	89a3      	ldrh	r3, [r4, #12]
 800a39e:	431d      	orrs	r5, r3
 800a3a0:	81a5      	strh	r5, [r4, #12]
 800a3a2:	e7cf      	b.n	800a344 <__smakebuf_r+0x18>

0800a3a4 <_fstat_r>:
 800a3a4:	b538      	push	{r3, r4, r5, lr}
 800a3a6:	4d07      	ldr	r5, [pc, #28]	@ (800a3c4 <_fstat_r+0x20>)
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	4604      	mov	r4, r0
 800a3ac:	4608      	mov	r0, r1
 800a3ae:	4611      	mov	r1, r2
 800a3b0:	602b      	str	r3, [r5, #0]
 800a3b2:	f7f7 f928 	bl	8001606 <_fstat>
 800a3b6:	1c43      	adds	r3, r0, #1
 800a3b8:	d102      	bne.n	800a3c0 <_fstat_r+0x1c>
 800a3ba:	682b      	ldr	r3, [r5, #0]
 800a3bc:	b103      	cbz	r3, 800a3c0 <_fstat_r+0x1c>
 800a3be:	6023      	str	r3, [r4, #0]
 800a3c0:	bd38      	pop	{r3, r4, r5, pc}
 800a3c2:	bf00      	nop
 800a3c4:	200032dc 	.word	0x200032dc

0800a3c8 <_isatty_r>:
 800a3c8:	b538      	push	{r3, r4, r5, lr}
 800a3ca:	4d06      	ldr	r5, [pc, #24]	@ (800a3e4 <_isatty_r+0x1c>)
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	4604      	mov	r4, r0
 800a3d0:	4608      	mov	r0, r1
 800a3d2:	602b      	str	r3, [r5, #0]
 800a3d4:	f7f7 f927 	bl	8001626 <_isatty>
 800a3d8:	1c43      	adds	r3, r0, #1
 800a3da:	d102      	bne.n	800a3e2 <_isatty_r+0x1a>
 800a3dc:	682b      	ldr	r3, [r5, #0]
 800a3de:	b103      	cbz	r3, 800a3e2 <_isatty_r+0x1a>
 800a3e0:	6023      	str	r3, [r4, #0]
 800a3e2:	bd38      	pop	{r3, r4, r5, pc}
 800a3e4:	200032dc 	.word	0x200032dc

0800a3e8 <_malloc_usable_size_r>:
 800a3e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3ec:	1f18      	subs	r0, r3, #4
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	bfbc      	itt	lt
 800a3f2:	580b      	ldrlt	r3, [r1, r0]
 800a3f4:	18c0      	addlt	r0, r0, r3
 800a3f6:	4770      	bx	lr

0800a3f8 <_init>:
 800a3f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3fa:	bf00      	nop
 800a3fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3fe:	bc08      	pop	{r3}
 800a400:	469e      	mov	lr, r3
 800a402:	4770      	bx	lr

0800a404 <_fini>:
 800a404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a406:	bf00      	nop
 800a408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a40a:	bc08      	pop	{r3}
 800a40c:	469e      	mov	lr, r3
 800a40e:	4770      	bx	lr
