---
date:   2019-12-05
layout: post
title: VLSI automation book notes project
categories: chips
---

<h3>Sources:</h3>
<center>
	<a href="https://www.amazon.com/Algorithms-VLSI-Physical-Design-Automation/dp/0792383931?ref_=nav_signin&">
	<img src="/px/vlsi/automation-book-cover.png" width="25%"></a></center>
<br>

<div style="columns:2; column-gap: 2px;">
<div class="textcard">
	<strong>VLSI Intro(1)</strong><br>
	...
</div>

<div class="textcard">
	<strong>Design/Fabrication(1)</strong><br>
	Materials<br>
	Transistors<br>
	Fabrication<br>
	Layout (inv,nand,nor,sram,dram)<br>
	Fab Process<br>
	Issues (para,interconnect,noise/xtalk,power,yield)<br>
</div>

<div class="textcard">
	<strong>Data Structures(1)</strong><br>
	Terms<br>
	Complexity/NP-Hardness<br>
	Basic algos (graphs,comp.geometry)<br>
	Basic structs<br>
	Graph algos - physical design<br>
	Summary<br>	
</div>

<div class="textcard">
	<strong>Partitioning(1)</strong><br>
	The problem<br>
	Classifications<br>
	Group migration algorithms<br>
	Simulated annealing, evolution<br>
	More, Summary<br>
</div>

<div class="textcard">
	<strong>Floorplans, Pin Assignments</strong><br>
	Floor plans<br>
	Chip plans<br>
	Pin assignments<br>
	Integrated approach<br>
	Summary<br>
</div>

<div class="textcard">
	<strong>Placement(1)</strong><br>
	The problem<br>
	Classification<br>
	Simulation-based<br>
	Partition-based<br>
	Other<br>
	Performance<br>
	Trends, Summary<br>
</div>

<div class="textcard">
	<strong>Global Routing(1)</strong><br>
	The problem<br>
	Classification<br>
	Maze routing<br>
	Line-probe algorithms<br>
	Shortest-path algorithms<br>
	Steiner trees<br>
	Integer programming<br>
	Performance<br>
	Summary<br>
</div>

<div class="textcard">
	<strong>Detailed Routing(1)</strong><br>
	The problem<br>
	Classification<br>
	1-layer routing<br>
	2-layer routing<br>
	3-layer channel routing<br>
	n-layer channel routing<br>
	Switchbox routing<br>
	Summary<br>
</div>

<div class="textcard">
	<strong>Over-the-cell Routing, Via Minimization(1)</strong><br>
	OTC routing<br>
	Cell models<br>
	2 layer OCT routing<br>
	3-layer OTC routing<br>
	n-layer OTC routing<br>
	Performance<br>
</div>

<div class="textcard">
	<strong>Clock & Power Routing(1)</strong><br>
	Clocks<br>
	Power & ground<br>
	Summary<br>
</div>

<div class="textcard">
	<strong>Compaction(1)</strong><br>
	The problem<br>
	Classification<br>
	1-D compaction<br>
	1.5-D compaction<br>
	2-D compaction<br>
	Hierarchical compaction<br>
	Trends, Summary<br>
</div>


<div class="textcard">
	<strong>FPGAs(1)</strong><br>
	Technologies<br>
	Design cycle<br>
	Partitioning<br>
	Routing<br>
	Summary<br>
</div>


<div class="textcard">
	<strong>MCMs(1)</strong><br>
	Technologies<br>
	Design cycle<br>
	Partitioning<br>
	Placement<br>
	Routing<br>
	Summary<br>
</div>

</div>
