###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       239240   # Number of WRITE/WRITEP commands
num_reads_done                 =       818430   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       612768   # Number of read row buffer hits
num_read_cmds                  =       818428   # Number of READ/READP commands
num_writes_done                =       239255   # Number of read requests issued
num_write_row_hits             =       201114   # Number of write row buffer hits
num_act_cmds                   =       245073   # Number of ACT commands
num_pre_cmds                   =       245042   # Number of PRE commands
num_ondemand_pres              =       219940   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9487038   # Cyles of rank active rank.0
rank_active_cycles.1           =      9271897   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       512962   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       728103   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1007096   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10474   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4744   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1518   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1282   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1661   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1826   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2434   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4183   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1681   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20797   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           20   # Write cmd latency (cycles)
write_latency[20-39]           =          365   # Write cmd latency (cycles)
write_latency[40-59]           =          572   # Write cmd latency (cycles)
write_latency[60-79]           =          913   # Write cmd latency (cycles)
write_latency[80-99]           =         1834   # Write cmd latency (cycles)
write_latency[100-119]         =         3057   # Write cmd latency (cycles)
write_latency[120-139]         =         4878   # Write cmd latency (cycles)
write_latency[140-159]         =         6930   # Write cmd latency (cycles)
write_latency[160-179]         =         8426   # Write cmd latency (cycles)
write_latency[180-199]         =         9353   # Write cmd latency (cycles)
write_latency[200-]            =       202892   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       263567   # Read request latency (cycles)
read_latency[40-59]            =        91020   # Read request latency (cycles)
read_latency[60-79]            =       118117   # Read request latency (cycles)
read_latency[80-99]            =        54562   # Read request latency (cycles)
read_latency[100-119]          =        41742   # Read request latency (cycles)
read_latency[120-139]          =        35548   # Read request latency (cycles)
read_latency[140-159]          =        22900   # Read request latency (cycles)
read_latency[160-179]          =        18065   # Read request latency (cycles)
read_latency[180-199]          =        14613   # Read request latency (cycles)
read_latency[200-]             =       158289   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.19429e+09   # Write energy
read_energy                    =   3.2999e+09   # Read energy
act_energy                     =   6.7052e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.46222e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.49489e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91991e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78566e+09   # Active standby energy rank.1
average_read_latency           =      152.065   # Average read request latency (cycles)
average_interarrival           =       9.4545   # Average request interarrival latency (cycles)
total_energy                   =  1.81706e+10   # Total energy (pJ)
average_power                  =      1817.06   # Average power (mW)
average_bandwidth              =      9.02558   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       238533   # Number of WRITE/WRITEP commands
num_reads_done                 =       791152   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       577633   # Number of read row buffer hits
num_read_cmds                  =       791154   # Number of READ/READP commands
num_writes_done                =       238548   # Number of read requests issued
num_write_row_hits             =       187505   # Number of write row buffer hits
num_act_cmds                   =       265787   # Number of ACT commands
num_pre_cmds                   =       265758   # Number of PRE commands
num_ondemand_pres              =       241602   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9399707   # Cyles of rank active rank.0
rank_active_cycles.1           =      9338593   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       600293   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       661407   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       977214   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12343   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4752   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1476   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1305   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1673   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1886   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2509   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4279   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1500   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20777   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           28   # Write cmd latency (cycles)
write_latency[20-39]           =          407   # Write cmd latency (cycles)
write_latency[40-59]           =          616   # Write cmd latency (cycles)
write_latency[60-79]           =         1043   # Write cmd latency (cycles)
write_latency[80-99]           =         1925   # Write cmd latency (cycles)
write_latency[100-119]         =         3160   # Write cmd latency (cycles)
write_latency[120-139]         =         5297   # Write cmd latency (cycles)
write_latency[140-159]         =         7178   # Write cmd latency (cycles)
write_latency[160-179]         =         8793   # Write cmd latency (cycles)
write_latency[180-199]         =         9942   # Write cmd latency (cycles)
write_latency[200-]            =       200144   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       266462   # Read request latency (cycles)
read_latency[40-59]            =        89710   # Read request latency (cycles)
read_latency[60-79]            =       125855   # Read request latency (cycles)
read_latency[80-99]            =        55438   # Read request latency (cycles)
read_latency[100-119]          =        42887   # Read request latency (cycles)
read_latency[120-139]          =        35210   # Read request latency (cycles)
read_latency[140-159]          =        21832   # Read request latency (cycles)
read_latency[160-179]          =        16768   # Read request latency (cycles)
read_latency[180-199]          =        13372   # Read request latency (cycles)
read_latency[200-]             =       123616   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.19076e+09   # Write energy
read_energy                    =  3.18993e+09   # Read energy
act_energy                     =  7.27193e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88141e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.17475e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86542e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82728e+09   # Active standby energy rank.1
average_read_latency           =      125.883   # Average read request latency (cycles)
average_interarrival           =      9.71142   # Average request interarrival latency (cycles)
total_energy                   =  1.81108e+10   # Total energy (pJ)
average_power                  =      1811.08   # Average power (mW)
average_bandwidth              =      8.78677   # Average bandwidth
