Source Block: hdl/library/common/ad_gt_common_1.v@89:99@HdlIdDef
  output  [ 7:0]  up_drp_rxrate;

  // internal registers

  reg             up_drp_sel_int;
  reg     [11:0]  up_drp_addr_int;
  reg             up_drp_wr_int;
  reg     [15:0]  up_drp_wdata_int;
  reg     [15:0]  up_drp_rdata;
  reg             up_drp_ready;
  reg     [ 7:0]  up_drp_rxrate;

Diff Content:
- 94   reg     [11:0]  up_drp_addr_int;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_gt_channel_1.v@182:192
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata = 'd0;
  reg             up_drp_ready = 'd0;
  reg     [ 7:0]  up_drp_rxrate = 'd0;

  // internal signals

Clone Blocks 2:
hdl/library/common/ad_gt_common_1.v@90:100

  // internal registers

  reg             up_drp_sel_int;
  reg     [11:0]  up_drp_addr_int;
  reg             up_drp_wr_int;
  reg     [15:0]  up_drp_wdata_int;
  reg     [15:0]  up_drp_rdata;
  reg             up_drp_ready;
  reg     [ 7:0]  up_drp_rxrate;


Clone Blocks 3:
hdl/library/common/ad_gt_common_1.v@91:101
  // internal registers

  reg             up_drp_sel_int;
  reg     [11:0]  up_drp_addr_int;
  reg             up_drp_wr_int;
  reg     [15:0]  up_drp_wdata_int;
  reg     [15:0]  up_drp_rdata;
  reg             up_drp_ready;
  reg     [ 7:0]  up_drp_rxrate;

  // internal wires

Clone Blocks 4:
hdl/library/common/ad_gt_common_1.v@88:98
  input   [ 7:0]  up_drp_lanesel;
  output  [ 7:0]  up_drp_rxrate;

  // internal registers

  reg             up_drp_sel_int;
  reg     [11:0]  up_drp_addr_int;
  reg             up_drp_wr_int;
  reg     [15:0]  up_drp_wdata_int;
  reg     [15:0]  up_drp_rdata;
  reg             up_drp_ready;

