$date
	Thu May 23 19:03:06 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Latch_RS_vlg_tst $end

$scope module i1 $end
$var wire 1 ! Qa_a0_combout $end
$var wire 1 " Q_aoutput_o $end
$var wire 1 # R_ainput_o $end
$var wire 1 $ CLK_ainput_o $end
$var wire 1 % S_ainput_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0$
0%
0#
x!
$end
#10640
1%
#10650
1$
#13863
0!
#17428
1"
#20756
0$
#30650
1$
#30746
0%
#40756
0$
#50650
1#
1$
#53863
1!
#57469
0"
#60756
0$
#70650
1$
#70756
0#
