# TCL File Generated by Component Editor 15.1
# Sat Mar 23 21:07:01 EDT 2019
# DO NOT MODIFY


# 
# mpeg_accel "mpeg_accel" v1.0
# Paul George 2019.03.23.21:07:01
# 
# 

# 
# request TCL package from ACDS 15.1
# 
package require -exact qsys 15.1


# 
# module mpeg_accel
# 
set_module_property DESCRIPTION ""
set_module_property NAME mpeg_accel
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Paul George"
set_module_property DISPLAY_NAME mpeg_accel
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mpeg_accel
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file mpeg_accel.vhd VHDL PATH mpeg_accel.vhd TOP_LEVEL_FILE
add_fileset_file idct_1d.vhd VHDL PATH idct_1d.vhd
add_fileset_file idct_2d.vhd VHDL PATH idct_2d.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clk clk Input 1


# 
# connection point dst
# 
add_interface dst avalon_streaming start
set_interface_property dst associatedClock clock_sink
set_interface_property dst associatedReset reset
set_interface_property dst dataBitsPerSymbol 8
set_interface_property dst errorDescriptor ""
set_interface_property dst firstSymbolInHighOrderBits true
set_interface_property dst maxChannel 0
set_interface_property dst readyLatency 0
set_interface_property dst ENABLED true
set_interface_property dst EXPORT_OF ""
set_interface_property dst PORT_NAME_MAP ""
set_interface_property dst CMSIS_SVD_VARIABLES ""
set_interface_property dst SVD_ADDRESS_GROUP ""

add_interface_port dst dst_data data Output 1024
add_interface_port dst dst_ready ready Input 1
add_interface_port dst dst_valid valid Output 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock_sink
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point src_y
# 
add_interface src_y avalon_streaming end
set_interface_property src_y associatedClock clock_sink
set_interface_property src_y associatedReset reset
set_interface_property src_y dataBitsPerSymbol 8
set_interface_property src_y errorDescriptor ""
set_interface_property src_y firstSymbolInHighOrderBits true
set_interface_property src_y maxChannel 0
set_interface_property src_y readyLatency 0
set_interface_property src_y ENABLED true
set_interface_property src_y EXPORT_OF ""
set_interface_property src_y PORT_NAME_MAP ""
set_interface_property src_y CMSIS_SVD_VARIABLES ""
set_interface_property src_y SVD_ADDRESS_GROUP ""

add_interface_port src_y y_data data Input 1024
add_interface_port src_y y_ready ready Output 1
add_interface_port src_y y_valid valid Input 1


# 
# connection point src_cb
# 
add_interface src_cb avalon_streaming end
set_interface_property src_cb associatedClock clock_sink
set_interface_property src_cb associatedReset reset
set_interface_property src_cb dataBitsPerSymbol 8
set_interface_property src_cb errorDescriptor ""
set_interface_property src_cb firstSymbolInHighOrderBits true
set_interface_property src_cb maxChannel 0
set_interface_property src_cb readyLatency 0
set_interface_property src_cb ENABLED true
set_interface_property src_cb EXPORT_OF ""
set_interface_property src_cb PORT_NAME_MAP ""
set_interface_property src_cb CMSIS_SVD_VARIABLES ""
set_interface_property src_cb SVD_ADDRESS_GROUP ""

add_interface_port src_cb cb_data data Input 1024
add_interface_port src_cb cb_ready ready Output 1
add_interface_port src_cb cb_valid valid Input 1


# 
# connection point src_cr
# 
add_interface src_cr avalon_streaming end
set_interface_property src_cr associatedClock clock_sink
set_interface_property src_cr associatedReset reset
set_interface_property src_cr dataBitsPerSymbol 8
set_interface_property src_cr errorDescriptor ""
set_interface_property src_cr firstSymbolInHighOrderBits true
set_interface_property src_cr maxChannel 0
set_interface_property src_cr readyLatency 0
set_interface_property src_cr ENABLED true
set_interface_property src_cr EXPORT_OF ""
set_interface_property src_cr PORT_NAME_MAP ""
set_interface_property src_cr CMSIS_SVD_VARIABLES ""
set_interface_property src_cr SVD_ADDRESS_GROUP ""

add_interface_port src_cr cr_data data Input 1024
add_interface_port src_cr cr_ready ready Output 1
add_interface_port src_cr cr_valid valid Input 1

