Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/main/git/FPGA-FFT/FFT/testbench_isim_beh.exe" -prj "/home/main/git/FPGA-FFT/FFT/testbench_beh.prj" "work.testbench" 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/main/git/FPGA-FFT/FFT/ipcore_dir/fft.vhd" into library work
Parsing VHDL file "/home/main/git/FPGA-FFT/FFT/jjj.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 156032 KB
Fuse CPU Usage: 1960 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling package vcomponents
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling package std_logic_signed
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture lut3_v of entity LUT3 [\LUT3("10101110")(0,7)\]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture lut6_v of entity LUT6 [\LUT6("1001000000001001000000000...]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture dsp48a1_v of entity DSP48A1 [\DSP48A1(1,1,1,1,0,"OPMODE5",0,1...]
Compiling architecture dsp48a1_v of entity DSP48A1 [\DSP48A1(1,1,1,1,0,"OPMODE5",0,0...]
Compiling architecture lut2_v of entity LUT2 [\LUT2("0010")(0,3)\]
Compiling architecture lut4_v of entity LUT4 [\LUT4("0011110010101010")(0,15)\]
Compiling architecture lut5_v of entity LUT5 [\LUT5("1111111111111111111111111...]
Compiling architecture lut1_v of entity LUT1 [\LUT1("0010")(0,3)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture srlc32e_v of entity SRLC32E [\SRLC32E("0000000000000000000000...]
Compiling architecture mult_and_v of entity MULT_AND [mult_and_default]
Compiling architecture ram64x1s_v of entity RAM64X1S [\RAM64X1S("000000000000000000000...]
Compiling architecture structure of entity fft [fft_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 171 VHDL Units
Built simulation executable /home/main/git/FPGA-FFT/FFT/testbench_isim_beh.exe
Fuse Memory Usage: 1281208 KB
Fuse CPU Usage: 2780 ms
GCC CPU Usage: 140 ms
