#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 11 13:30:22 2025
# Process ID: 12604
# Current directory: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17760 D:\FPGA_Learning_Journey\Pro\OV5640_DDR3_HDMI_UDP_sobel___\project\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/src/vip/vip_sobel_edge_detector.v D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/src/vip/rgb2ycbcr.v D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/src/vip/vip.v D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/src/vip/vip_matrix_generate_3x3_8bit.v}
update_compile_order -fileset sources_1
create_ip -name cordic -vendor xilinx.com -library ip -version 6.0 -module_name cordic -dir d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cordic} CONFIG.Functional_Selection {Square_Root} CONFIG.Pipelining_Mode {Optimal} CONFIG.Input_Width {21} CONFIG.Output_Width {11} CONFIG.Data_Format {UnsignedFraction} CONFIG.Coarse_Rotation {false}] [get_ips cordic]
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/cordic/cordic.xci]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/cordic/cordic.xci]
catch { config_ip_cache -export [get_ips -all cordic] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/cordic/cordic.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/cordic/cordic.xci]
launch_runs -jobs 12 cordic_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/cordic/cordic.xci] -directory D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/fifo_pic/fifo_pic.xci] -no_script -reset -force -quiet
remove_files  -fileset fifo_pic D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/fifo_pic/fifo_pic.xci
add_files -norecurse D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/src/vip/line_shift_ram_8bit.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
add_files -norecurse D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/src/vip/blk_mem_gen_0.xci
add_files -norecurse D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/src/vip/blk_mem_gen_0.xci
add_files -norecurse D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/src/vip/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Interface_Type {Native} CONFIG.Use_AXI_ID {false} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {false} CONFIG.Reset_Type {SYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 12 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Assume_Synchronous_Clk {false} CONFIG.Operating_Mode_B {WRITE_FIRST}] [get_ips blk_mem_gen_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 12 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Assume_Synchronous_Clk {false} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Always_Enabled}] [get_ips blk_mem_gen_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 12 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
