{"Source Block": ["hdl/library/common/up_axi.v@184:224@HdlStmProcess", "  end\n\n  assign up_rack_s = (up_rcount == 5'h1f) ? 1'b1 : (up_rcount[4] & up_rack);\n  assign up_rdata_s = (up_rcount == 5'h1f) ? {2{16'hdead}} : up_rdata;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rack_d <= 'd0;\n      up_rdata_d <= 'd0;\n      up_rsel <= 'd0;\n      up_rreq <= 'd0;\n      up_raddr <= 'd0;\n      up_rcount <= 'd0;\n    end else begin\n      up_rack_d <= up_rack_s;\n      up_rdata_d <= up_rdata_s;\n      if (up_rsel == 1'b1) begin\n        if ((up_axi_rready == 1'b1) && (up_axi_rvalid == 1'b1)) begin\n          up_rsel <= 1'b0;\n        end\n        up_rreq <= 1'b0;\n        up_raddr <= up_raddr;\n      end else begin\n        up_rsel <= up_axi_arvalid;\n        up_rreq <= up_axi_arvalid;\n        up_raddr <= up_axi_araddr[AW+2:2];\n      end\n      if (up_rack_s == 1'b1) begin\n        up_rcount <= 5'h00;\n      end else if (up_rcount[4] == 1'b1) begin\n        up_rcount <= up_rcount + 1'b1;\n      end else if (up_rreq == 1'b1) begin\n        up_rcount <= 5'h10;\n      end\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[194, "      up_rreq <= 'd0;\n"], [195, "      up_raddr <= 'd0;\n"], [201, "        if ((up_axi_rready == 1'b1) && (up_axi_rvalid == 1'b1)) begin\n"], [204, "        up_rreq <= 1'b0;\n"], [205, "        up_raddr <= up_raddr;\n"], [208, "        up_rreq <= up_axi_arvalid;\n"], [209, "        up_raddr <= up_axi_araddr[AW+2:2];\n"], [215, "      end else if (up_rreq == 1'b1) begin\n"]], "Add": [[195, "      up_rreq_int <= 'd0;\n"], [195, "      up_raddr_int <= 'd0;\n"], [201, "        if ((up_axi_rready == 1'b1) && (up_axi_rvalid_int == 1'b1)) begin\n"], [205, "        up_rreq_int <= 1'b0;\n"], [205, "        up_raddr_int <= up_raddr_int;\n"], [209, "        up_rreq_int <= up_axi_arvalid;\n"], [209, "        up_raddr_int <= up_axi_araddr[(ADDRESS_WIDTH+1):2];\n"], [215, "      end else if (up_rreq_int == 1'b1) begin\n"]]}}