{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-366,-66",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_clk -pg 1 -lvl 4 -x 1070 -y 80 -defaultsOSRD -right
preplace port ddr4 -pg 1 -lvl 4 -x 1070 -y 60 -defaultsOSRD
preplace port port-id_start_write_async -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_start_read_async -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace inst axi4_master_plug -pg 1 -lvl 2 -x 560 -y 60 -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk left -pinY clk 0L
preplace inst system_ila -pg 1 -lvl 2 -x 560 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 42 41} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 20L -pinBusDir probe0 right -pinBusY probe0 0R -pinBusDir probe1 left -pinBusY probe1 40L -pinDir resetn left -pinY resetn 80L -pinBusDir probe2 left -pinBusY probe2 60L
preplace inst zero -pg 1 -lvl 1 -x 200 -y 480 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst reset_inverter -pg 1 -lvl 1 -x 200 -y 360 -swap {1 0} -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 20R -pinBusDir Res right -pinBusY Res 0R
preplace inst ddr4 -pg 1 -lvl 3 -x 870 -y 60 -swap {3 1 2 0 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 77 78 76 79 80} -defaultsOSRD -pinDir C0_SYS_CLK right -pinY C0_SYS_CLK 20R -pinDir C0_DDR4 right -pinY C0_DDR4 0R -pinDir C0_DDR4_S_AXI_CTRL left -pinY C0_DDR4_S_AXI_CTRL 0L -pinDir C0_DDR4_S_AXI left -pinY C0_DDR4_S_AXI 60L -pinDir c0_init_calib_complete left -pinY c0_init_calib_complete 120L -pinDir dbg_clk right -pinY dbg_clk 40R -pinBusDir dbg_bus right -pinBusY dbg_bus 60R -pinDir c0_ddr4_ui_clk left -pinY c0_ddr4_ui_clk 320L -pinDir c0_ddr4_ui_clk_sync_rst left -pinY c0_ddr4_ui_clk_sync_rst 340L -pinDir c0_ddr4_aresetn left -pinY c0_ddr4_aresetn 300L -pinDir c0_ddr4_interrupt right -pinY c0_ddr4_interrupt 80R -pinDir sys_rst left -pinY sys_rst 420L
preplace inst fill_ram -pg 1 -lvl 1 -x 200 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 39 37 36 38 40 41} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk right -pinY clk 20R -pinDir reset right -pinY reset 100R -pinBusDir elapsed right -pinBusY elapsed 60R -pinDir idle right -pinY idle 40R -pinBusDir read_duration right -pinBusY read_duration 80R -pinDir start_write_async left -pinY start_write_async 0L -pinDir start_read_async left -pinY start_read_async 20L
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 1 2 400 380 N
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 2 380 400 N
preplace netloc ddr4_0_c0_init_calib_complete 1 2 1 N 180
preplace netloc fill_ram_0_elapsed 1 1 1 N 220
preplace netloc reset_inverter_Res 1 1 2 N 360 N
preplace netloc zero_dout 1 1 2 NJ 480 N
preplace netloc start_write_async_1 1 0 1 N 160
preplace netloc fill_ram_read_duration 1 1 1 N 240
preplace netloc start_read_async_1 1 0 1 N 180
preplace netloc C0_SYS_CLK_0_1 1 3 1 N 80
preplace netloc axi4_master_plug_0_AXI 1 2 1 N 60
preplace netloc ddr4_0_C0_DDR4 1 3 1 N 60
preplace netloc fill_ram_M_AXI 1 1 2 420J 120 N
levelinfo -pg 1 0 200 560 870 1070
pagesize -pg 1 -db -bbox -sgen -180 0 1180 540
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-257,-59",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port m0_ddr4_clk -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port m0_ddr4 -pg 1 -lvl 3 -x 760 -y 360 -defaultsOSRD
preplace port port-id_start_async -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace inst fill_ram -pg 1 -lvl 1 -x 170 -y 190 -defaultsOSRD
preplace inst axi4_master_plug -pg 1 -lvl 1 -x 170 -y 70 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 2 -x 540 -y 170 -defaultsOSRD
preplace inst zero -pg 1 -lvl 1 -x 170 -y 460 -defaultsOSRD
preplace inst reset_inverter -pg 1 -lvl 1 -x 170 -y 310 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 2 -x 540 -y 420 -defaultsOSRD
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 3 20 10 360 70 740
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 3 20 370 340J 300 730
preplace netloc fill_ram_0_elapsed 1 1 1 N 190
preplace netloc ddr4_0_c0_init_calib_complete 1 1 2 360 270 720
preplace netloc zero_dout 1 1 1 NJ 460
preplace netloc reset_inverter_Res 1 1 1 320 310n
preplace netloc control_start 1 0 1 NJ 210
preplace netloc fill_ram_0_M_AXI 1 1 1 350 130n
preplace netloc axi4_master_plug_0_AXI 1 1 1 330J 70n
preplace netloc C0_SYS_CLK_0_1 1 0 2 NJ 380 NJ
preplace netloc ddr4_0_C0_DDR4 1 2 1 N 360
levelinfo -pg 1 0 170 540 760
pagesize -pg 1 -db -bbox -sgen -130 0 860 530
"
}
0
