{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588789356777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588789356786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 20:22:36 2020 " "Processing started: Wed May 06 20:22:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588789356786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789356786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lommeregner -c Lommeregner " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lommeregner -c Lommeregner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789356786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588789357600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588789357601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topdesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopDesign-sim " "Found design unit 1: TopDesign-sim" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369919 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopDesign " "Found entity 1: TopDesign" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789369919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programcode-rtl " "Found design unit 1: Programcode-rtl" {  } { { "ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ProgramCode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369924 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCode " "Found entity 1: ProgramCode" {  } { { "ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ProgramCode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789369924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numpad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numpad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Numpad-sim " "Found design unit 1: Numpad-sim" {  } { { "Numpad.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Numpad.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369929 ""} { "Info" "ISGN_ENTITY_NAME" "1 Numpad " "Found entity 1: Numpad" {  } { { "Numpad.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Numpad.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789369929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-rtl " "Found design unit 1: Memory-rtl" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Memory.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369934 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789369934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_programcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_programcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_Programcode-rtl " "Found design unit 1: IO_Programcode-rtl" {  } { { "IO_ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ProgramCode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369939 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_ProgramCode " "Found entity 1: IO_ProgramCode" {  } { { "IO_ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ProgramCode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789369939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_CU-rtl " "Found design unit 1: IO_CU-rtl" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_CU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369944 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_CU " "Found entity 1: IO_CU" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789369944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_ALU-rtl " "Found design unit 1: IO_ALU-rtl" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369948 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_ALU " "Found entity 1: IO_ALU" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789369948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-sim " "Found design unit 1: Display-sim" {  } { { "Display.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369953 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789369953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-rtl " "Found design unit 1: CU-rtl" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/CU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369958 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789369958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-sim " "Found design unit 1: BinaryToBCD-sim" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369963 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789369963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789369968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789369968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDesign " "Elaborating entity \"TopDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588789370153 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED TopDesign.vhd(12) " "VHDL Signal Declaration warning at TopDesign.vhd(12): used explicit default value for signal \"LED\" because signal was never assigned a value" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588789370155 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCnt TopDesign.vhd(352) " "VHDL Process Statement warning at TopDesign.vhd(352): signal \"ClockCnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370160 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCnt TopDesign.vhd(354) " "VHDL Process Statement warning at TopDesign.vhd(354): signal \"ClockCnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370160 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCnt TopDesign.vhd(359) " "VHDL Process Statement warning at TopDesign.vhd(359): signal \"ClockCnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370160 "|TopDesign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:i_BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:i_BCD\"" {  } { { "TopDesign.vhd" "i_BCD" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789370191 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentValue BinaryToBCD.vhd(134) " "VHDL Process Statement warning at BinaryToBCD.vhd(134): signal \"CurrentValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370196 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Waiting BinaryToBCD.vhd(134) " "VHDL Process Statement warning at BinaryToBCD.vhd(134): signal \"Waiting\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370196 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentValue BinaryToBCD.vhd(149) " "VHDL Process Statement warning at BinaryToBCD.vhd(149): signal \"CurrentValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370196 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActionJackson BinaryToBCD.vhd(159) " "VHDL Process Statement warning at BinaryToBCD.vhd(159): signal \"ActionJackson\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370196 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Decimal BinaryToBCD.vhd(163) " "VHDL Process Statement warning at BinaryToBCD.vhd(163): signal \"Decimal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370196 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:i_Display " "Elaborating entity \"Display\" for hierarchy \"Display:i_Display\"" {  } { { "TopDesign.vhd" "i_Display" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789370198 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Digit Display.vhd(43) " "VHDL Process Statement warning at Display.vhd(43): signal \"Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Display.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370199 "|TopDesign|Display:i_Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DisplayRAM Display.vhd(65) " "VHDL Process Statement warning at Display.vhd(65): signal \"DisplayRAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Display.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370199 "|TopDesign|Display:i_Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Numpad Numpad:i_Numpad " "Elaborating entity \"Numpad\" for hierarchy \"Numpad:i_Numpad\"" {  } { { "TopDesign.vhd" "i_Numpad" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789370201 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AJ Numpad.vhd(331) " "VHDL Process Statement warning at Numpad.vhd(331): signal \"AJ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Numpad.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Numpad.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370209 "|TopDesign|Numpad:i_Numpad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_ALU IO_ALU:i_IO_ALU " "Elaborating entity \"IO_ALU\" for hierarchy \"IO_ALU:i_IO_ALU\"" {  } { { "TopDesign.vhd" "i_IO_ALU" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789370280 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle IO_ALU.vhd(31) " "VHDL Process Statement warning at IO_ALU.vhd(31): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370283 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ConBusALU IO_ALU.vhd(33) " "VHDL Process Statement warning at IO_ALU.vhd(33): signal \"IO_ConBusALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370283 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValueOne IO_ALU.vhd(40) " "VHDL Process Statement warning at IO_ALU.vhd(40): signal \"InputValueOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370283 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValueTwo IO_ALU.vhd(43) " "VHDL Process Statement warning at IO_ALU.vhd(43): signal \"InputValueTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370283 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DataBusReg IO_ALU.vhd(46) " "VHDL Process Statement warning at IO_ALU.vhd(46): signal \"IO_DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370283 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActionJackson IO_ALU.vhd(49) " "VHDL Process Statement warning at IO_ALU.vhd(49): signal \"ActionJackson\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370283 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DataBusReg IO_ALU.vhd(52) " "VHDL Process Statement warning at IO_ALU.vhd(52): signal \"IO_DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370283 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_NSelOut IO_ALU.vhd(29) " "VHDL Process Statement warning at IO_ALU.vhd(29): inferring latch(es) for signal or variable \"IO_NSelOut\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588789370283 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_DataBusMemOutput IO_ALU.vhd(29) " "VHDL Process Statement warning at IO_ALU.vhd(29): inferring latch(es) for signal or variable \"IO_DataBusMemOutput\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588789370283 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result IO_ALU.vhd(29) " "VHDL Process Statement warning at IO_ALU.vhd(29): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588789370283 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_TBR IO_ALU.vhd(29) " "VHDL Process Statement warning at IO_ALU.vhd(29): inferring latch(es) for signal or variable \"IO_TBR\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588789370283 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_TBR IO_ALU.vhd(29) " "Inferred latch for \"IO_TBR\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370284 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[0\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370284 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[1\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370284 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[2\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370284 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[3\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370284 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[4\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370284 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[5\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370284 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[6\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370284 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] IO_ALU.vhd(29) " "Inferred latch for \"Result\[7\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370284 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[0\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[0\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370284 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[1\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[1\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370284 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[2\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[2\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370285 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[3\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[3\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370285 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[4\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[4\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370285 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[5\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[5\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370285 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[6\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[6\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370285 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[7\] IO_ALU.vhd(29) " "Inferred latch for \"IO_DataBusMemOutput\[7\]\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370285 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_NSelOut IO_ALU.vhd(29) " "Inferred latch for \"IO_NSelOut\" at IO_ALU.vhd(29)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370285 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_CU IO_CU:i_IO_CU " "Elaborating entity \"IO_CU\" for hierarchy \"IO_CU:i_IO_CU\"" {  } { { "TopDesign.vhd" "i_IO_CU" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789370287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_ProgramCode IO_ProgramCode:i_IO_ProgramCode " "Elaborating entity \"IO_ProgramCode\" for hierarchy \"IO_ProgramCode:i_IO_ProgramCode\"" {  } { { "TopDesign.vhd" "i_IO_ProgramCode" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789370290 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle IO_ProgramCode.vhd(37) " "VHDL Process Statement warning at IO_ProgramCode.vhd(37): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ProgramCode.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370292 "|TopDesign|IO_ProgramCode:i_IO_ProgramCode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:i_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:i_ALU\"" {  } { { "TopDesign.vhd" "i_ALU" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789370294 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370295 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ConBusALU ALU.vhd(54) " "VHDL Process Statement warning at ALU.vhd(54): signal \"ConBusALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370295 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370295 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370295 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(66) " "VHDL Process Statement warning at ALU.vhd(66): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370295 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(70) " "VHDL Process Statement warning at ALU.vhd(70): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370296 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(70) " "VHDL Process Statement warning at ALU.vhd(70): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370296 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(78) " "VHDL Process Statement warning at ALU.vhd(78): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370296 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(78) " "VHDL Process Statement warning at ALU.vhd(78): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370296 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(86) " "VHDL Process Statement warning at ALU.vhd(86): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370296 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(86) " "VHDL Process Statement warning at ALU.vhd(86): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370296 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(92) " "VHDL Process Statement warning at ALU.vhd(92): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370296 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(92) " "VHDL Process Statement warning at ALU.vhd(92): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370296 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(98) " "VHDL Process Statement warning at ALU.vhd(98): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370297 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(98) " "VHDL Process Statement warning at ALU.vhd(98): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370297 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(100) " "VHDL Process Statement warning at ALU.vhd(100): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370297 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(103) " "VHDL Process Statement warning at ALU.vhd(103): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370297 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(103) " "VHDL Process Statement warning at ALU.vhd(103): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370297 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(105) " "VHDL Process Statement warning at ALU.vhd(105): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370298 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(108) " "VHDL Process Statement warning at ALU.vhd(108): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370298 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(108) " "VHDL Process Statement warning at ALU.vhd(108): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370298 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(110) " "VHDL Process Statement warning at ALU.vhd(110): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370298 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(113) " "VHDL Process Statement warning at ALU.vhd(113): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370298 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(113) " "VHDL Process Statement warning at ALU.vhd(113): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370299 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(115) " "VHDL Process Statement warning at ALU.vhd(115): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370299 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(118) " "VHDL Process Statement warning at ALU.vhd(118): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370299 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(118) " "VHDL Process Statement warning at ALU.vhd(118): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370299 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370299 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(123) " "VHDL Process Statement warning at ALU.vhd(123): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370300 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370300 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370300 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divideReg ALU.vhd(128) " "VHDL Process Statement warning at ALU.vhd(128): signal \"divideReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370300 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(131) " "VHDL Process Statement warning at ALU.vhd(131): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370300 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(131) " "VHDL Process Statement warning at ALU.vhd(131): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370300 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(134) " "VHDL Process Statement warning at ALU.vhd(134): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370300 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(134) " "VHDL Process Statement warning at ALU.vhd(134): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370300 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(137) " "VHDL Process Statement warning at ALU.vhd(137): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370300 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(140) " "VHDL Process Statement warning at ALU.vhd(140): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370300 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(140) " "VHDL Process Statement warning at ALU.vhd(140): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370301 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TooBigResult ALU.vhd(143) " "VHDL Process Statement warning at ALU.vhd(143): signal \"TooBigResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370301 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NSelOut ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): inferring latch(es) for signal or variable \"NSelOut\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588789370301 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SkipProgram ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): inferring latch(es) for signal or variable \"SkipProgram\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588789370301 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "multiReg ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): inferring latch(es) for signal or variable \"multiReg\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588789370301 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataBusMemOutput ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): inferring latch(es) for signal or variable \"DataBusMemOutput\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588789370301 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TooBigResult ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): inferring latch(es) for signal or variable \"TooBigResult\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588789370301 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "divideReg ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): inferring latch(es) for signal or variable \"divideReg\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588789370302 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[0\] ALU.vhd(48) " "Inferred latch for \"divideReg\[0\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370303 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[1\] ALU.vhd(48) " "Inferred latch for \"divideReg\[1\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370303 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[2\] ALU.vhd(48) " "Inferred latch for \"divideReg\[2\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370303 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[3\] ALU.vhd(48) " "Inferred latch for \"divideReg\[3\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370303 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[4\] ALU.vhd(48) " "Inferred latch for \"divideReg\[4\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370304 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[5\] ALU.vhd(48) " "Inferred latch for \"divideReg\[5\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370304 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[6\] ALU.vhd(48) " "Inferred latch for \"divideReg\[6\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370304 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[7\] ALU.vhd(48) " "Inferred latch for \"divideReg\[7\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370304 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TooBigResult ALU.vhd(48) " "Inferred latch for \"TooBigResult\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370304 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[0\] ALU.vhd(48) " "Inferred latch for \"DataBusMemOutput\[0\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370304 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[1\] ALU.vhd(48) " "Inferred latch for \"DataBusMemOutput\[1\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370304 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[2\] ALU.vhd(48) " "Inferred latch for \"DataBusMemOutput\[2\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370304 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[3\] ALU.vhd(48) " "Inferred latch for \"DataBusMemOutput\[3\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370305 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[4\] ALU.vhd(48) " "Inferred latch for \"DataBusMemOutput\[4\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370305 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[5\] ALU.vhd(48) " "Inferred latch for \"DataBusMemOutput\[5\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370305 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[6\] ALU.vhd(48) " "Inferred latch for \"DataBusMemOutput\[6\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370305 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[7\] ALU.vhd(48) " "Inferred latch for \"DataBusMemOutput\[7\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370305 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[0\] ALU.vhd(48) " "Inferred latch for \"multiReg\[0\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370305 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[1\] ALU.vhd(48) " "Inferred latch for \"multiReg\[1\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370305 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[2\] ALU.vhd(48) " "Inferred latch for \"multiReg\[2\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370305 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[3\] ALU.vhd(48) " "Inferred latch for \"multiReg\[3\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370305 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[4\] ALU.vhd(48) " "Inferred latch for \"multiReg\[4\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370305 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[5\] ALU.vhd(48) " "Inferred latch for \"multiReg\[5\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[6\] ALU.vhd(48) " "Inferred latch for \"multiReg\[6\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[7\] ALU.vhd(48) " "Inferred latch for \"multiReg\[7\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[8\] ALU.vhd(48) " "Inferred latch for \"multiReg\[8\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[9\] ALU.vhd(48) " "Inferred latch for \"multiReg\[9\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[10\] ALU.vhd(48) " "Inferred latch for \"multiReg\[10\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[11\] ALU.vhd(48) " "Inferred latch for \"multiReg\[11\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[12\] ALU.vhd(48) " "Inferred latch for \"multiReg\[12\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[13\] ALU.vhd(48) " "Inferred latch for \"multiReg\[13\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[14\] ALU.vhd(48) " "Inferred latch for \"multiReg\[14\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[15\] ALU.vhd(48) " "Inferred latch for \"multiReg\[15\]\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SkipProgram ALU.vhd(48) " "Inferred latch for \"SkipProgram\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370306 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NSelOut ALU.vhd(48) " "Inferred latch for \"NSelOut\" at ALU.vhd(48)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789370307 "|TopDesign|ALU:i_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:i_CU " "Elaborating entity \"CU\" for hierarchy \"CU:i_CU\"" {  } { { "TopDesign.vhd" "i_CU" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789370333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCode ProgramCode:i_ProgramCode " "Elaborating entity \"ProgramCode\" for hierarchy \"ProgramCode:i_ProgramCode\"" {  } { { "TopDesign.vhd" "i_ProgramCode" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789370337 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle ProgramCode.vhd(92) " "VHDL Process Statement warning at ProgramCode.vhd(92): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ProgramCode.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588789370339 "|TopDesign|ProgramCode:i_ProgramCode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:i_Memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:i_Memory\"" {  } { { "TopDesign.vhd" "i_Memory" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789370341 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Memory:i_Memory\|RAM_rtl_0 " "Inferred RAM node \"Memory:i_Memory\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588789371230 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory:i_Memory\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory:i_Memory\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "IO_ProgramCode:i_IO_ProgramCode\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IO_ProgramCode:i_IO_ProgramCode\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lommeregner.TopDesign0.rtl.mif " "Parameter INIT_FILE set to Lommeregner.TopDesign0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ProgramCode:i_ProgramCode\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ProgramCode:i_ProgramCode\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lommeregner.TopDesign1.rtl.mif " "Parameter INIT_FILE set to Lommeregner.TopDesign1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588789372628 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588789372628 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588789372628 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div3\"" {  } { { "BinaryToBCD.vhd" "Div3" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588789372631 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588789372631 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588789372631 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588789372631 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:i_ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:i_ALU\|Div0\"" {  } { { "ALU.vhd" "Div0" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588789372631 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588789372631 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588789372631 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588789372631 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod3\"" {  } { { "BinaryToBCD.vhd" "Mod3" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588789372631 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588789372631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:i_Memory\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"Memory:i_Memory\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789372724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:i_Memory\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"Memory:i_Memory\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372724 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789372724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n7s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n7s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n7s1 " "Found entity 1: altsyncram_n7s1" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/altsyncram_n7s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789372791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789372791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789372811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lommeregner.TopDesign0.rtl.mif " "Parameter \"INIT_FILE\" = \"Lommeregner.TopDesign0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372811 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789372811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v771 " "Found entity 1: altsyncram_v771" {  } { { "db/altsyncram_v771.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/altsyncram_v771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789372872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789372872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789372892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lommeregner.TopDesign1.rtl.mif " "Parameter \"INIT_FILE\" = \"Lommeregner.TopDesign1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789372893 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789372893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h971 " "Found entity 1: altsyncram_h971" {  } { { "db/altsyncram_h971.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/altsyncram_h971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789372969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789372969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div3\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789373022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div3 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373022 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789373022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/lpm_divide_bpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789373263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373263 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789373263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/lpm_divide_epo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/lpm_abs_nn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789373473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373474 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789373474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/lpm_divide_oqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/lpm_abs_1p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789373692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373692 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789373692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sqo " "Found entity 1: lpm_divide_sqo" {  } { { "db/lpm_divide_sqo.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/lpm_divide_sqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/abs_divider_5dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5p9 " "Found entity 1: lpm_abs_5p9" {  } { { "db/lpm_abs_5p9.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/lpm_abs_5p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:i_ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:i_ALU\|lpm_divide:Div0\"" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789373922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:i_ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:i_ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789373922 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789373922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1oo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1oo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1oo " "Found entity 1: lpm_divide_1oo" {  } { { "db/lpm_divide_1oo.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/lpm_divide_1oo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789373982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789373982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_aag " "Found entity 1: abs_divider_aag" {  } { { "db/abs_divider_aag.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/abs_divider_aag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789374007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789374007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789374037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789374037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod0\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789374065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374065 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789374065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789374130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789374130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789374157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789374157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/alt_u_div_r2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588789374268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789374268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod1\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789374317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod1 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374318 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789374318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod2\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789374351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod2 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374351 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789374351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod3\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789374384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod3 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588789374384 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/BinaryToBCD.vhd" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588789374384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[0\] " "Latch ALU:i_ALU\|DataBusMemOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[3\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/CU.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376120 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[0\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_CU.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376120 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[1\] " "Latch ALU:i_ALU\|DataBusMemOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/CU.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376120 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[1\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_CU.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376120 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[2\] " "Latch ALU:i_ALU\|DataBusMemOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/CU.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376121 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[2\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_CU.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376121 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[3\] " "Latch ALU:i_ALU\|DataBusMemOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/CU.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376121 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[3\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_CU.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376121 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[4\] " "Latch ALU:i_ALU\|DataBusMemOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/CU.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376121 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[4\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_CU.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376121 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[5\] " "Latch ALU:i_ALU\|DataBusMemOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/CU.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376121 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[5\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_CU.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376121 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[6\] " "Latch ALU:i_ALU\|DataBusMemOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/CU.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376122 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[6\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_CU.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376122 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[7\] " "Latch ALU:i_ALU\|DataBusMemOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/CU.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376122 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[7\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_CU.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376122 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/IO_ALU.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[0\] " "Latch ALU:i_ALU\|divideReg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Memory.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376122 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|TooBigResult " "Latch ALU:i_ALU\|TooBigResult has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[0\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[0\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/CU.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376122 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[1\] " "Latch ALU:i_ALU\|divideReg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Memory.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376122 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[2\] " "Latch ALU:i_ALU\|divideReg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Memory.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376122 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[3\] " "Latch ALU:i_ALU\|divideReg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Memory.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376123 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[4\] " "Latch ALU:i_ALU\|divideReg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Memory.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376123 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[5\] " "Latch ALU:i_ALU\|divideReg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Memory.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376123 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[6\] " "Latch ALU:i_ALU\|divideReg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Memory.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376123 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[7\] " "Latch ALU:i_ALU\|divideReg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/Memory.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588789376123 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588789376123 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[36\] VCC " "Pin \"DisplayOutput\[36\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|DisplayOutput[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[37\] VCC " "Pin \"DisplayOutput\[37\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|DisplayOutput[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[38\] VCC " "Pin \"DisplayOutput\[38\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|DisplayOutput[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[39\] VCC " "Pin \"DisplayOutput\[39\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|DisplayOutput[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[40\] VCC " "Pin \"DisplayOutput\[40\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|DisplayOutput[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[41\] VCC " "Pin \"DisplayOutput\[41\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|DisplayOutput[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588789389101 "|TopDesign|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588789389101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588789389515 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588789392460 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:i_Memory\|altsyncram:RAM_rtl_0\|altsyncram_n7s1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"Memory:i_Memory\|altsyncram:RAM_rtl_0\|altsyncram_n7s1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/db/altsyncram_n7s1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/TopDesign.vhd" 325 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789392500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588789393663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588789393663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9472 " "Implemented 9472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588789394500 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588789394500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9378 " "Implemented 9378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588789394500 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588789394500 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1588789394500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588789394500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588789394600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 20:23:14 2020 " "Processing ended: Wed May 06 20:23:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588789394600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588789394600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588789394600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588789394600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588789396305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588789396311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 20:23:15 2020 " "Processing started: Wed May 06 20:23:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588789396311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588789396311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lommeregner -c Lommeregner " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lommeregner -c Lommeregner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588789396311 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588789396514 ""}
{ "Info" "0" "" "Project  = Lommeregner" {  } {  } 0 0 "Project  = Lommeregner" 0 0 "Fitter" 0 0 1588789396515 ""}
{ "Info" "0" "" "Revision = Lommeregner" {  } {  } 0 0 "Revision = Lommeregner" 0 0 "Fitter" 0 0 1588789396515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588789396877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588789396877 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lommeregner 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Lommeregner\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588789396969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588789397031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588789397031 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588789397634 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588789397671 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588789398365 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588789398614 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1588789406142 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock~inputCLKENA0 10 global CLKCTRL_G6 " "Clock~inputCLKENA0 with 10 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588789406846 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1588789406846 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588789406862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588789407525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588789407532 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588789407547 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588789407559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588789407596 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588789407602 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "The Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1588789413110 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lommeregner.sdc " "Synopsys Design Constraints File file not found: 'Lommeregner.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588789413202 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588789413240 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588789413469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1588789413469 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588789413499 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588789414545 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1588789414573 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 DSP block " "Packed 8 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1588789414573 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1588789414573 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588789414573 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588789415710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588789420234 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1588789421573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:39 " "Fitter placement preparation operations ending: elapsed time is 00:00:39" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588789459477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588789484176 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588789513740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:30 " "Fitter placement operations ending: elapsed time is 00:00:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588789513741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588789521484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588789545296 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588789545296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588789596629 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588789596629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:12 " "Fitter routing operations ending: elapsed time is 00:01:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588789596638 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 25.55 " "Total time spent on timing analysis during the Fitter is 25.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588789617545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588789617670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588789623538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588789623542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588789632486 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:33 " "Fitter post-fit operations ending: elapsed time is 00:00:33" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588789650797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/output_files/Lommeregner.fit.smsg " "Generated suppressed messages file E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV3.1/output_files/Lommeregner.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588789652803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6396 " "Peak virtual memory: 6396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588789655994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 20:27:35 2020 " "Processing ended: Wed May 06 20:27:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588789655994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:20 " "Elapsed time: 00:04:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588789655994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:38 " "Total CPU time (on all processors): 00:09:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588789655994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588789655994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588789667730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588789667738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 20:27:47 2020 " "Processing started: Wed May 06 20:27:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588789667738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588789667738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lommeregner -c Lommeregner " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lommeregner -c Lommeregner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588789667738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588789669828 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588789678229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588789679393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 20:27:59 2020 " "Processing ended: Wed May 06 20:27:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588789679393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588789679393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588789679393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588789679393 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588789680788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588789682156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588789682163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 20:28:01 2020 " "Processing started: Wed May 06 20:28:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588789682163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588789682163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lommeregner -c Lommeregner " "Command: quartus_sta Lommeregner -c Lommeregner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588789682163 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588789682346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588789684501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588789684501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789684556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789684556 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "The Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1588789685349 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lommeregner.sdc " "Synopsys Design Constraints File file not found: 'Lommeregner.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588789685600 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789685600 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockCnt\[10\] ClockCnt\[10\] " "create_clock -period 1.000 -name ClockCnt\[10\] ClockCnt\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588789685640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588789685640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockCycle\[0\] ClockCycle\[0\] " "create_clock -period 1.000 -name ClockCycle\[0\] ClockCycle\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588789685640 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588789685640 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588789685703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588789686483 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588789686537 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588789686609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588789688024 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588789688024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -83.317 " "Worst-case setup slack is -83.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -83.317           -5476.617 ClockCnt\[10\]  " "  -83.317           -5476.617 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.087            -415.258 ClockCycle\[0\]  " "  -19.087            -415.258 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.346             -14.756 Clock  " "   -4.346             -14.756 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789688032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.030 " "Worst-case hold slack is 0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 ClockCycle\[0\]  " "    0.030               0.000 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 ClockCnt\[10\]  " "    0.443               0.000 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 Clock  " "    0.451               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789688221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588789688241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588789688259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -672.179 ClockCnt\[10\]  " "   -3.166            -672.179 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -8.665 Clock  " "   -0.538              -8.665 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 ClockCycle\[0\]  " "    0.017               0.000 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789688271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789688271 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588789688456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588789688533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588789701016 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588789702475 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588789702786 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588789702786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -87.264 " "Worst-case setup slack is -87.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -87.264           -5566.146 ClockCnt\[10\]  " "  -87.264           -5566.146 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.733            -418.742 ClockCycle\[0\]  " "  -19.733            -418.742 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.328             -15.791 Clock  " "   -4.328             -15.791 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789702793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.019 " "Worst-case hold slack is -0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.019 ClockCycle\[0\]  " "   -0.019              -0.019 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 ClockCnt\[10\]  " "    0.438               0.000 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Clock  " "    0.455               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789702955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588789702963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588789702973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -663.929 ClockCnt\[10\]  " "   -3.166            -663.929 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -8.856 Clock  " "   -0.538              -8.856 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 ClockCycle\[0\]  " "    0.067               0.000 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789702982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789702982 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588789703117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588789703365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588789710779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588789714159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588789714416 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588789714416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.217 " "Worst-case setup slack is -40.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.217           -2659.702 ClockCnt\[10\]  " "  -40.217           -2659.702 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.693            -200.347 ClockCycle\[0\]  " "   -8.693            -200.347 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.910              -3.614 Clock  " "   -2.910              -3.614 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789714432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.047 " "Worst-case hold slack is -0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.047              -0.073 ClockCycle\[0\]  " "   -0.047              -0.073 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.029 ClockCnt\[10\]  " "   -0.015              -0.029 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Clock  " "    0.187               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789714687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588789714705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588789714724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -277.401 ClockCnt\[10\]  " "   -2.636            -277.401 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -1.373 Clock  " "   -0.400              -1.373 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 ClockCycle\[0\]  " "    0.136               0.000 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789714743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789714743 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588789715041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588789718340 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588789718601 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588789718601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -38.044 " "Worst-case setup slack is -38.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.044           -2432.855 ClockCnt\[10\]  " "  -38.044           -2432.855 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.171            -182.790 ClockCycle\[0\]  " "   -8.171            -182.790 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.448              -2.974 Clock  " "   -2.448              -2.974 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789718616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.057 " "Worst-case hold slack is -0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.384 ClockCnt\[10\]  " "   -0.057              -0.384 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.022 ClockCycle\[0\]  " "   -0.014              -0.022 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 Clock  " "    0.176               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789718904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588789718950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588789718975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -267.458 ClockCnt\[10\]  " "   -2.636            -267.458 ClockCnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392              -1.377 Clock  " "   -0.392              -1.377 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 ClockCycle\[0\]  " "    0.207               0.000 ClockCycle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588789718993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588789718993 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588789723240 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588789723243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588789723476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 20:28:43 2020 " "Processing ended: Wed May 06 20:28:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588789723476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588789723476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588789723476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588789723476 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 153 s " "Quartus Prime Full Compilation was successful. 0 errors, 153 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588789724322 ""}
