# RTL-verilog
Hardware 101
![image alt](https://github.com/satish222005/RTL-verilog/blob/de3dd16d3cb740ec4532feee2fdefb724b575afa/task%201/Screenshot%20(101).png)
