<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="HLS_Project" solutionName="solution1" date="2022-04-07T00:04:09.401+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-24] C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_ref.h:640: Index for bit vector operation is out of bound." projectName="HLS_Project" solutionName="solution1" date="2022-04-07T00:02:48.750+0200" type="Warning"/>
        <logs message="WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (HLS_Project/neural_layer.cpp:127:9)" projectName="HLS_Project" solutionName="solution1" date="2022-04-07T00:02:46.200+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
