Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Thu Apr 25 15:26:05 2019
| Host              : Thomas-MSI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file ARMv4_timing_summary_routed.rpt -pb ARMv4_timing_summary_routed.pb -rpx ARMv4_timing_summary_routed.rpx -warn_on_violation
| Design            : ARMv4
| Device            : xczu17eg-ffve1924
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[5]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 125 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 64 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.407        0.000                      0                 1196        0.060        0.000                      0                 1196        4.725        0.000                       0                   606  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.407        0.000                      0                 1196        0.060        0.000                      0                 1196        4.725        0.000                       0                   606  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 1.960ns (25.995%)  route 5.580ns (74.005%))
  Logic Levels:           23  (CARRY8=5 LUT2=2 LUT3=3 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 12.617 - 10.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.997ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.907ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.715     3.237    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X44Y468        FDRE                                         r  STATE_MACHINE/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y468        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.307 r  STATE_MACHINE/address_reg[4]/Q
                         net (fo=67, routed)          0.408     3.715    STATE_MACHINE/address[4]
    SLICE_X42Y462        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     3.848 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.086     3.934    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y462        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.047     3.981 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.418     4.399    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X57Y475        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.513 r  STATE_MACHINE/MUL0__1_i_169/O
                         net (fo=128, routed)         0.417     4.930    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_1
    SLICE_X66Y476        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.133     5.063 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_152/O
                         net (fo=1, routed)           0.012     5.075    REG_BANK_ENCAP/reg_bank/MUL0__1_i_152_n_0
    SLICE_X66Y476        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.048     5.123 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_99/O
                         net (fo=1, routed)           0.000     5.123    REG_BANK_ENCAP/reg_bank/MUL0__1_i_99_n_0
    SLICE_X66Y476        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     5.151 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_68/O
                         net (fo=1, routed)           0.642     5.793    STATE_MACHINE/Rm_data[20]
    SLICE_X70Y438        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.906 r  STATE_MACHINE/MUL0__1_i_38/O
                         net (fo=1, routed)           0.040     5.946    STATE_MACHINE/MUL0__1_i_38_n_0
    SLICE_X70Y438        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     6.028 r  STATE_MACHINE/MUL0__1_i_12/O
                         net (fo=23, routed)          0.818     6.846    STATE_MACHINE/b_bus[20]
    SLICE_X60Y493        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     6.979 f  STATE_MACHINE/address[11]_i_41/O
                         net (fo=3, routed)           0.086     7.065    STATE_MACHINE/address[11]_i_41_n_0
    SLICE_X60Y492        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.153 f  STATE_MACHINE/nzcv[0]_i_353/O
                         net (fo=3, routed)           0.095     7.248    STATE_MACHINE/nzcv[0]_i_353_n_0
    SLICE_X59Y492        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.114     7.362 f  STATE_MACHINE/nzcv[0]_i_273/O
                         net (fo=3, routed)           0.193     7.555    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92_1
    SLICE_X56Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     7.586 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178/O
                         net (fo=1, routed)           0.130     7.716    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178_n_0
    SLICE_X57Y490        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     7.765 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92/O
                         net (fo=1, routed)           0.254     8.019    STATE_MACHINE/address[6]_i_49_0
    SLICE_X60Y485        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     8.133 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.332     8.465    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X57Y478        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.514 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.527    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X57Y478        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.626 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.649    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X57Y479        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.661 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.684    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X57Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.787 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[5]
                         net (fo=3, routed)           0.369     9.156    ALU/data4[21]
    SLICE_X59Y478        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     9.293 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.316    ALU/address_reg[23]_i_10_n_0
    SLICE_X59Y479        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.103     9.419 r  ALU/nzcv_reg[3]_i_10/O[7]
                         net (fo=1, routed)           0.321     9.740    STATE_MACHINE/data5[31]
    SLICE_X56Y480        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.822 r  STATE_MACHINE/nzcv[3]_i_3/O
                         net (fo=1, routed)           0.085     9.907    STATE_MACHINE/nzcv[3]_i_3_n_0
    SLICE_X55Y480        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.031     9.938 r  STATE_MACHINE/nzcv[3]_i_1/O
                         net (fo=5, routed)           0.337    10.275    STATE_MACHINE/ir_reg[24]_0
    SLICE_X64Y475        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.047    10.322 r  STATE_MACHINE/REG_DATA[12][31]_i_2/O
                         net (fo=15, routed)          0.455    10.777    REG_BANK_ENCAP/reg_bank/D[31]
    SLICE_X73Y475        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872    10.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    11.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.059 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.558    12.617    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X73Y475        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][31]/C
                         clock pessimism              0.578    13.196    
                         clock uncertainty           -0.035    13.160    
    SLICE_X73Y475        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023    13.183    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][31]
  -------------------------------------------------------------------
                         required time                         13.183    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 1.985ns (26.414%)  route 5.530ns (73.586%))
  Logic Levels:           23  (CARRY8=5 LUT2=2 LUT3=3 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 12.610 - 10.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.997ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.907ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.715     3.237    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X44Y468        FDRE                                         r  STATE_MACHINE/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y468        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.307 r  STATE_MACHINE/address_reg[4]/Q
                         net (fo=67, routed)          0.408     3.715    STATE_MACHINE/address[4]
    SLICE_X42Y462        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     3.848 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.086     3.934    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y462        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.047     3.981 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.418     4.399    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X57Y475        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.513 r  STATE_MACHINE/MUL0__1_i_169/O
                         net (fo=128, routed)         0.417     4.930    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_1
    SLICE_X66Y476        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.133     5.063 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_152/O
                         net (fo=1, routed)           0.012     5.075    REG_BANK_ENCAP/reg_bank/MUL0__1_i_152_n_0
    SLICE_X66Y476        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.048     5.123 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_99/O
                         net (fo=1, routed)           0.000     5.123    REG_BANK_ENCAP/reg_bank/MUL0__1_i_99_n_0
    SLICE_X66Y476        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     5.151 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_68/O
                         net (fo=1, routed)           0.642     5.793    STATE_MACHINE/Rm_data[20]
    SLICE_X70Y438        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.906 r  STATE_MACHINE/MUL0__1_i_38/O
                         net (fo=1, routed)           0.040     5.946    STATE_MACHINE/MUL0__1_i_38_n_0
    SLICE_X70Y438        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     6.028 r  STATE_MACHINE/MUL0__1_i_12/O
                         net (fo=23, routed)          0.818     6.846    STATE_MACHINE/b_bus[20]
    SLICE_X60Y493        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     6.979 f  STATE_MACHINE/address[11]_i_41/O
                         net (fo=3, routed)           0.086     7.065    STATE_MACHINE/address[11]_i_41_n_0
    SLICE_X60Y492        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.153 f  STATE_MACHINE/nzcv[0]_i_353/O
                         net (fo=3, routed)           0.095     7.248    STATE_MACHINE/nzcv[0]_i_353_n_0
    SLICE_X59Y492        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.114     7.362 f  STATE_MACHINE/nzcv[0]_i_273/O
                         net (fo=3, routed)           0.193     7.555    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92_1
    SLICE_X56Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     7.586 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178/O
                         net (fo=1, routed)           0.130     7.716    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178_n_0
    SLICE_X57Y490        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     7.765 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92/O
                         net (fo=1, routed)           0.254     8.019    STATE_MACHINE/address[6]_i_49_0
    SLICE_X60Y485        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     8.133 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.332     8.465    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X57Y478        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.514 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.527    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X57Y478        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.626 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.649    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X57Y479        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.661 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.684    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X57Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.787 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[5]
                         net (fo=3, routed)           0.369     9.156    ALU/data4[21]
    SLICE_X59Y478        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     9.293 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.316    ALU/address_reg[23]_i_10_n_0
    SLICE_X59Y479        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.091     9.407 r  ALU/nzcv_reg[3]_i_10/O[6]
                         net (fo=1, routed)           0.215     9.622    STATE_MACHINE/data5[30]
    SLICE_X58Y482        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     9.711 r  STATE_MACHINE/address[30]_i_4/O
                         net (fo=1, routed)           0.085     9.796    STATE_MACHINE/address[30]_i_4_n_0
    SLICE_X58Y482        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     9.843 r  STATE_MACHINE/address[30]_i_2/O
                         net (fo=4, routed)           0.346    10.189    STATE_MACHINE/address[30]_i_2_n_0
    SLICE_X61Y476        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.061    10.250 r  STATE_MACHINE/REG_DATA[12][30]_i_1/O
                         net (fo=15, routed)          0.502    10.752    REG_BANK_ENCAP/reg_bank/D[30]
    SLICE_X73Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872    10.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    11.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.059 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.551    12.610    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X73Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][30]/C
                         clock pessimism              0.578    13.189    
                         clock uncertainty           -0.035    13.153    
    SLICE_X73Y477        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023    13.176    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][30]
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.960ns (26.043%)  route 5.566ns (73.957%))
  Logic Levels:           23  (CARRY8=5 LUT2=2 LUT3=3 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 12.623 - 10.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.997ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.907ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.715     3.237    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X44Y468        FDRE                                         r  STATE_MACHINE/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y468        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.307 r  STATE_MACHINE/address_reg[4]/Q
                         net (fo=67, routed)          0.408     3.715    STATE_MACHINE/address[4]
    SLICE_X42Y462        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     3.848 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.086     3.934    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y462        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.047     3.981 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.418     4.399    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X57Y475        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.513 r  STATE_MACHINE/MUL0__1_i_169/O
                         net (fo=128, routed)         0.417     4.930    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_1
    SLICE_X66Y476        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.133     5.063 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_152/O
                         net (fo=1, routed)           0.012     5.075    REG_BANK_ENCAP/reg_bank/MUL0__1_i_152_n_0
    SLICE_X66Y476        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.048     5.123 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_99/O
                         net (fo=1, routed)           0.000     5.123    REG_BANK_ENCAP/reg_bank/MUL0__1_i_99_n_0
    SLICE_X66Y476        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     5.151 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_68/O
                         net (fo=1, routed)           0.642     5.793    STATE_MACHINE/Rm_data[20]
    SLICE_X70Y438        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.906 r  STATE_MACHINE/MUL0__1_i_38/O
                         net (fo=1, routed)           0.040     5.946    STATE_MACHINE/MUL0__1_i_38_n_0
    SLICE_X70Y438        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     6.028 r  STATE_MACHINE/MUL0__1_i_12/O
                         net (fo=23, routed)          0.818     6.846    STATE_MACHINE/b_bus[20]
    SLICE_X60Y493        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     6.979 f  STATE_MACHINE/address[11]_i_41/O
                         net (fo=3, routed)           0.086     7.065    STATE_MACHINE/address[11]_i_41_n_0
    SLICE_X60Y492        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.153 f  STATE_MACHINE/nzcv[0]_i_353/O
                         net (fo=3, routed)           0.095     7.248    STATE_MACHINE/nzcv[0]_i_353_n_0
    SLICE_X59Y492        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.114     7.362 f  STATE_MACHINE/nzcv[0]_i_273/O
                         net (fo=3, routed)           0.193     7.555    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92_1
    SLICE_X56Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     7.586 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178/O
                         net (fo=1, routed)           0.130     7.716    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178_n_0
    SLICE_X57Y490        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     7.765 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92/O
                         net (fo=1, routed)           0.254     8.019    STATE_MACHINE/address[6]_i_49_0
    SLICE_X60Y485        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     8.133 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.332     8.465    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X57Y478        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.514 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.527    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X57Y478        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.626 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.649    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X57Y479        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.661 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.684    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X57Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.787 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[5]
                         net (fo=3, routed)           0.369     9.156    ALU/data4[21]
    SLICE_X59Y478        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     9.293 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.316    ALU/address_reg[23]_i_10_n_0
    SLICE_X59Y479        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.103     9.419 r  ALU/nzcv_reg[3]_i_10/O[7]
                         net (fo=1, routed)           0.321     9.740    STATE_MACHINE/data5[31]
    SLICE_X56Y480        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.822 r  STATE_MACHINE/nzcv[3]_i_3/O
                         net (fo=1, routed)           0.085     9.907    STATE_MACHINE/nzcv[3]_i_3_n_0
    SLICE_X55Y480        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.031     9.938 r  STATE_MACHINE/nzcv[3]_i_1/O
                         net (fo=5, routed)           0.337    10.275    STATE_MACHINE/ir_reg[24]_0
    SLICE_X64Y475        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.047    10.322 r  STATE_MACHINE/REG_DATA[12][31]_i_2/O
                         net (fo=15, routed)          0.441    10.763    REG_BANK_ENCAP/reg_bank/D[31]
    SLICE_X71Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872    10.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    11.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.059 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.564    12.623    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X71Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][31]/C
                         clock pessimism              0.578    13.201    
                         clock uncertainty           -0.035    13.166    
    SLICE_X71Y477        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024    13.190    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][31]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 1.960ns (26.057%)  route 5.562ns (73.943%))
  Logic Levels:           23  (CARRY8=5 LUT2=2 LUT3=3 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 12.620 - 10.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.997ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.907ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.715     3.237    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X44Y468        FDRE                                         r  STATE_MACHINE/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y468        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.307 r  STATE_MACHINE/address_reg[4]/Q
                         net (fo=67, routed)          0.408     3.715    STATE_MACHINE/address[4]
    SLICE_X42Y462        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     3.848 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.086     3.934    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y462        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.047     3.981 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.418     4.399    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X57Y475        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.513 r  STATE_MACHINE/MUL0__1_i_169/O
                         net (fo=128, routed)         0.417     4.930    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_1
    SLICE_X66Y476        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.133     5.063 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_152/O
                         net (fo=1, routed)           0.012     5.075    REG_BANK_ENCAP/reg_bank/MUL0__1_i_152_n_0
    SLICE_X66Y476        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.048     5.123 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_99/O
                         net (fo=1, routed)           0.000     5.123    REG_BANK_ENCAP/reg_bank/MUL0__1_i_99_n_0
    SLICE_X66Y476        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     5.151 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_68/O
                         net (fo=1, routed)           0.642     5.793    STATE_MACHINE/Rm_data[20]
    SLICE_X70Y438        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.906 r  STATE_MACHINE/MUL0__1_i_38/O
                         net (fo=1, routed)           0.040     5.946    STATE_MACHINE/MUL0__1_i_38_n_0
    SLICE_X70Y438        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     6.028 r  STATE_MACHINE/MUL0__1_i_12/O
                         net (fo=23, routed)          0.818     6.846    STATE_MACHINE/b_bus[20]
    SLICE_X60Y493        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     6.979 f  STATE_MACHINE/address[11]_i_41/O
                         net (fo=3, routed)           0.086     7.065    STATE_MACHINE/address[11]_i_41_n_0
    SLICE_X60Y492        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.153 f  STATE_MACHINE/nzcv[0]_i_353/O
                         net (fo=3, routed)           0.095     7.248    STATE_MACHINE/nzcv[0]_i_353_n_0
    SLICE_X59Y492        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.114     7.362 f  STATE_MACHINE/nzcv[0]_i_273/O
                         net (fo=3, routed)           0.193     7.555    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92_1
    SLICE_X56Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     7.586 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178/O
                         net (fo=1, routed)           0.130     7.716    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178_n_0
    SLICE_X57Y490        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     7.765 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92/O
                         net (fo=1, routed)           0.254     8.019    STATE_MACHINE/address[6]_i_49_0
    SLICE_X60Y485        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     8.133 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.332     8.465    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X57Y478        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.514 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.527    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X57Y478        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.626 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.649    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X57Y479        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.661 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.684    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X57Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.787 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[5]
                         net (fo=3, routed)           0.369     9.156    ALU/data4[21]
    SLICE_X59Y478        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     9.293 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.316    ALU/address_reg[23]_i_10_n_0
    SLICE_X59Y479        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.103     9.419 r  ALU/nzcv_reg[3]_i_10/O[7]
                         net (fo=1, routed)           0.321     9.740    STATE_MACHINE/data5[31]
    SLICE_X56Y480        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.822 r  STATE_MACHINE/nzcv[3]_i_3/O
                         net (fo=1, routed)           0.085     9.907    STATE_MACHINE/nzcv[3]_i_3_n_0
    SLICE_X55Y480        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.031     9.938 r  STATE_MACHINE/nzcv[3]_i_1/O
                         net (fo=5, routed)           0.337    10.275    STATE_MACHINE/ir_reg[24]_0
    SLICE_X64Y475        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.047    10.322 r  STATE_MACHINE/REG_DATA[12][31]_i_2/O
                         net (fo=15, routed)          0.437    10.759    REG_BANK_ENCAP/reg_bank/D[31]
    SLICE_X71Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872    10.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    11.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.059 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.561    12.620    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X71Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][31]/C
                         clock pessimism              0.578    13.198    
                         clock uncertainty           -0.035    13.163    
    SLICE_X71Y476        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023    13.186    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][31]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 1.985ns (26.414%)  route 5.530ns (73.586%))
  Logic Levels:           23  (CARRY8=5 LUT2=2 LUT3=3 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 12.620 - 10.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.997ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.907ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.715     3.237    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X44Y468        FDRE                                         r  STATE_MACHINE/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y468        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.307 r  STATE_MACHINE/address_reg[4]/Q
                         net (fo=67, routed)          0.408     3.715    STATE_MACHINE/address[4]
    SLICE_X42Y462        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     3.848 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.086     3.934    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y462        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.047     3.981 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.418     4.399    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X57Y475        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.513 r  STATE_MACHINE/MUL0__1_i_169/O
                         net (fo=128, routed)         0.417     4.930    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_1
    SLICE_X66Y476        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.133     5.063 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_152/O
                         net (fo=1, routed)           0.012     5.075    REG_BANK_ENCAP/reg_bank/MUL0__1_i_152_n_0
    SLICE_X66Y476        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.048     5.123 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_99/O
                         net (fo=1, routed)           0.000     5.123    REG_BANK_ENCAP/reg_bank/MUL0__1_i_99_n_0
    SLICE_X66Y476        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     5.151 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_68/O
                         net (fo=1, routed)           0.642     5.793    STATE_MACHINE/Rm_data[20]
    SLICE_X70Y438        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.906 r  STATE_MACHINE/MUL0__1_i_38/O
                         net (fo=1, routed)           0.040     5.946    STATE_MACHINE/MUL0__1_i_38_n_0
    SLICE_X70Y438        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     6.028 r  STATE_MACHINE/MUL0__1_i_12/O
                         net (fo=23, routed)          0.818     6.846    STATE_MACHINE/b_bus[20]
    SLICE_X60Y493        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     6.979 f  STATE_MACHINE/address[11]_i_41/O
                         net (fo=3, routed)           0.086     7.065    STATE_MACHINE/address[11]_i_41_n_0
    SLICE_X60Y492        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.153 f  STATE_MACHINE/nzcv[0]_i_353/O
                         net (fo=3, routed)           0.095     7.248    STATE_MACHINE/nzcv[0]_i_353_n_0
    SLICE_X59Y492        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.114     7.362 f  STATE_MACHINE/nzcv[0]_i_273/O
                         net (fo=3, routed)           0.193     7.555    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92_1
    SLICE_X56Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     7.586 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178/O
                         net (fo=1, routed)           0.130     7.716    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178_n_0
    SLICE_X57Y490        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     7.765 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92/O
                         net (fo=1, routed)           0.254     8.019    STATE_MACHINE/address[6]_i_49_0
    SLICE_X60Y485        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     8.133 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.332     8.465    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X57Y478        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.514 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.527    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X57Y478        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.626 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.649    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X57Y479        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.661 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.684    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X57Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.787 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[5]
                         net (fo=3, routed)           0.369     9.156    ALU/data4[21]
    SLICE_X59Y478        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     9.293 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.316    ALU/address_reg[23]_i_10_n_0
    SLICE_X59Y479        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.091     9.407 r  ALU/nzcv_reg[3]_i_10/O[6]
                         net (fo=1, routed)           0.215     9.622    STATE_MACHINE/data5[30]
    SLICE_X58Y482        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     9.711 r  STATE_MACHINE/address[30]_i_4/O
                         net (fo=1, routed)           0.085     9.796    STATE_MACHINE/address[30]_i_4_n_0
    SLICE_X58Y482        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     9.843 r  STATE_MACHINE/address[30]_i_2/O
                         net (fo=4, routed)           0.346    10.189    STATE_MACHINE/address[30]_i_2_n_0
    SLICE_X61Y476        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.061    10.250 r  STATE_MACHINE/REG_DATA[12][30]_i_1/O
                         net (fo=15, routed)          0.502    10.752    REG_BANK_ENCAP/reg_bank/D[30]
    SLICE_X72Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872    10.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    11.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.059 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.561    12.620    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X72Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][30]/C
                         clock pessimism              0.578    13.198    
                         clock uncertainty           -0.035    13.163    
    SLICE_X72Y476        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023    13.186    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][30]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NZCV_UNIT/nzcv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 2.182ns (29.070%)  route 5.324ns (70.930%))
  Logic Levels:           25  (CARRY8=5 LUT2=3 LUT3=2 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.997ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.907ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.715     3.237    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X44Y468        FDRE                                         r  STATE_MACHINE/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y468        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.307 r  STATE_MACHINE/address_reg[4]/Q
                         net (fo=67, routed)          0.408     3.715    STATE_MACHINE/address[4]
    SLICE_X42Y462        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     3.848 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.086     3.934    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y462        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.047     3.981 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.418     4.399    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X57Y475        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.513 r  STATE_MACHINE/MUL0__1_i_169/O
                         net (fo=128, routed)         0.417     4.930    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_1
    SLICE_X66Y476        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.133     5.063 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_152/O
                         net (fo=1, routed)           0.012     5.075    REG_BANK_ENCAP/reg_bank/MUL0__1_i_152_n_0
    SLICE_X66Y476        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.048     5.123 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_99/O
                         net (fo=1, routed)           0.000     5.123    REG_BANK_ENCAP/reg_bank/MUL0__1_i_99_n_0
    SLICE_X66Y476        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     5.151 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_68/O
                         net (fo=1, routed)           0.642     5.793    STATE_MACHINE/Rm_data[20]
    SLICE_X70Y438        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.906 r  STATE_MACHINE/MUL0__1_i_38/O
                         net (fo=1, routed)           0.040     5.946    STATE_MACHINE/MUL0__1_i_38_n_0
    SLICE_X70Y438        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     6.028 r  STATE_MACHINE/MUL0__1_i_12/O
                         net (fo=23, routed)          0.818     6.846    STATE_MACHINE/b_bus[20]
    SLICE_X60Y493        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     6.979 f  STATE_MACHINE/address[11]_i_41/O
                         net (fo=3, routed)           0.086     7.065    STATE_MACHINE/address[11]_i_41_n_0
    SLICE_X60Y492        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.153 f  STATE_MACHINE/nzcv[0]_i_353/O
                         net (fo=3, routed)           0.095     7.248    STATE_MACHINE/nzcv[0]_i_353_n_0
    SLICE_X59Y492        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.114     7.362 f  STATE_MACHINE/nzcv[0]_i_273/O
                         net (fo=3, routed)           0.193     7.555    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92_1
    SLICE_X56Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     7.586 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178/O
                         net (fo=1, routed)           0.130     7.716    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178_n_0
    SLICE_X57Y490        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     7.765 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92/O
                         net (fo=1, routed)           0.254     8.019    STATE_MACHINE/address[6]_i_49_0
    SLICE_X60Y485        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     8.133 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.332     8.465    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X57Y478        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.514 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.527    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X57Y478        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.626 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.649    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X57Y479        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.661 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.684    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X57Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.787 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[5]
                         net (fo=3, routed)           0.369     9.156    ALU/data4[21]
    SLICE_X59Y478        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     9.293 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.316    ALU/address_reg[23]_i_10_n_0
    SLICE_X59Y479        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     9.383 f  ALU/nzcv_reg[3]_i_10/O[1]
                         net (fo=1, routed)           0.122     9.505    STATE_MACHINE/data5[25]
    SLICE_X59Y481        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.081     9.586 f  STATE_MACHINE/address[25]_i_3/O
                         net (fo=4, routed)           0.250     9.836    STATE_MACHINE/address[25]_i_3_n_0
    SLICE_X56Y479        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.120     9.956 f  STATE_MACHINE/nzcv[2]_i_49/O
                         net (fo=1, routed)           0.309    10.265    STATE_MACHINE/nzcv[2]_i_49_n_0
    SLICE_X64Y481        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.354 f  STATE_MACHINE/nzcv[2]_i_11/O
                         net (fo=1, routed)           0.128    10.482    STATE_MACHINE/nzcv[2]_i_11_n_0
    SLICE_X63Y481        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.047    10.529 r  STATE_MACHINE/nzcv[2]_i_2/O
                         net (fo=1, routed)           0.084    10.613    STATE_MACHINE/nzcv[2]_i_2_n_0
    SLICE_X63Y481        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081    10.694 r  STATE_MACHINE/nzcv[2]_i_1/O
                         net (fo=1, routed)           0.049    10.743    NZCV_UNIT/nzcv_input[2]
    SLICE_X63Y481        FDRE                                         r  NZCV_UNIT/nzcv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872    10.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    11.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.059 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.590    12.649    NZCV_UNIT/clk_IBUF_BUFG
    SLICE_X63Y481        FDRE                                         r  NZCV_UNIT/nzcv_reg[2]/C
                         clock pessimism              0.552    13.202    
                         clock uncertainty           -0.035    13.166    
    SLICE_X63Y481        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023    13.189    NZCV_UNIT/nzcv_reg[2]
  -------------------------------------------------------------------
                         required time                         13.189    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 1.960ns (26.165%)  route 5.531ns (73.835%))
  Logic Levels:           23  (CARRY8=5 LUT2=2 LUT3=3 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 12.613 - 10.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.997ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.907ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.715     3.237    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X44Y468        FDRE                                         r  STATE_MACHINE/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y468        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.307 r  STATE_MACHINE/address_reg[4]/Q
                         net (fo=67, routed)          0.408     3.715    STATE_MACHINE/address[4]
    SLICE_X42Y462        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     3.848 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.086     3.934    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y462        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.047     3.981 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.418     4.399    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X57Y475        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.513 r  STATE_MACHINE/MUL0__1_i_169/O
                         net (fo=128, routed)         0.417     4.930    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_1
    SLICE_X66Y476        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.133     5.063 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_152/O
                         net (fo=1, routed)           0.012     5.075    REG_BANK_ENCAP/reg_bank/MUL0__1_i_152_n_0
    SLICE_X66Y476        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.048     5.123 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_99/O
                         net (fo=1, routed)           0.000     5.123    REG_BANK_ENCAP/reg_bank/MUL0__1_i_99_n_0
    SLICE_X66Y476        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     5.151 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_68/O
                         net (fo=1, routed)           0.642     5.793    STATE_MACHINE/Rm_data[20]
    SLICE_X70Y438        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.906 r  STATE_MACHINE/MUL0__1_i_38/O
                         net (fo=1, routed)           0.040     5.946    STATE_MACHINE/MUL0__1_i_38_n_0
    SLICE_X70Y438        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     6.028 r  STATE_MACHINE/MUL0__1_i_12/O
                         net (fo=23, routed)          0.818     6.846    STATE_MACHINE/b_bus[20]
    SLICE_X60Y493        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     6.979 f  STATE_MACHINE/address[11]_i_41/O
                         net (fo=3, routed)           0.086     7.065    STATE_MACHINE/address[11]_i_41_n_0
    SLICE_X60Y492        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.153 f  STATE_MACHINE/nzcv[0]_i_353/O
                         net (fo=3, routed)           0.095     7.248    STATE_MACHINE/nzcv[0]_i_353_n_0
    SLICE_X59Y492        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.114     7.362 f  STATE_MACHINE/nzcv[0]_i_273/O
                         net (fo=3, routed)           0.193     7.555    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92_1
    SLICE_X56Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     7.586 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178/O
                         net (fo=1, routed)           0.130     7.716    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178_n_0
    SLICE_X57Y490        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     7.765 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92/O
                         net (fo=1, routed)           0.254     8.019    STATE_MACHINE/address[6]_i_49_0
    SLICE_X60Y485        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     8.133 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.332     8.465    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X57Y478        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.514 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.527    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X57Y478        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.626 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.649    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X57Y479        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.661 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.684    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X57Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.787 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[5]
                         net (fo=3, routed)           0.369     9.156    ALU/data4[21]
    SLICE_X59Y478        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     9.293 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.316    ALU/address_reg[23]_i_10_n_0
    SLICE_X59Y479        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.103     9.419 r  ALU/nzcv_reg[3]_i_10/O[7]
                         net (fo=1, routed)           0.321     9.740    STATE_MACHINE/data5[31]
    SLICE_X56Y480        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.822 r  STATE_MACHINE/nzcv[3]_i_3/O
                         net (fo=1, routed)           0.085     9.907    STATE_MACHINE/nzcv[3]_i_3_n_0
    SLICE_X55Y480        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.031     9.938 r  STATE_MACHINE/nzcv[3]_i_1/O
                         net (fo=5, routed)           0.337    10.275    STATE_MACHINE/ir_reg[24]_0
    SLICE_X64Y475        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.047    10.322 r  STATE_MACHINE/REG_DATA[12][31]_i_2/O
                         net (fo=15, routed)          0.406    10.728    REG_BANK_ENCAP/reg_bank/D[31]
    SLICE_X73Y475        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872    10.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    11.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.059 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.554    12.613    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X73Y475        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][31]/C
                         clock pessimism              0.578    13.192    
                         clock uncertainty           -0.035    13.156    
    SLICE_X73Y475        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023    13.179    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][31]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 1.985ns (26.481%)  route 5.511ns (73.519%))
  Logic Levels:           23  (CARRY8=5 LUT2=2 LUT3=3 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 12.624 - 10.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.997ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.907ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.715     3.237    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X44Y468        FDRE                                         r  STATE_MACHINE/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y468        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.307 r  STATE_MACHINE/address_reg[4]/Q
                         net (fo=67, routed)          0.408     3.715    STATE_MACHINE/address[4]
    SLICE_X42Y462        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     3.848 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.086     3.934    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y462        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.047     3.981 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.418     4.399    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X57Y475        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.513 r  STATE_MACHINE/MUL0__1_i_169/O
                         net (fo=128, routed)         0.417     4.930    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_1
    SLICE_X66Y476        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.133     5.063 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_152/O
                         net (fo=1, routed)           0.012     5.075    REG_BANK_ENCAP/reg_bank/MUL0__1_i_152_n_0
    SLICE_X66Y476        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.048     5.123 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_99/O
                         net (fo=1, routed)           0.000     5.123    REG_BANK_ENCAP/reg_bank/MUL0__1_i_99_n_0
    SLICE_X66Y476        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     5.151 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_68/O
                         net (fo=1, routed)           0.642     5.793    STATE_MACHINE/Rm_data[20]
    SLICE_X70Y438        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.906 r  STATE_MACHINE/MUL0__1_i_38/O
                         net (fo=1, routed)           0.040     5.946    STATE_MACHINE/MUL0__1_i_38_n_0
    SLICE_X70Y438        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     6.028 r  STATE_MACHINE/MUL0__1_i_12/O
                         net (fo=23, routed)          0.818     6.846    STATE_MACHINE/b_bus[20]
    SLICE_X60Y493        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     6.979 f  STATE_MACHINE/address[11]_i_41/O
                         net (fo=3, routed)           0.086     7.065    STATE_MACHINE/address[11]_i_41_n_0
    SLICE_X60Y492        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.153 f  STATE_MACHINE/nzcv[0]_i_353/O
                         net (fo=3, routed)           0.095     7.248    STATE_MACHINE/nzcv[0]_i_353_n_0
    SLICE_X59Y492        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.114     7.362 f  STATE_MACHINE/nzcv[0]_i_273/O
                         net (fo=3, routed)           0.193     7.555    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92_1
    SLICE_X56Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     7.586 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178/O
                         net (fo=1, routed)           0.130     7.716    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178_n_0
    SLICE_X57Y490        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     7.765 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92/O
                         net (fo=1, routed)           0.254     8.019    STATE_MACHINE/address[6]_i_49_0
    SLICE_X60Y485        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     8.133 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.332     8.465    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X57Y478        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.514 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.527    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X57Y478        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.626 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.649    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X57Y479        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.661 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.684    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X57Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.787 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[5]
                         net (fo=3, routed)           0.369     9.156    ALU/data4[21]
    SLICE_X59Y478        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     9.293 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.316    ALU/address_reg[23]_i_10_n_0
    SLICE_X59Y479        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.091     9.407 r  ALU/nzcv_reg[3]_i_10/O[6]
                         net (fo=1, routed)           0.215     9.622    STATE_MACHINE/data5[30]
    SLICE_X58Y482        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     9.711 r  STATE_MACHINE/address[30]_i_4/O
                         net (fo=1, routed)           0.085     9.796    STATE_MACHINE/address[30]_i_4_n_0
    SLICE_X58Y482        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     9.843 r  STATE_MACHINE/address[30]_i_2/O
                         net (fo=4, routed)           0.346    10.189    STATE_MACHINE/address[30]_i_2_n_0
    SLICE_X61Y476        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.061    10.250 r  STATE_MACHINE/REG_DATA[12][30]_i_1/O
                         net (fo=15, routed)          0.483    10.733    REG_BANK_ENCAP/reg_bank/D[30]
    SLICE_X71Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872    10.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    11.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.059 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.565    12.624    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X71Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][30]/C
                         clock pessimism              0.578    13.202    
                         clock uncertainty           -0.035    13.167    
    SLICE_X71Y477        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024    13.191    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][30]
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.985ns (26.502%)  route 5.505ns (73.498%))
  Logic Levels:           23  (CARRY8=5 LUT2=2 LUT3=3 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 12.623 - 10.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.997ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.907ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.715     3.237    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X44Y468        FDRE                                         r  STATE_MACHINE/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y468        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.307 r  STATE_MACHINE/address_reg[4]/Q
                         net (fo=67, routed)          0.408     3.715    STATE_MACHINE/address[4]
    SLICE_X42Y462        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     3.848 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.086     3.934    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y462        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.047     3.981 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.418     4.399    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X57Y475        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.513 r  STATE_MACHINE/MUL0__1_i_169/O
                         net (fo=128, routed)         0.417     4.930    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_1
    SLICE_X66Y476        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.133     5.063 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_152/O
                         net (fo=1, routed)           0.012     5.075    REG_BANK_ENCAP/reg_bank/MUL0__1_i_152_n_0
    SLICE_X66Y476        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.048     5.123 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_99/O
                         net (fo=1, routed)           0.000     5.123    REG_BANK_ENCAP/reg_bank/MUL0__1_i_99_n_0
    SLICE_X66Y476        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     5.151 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_68/O
                         net (fo=1, routed)           0.642     5.793    STATE_MACHINE/Rm_data[20]
    SLICE_X70Y438        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.906 r  STATE_MACHINE/MUL0__1_i_38/O
                         net (fo=1, routed)           0.040     5.946    STATE_MACHINE/MUL0__1_i_38_n_0
    SLICE_X70Y438        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     6.028 r  STATE_MACHINE/MUL0__1_i_12/O
                         net (fo=23, routed)          0.818     6.846    STATE_MACHINE/b_bus[20]
    SLICE_X60Y493        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     6.979 f  STATE_MACHINE/address[11]_i_41/O
                         net (fo=3, routed)           0.086     7.065    STATE_MACHINE/address[11]_i_41_n_0
    SLICE_X60Y492        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.153 f  STATE_MACHINE/nzcv[0]_i_353/O
                         net (fo=3, routed)           0.095     7.248    STATE_MACHINE/nzcv[0]_i_353_n_0
    SLICE_X59Y492        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.114     7.362 f  STATE_MACHINE/nzcv[0]_i_273/O
                         net (fo=3, routed)           0.193     7.555    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92_1
    SLICE_X56Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     7.586 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178/O
                         net (fo=1, routed)           0.130     7.716    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178_n_0
    SLICE_X57Y490        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     7.765 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92/O
                         net (fo=1, routed)           0.254     8.019    STATE_MACHINE/address[6]_i_49_0
    SLICE_X60Y485        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     8.133 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.332     8.465    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X57Y478        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.514 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.527    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X57Y478        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.626 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.649    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X57Y479        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.661 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.684    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X57Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.787 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[5]
                         net (fo=3, routed)           0.369     9.156    ALU/data4[21]
    SLICE_X59Y478        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     9.293 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.316    ALU/address_reg[23]_i_10_n_0
    SLICE_X59Y479        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.091     9.407 r  ALU/nzcv_reg[3]_i_10/O[6]
                         net (fo=1, routed)           0.215     9.622    STATE_MACHINE/data5[30]
    SLICE_X58Y482        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     9.711 r  STATE_MACHINE/address[30]_i_4/O
                         net (fo=1, routed)           0.085     9.796    STATE_MACHINE/address[30]_i_4_n_0
    SLICE_X58Y482        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     9.843 r  STATE_MACHINE/address[30]_i_2/O
                         net (fo=4, routed)           0.346    10.189    STATE_MACHINE/address[30]_i_2_n_0
    SLICE_X61Y476        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.061    10.250 r  STATE_MACHINE/REG_DATA[12][30]_i_1/O
                         net (fo=15, routed)          0.477    10.727    REG_BANK_ENCAP/reg_bank/D[30]
    SLICE_X71Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872    10.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    11.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.059 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.564    12.623    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X71Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][30]/C
                         clock pessimism              0.578    13.201    
                         clock uncertainty           -0.035    13.166    
    SLICE_X71Y477        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.023    13.189    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][30]
  -------------------------------------------------------------------
                         required time                         13.189    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 1.985ns (26.541%)  route 5.494ns (73.459%))
  Logic Levels:           23  (CARRY8=5 LUT2=2 LUT3=3 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 12.617 - 10.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.997ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.907ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.296     1.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.296    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.494    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.522 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.715     3.237    STATE_MACHINE/clk_IBUF_BUFG
    SLICE_X44Y468        FDRE                                         r  STATE_MACHINE/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y468        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.307 r  STATE_MACHINE/address_reg[4]/Q
                         net (fo=67, routed)          0.408     3.715    STATE_MACHINE/address[4]
    SLICE_X42Y462        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     3.848 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.086     3.934    STATE_MACHINE/cs_out_OBUF[22]_inst_i_2_n_0
    SLICE_X41Y462        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.047     3.981 r  STATE_MACHINE/cs_out_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           0.418     4.399    STATE_MACHINE/cs_out_OBUF[16]
    SLICE_X57Y475        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.513 r  STATE_MACHINE/MUL0__1_i_169/O
                         net (fo=128, routed)         0.417     4.930    REG_BANK_ENCAP/reg_bank/MUL0__1_i_78_1
    SLICE_X66Y476        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.133     5.063 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_152/O
                         net (fo=1, routed)           0.012     5.075    REG_BANK_ENCAP/reg_bank/MUL0__1_i_152_n_0
    SLICE_X66Y476        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.048     5.123 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_99/O
                         net (fo=1, routed)           0.000     5.123    REG_BANK_ENCAP/reg_bank/MUL0__1_i_99_n_0
    SLICE_X66Y476        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     5.151 r  REG_BANK_ENCAP/reg_bank/MUL0__1_i_68/O
                         net (fo=1, routed)           0.642     5.793    STATE_MACHINE/Rm_data[20]
    SLICE_X70Y438        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.906 r  STATE_MACHINE/MUL0__1_i_38/O
                         net (fo=1, routed)           0.040     5.946    STATE_MACHINE/MUL0__1_i_38_n_0
    SLICE_X70Y438        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     6.028 r  STATE_MACHINE/MUL0__1_i_12/O
                         net (fo=23, routed)          0.818     6.846    STATE_MACHINE/b_bus[20]
    SLICE_X60Y493        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     6.979 f  STATE_MACHINE/address[11]_i_41/O
                         net (fo=3, routed)           0.086     7.065    STATE_MACHINE/address[11]_i_41_n_0
    SLICE_X60Y492        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.153 f  STATE_MACHINE/nzcv[0]_i_353/O
                         net (fo=3, routed)           0.095     7.248    STATE_MACHINE/nzcv[0]_i_353_n_0
    SLICE_X59Y492        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.114     7.362 f  STATE_MACHINE/nzcv[0]_i_273/O
                         net (fo=3, routed)           0.193     7.555    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92_1
    SLICE_X56Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     7.586 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178/O
                         net (fo=1, routed)           0.130     7.716    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_178_n_0
    SLICE_X57Y490        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     7.765 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_92/O
                         net (fo=1, routed)           0.254     8.019    STATE_MACHINE/address[6]_i_49_0
    SLICE_X60Y485        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     8.133 r  STATE_MACHINE/nzcv[0]_i_27/O
                         net (fo=15, routed)          0.332     8.465    REG_BANK_ENCAP/reg_bank/nzcv_reg[0][7]
    SLICE_X57Y478        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     8.514 r  REG_BANK_ENCAP/reg_bank/address[6]_i_49/O
                         net (fo=1, routed)           0.013     8.527    REG_BANK_ENCAP/reg_bank/address[6]_i_49_n_0
    SLICE_X57Y478        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     8.626 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.649    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_10_n_0
    SLICE_X57Y479        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.661 r  REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.684    REG_BANK_ENCAP/reg_bank/address_reg[15]_i_10_n_0
    SLICE_X57Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.787 r  REG_BANK_ENCAP/reg_bank/address_reg[23]_i_11/O[5]
                         net (fo=3, routed)           0.369     9.156    ALU/data4[21]
    SLICE_X59Y478        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     9.293 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     9.316    ALU/address_reg[23]_i_10_n_0
    SLICE_X59Y479        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.091     9.407 r  ALU/nzcv_reg[3]_i_10/O[6]
                         net (fo=1, routed)           0.215     9.622    STATE_MACHINE/data5[30]
    SLICE_X58Y482        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     9.711 r  STATE_MACHINE/address[30]_i_4/O
                         net (fo=1, routed)           0.085     9.796    STATE_MACHINE/address[30]_i_4_n_0
    SLICE_X58Y482        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     9.843 r  STATE_MACHINE/address[30]_i_2/O
                         net (fo=4, routed)           0.346    10.189    STATE_MACHINE/address[30]_i_2_n_0
    SLICE_X61Y476        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.061    10.250 r  STATE_MACHINE/REG_DATA[12][30]_i_1/O
                         net (fo=15, routed)          0.466    10.716    REG_BANK_ENCAP/reg_bank/D[30]
    SLICE_X73Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872    10.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    11.035    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.059 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.558    12.617    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X73Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][30]/C
                         clock pessimism              0.578    13.196    
                         clock uncertainty           -0.035    13.160    
    SLICE_X73Y476        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023    13.183    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][30]
  -------------------------------------------------------------------
                         required time                         13.183    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  2.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.071ns (63.393%)  route 0.041ns (36.607%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.079ns (routing 0.609ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.680ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.079     2.059    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y479        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.098 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/Q
                         net (fo=6, routed)           0.027     2.125    STATE_MACHINE/pc[26]
    SLICE_X64Y479        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.140 r  STATE_MACHINE/REG_DATA[15][25]_i_7/O
                         net (fo=1, routed)           0.007     2.147    STATE_MACHINE/REG_DATA[15][25]_i_7_n_0
    SLICE_X64Y479        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     2.164 r  STATE_MACHINE/REG_DATA_reg[15][25]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.171    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][31]_3[1]
    SLICE_X64Y479        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.218     2.467    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y479        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/C
                         clock pessimism             -0.401     2.065    
    SLICE_X64Y479        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.111    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.071ns (62.832%)  route 0.042ns (37.168%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      1.082ns (routing 0.609ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.680ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.082     2.062    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y476        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.101 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/Q
                         net (fo=6, routed)           0.027     2.128    STATE_MACHINE/pc[8]
    SLICE_X64Y476        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.143 r  STATE_MACHINE/REG_DATA[15][1]_i_3/O
                         net (fo=1, routed)           0.008     2.151    STATE_MACHINE/REG_DATA[15][1]_i_3_n_0
    SLICE_X64Y476        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     2.168 r  STATE_MACHINE/REG_DATA_reg[15][1]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.175    REG_BANK_ENCAP/reg_bank/O[7]
    SLICE_X64Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.222     2.471    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/C
                         clock pessimism             -0.402     2.068    
    SLICE_X64Y476        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.114    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.070ns (61.404%)  route 0.044ns (38.597%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.079ns (routing 0.609ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.680ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.079     2.059    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y479        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.098 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][28]/Q
                         net (fo=6, routed)           0.030     2.128    STATE_MACHINE/pc[28]
    SLICE_X64Y479        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.142 r  STATE_MACHINE/REG_DATA[15][25]_i_5/O
                         net (fo=1, routed)           0.007     2.149    STATE_MACHINE/REG_DATA[15][25]_i_5_n_0
    SLICE_X64Y479        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.166 r  STATE_MACHINE/REG_DATA_reg[15][25]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.173    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][31]_3[3]
    SLICE_X64Y479        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.218     2.467    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y479        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][28]/C
                         clock pessimism             -0.401     2.065    
    SLICE_X64Y479        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.111    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][28]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.070ns (61.404%)  route 0.044ns (38.597%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.079ns (routing 0.609ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.680ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.079     2.059    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y476        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.098 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/Q
                         net (fo=6, routed)           0.030     2.128    STATE_MACHINE/pc[4]
    SLICE_X64Y476        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.142 r  STATE_MACHINE/REG_DATA[15][1]_i_7/O
                         net (fo=1, routed)           0.007     2.149    STATE_MACHINE/REG_DATA[15][1]_i_7_n_0
    SLICE_X64Y476        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.166 r  STATE_MACHINE/REG_DATA_reg[15][1]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.173    REG_BANK_ENCAP/reg_bank/O[3]
    SLICE_X64Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.218     2.467    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/C
                         clock pessimism             -0.401     2.065    
    SLICE_X64Y476        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.111    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.071ns (61.739%)  route 0.044ns (38.261%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.079ns (routing 0.609ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.680ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.079     2.059    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y478        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y478        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.098 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/Q
                         net (fo=6, routed)           0.030     2.128    STATE_MACHINE/pc[18]
    SLICE_X64Y478        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     2.143 r  STATE_MACHINE/REG_DATA[15][17]_i_8/O
                         net (fo=1, routed)           0.007     2.150    STATE_MACHINE/REG_DATA[15][17]_i_8_n_0
    SLICE_X64Y478        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     2.167 r  STATE_MACHINE/REG_DATA_reg[15][17]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.174    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][24]_2[1]
    SLICE_X64Y478        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.218     2.467    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y478        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/C
                         clock pessimism             -0.401     2.065    
    SLICE_X64Y478        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.111    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.071ns (61.207%)  route 0.045ns (38.793%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      1.082ns (routing 0.609ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.680ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.082     2.062    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y477        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.101 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/Q
                         net (fo=6, routed)           0.030     2.131    STATE_MACHINE/pc[16]
    SLICE_X64Y477        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.146 r  STATE_MACHINE/REG_DATA[15][9]_i_2/O
                         net (fo=1, routed)           0.008     2.154    STATE_MACHINE/REG_DATA[15][9]_i_2_n_0
    SLICE_X64Y477        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     2.171 r  STATE_MACHINE/REG_DATA_reg[15][9]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.178    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]_1[7]
    SLICE_X64Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.222     2.471    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/C
                         clock pessimism             -0.402     2.068    
    SLICE_X64Y477        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.114    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.070ns (60.345%)  route 0.046ns (39.655%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.079ns (routing 0.609ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.680ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.079     2.059    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y479        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.098 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][27]/Q
                         net (fo=6, routed)           0.031     2.129    STATE_MACHINE/pc[27]
    SLICE_X64Y479        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     2.143 r  STATE_MACHINE/REG_DATA[15][25]_i_6/O
                         net (fo=1, routed)           0.008     2.151    STATE_MACHINE/REG_DATA[15][25]_i_6_n_0
    SLICE_X64Y479        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     2.168 r  STATE_MACHINE/REG_DATA_reg[15][25]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.175    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][31]_3[2]
    SLICE_X64Y479        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.218     2.467    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y479        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][27]/C
                         clock pessimism             -0.401     2.065    
    SLICE_X64Y479        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.111    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][27]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.070ns (60.345%)  route 0.046ns (39.655%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.079ns (routing 0.609ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.680ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.079     2.059    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y476        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.098 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/Q
                         net (fo=6, routed)           0.031     2.129    STATE_MACHINE/pc[3]
    SLICE_X64Y476        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     2.143 r  STATE_MACHINE/REG_DATA[15][1]_i_8/O
                         net (fo=1, routed)           0.008     2.151    STATE_MACHINE/REG_DATA[15][1]_i_8_n_0
    SLICE_X64Y476        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     2.168 r  STATE_MACHINE/REG_DATA_reg[15][1]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.175    REG_BANK_ENCAP/reg_bank/O[2]
    SLICE_X64Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.218     2.467    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y476        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/C
                         clock pessimism             -0.401     2.065    
    SLICE_X64Y476        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.111    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.071ns (59.664%)  route 0.048ns (40.336%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.079ns (routing 0.609ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.680ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.079     2.059    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y477        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.098 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/Q
                         net (fo=6, routed)           0.034     2.132    STATE_MACHINE/pc[10]
    SLICE_X64Y477        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.147 r  STATE_MACHINE/REG_DATA[15][9]_i_8/O
                         net (fo=1, routed)           0.007     2.154    STATE_MACHINE/REG_DATA[15][9]_i_8_n_0
    SLICE_X64Y477        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     2.171 r  STATE_MACHINE/REG_DATA_reg[15][9]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.178    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]_1[1]
    SLICE_X64Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.218     2.467    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/C
                         clock pessimism             -0.401     2.065    
    SLICE_X64Y477        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.111    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.078ns (65.000%)  route 0.042ns (35.000%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      1.082ns (routing 0.609ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.680ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.872     0.872 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.872    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.872 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.963    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.980 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.082     2.062    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y477        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.101 r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][15]/Q
                         net (fo=6, routed)           0.028     2.129    STATE_MACHINE/pc[15]
    SLICE_X64Y477        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     2.151 r  STATE_MACHINE/REG_DATA[15][9]_i_3/O
                         net (fo=1, routed)           0.007     2.158    STATE_MACHINE/REG_DATA[15][9]_i_3_n_0
    SLICE_X64Y477        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     2.175 r  STATE_MACHINE/REG_DATA_reg[15][9]_i_1/O[6]
                         net (fo=1, routed)           0.007     2.182    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]_1[6]
    SLICE_X64Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.117     1.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.117    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.230    clk_IBUF
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.249 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=605, routed)         1.222     2.471    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y477        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][15]/C
                         clock pessimism             -0.402     2.068    
    SLICE_X64Y477        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.114    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][15]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         10.000      8.878      BUFGCE_HDIO_X1Y5  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X64Y471     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][11]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X68Y469     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][12]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X64Y471     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][13]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X65Y473     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][14]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X63Y475     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][15]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X66Y474     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][16]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X65Y473     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][17]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X61Y472     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][18]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X67Y472     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][19]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X71Y479     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][27]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X64Y473     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X63Y473     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][18]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X66Y475     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X66Y479     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][21]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X63Y473     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X67Y477     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][20]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X68Y477     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][4]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X73Y472     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][7]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X65Y479     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][27]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X68Y471     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][26]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X69Y480     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][24]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X69Y480     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][25]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X67Y471     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X67Y471     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X66Y472     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X66Y473     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][14]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X67Y481     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][24]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X67Y477     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][20]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X68Y477     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][4]/C



