Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun 27 01:19:53 2024
| Host         : DESKTOP-VCL2FF6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: VGA_Clock/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.136        0.000                      0                    4        0.280        0.000                      0                    4        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.136        0.000                      0                    4        0.280        0.000                      0                    4        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.136ns  (required time - arrival time)
  Source:                 VGA_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.642ns (33.682%)  route 1.264ns (66.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.616     4.554    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.072 f  VGA_Clock/count_reg[0]/Q
                         net (fo=4, routed)           1.264     6.336    VGA_Clock/count[0]
    SLICE_X2Y28          LUT1 (Prop_lut1_I0_O)        0.124     6.460 r  VGA_Clock/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.460    VGA_Clock/count[0]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    14.289    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[0]/C
                         clock pessimism              0.265    14.554    
                         clock uncertainty           -0.035    14.518    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.077    14.595    VGA_Clock/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  8.136    

Slack (MET) :             8.150ns  (required time - arrival time)
  Source:                 VGA_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.642ns (33.859%)  route 1.254ns (66.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.616     4.554    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.072 r  VGA_Clock/count_reg[0]/Q
                         net (fo=4, routed)           1.254     6.326    VGA_Clock/count[0]
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.124     6.450 r  VGA_Clock/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.450    VGA_Clock/count[2]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    14.289    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[2]/C
                         clock pessimism              0.265    14.554    
                         clock uncertainty           -0.035    14.518    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.081    14.599    VGA_Clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  8.150    

Slack (MET) :             8.151ns  (required time - arrival time)
  Source:                 VGA_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.668ns (34.574%)  route 1.264ns (65.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.616     4.554    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.072 r  VGA_Clock/count_reg[0]/Q
                         net (fo=4, routed)           1.264     6.336    VGA_Clock/count[0]
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.150     6.486 r  VGA_Clock/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.486    VGA_Clock/count[1]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    14.289    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[1]/C
                         clock pessimism              0.265    14.554    
                         clock uncertainty           -0.035    14.518    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.118    14.636    VGA_Clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  8.151    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 VGA_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.670ns (34.822%)  route 1.254ns (65.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.616     4.554    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.072 r  VGA_Clock/count_reg[0]/Q
                         net (fo=4, routed)           1.254     6.326    VGA_Clock/count[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.152     6.478 r  VGA_Clock/out_i_1/O
                         net (fo=1, routed)           0.000     6.478    VGA_Clock/out_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    14.289    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/out_reg/C
                         clock pessimism              0.265    14.554    
                         clock uncertainty           -0.035    14.518    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.118    14.636    VGA_Clock/out_reg
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  8.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA_Clock/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.591%)  route 0.162ns (39.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148     1.729 r  VGA_Clock/count_reg[1]/Q
                         net (fo=3, routed)           0.162     1.891    VGA_Clock/count[1]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.101     1.992 r  VGA_Clock/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.992    VGA_Clock/count[1]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.937    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[1]/C
                         clock pessimism             -0.355     1.581    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.131     1.712    VGA_Clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 VGA_Clock/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.006%)  route 0.166ns (39.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148     1.729 r  VGA_Clock/count_reg[1]/Q
                         net (fo=3, routed)           0.166     1.895    VGA_Clock/count[1]
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.101     1.996 r  VGA_Clock/out_i_1/O
                         net (fo=1, routed)           0.000     1.996    VGA_Clock/out_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.937    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/out_reg/C
                         clock pessimism             -0.355     1.581    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.131     1.712    VGA_Clock/out_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 VGA_Clock/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.715%)  route 0.166ns (40.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.148     1.729 r  VGA_Clock/count_reg[1]/Q
                         net (fo=3, routed)           0.166     1.895    VGA_Clock/count[1]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.098     1.993 r  VGA_Clock/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.993    VGA_Clock/count[2]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.937    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[2]/C
                         clock pessimism             -0.355     1.581    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.121     1.702    VGA_Clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 VGA_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.209ns (31.097%)  route 0.463ns (68.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164     1.745 f  VGA_Clock/count_reg[0]/Q
                         net (fo=4, routed)           0.463     2.208    VGA_Clock/count[0]
    SLICE_X2Y28          LUT1 (Prop_lut1_I0_O)        0.045     2.253 r  VGA_Clock/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.253    VGA_Clock/count[0]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.937    VGA_Clock/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  VGA_Clock/count_reg[0]/C
                         clock pessimism             -0.355     1.581    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.120     1.701    VGA_Clock/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.552    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    VGA_B_REG_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    VGA_G_REG_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    VGA_G_REG_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    VGA_G_REG_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    VGA_G_REG_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    VGA_R_REG_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    VGA_G_REG_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    VGA_G_REG_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    VGA_B_REG_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    VGA_G_REG_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    VGA_G_REG_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.607ns  (logic 4.629ns (53.782%)  route 3.978ns (46.218%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[6]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.633     0.633 f  VGA_Vert/V_Count_reg[6]/Q
                         net (fo=7, routed)           1.180     1.813    VGA_Vert/V_Count[6]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.152     1.965 r  VGA_Vert/VGA_VS_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.651     2.617    VGA_Vert/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.332     2.949 r  VGA_Vert/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.147     5.095    VGA_VS_OBUF
    P13                  OBUF (Prop_obuf_I_O)         3.512     8.607 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     8.607    VGA_VS
    P13                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.230ns  (logic 4.478ns (61.933%)  route 2.752ns (38.067%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[8]/C
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.655     0.655 f  VGA_Horiz/H_Count_reg[8]/Q
                         net (fo=7, routed)           1.038     1.693    VGA_Horiz/H_Count[8]
    SLICE_X2Y23          LUT5 (Prop_lut5_I1_O)        0.295     1.988 r  VGA_Horiz/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.715     3.702    VGA_HS_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.528     7.230 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     7.230    VGA_HS
    U16                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.688ns  (logic 1.133ns (30.722%)  route 2.555ns (69.278%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[5]/C
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.633     0.633 f  VGA_Horiz/H_Count_reg[5]/Q
                         net (fo=9, routed)           1.099     1.732    VGA_Horiz/H_Count[5]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.152     1.884 f  VGA_Horiz/H_Count[9]_i_5/O
                         net (fo=2, routed)           0.809     2.693    VGA_Horiz/H_Count[9]_i_5_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.348     3.041 r  VGA_Horiz/H_Count[9]_i_2/O
                         net (fo=10, routed)          0.647     3.688    VGA_Horiz/sel
    SLICE_X2Y23          FDRE                                         r  VGA_Horiz/H_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.688ns  (logic 1.133ns (30.722%)  route 2.555ns (69.278%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[5]/C
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.633     0.633 f  VGA_Horiz/H_Count_reg[5]/Q
                         net (fo=9, routed)           1.099     1.732    VGA_Horiz/H_Count[5]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.152     1.884 f  VGA_Horiz/H_Count[9]_i_5/O
                         net (fo=2, routed)           0.809     2.693    VGA_Horiz/H_Count[9]_i_5_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.348     3.041 r  VGA_Horiz/H_Count[9]_i_2/O
                         net (fo=10, routed)          0.647     3.688    VGA_Horiz/sel
    SLICE_X2Y23          FDRE                                         r  VGA_Horiz/H_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.688ns  (logic 1.133ns (30.722%)  route 2.555ns (69.278%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[5]/C
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.633     0.633 f  VGA_Horiz/H_Count_reg[5]/Q
                         net (fo=9, routed)           1.099     1.732    VGA_Horiz/H_Count[5]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.152     1.884 f  VGA_Horiz/H_Count[9]_i_5/O
                         net (fo=2, routed)           0.809     2.693    VGA_Horiz/H_Count[9]_i_5_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.348     3.041 r  VGA_Horiz/H_Count[9]_i_2/O
                         net (fo=10, routed)          0.647     3.688    VGA_Horiz/sel
    SLICE_X2Y23          FDRE                                         r  VGA_Horiz/H_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.602ns  (logic 0.881ns (24.460%)  route 2.721ns (75.540%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[0]/C
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.633     0.633 r  VGA_Horiz/H_Count_reg[0]/Q
                         net (fo=8, routed)           0.996     1.629    VGA_Horiz/H_Count[0]
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.124     1.753 f  VGA_Horiz/H_Count[9]_i_4/O
                         net (fo=5, routed)           0.893     2.646    VGA_Horiz/H_Count[9]_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     2.770 r  VGA_Horiz/H_Count[9]_i_1/O
                         net (fo=10, routed)          0.832     3.602    VGA_Horiz/clear
    SLICE_X2Y23          FDRE                                         r  VGA_Horiz/H_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.602ns  (logic 0.881ns (24.460%)  route 2.721ns (75.540%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[0]/C
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.633     0.633 r  VGA_Horiz/H_Count_reg[0]/Q
                         net (fo=8, routed)           0.996     1.629    VGA_Horiz/H_Count[0]
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.124     1.753 f  VGA_Horiz/H_Count[9]_i_4/O
                         net (fo=5, routed)           0.893     2.646    VGA_Horiz/H_Count[9]_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     2.770 r  VGA_Horiz/H_Count[9]_i_1/O
                         net (fo=10, routed)          0.832     3.602    VGA_Horiz/clear
    SLICE_X3Y23          FDRE                                         r  VGA_Horiz/H_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.602ns  (logic 0.881ns (24.460%)  route 2.721ns (75.540%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[0]/C
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.633     0.633 r  VGA_Horiz/H_Count_reg[0]/Q
                         net (fo=8, routed)           0.996     1.629    VGA_Horiz/H_Count[0]
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.124     1.753 f  VGA_Horiz/H_Count[9]_i_4/O
                         net (fo=5, routed)           0.893     2.646    VGA_Horiz/H_Count[9]_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     2.770 r  VGA_Horiz/H_Count[9]_i_1/O
                         net (fo=10, routed)          0.832     3.602    VGA_Horiz/clear
    SLICE_X3Y23          FDRE                                         r  VGA_Horiz/H_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.602ns  (logic 0.881ns (24.460%)  route 2.721ns (75.540%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[0]/C
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.633     0.633 r  VGA_Horiz/H_Count_reg[0]/Q
                         net (fo=8, routed)           0.996     1.629    VGA_Horiz/H_Count[0]
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.124     1.753 f  VGA_Horiz/H_Count[9]_i_4/O
                         net (fo=5, routed)           0.893     2.646    VGA_Horiz/H_Count[9]_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     2.770 r  VGA_Horiz/H_Count[9]_i_1/O
                         net (fo=10, routed)          0.832     3.602    VGA_Horiz/clear
    SLICE_X3Y23          FDRE                                         r  VGA_Horiz/H_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.602ns  (logic 0.881ns (24.460%)  route 2.721ns (75.540%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[0]/C
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.633     0.633 r  VGA_Horiz/H_Count_reg[0]/Q
                         net (fo=8, routed)           0.996     1.629    VGA_Horiz/H_Count[0]
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.124     1.753 f  VGA_Horiz/H_Count[9]_i_4/O
                         net (fo=5, routed)           0.893     2.646    VGA_Horiz/H_Count[9]_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     2.770 r  VGA_Horiz/H_Count[9]_i_1/O
                         net (fo=10, routed)          0.832     3.602    VGA_Horiz/clear
    SLICE_X2Y23          FDRE                                         r  VGA_Horiz/H_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.263ns (78.412%)  route 0.072ns (21.588%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[3]/C
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA_Horiz/H_Count_reg[3]/Q
                         net (fo=5, routed)           0.072     0.290    VGA_Horiz/H_Count[3]
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.335 r  VGA_Horiz/H_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.335    VGA_Horiz/p_0_in[5]
    SLICE_X3Y23          FDRE                                         r  VGA_Horiz/H_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/enable_V_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.195ns (48.067%)  route 0.211ns (51.933%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  VGA_Horiz/enable_V_reg/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Horiz/enable_V_reg/Q
                         net (fo=13, routed)          0.211     0.406    VGA_Vert/E[0]
    SLICE_X1Y26          FDRE                                         r  VGA_Vert/V_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/enable_V_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.195ns (48.067%)  route 0.211ns (51.933%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  VGA_Horiz/enable_V_reg/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Horiz/enable_V_reg/Q
                         net (fo=13, routed)          0.211     0.406    VGA_Vert/E[0]
    SLICE_X1Y26          FDRE                                         r  VGA_Vert/V_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/enable_V_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.195ns (48.067%)  route 0.211ns (51.933%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  VGA_Horiz/enable_V_reg/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Horiz/enable_V_reg/Q
                         net (fo=13, routed)          0.211     0.406    VGA_Vert/E[0]
    SLICE_X1Y26          FDRE                                         r  VGA_Vert/V_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/enable_V_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.195ns (48.067%)  route 0.211ns (51.933%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  VGA_Horiz/enable_V_reg/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Horiz/enable_V_reg/Q
                         net (fo=13, routed)          0.211     0.406    VGA_Vert/E[0]
    SLICE_X1Y26          FDRE                                         r  VGA_Vert/V_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/enable_V_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.195ns (47.306%)  route 0.217ns (52.694%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  VGA_Horiz/enable_V_reg/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Horiz/enable_V_reg/Q
                         net (fo=13, routed)          0.217     0.412    VGA_Vert/E[0]
    SLICE_X2Y26          FDRE                                         r  VGA_Vert/V_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.237ns (57.094%)  route 0.178ns (42.906%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[7]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Vert/V_Count_reg[7]/Q
                         net (fo=6, routed)           0.178     0.373    VGA_Vert/V_Count[7]
    SLICE_X1Y27          LUT5 (Prop_lut5_I2_O)        0.042     0.415 r  VGA_Vert/V_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.415    VGA_Vert/V_Count[8]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  VGA_Vert/V_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.240ns (57.543%)  route 0.177ns (42.457%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[3]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Vert/V_Count_reg[3]/Q
                         net (fo=10, routed)          0.177     0.372    VGA_Vert/V_Count[3]
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.045     0.417 r  VGA_Vert/V_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.417    VGA_Vert/V_Count[4]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  VGA_Vert/V_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.240ns (57.402%)  route 0.178ns (42.598%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[7]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Vert/V_Count_reg[7]/Q
                         net (fo=6, routed)           0.178     0.373    VGA_Vert/V_Count[7]
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.045     0.418 r  VGA_Vert/V_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.418    VGA_Vert/V_Count[7]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  VGA_Vert/V_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.263ns (62.869%)  route 0.155ns (37.131%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[7]/C
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA_Horiz/H_Count_reg[7]/Q
                         net (fo=8, routed)           0.155     0.373    VGA_Horiz/H_Count[7]
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.418 r  VGA_Horiz/H_Count[9]_i_3/O
                         net (fo=1, routed)           0.000     0.418    VGA_Horiz/p_0_in[9]
    SLICE_X3Y23          FDRE                                         r  VGA_Horiz/H_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_G_REG_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.090ns  (logic 3.981ns (65.371%)  route 2.109ns (34.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.612     4.550    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  VGA_G_REG_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.109     7.115    VGA_G_REG_reg[3]_lopt_replica_2_1
    V16                  OBUF (Prop_obuf_I_O)         3.525    10.640 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.640    VGA_G[1]
    V16                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 3.982ns (67.100%)  route 1.952ns (32.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.612     4.550    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  VGA_G_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.952     6.958    VGA_G_REG_reg[3]_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         3.526    10.484 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.484    VGA_G[0]
    U15                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_REG_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 3.986ns (67.638%)  route 1.907ns (32.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.612     4.550    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  VGA_G_REG_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.907     6.912    VGA_G_REG_reg[3]_lopt_replica_3_1
    U17                  OBUF (Prop_obuf_I_O)         3.530    10.442 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.442    VGA_G[2]
    U17                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 3.983ns (67.622%)  route 1.907ns (32.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.612     4.550    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  VGA_G_REG_reg[3]/Q
                         net (fo=1, routed)           1.907     6.913    VGA_G_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         3.527    10.440 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.440    VGA_G[3]
    U18                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.974ns (68.054%)  route 1.865ns (31.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.616     4.554    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  VGA_R_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.865     6.875    VGA_R_REG_reg[3]_lopt_replica_1
    P17                  OBUF (Prop_obuf_I_O)         3.518    10.392 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.392    VGA_R[0]
    P17                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_REG_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.801ns  (logic 3.983ns (68.658%)  route 1.818ns (31.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.616     4.554    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  VGA_R_REG_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.818     6.828    VGA_R_REG_reg[3]_lopt_replica_3_1
    R18                  OBUF (Prop_obuf_I_O)         3.527    10.355 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.355    VGA_R[2]
    R18                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_REG_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.775ns  (logic 3.958ns (68.548%)  route 1.816ns (31.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     4.551    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.007 r  VGA_B_REG_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.816     6.823    VGA_B_REG_reg[3]_lopt_replica_3_1
    N15                  OBUF (Prop_obuf_I_O)         3.502    10.325 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.325    VGA_B[2]
    N15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_REG_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.698ns  (logic 3.974ns (69.739%)  route 1.724ns (30.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.616     4.554    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  VGA_R_REG_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.724     6.734    VGA_R_REG_reg[3]_lopt_replica_2_1
    P18                  OBUF (Prop_obuf_I_O)         3.518    10.252 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.252    VGA_R[1]
    P18                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.656ns  (logic 3.984ns (70.439%)  route 1.672ns (29.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.616     4.554    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.010 r  VGA_R_REG_reg[3]/Q
                         net (fo=1, routed)           1.672     6.682    VGA_R_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         3.528    10.210 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.210    VGA_R[3]
    T18                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.976ns (70.349%)  route 1.676ns (29.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     4.551    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.007 r  VGA_B_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.676     6.682    VGA_B_REG_reg[3]_lopt_replica_1
    P14                  OBUF (Prop_obuf_I_O)         3.520    10.202 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.202    VGA_B[0]
    P14                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_B_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.362ns (80.648%)  route 0.327ns (19.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  VGA_B_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.327     2.049    VGA_B_REG_reg[3]_lopt_replica_1
    P14                  OBUF (Prop_obuf_I_O)         1.221     3.270 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.270    VGA_B[0]
    P14                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.370ns (80.921%)  route 0.323ns (19.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  VGA_R_REG_reg[3]/Q
                         net (fo=1, routed)           0.323     2.045    VGA_R_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.229     3.274 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.274    VGA_R[3]
    T18                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.348ns (79.570%)  route 0.346ns (20.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  VGA_B_REG_reg[3]/Q
                         net (fo=1, routed)           0.346     2.069    VGA_B_OBUF[0]
    P16                  OBUF (Prop_obuf_I_O)         1.207     3.276 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.276    VGA_B[3]
    P16                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_REG_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.360ns (80.231%)  route 0.335ns (19.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  VGA_B_REG_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.335     2.057    VGA_B_REG_reg[3]_lopt_replica_2_1
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.277 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.277    VGA_B[1]
    P15                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_REG_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.360ns (79.282%)  route 0.355ns (20.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  VGA_R_REG_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.355     2.078    VGA_R_REG_reg[3]_lopt_replica_2_1
    P18                  OBUF (Prop_obuf_I_O)         1.219     3.297 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.297    VGA_R[1]
    P18                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_REG_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.345ns (78.090%)  route 0.377ns (21.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  VGA_B_REG_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.377     2.100    VGA_B_REG_reg[3]_lopt_replica_3_1
    N15                  OBUF (Prop_obuf_I_O)         1.204     3.303 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.303    VGA_B[2]
    N15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_REG_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.369ns (78.262%)  route 0.380ns (21.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  VGA_R_REG_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.380     2.103    VGA_R_REG_reg[3]_lopt_replica_3_1
    R18                  OBUF (Prop_obuf_I_O)         1.228     3.331 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.331    VGA_R[2]
    R18                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.360ns (76.559%)  route 0.416ns (23.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.581    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  VGA_R_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.416     2.139    VGA_R_REG_reg[3]_lopt_replica_1
    P17                  OBUF (Prop_obuf_I_O)         1.219     3.357 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.357    VGA_R[0]
    P17                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.369ns (75.089%)  route 0.454ns (24.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.579     1.579    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.720 r  VGA_G_REG_reg[3]/Q
                         net (fo=1, routed)           0.454     2.175    VGA_G_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         1.228     3.403 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.403    VGA_G[3]
    U18                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_REG_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.371ns (75.011%)  route 0.457ns (24.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.579     1.579    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.720 r  VGA_G_REG_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.457     2.177    VGA_G_REG_reg[3]_lopt_replica_3_1
    U17                  OBUF (Prop_obuf_I_O)         1.230     3.408 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.408    VGA_G[2]
    U17                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            VGA_G_REG_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.935ns (35.328%)  route 3.543ns (64.672%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  btn_IBUF[2]_inst/O
                         net (fo=2, routed)           2.391     3.848    VGA_Vert/btn_IBUF[2]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.152     4.000 r  VGA_Vert/VGA_G_REG[3]_i_2/O
                         net (fo=1, routed)           0.433     4.434    VGA_Vert/VGA_G_REG[3]_i_2_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.326     4.760 r  VGA_Vert/VGA_G_REG[3]_i_1/O
                         net (fo=4, routed)           0.719     5.478    VGA_Vert_n_2
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.496     4.286    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            VGA_G_REG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.295ns  (logic 1.935ns (36.552%)  route 3.359ns (63.448%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  btn_IBUF[2]_inst/O
                         net (fo=2, routed)           2.391     3.848    VGA_Vert/btn_IBUF[2]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.152     4.000 r  VGA_Vert/VGA_G_REG[3]_i_2/O
                         net (fo=1, routed)           0.433     4.434    VGA_Vert/VGA_G_REG[3]_i_2_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.326     4.760 r  VGA_Vert/VGA_G_REG[3]_i_1/O
                         net (fo=4, routed)           0.535     5.295    VGA_Vert_n_2
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.496     4.286    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            VGA_G_REG_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 1.935ns (36.572%)  route 3.357ns (63.428%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  btn_IBUF[2]_inst/O
                         net (fo=2, routed)           2.391     3.848    VGA_Vert/btn_IBUF[2]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.152     4.000 r  VGA_Vert/VGA_G_REG[3]_i_2/O
                         net (fo=1, routed)           0.433     4.434    VGA_Vert/VGA_G_REG[3]_i_2_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.326     4.760 r  VGA_Vert/VGA_G_REG[3]_i_1/O
                         net (fo=4, routed)           0.532     5.292    VGA_Vert_n_2
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.496     4.286    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            VGA_R_REG_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.708ns (32.450%)  route 3.556ns (67.550%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           2.410     3.870    VGA_Vert/btn_IBUF[0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.994 r  VGA_Vert/VGA_R_REG[3]_i_5/O
                         net (fo=1, routed)           0.423     4.418    VGA_Vert/VGA_R_REG[3]_i_5_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     4.542 r  VGA_Vert/VGA_R_REG[3]_i_2/O
                         net (fo=4, routed)           0.723     5.264    VGA_Vert_n_3
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.289    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            VGA_G_REG_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 1.935ns (37.951%)  route 3.164ns (62.049%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  btn_IBUF[2]_inst/O
                         net (fo=2, routed)           2.391     3.848    VGA_Vert/btn_IBUF[2]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.152     4.000 r  VGA_Vert/VGA_G_REG[3]_i_2/O
                         net (fo=1, routed)           0.433     4.434    VGA_Vert/VGA_G_REG[3]_i_2_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.326     4.760 r  VGA_Vert/VGA_G_REG[3]_i_1/O
                         net (fo=4, routed)           0.340     5.100    VGA_Vert_n_2
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.496     4.286    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            VGA_R_REG_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.072ns  (logic 1.708ns (33.680%)  route 3.364ns (66.320%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           2.410     3.870    VGA_Vert/btn_IBUF[0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.994 r  VGA_Vert/VGA_R_REG[3]_i_5/O
                         net (fo=1, routed)           0.423     4.418    VGA_Vert/VGA_R_REG[3]_i_5_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     4.542 r  VGA_Vert/VGA_R_REG[3]_i_2/O
                         net (fo=4, routed)           0.530     5.072    VGA_Vert_n_3
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.289    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            VGA_R_REG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 1.708ns (34.943%)  route 3.180ns (65.057%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           2.410     3.870    VGA_Vert/btn_IBUF[0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.994 r  VGA_Vert/VGA_R_REG[3]_i_5/O
                         net (fo=1, routed)           0.423     4.418    VGA_Vert/VGA_R_REG[3]_i_5_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     4.542 r  VGA_Vert/VGA_R_REG[3]_i_2/O
                         net (fo=4, routed)           0.347     4.889    VGA_Vert_n_3
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.289    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            VGA_R_REG_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.708ns (34.985%)  route 3.174ns (65.015%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           2.410     3.870    VGA_Vert/btn_IBUF[0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.994 r  VGA_Vert/VGA_R_REG[3]_i_5/O
                         net (fo=1, routed)           0.423     4.418    VGA_Vert/VGA_R_REG[3]_i_5_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     4.542 r  VGA_Vert/VGA_R_REG[3]_i_2/O
                         net (fo=4, routed)           0.341     4.883    VGA_Vert_n_3
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.289    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            VGA_R_REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.582ns  (logic 1.579ns (34.465%)  route 3.003ns (65.535%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           2.414     3.874    btn_IBUF[0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.119     3.993 r  VGA_R_REG[3]_i_1/O
                         net (fo=4, routed)           0.589     4.582    VGA_R_REG[3]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.289    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            VGA_R_REG_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.582ns  (logic 1.579ns (34.465%)  route 3.003ns (65.535%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  btn_IBUF[0]_inst/O
                         net (fo=7, routed)           2.414     3.874    btn_IBUF[0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.119     3.993 r  VGA_R_REG[3]_i_1/O
                         net (fo=4, routed)           0.589     4.582    VGA_R_REG[3]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     4.289    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B_REG_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.240ns (69.608%)  route 0.105ns (30.392%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[9]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Vert/V_Count_reg[9]/Q
                         net (fo=10, routed)          0.105     0.300    VGA_Vert/Q[0]
    SLICE_X0Y27          LUT5 (Prop_lut5_I4_O)        0.045     0.345 r  VGA_Vert/VGA_B_REG[3]_i_2/O
                         net (fo=4, routed)           0.000     0.345    Pattern_Red[0]
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.849     1.936    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G_REG_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.240ns (51.867%)  route 0.223ns (48.133%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[9]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Vert/V_Count_reg[9]/Q
                         net (fo=10, routed)          0.104     0.299    VGA_Vert/Q[0]
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.045     0.344 r  VGA_Vert/VGA_G_REG[3]_i_1/O
                         net (fo=4, routed)           0.119     0.463    VGA_Vert_n_2
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.847     1.934    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B_REG_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.240ns (51.558%)  route 0.225ns (48.442%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[9]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Vert/V_Count_reg[9]/Q
                         net (fo=10, routed)          0.105     0.300    VGA_Vert/Q[0]
    SLICE_X0Y27          LUT5 (Prop_lut5_I4_O)        0.045     0.345 r  VGA_Vert/VGA_B_REG[3]_i_2/O
                         net (fo=4, routed)           0.121     0.465    Pattern_Red[0]
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.849     1.936    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B_REG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.240ns (50.917%)  route 0.231ns (49.083%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[9]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Vert/V_Count_reg[9]/Q
                         net (fo=10, routed)          0.105     0.300    VGA_Vert/Q[0]
    SLICE_X0Y27          LUT5 (Prop_lut5_I4_O)        0.045     0.345 r  VGA_Vert/VGA_B_REG[3]_i_2/O
                         net (fo=4, routed)           0.127     0.471    Pattern_Red[0]
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.849     1.936    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]/C

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B_REG_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.240ns (45.648%)  route 0.286ns (54.352%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[9]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Vert/V_Count_reg[9]/Q
                         net (fo=10, routed)          0.105     0.300    VGA_Vert/Q[0]
    SLICE_X0Y27          LUT5 (Prop_lut5_I4_O)        0.045     0.345 r  VGA_Vert/VGA_B_REG[3]_i_2/O
                         net (fo=4, routed)           0.181     0.526    Pattern_Red[0]
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.849     1.936    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  VGA_B_REG_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G_REG_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.240ns (45.633%)  route 0.286ns (54.367%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[9]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Vert/V_Count_reg[9]/Q
                         net (fo=10, routed)          0.104     0.299    VGA_Vert/Q[0]
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.045     0.344 r  VGA_Vert/VGA_G_REG[3]_i_1/O
                         net (fo=4, routed)           0.182     0.526    VGA_Vert_n_2
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.847     1.934    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G_REG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.240ns (45.381%)  route 0.289ns (54.619%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[9]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Vert/V_Count_reg[9]/Q
                         net (fo=10, routed)          0.104     0.299    VGA_Vert/Q[0]
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.045     0.344 r  VGA_Vert/VGA_G_REG[3]_i_1/O
                         net (fo=4, routed)           0.185     0.529    VGA_Vert_n_2
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.847     1.934    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]/C

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G_REG_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.240ns (41.148%)  route 0.343ns (58.852%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[9]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA_Vert/V_Count_reg[9]/Q
                         net (fo=10, routed)          0.104     0.299    VGA_Vert/Q[0]
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.045     0.344 r  VGA_Vert/VGA_G_REG[3]_i_1/O
                         net (fo=4, routed)           0.240     0.583    VGA_Vert_n_2
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.847     1.934    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  VGA_G_REG_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R_REG_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.263ns (39.467%)  route 0.403ns (60.533%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[5]/C
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA_Vert/V_Count_reg[5]/Q
                         net (fo=7, routed)           0.278     0.496    VGA_Vert/V_Count[5]
    SLICE_X0Y26          LUT6 (Prop_lut6_I0_O)        0.045     0.541 r  VGA_Vert/VGA_R_REG[3]_i_2/O
                         net (fo=4, routed)           0.125     0.666    VGA_Vert_n_3
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.937    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R_REG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.263ns (39.123%)  route 0.409ns (60.877%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[5]/C
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA_Vert/V_Count_reg[5]/Q
                         net (fo=7, routed)           0.278     0.496    VGA_Vert/V_Count[5]
    SLICE_X0Y26          LUT6 (Prop_lut6_I0_O)        0.045     0.541 r  VGA_Vert/VGA_R_REG[3]_i_2/O
                         net (fo=4, routed)           0.131     0.672    VGA_Vert_n_3
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     1.937    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  VGA_R_REG_reg[3]/C





