<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PipelineMIPSCPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MulticycleCPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MulticycleCPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MulticycleCPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MulticycleCPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MulticycleCPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MulticycleCPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MulticycleCPU_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PipelineCPU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PipelineCPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PipelineCPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PipelineCPU.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PipelineCPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PipelineCPU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PipelineCPU.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PipelineCPU.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PipelineCPU.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PipelineCPU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PipelineCPU.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PipelineCPU.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PipelineCPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PipelineCPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PipelineCPU.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PipelineCPU.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PipelineCPU.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PipelineCPU.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PipelineCPU.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="PipelineCPU_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="PipelineCPU_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PipelineCPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PipelineCPU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PipelineCPU_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PipelineCPU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PipelineCPU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PipelineCPU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PipelineCPU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PipelineCPU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PipelineCPU_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PipelineCPU_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PipelineCPU_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PipelineCPU_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PipelineCPU_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PipelineCPU_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PipelineCPU_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PipelineCPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PlCPUtest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PlCPUtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PlCPUtest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PlCPUtest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1526807023" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1526807023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527790053" xil_pn:in_ck="2549878081585176204" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1527790053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="EX-MEM.v"/>
      <outfile xil_pn:name="Forwardunit.v"/>
      <outfile xil_pn:name="Hazardunit.v"/>
      <outfile xil_pn:name="ID-EX.v"/>
      <outfile xil_pn:name="IF-ID.v"/>
      <outfile xil_pn:name="MEM-WB.v"/>
      <outfile xil_pn:name="MulticycleCPU.v"/>
      <outfile xil_pn:name="Mux32.v"/>
      <outfile xil_pn:name="Mux3to1.v"/>
      <outfile xil_pn:name="Mux4to1.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PlCPUtest.v"/>
      <outfile xil_pn:name="Reg.v"/>
      <outfile xil_pn:name="Reg_we.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="decoder.v"/>
      <outfile xil_pn:name="reg_file.v"/>
      <outfile xil_pn:name="seg.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1526885437" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2779745551321453403" xil_pn:start_ts="1526885437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526885437" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-327653368195891719" xil_pn:start_ts="1526885437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527790856" xil_pn:in_ck="9101130106595633811" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7234426131996446149" xil_pn:start_ts="1527790856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Memory.v"/>
      <outfile xil_pn:name="ipcore_dir/RAMemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAMemory.v"/>
    </transform>
    <transform xil_pn:end_ts="1527790856" xil_pn:in_ck="-8093768339817214217" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1527790856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="EX-MEM.v"/>
      <outfile xil_pn:name="Forwardunit.v"/>
      <outfile xil_pn:name="Hazardunit.v"/>
      <outfile xil_pn:name="ID-EX.v"/>
      <outfile xil_pn:name="IF-ID.v"/>
      <outfile xil_pn:name="MEM-WB.v"/>
      <outfile xil_pn:name="MulticycleCPU.v"/>
      <outfile xil_pn:name="Mux32.v"/>
      <outfile xil_pn:name="Mux3to1.v"/>
      <outfile xil_pn:name="Mux4to1.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PlCPUtest.v"/>
      <outfile xil_pn:name="Reg.v"/>
      <outfile xil_pn:name="Reg_we.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="decoder.v"/>
      <outfile xil_pn:name="ipcore_dir/Memory.v"/>
      <outfile xil_pn:name="ipcore_dir/RAMemory.v"/>
      <outfile xil_pn:name="reg_file.v"/>
      <outfile xil_pn:name="seg.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1527790865" xil_pn:in_ck="-8093768339817214217" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2705318866716201595" xil_pn:start_ts="1527790856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PlCPUtest_beh.prj"/>
      <outfile xil_pn:name="PlCPUtest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1527790865" xil_pn:in_ck="7067332766836316096" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3999384278036846616" xil_pn:start_ts="1527790865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PlCPUtest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1526535526" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1526535526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526806300" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4102218468263789843" xil_pn:start_ts="1526806300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527747486" xil_pn:in_ck="9101130106595633811" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7234426131996446149" xil_pn:start_ts="1527747486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/Memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Memory.v"/>
      <outfile xil_pn:name="ipcore_dir/RAMemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAMemory.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526806300" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-266710730788489227" xil_pn:start_ts="1526806300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526535526" xil_pn:in_ck="-3688997118971317551" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1526535526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1526806300" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1551539444410101893" xil_pn:start_ts="1526806300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1527770103" xil_pn:in_ck="-1178756141085750373" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6804675865082132712" xil_pn:start_ts="1527770073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="PipelineCPU.lso"/>
      <outfile xil_pn:name="PipelineCPU.ngc"/>
      <outfile xil_pn:name="PipelineCPU.ngr"/>
      <outfile xil_pn:name="PipelineCPU.prj"/>
      <outfile xil_pn:name="PipelineCPU.stx"/>
      <outfile xil_pn:name="PipelineCPU.syr"/>
      <outfile xil_pn:name="PipelineCPU.xst"/>
      <outfile xil_pn:name="PipelineCPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1526806318" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5859641767598983392" xil_pn:start_ts="1526806318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1526954973" xil_pn:in_ck="5440809962269101971" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3001036348878840948" xil_pn:start_ts="1526954959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1526955035" xil_pn:in_ck="-3897615207826108699" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1526954973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1526955084" xil_pn:in_ck="-7722096636383917954" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1526955035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1526955084" xil_pn:in_ck="-3897615207826108831" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1526955066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
