
*** Running vivado
    with args -log rhd_rhs_tb_seeg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rhd_rhs_tb_seeg_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source rhd_rhs_tb_seeg_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 455.227 ; gain = 161.977
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top rhd_rhs_tb_seeg_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6812
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:248]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:249]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:250]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:251]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:252]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:253]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:254]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:255]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:257]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:258]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:259]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:260]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:261]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:262]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:263]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:264]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:266]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:267]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:268]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:269]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:270]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:271]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:272]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:273]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:275]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:276]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:277]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:278]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:279]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:280]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:281]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:282]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:198]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:199]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:200]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:201]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:203]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:204]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:205]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:206]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:208]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:209]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:210]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:211]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:213]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:214]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:215]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:216]
INFO: [Synth 8-11241] undeclared symbol 'FIFO_rstn', assumed default net type 'wire' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi.v:143]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1844.238 ; gain = 339.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rhd_rhs_tb_seeg_0_0' [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/rhd_rhs_tb/ip/rhd_rhs_tb_seeg_0_0/synth/rhd_rhs_tb_seeg_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'seeg' [C:/UG3-HeadWornUnit-V2-Firmware/seeg/src/seeg.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_diff_to_single' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_diff_to_single.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71783]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71783]
INFO: [Synth 8-6155] done synthesizing module 'rhd_diff_to_single' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_diff_to_single.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_axi' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'rhd_S00_AXI' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave_full_16_probes' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave_full_16_probes.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized0' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized0' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized1' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized1' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized2' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized2' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized3' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized3' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized4' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized4' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized5' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized5' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized6' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized6' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized7' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized7' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized8' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized8' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized9' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized9' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized10' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized10' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized11' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized11' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized12' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized12' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized13' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized13' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized14' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized14' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized15' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized15' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized16' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized16' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized17' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized17' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized18' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized18' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized19' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized19' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized20' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized20' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized21' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized21' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized22' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized22' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized23' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized23' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized24' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized24' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized25' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized25' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized26' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized26' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized27' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized27' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized28' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized28' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized29' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized29' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave__parameterized30' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave__parameterized30' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave_full_16_probes' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave_full_16_probes.v:1]
INFO: [Synth 8-226] default block is never used [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:434]
INFO: [Synth 8-226] default block is never used [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:575]
INFO: [Synth 8-6157] synthesizing module 'rhd' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd.v:6]
INFO: [Synth 8-6157] synthesizing module 'MISO_falling_edge' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd.v:2954]
INFO: [Synth 8-6155] done synthesizing module 'MISO_falling_edge' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd.v:2954]
INFO: [Synth 8-6157] synthesizing module 'MISO_rising_edge' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd.v:2981]
INFO: [Synth 8-6155] done synthesizing module 'MISO_rising_edge' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd.v:2981]
INFO: [Synth 8-6157] synthesizing module 'command_selector' [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd.v:2819]
INFO: [Synth 8-6155] done synthesizing module 'command_selector' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd.v:2819]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_1bit' [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/synth/xpm_cdc_1bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_1bit_xpm_cdc_0_0' [C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/rhd_rhs_tb_seeg_0_0_synth_1/.Xil/Vivado-17148-DESKTOP-JS8NSUT/realtime/xpm_cdc_1bit_xpm_cdc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_1bit_xpm_cdc_0_0' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/rhd_rhs_tb_seeg_0_0_synth_1/.Xil/Vivado-17148-DESKTOP-JS8NSUT/realtime/xpm_cdc_1bit_xpm_cdc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_1bit' (0#1) [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/synth/xpm_cdc_1bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/rhd_rhs_tb_seeg_0_0_synth_1/.Xil/Vivado-17148-DESKTOP-JS8NSUT/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/rhd_rhs_tb_seeg_0_0_synth_1/.Xil/Vivado-17148-DESKTOP-JS8NSUT/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd.v:2727]
INFO: [Synth 8-6155] done synthesizing module 'rhd' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rhd_S00_AXI' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'rhd_axi' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_axi.v:9]
WARNING: [Synth 8-7071] port 'MOSI2' of module 'rhd_axi' is unconnected for instance 'recorder' [C:/UG3-HeadWornUnit-V2-Firmware/seeg/src/seeg.v:305]
WARNING: [Synth 8-7071] port 'irq1' of module 'rhd_axi' is unconnected for instance 'recorder' [C:/UG3-HeadWornUnit-V2-Firmware/seeg/src/seeg.v:305]
WARNING: [Synth 8-7071] port 'FIFO_rstn' of module 'rhd_axi' is unconnected for instance 'recorder' [C:/UG3-HeadWornUnit-V2-Firmware/seeg/src/seeg.v:305]
WARNING: [Synth 8-7023] instance 'recorder' of module 'rhd_axi' has 66 connections declared, but only 63 given [C:/UG3-HeadWornUnit-V2-Firmware/seeg/src/seeg.v:305]
INFO: [Synth 8-6157] synthesizing module 'rhs_axi' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi.v:3]
INFO: [Synth 8-6157] synthesizing module 'rhs_S00_AXI' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave_full' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:27]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized0' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized0' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized0' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:28]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized1' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized1' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized1' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:29]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized2' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized2' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized2' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:30]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized3' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized3' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized3' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:31]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized4' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized4' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized4' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:32]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized5' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized5' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized5' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:33]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized6' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized6' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized6' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:34]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized7' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized7' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized7' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:35]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized8' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized8' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized8' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:36]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized9' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized9' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized9' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:37]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized10' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized10' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized10' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:38]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized11' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized11' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized11' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:39]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized12' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized12' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized12' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:40]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized13' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized13' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized13' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:41]
INFO: [Synth 8-6157] synthesizing module 'rhs_headstage_slave__parameterized14' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave__parameterized14' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'channel' does not match port width (5) of module 'rhs_headstage_slave__parameterized14' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:42]
INFO: [Synth 8-6155] done synthesizing module 'rhs_headstage_slave_full' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave_full.v:1]
INFO: [Synth 8-226] default block is never used [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:377]
INFO: [Synth 8-226] default block is never used [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:550]
INFO: [Synth 8-6157] synthesizing module 'rhs' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:6]
INFO: [Synth 8-6157] synthesizing module 'MISO_phase_selector' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2681]
INFO: [Synth 8-6155] done synthesizing module 'MISO_phase_selector' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2681]
INFO: [Synth 8-6157] synthesizing module 'command_initialization' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2483]
INFO: [Synth 8-6155] done synthesizing module 'command_initialization' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2483]
INFO: [Synth 8-6157] synthesizing module 'command_amplitudeSetup' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2552]
INFO: [Synth 8-6155] done synthesizing module 'command_amplitudeSetup' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2552]
INFO: [Synth 8-6157] synthesizing module 'command_selector_stim' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2613]
INFO: [Synth 8-6155] done synthesizing module 'command_selector_stim' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2613]
INFO: [Synth 8-155] case statement is not full and has no default [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:957]
INFO: [Synth 8-155] case statement is not full and has no default [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1897]
INFO: [Synth 8-155] case statement is not full and has no default [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2245]
INFO: [Synth 8-155] case statement is not full and has no default [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2235]
INFO: [Synth 8-155] case statement is not full and has no default [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2300]
INFO: [Synth 8-155] case statement is not full and has no default [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2295]
INFO: [Synth 8-155] case statement is not full and has no default [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2396]
INFO: [Synth 8-155] case statement is not full and has no default [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:2370]
INFO: [Synth 8-6155] done synthesizing module 'rhs' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:6]
WARNING: [Synth 8-7071] port 'biphasic_polarity' of module 'rhs' is unconnected for instance 'rhs' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:589]
WARNING: [Synth 8-7023] instance 'rhs' of module 'rhs' has 65 connections declared, but only 64 given [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:589]
INFO: [Synth 8-6155] done synthesizing module 'rhs_S00_AXI' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_S00_AXI.v:4]
WARNING: [Synth 8-7071] port 'channel_out' of module 'rhs_S00_AXI' is unconnected for instance 'rhs_S00_AXI' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi.v:108]
WARNING: [Synth 8-7071] port 'state_cable_delay_finder_out' of module 'rhs_S00_AXI' is unconnected for instance 'rhs_S00_AXI' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi.v:108]
WARNING: [Synth 8-7023] instance 'rhs_S00_AXI' of module 'rhs_S00_AXI' has 65 connections declared, but only 63 given [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi.v:108]
INFO: [Synth 8-6155] done synthesizing module 'rhs_axi' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seeg' (0#1) [C:/UG3-HeadWornUnit-V2-Firmware/seeg/src/seeg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_rhs_tb_seeg_0_0' (0#1) [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/rhd_rhs_tb/ip/rhd_rhs_tb_seeg_0_0/synth/rhd_rhs_tb_seeg_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element irq1_flag_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:615]
WARNING: [Synth 8-6014] Unused sequential element irq1_ack_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:616]
WARNING: [Synth 8-6014] Unused sequential element irq1_ack_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_S00_AXI.v:633]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:32]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_headstage_slave.v:37]
WARNING: [Synth 8-3848] Net stim_on_3 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_4 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_5 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_6 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_7 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_8 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_9 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_10 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_11 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_12 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_13 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_14 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_15 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-3848] Net stim_on_16 in module/entity rhs does not have driver. [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:198]
WARNING: [Synth 8-7129] Port enable in module command_selector_stim is either unconnected or has no load
WARNING: [Synth 8-7129] Port biphasic_polarity in module rhs is either unconnected or has no load
WARNING: [Synth 8-7129] Port stim_ch_n[4] in module rhs is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_headstage_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_headstage_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[5] in module rhs_headstage_slave_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module rhs_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module rhs_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module rhs_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module rhs_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module rhs_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module rhs_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port MISO4x[1] in module MISO_rising_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port MISO4x[0] in module MISO_rising_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port MISO4x[73] in module MISO_falling_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port MISO4x[72] in module MISO_falling_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave__parameterized4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.516 ; gain = 597.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.516 ; gain = 597.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.516 ; gain = 597.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.421 . Memory (MB): peak = 2102.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst/recorder/rhd_S00_AXI/rhd/fifo_inst'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst/recorder/rhd_S00_AXI/rhd/fifo_inst'
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst/stimulator/rhs_S00_AXI/rhs/fifo_inst'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst/stimulator/rhs_S00_AXI/rhs/fifo_inst'
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0'
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0'
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0'
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_1/xpm_cdc_0'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_1/xpm_cdc_0'
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_2/xpm_cdc_0'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_2/xpm_cdc_0'
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_5bit_inst_3/xpm_cdc_0'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_5bit_inst_3/xpm_cdc_0'
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/rhd_rhs_tb/ip/rhd_rhs_tb_seeg_0_0/rhd_rhs_tb_seeg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/rhd_rhs_tb/ip/rhd_rhs_tb_seeg_0_0/rhd_rhs_tb_seeg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/rhd_rhs_tb_seeg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/rhd_rhs_tb_seeg_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2220.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.269 . Memory (MB): peak = 2231.391 ; gain = 10.910
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2231.391 ; gain = 726.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2231.391 ; gain = 726.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/rhd_rhs_tb_seeg_0_0_synth_1/dont_touch.xdc, line 20).
Applied set_property KEEP_HIERARCHY = SOFT for inst/recorder/rhd_S00_AXI/rhd/fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/stimulator/rhs_S00_AXI/rhs/fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_5bit_inst_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_1/xpm_cdc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_2/xpm_cdc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_5bit_inst_3/xpm_cdc_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2231.391 ; gain = 726.730
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'main_state_reg' in module 'rhd'
INFO: [Synth 8-802] inferred FSM for state register 'state_pulse_reg' in module 'rhs'
INFO: [Synth 8-802] inferred FSM for state register 'ZCheck_command_count_reg' in module 'rhs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ms_wait |                          0000000 |                          0000000
                 ms_cs_n |                          0000001 |                          0000001
               ms_clk1_a |                          0000010 |                          0000010
               ms_clk1_b |                          0000011 |                          0000011
               ms_clk1_c |                          0000100 |                          0000100
               ms_clk1_d |                          0000101 |                          0000101
               ms_clk2_a |                          0000110 |                          0000110
               ms_clk2_b |                          0000111 |                          0000111
               ms_clk2_c |                          0001000 |                          0001000
               ms_clk2_d |                          0001001 |                          0001001
               ms_clk3_a |                          0001010 |                          0001010
               ms_clk3_b |                          0001011 |                          0001011
               ms_clk3_c |                          0001100 |                          0001100
               ms_clk3_d |                          0001101 |                          0001101
               ms_clk4_a |                          0001110 |                          0001110
               ms_clk4_b |                          0001111 |                          0001111
               ms_clk4_c |                          0010000 |                          0010000
               ms_clk4_d |                          0010001 |                          0010001
               ms_clk5_a |                          0010010 |                          0010010
               ms_clk5_b |                          0010011 |                          0010011
               ms_clk5_c |                          0010100 |                          0010100
               ms_clk5_d |                          0010101 |                          0010101
               ms_clk6_a |                          0010110 |                          0010110
               ms_clk6_b |                          0010111 |                          0010111
               ms_clk6_c |                          0011000 |                          0011000
               ms_clk6_d |                          0011001 |                          0011001
               ms_clk7_a |                          0011010 |                          0011010
               ms_clk7_b |                          0011011 |                          0011011
               ms_clk7_c |                          0011100 |                          0011100
               ms_clk7_d |                          0011101 |                          0011101
               ms_clk8_a |                          0011110 |                          0011110
               ms_clk8_b |                          0011111 |                          0011111
               ms_clk8_c |                          0100000 |                          0100000
               ms_clk8_d |                          0100001 |                          0100001
               ms_clk9_a |                          0100010 |                          0100010
               ms_clk9_b |                          0100011 |                          0100011
               ms_clk9_c |                          0100100 |                          0100100
               ms_clk9_d |                          0100101 |                          0100101
              ms_clk10_a |                          0100110 |                          0100110
              ms_clk10_b |                          0100111 |                          0100111
              ms_clk10_c |                          0101000 |                          0101000
              ms_clk10_d |                          0101001 |                          0101001
              ms_clk11_a |                          0101010 |                          0101010
              ms_clk11_b |                          0101011 |                          0101011
              ms_clk11_c |                          0101100 |                          0101100
              ms_clk11_d |                          0101101 |                          0101101
              ms_clk12_a |                          0101110 |                          0101110
              ms_clk12_b |                          0101111 |                          0101111
              ms_clk12_c |                          0110000 |                          0110000
              ms_clk12_d |                          0110001 |                          0110001
              ms_clk13_a |                          0110010 |                          0110010
              ms_clk13_b |                          0110011 |                          0110011
              ms_clk13_c |                          0110100 |                          0110100
              ms_clk13_d |                          0110101 |                          0110101
              ms_clk14_a |                          0110110 |                          0110110
              ms_clk14_b |                          0110111 |                          0110111
              ms_clk14_c |                          0111000 |                          0111000
              ms_clk14_d |                          0111001 |                          0111001
              ms_clk15_a |                          0111010 |                          0111010
              ms_clk15_b |                          0111011 |                          0111011
              ms_clk15_c |                          0111100 |                          0111100
              ms_clk15_d |                          0111101 |                          0111101
              ms_clk16_a |                          0111110 |                          0111110
              ms_clk16_b |                          0111111 |                          0111111
              ms_clk16_c |                          1000000 |                          1000000
              ms_clk16_d |                          1000001 |                          1000001
              ms_clk17_a |                          1000010 |                          1000010
              ms_clk17_b |                          1000011 |                          1000011
                 ms_cs_a |                          1000100 |                          1000100
                 ms_cs_b |                          1000101 |                          1000101
                 ms_cs_c |                          1000110 |                          1000110
                 ms_cs_d |                          1000111 |                          1000111
                 ms_cs_e |                          1001000 |                          1001000
                 ms_cs_f |                          1001001 |                          1001001
                 ms_cs_g |                          1001010 |                          1001010
                 ms_cs_h |                          1001011 |                          1001011
                 ms_cs_i |                          1001100 |                          1001100
                 ms_cs_j |                          1001101 |                          1001101
                 ms_cs_k |                          1001110 |                          1001110
                 ms_cs_l |                          1001111 |                          1001111
                 ms_cs_m |                          1010000 |                          1010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_state_reg' using encoding 'sequential' in module 'rhd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   S_OFF |                              000 |                              000
            S_PULSE_ON_N |                              001 |                              001
            S_PULSE_ON_P |                              010 |                              010
            S_Q_RECOVERY |                              011 |                              100
            S_INTRAPULSE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_pulse_reg' using encoding 'sequential' in module 'rhs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |                            00000 |                            00000
                 iSTATE8 |                            00001 |                            00001
                 iSTATE6 |                            00010 |                            00010
                 iSTATE4 |                            00011 |                            00011
                iSTATE18 |                            00100 |                            00100
                iSTATE17 |                            00101 |                            00101
                iSTATE13 |                            00110 |                            00110
                iSTATE12 |                            00111 |                            00111
                iSTATE16 |                            01000 |                            01000
                iSTATE15 |                            01001 |                            01001
                iSTATE11 |                            01010 |                            01010
                 iSTATE9 |                            01011 |                            01011
                 iSTATE1 |                            01100 |                            01100
                 iSTATE0 |                            01101 |                            01101
                  iSTATE |                            01110 |                            01110
                iSTATE19 |                            01111 |                            01111
                 iSTATE7 |                            10000 |                            10000
                 iSTATE5 |                            10001 |                            10001
                 iSTATE3 |                            10010 |                            10010
                 iSTATE2 |                            10011 |                            10011
                iSTATE14 |                            10100 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ZCheck_command_count_reg' using encoding 'sequential' in module 'rhs'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_4'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_5'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_6'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_7'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_8'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_9'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_10'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_11'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_12'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_13'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_14'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_15'
INFO: [Synth 8-223] decloning instance 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_3' (command_selector_stim) to 'inst/stimulator/rhs_S00_AXI/rhs/command_selector_stim_16'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 15    
	   2 Input   12 Bit       Adders := 32    
	   2 Input   11 Bit       Adders := 18    
	   2 Input   10 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 84    
	   2 Input    6 Bit       Adders := 36    
	   2 Input    5 Bit       Adders := 66    
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	              134 Bit    Registers := 16    
	               74 Bit    Registers := 32    
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 49    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 74    
	               12 Bit    Registers := 31    
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 38    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 105   
+---Muxes : 
	  39 Input  134 Bit        Muxes := 17    
	  81 Input   74 Bit        Muxes := 33    
	   2 Input   64 Bit        Muxes := 1     
	   8 Input   48 Bit        Muxes := 2     
	   3 Input   48 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 76    
	   4 Input   32 Bit        Muxes := 21    
	  26 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 9     
	  21 Input   32 Bit        Muxes := 2     
	  81 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 44    
	   4 Input   16 Bit        Muxes := 1     
	  22 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 1     
	  81 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	  81 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 5     
	   3 Input    7 Bit        Muxes := 1     
	  81 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 9     
	  81 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  26 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 5     
	   8 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	  22 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  81 Input    1 Bit        Muxes := 23    
	   2 Input    1 Bit        Muxes := 268   
	  22 Input    1 Bit        Muxes := 4     
	  12 Input    1 Bit        Muxes := 1     
	  35 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 6     
	  39 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ZCheck_cmd_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ZCheck_cmd_2_reg[14] )
INFO: [Synth 8-4471] merging register 'MOSI_cmd_4_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1094]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_5_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1095]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_6_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1096]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_7_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1097]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_8_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1098]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_9_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1099]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_10_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1100]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_11_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1101]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_12_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1102]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_13_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1103]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_14_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1104]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_15_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1105]
INFO: [Synth 8-4471] merging register 'MOSI_cmd_16_reg[31:0]' into 'MOSI_cmd_3_reg[31:0]' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:1106]
INFO: [Synth 8-4471] merging register 'MOSI_4_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:130]
INFO: [Synth 8-4471] merging register 'MOSI_5_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:131]
INFO: [Synth 8-4471] merging register 'MOSI_6_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:132]
INFO: [Synth 8-4471] merging register 'MOSI_7_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:133]
INFO: [Synth 8-4471] merging register 'MOSI_8_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:134]
INFO: [Synth 8-4471] merging register 'MOSI_9_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:135]
INFO: [Synth 8-4471] merging register 'MOSI_10_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:136]
INFO: [Synth 8-4471] merging register 'MOSI_11_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:137]
INFO: [Synth 8-4471] merging register 'MOSI_12_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:138]
INFO: [Synth 8-4471] merging register 'MOSI_13_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:139]
INFO: [Synth 8-4471] merging register 'MOSI_14_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:140]
INFO: [Synth 8-4471] merging register 'MOSI_15_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:141]
INFO: [Synth 8-4471] merging register 'MOSI_16_reg' into 'MOSI_3_reg' [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:142]
INFO: [Synth 8-5546] ROM "CS_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MOSI_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MOSI_cmd_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CS_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MOSI_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MOSI_cmd_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "INTAN_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ZCheck_cmd_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ZCheck_sine_cycle1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ZCheck_cmd_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "channel_select_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "channel_select_p" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CS_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CS_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "INTAN_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "channel_select_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "channel_select_p" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ZCheck_cmd_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[0]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[1]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[1]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[2]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[1]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[2]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[3]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[2]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[3]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[4]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[4]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[5]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[5]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[6]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[5]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[6]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[7]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[7]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[8]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[7]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[8]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[9]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[8]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[9]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[10]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[9]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[10]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[10]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[11]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[10]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[11]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[11]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[12]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[11]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[12]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[13]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[12]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[13]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[13]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[14]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[13]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[14]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[14]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[15]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[14]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[14]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[15]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[24]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[15]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[24]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[15]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[16]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[16]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[17]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[17]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[18]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[19]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[18]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[19]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[20]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[19]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[20]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[19]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[20]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[21]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[20]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[21]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[20]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[21]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[22]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[21]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[22]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[21]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[22]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[23]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[22]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[23]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[22]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[23]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[30]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[23]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[30]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[23]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[30]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[24]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[25]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[24]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[25]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[24]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[25]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[26]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[25]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[26]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[25]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[26]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[27]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[26]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[26]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[27]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[28]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[27]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[27]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[28]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[28]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_2_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[28]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/ZCheck_cmd_1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stimulator/rhs_S00_AXI/rhs /\MOSI_cmd_selected_cable_delay_finder_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stimulator/rhs_S00_AXI/rhs /\ZCheck_cmd_2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stimulator/rhs_S00_AXI/rhs /\ZCheck_cmd_1_reg[29] )
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[30]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_selected_cable_delay_finder_reg[31]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/axi_rresp_reg[0]' (FDRE) to 'stimulator/rhs_S00_AXI/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stimulator/rhs_S00_AXI/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/axi_bresp_reg[0]' (FDRE) to 'stimulator/rhs_S00_AXI/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stimulator/rhs_S00_AXI/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[24]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[26]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[26]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[24]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[24]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[26]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[26]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[24]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[24]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stimulator/rhs_S00_AXI/rhs /\MOSI_cmd_1_reg[26] )
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[16]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[16]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[17]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[18]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[18]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[19]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[19]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[20]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[20]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[21]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[21]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[22]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[22]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[23]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[23]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[25]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[25]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[27]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[28]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[29]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[29]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[30]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[30]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_3_reg[31]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[16]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[17]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[18]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[19]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[20]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[21]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[22]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[23]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[25]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[25]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[27]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[28]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_2_reg[29]' (FDRE) to 'stimulator/rhs_S00_AXI/rhs/MOSI_cmd_1_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:04 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:02:17 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:30 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:02:48 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:54 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:54 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:55 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:55 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:02:58 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:02:58 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |fifo_generator_0         |         2|
|2     |xpm_cdc_1bit_xpm_cdc_0_0 |         6|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |fifo_generator           |     1|
|2     |fifo_generator_0         |     1|
|3     |xpm_cdc_1bit_xpm_cdc_0   |     1|
|4     |xpm_cdc_1bit_xpm_cdc_0_0 |     5|
|9     |LUT1                     |    56|
|10    |LUT2                     |   142|
|11    |LUT3                     |   281|
|12    |LUT4                     |   816|
|13    |LUT5                     |  1066|
|14    |LUT6                     |  5982|
|15    |MUXF7                    |   294|
|16    |MUXF8                    |    42|
|17    |FDRE                     |  7323|
|18    |FDSE                     |   118|
|19    |IBUFDS                   |    16|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:02:58 . Memory (MB): peak = 4262.848 ; gain = 2758.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 106 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:52 ; elapsed = 00:02:48 . Memory (MB): peak = 4262.848 ; gain = 2629.312
Synthesis Optimization Complete : Time (s): cpu = 00:02:13 ; elapsed = 00:02:59 . Memory (MB): peak = 4262.848 ; gain = 2758.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 4262.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 352 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4262.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 16 instances

Synth Design complete | Checksum: eab167d7
INFO: [Common 17-83] Releasing license: Synthesis
356 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:03:10 . Memory (MB): peak = 4262.848 ; gain = 3733.820
INFO: [Coretcl 2-1174] Renamed 147 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/rhd_rhs_tb_seeg_0_0_synth_1/rhd_rhs_tb_seeg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rhd_rhs_tb_seeg_0_0_utilization_synth.rpt -pb rhd_rhs_tb_seeg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 24 17:20:11 2024...
