/dts-v1/;

/include/ "mfcc_855x.dtsi"

/ {
	cpus {
		PowerPC,e6500@0 {
			clock-frequency = <1800000000>;
			timebase-frequency = <37500000>;
			bus-frequency = <600000000>;
		};
		PowerPC,e6500@1 {
			clock-frequency = <1800000000>;
			timebase-frequency = <37500000>;
			bus-frequency = <600000000>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0xfffffc40>;
		};
		PowerPC,e6500@2 {
			clock-frequency = <1800000000>;
			timebase-frequency = <37500000>;
			bus-frequency = <600000000>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0xfffffc80>;
		};
		PowerPC,e6500@3 {
			clock-frequency = <1800000000>;
			timebase-frequency = <37500000>;
			bus-frequency = <600000000>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0xfffffcc0>;
		};
	};

	localbus@ffe124000 {
		/*     CS#  child        size */
		ranges = <
			/* NOR 256 MB */
			0 0 2 0xf0000000 0x10000000
			/* nand 4 GB */
			1 0 2 0x60000000 0x10000
			/* NOR 256 MB */
			3 0 2 0xb0000000 0x10000000
			/* BMC FPGA */
			4 0 2 0x70000000 0x1000000>;

		/* IFC chip select configuration
		 *     CS# CSPR       CSOR       CSOR_EXT   AMASK
		 *         FTIM0      FTIM1      FTIM2      FTIM3
		 */
		config = <
			/* second NOR */
			3  0x0101     0x0000000c 0x00000000 0xf0000000
			   0x20020002 0x1A000A0A 0x02083810 0x00000000

			/* NAND */
			1  0x0083     0x9518c200 0x000001c0 0xffff0000
			   0x0e10070a 0x1c3d0d10 0x01a05025 0x1f000000
		>;

		bmc-bus@4,0 {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;

			ranges = <0 4 0x0 0x90000>;

			bmc@0 {
				compatible = "mmsi,ifc-bmc";
				reg = <0x0000 0x2100 /* ctrl reg */
				       0x7000 0x100  /* timer reg */
				       0x9000 0x8>;  /* irq */
			};

			/* watchdog with fixed timeout started by hw */
			hw_wdog@4000 {
				compatible = "mmsi,ifc-wdog";
				reg = <0x4000 0x18>;
				hw-wdog = <1>;
			};

			prog_wdog@5000 {
				compatible = "mmsi,ifc-wdog";
				reg = <0x5000 0x18>;
				timeout-secs = <60>;
			};

			gpio@8000 {
				compatible = "mmsi,ifc-gpio";
				reg = <0x8000 0x1c>;
			};
		};

		/* 256 MB NOR flash, booting flash */
		nor@0,0 {
			compatible = "micron,mt28fw02g", "cfi-flash";
			bank-width = <2>;
			reg = <0 0 0x10000000>;
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				reg = <0 0x100000>;
				label = "RCW";
			};
			partition@100000 {
				reg = <0x100000 0x80000>;
				label = "BOARD_SIGN";
			};
			partition@180000 {
				reg = <0x180000 0x200000>;
				label = "RESERVED";
			};
			partition@380000 {
				reg = <0x380000 0x40000>;
				label = "IMGT";
			};
			partition@3c0000 {
				reg = <0x3c0000 0x40000>;
				label = "VPKT";
			};
			partition@400000 {
				reg = <0x400000 0xfb00000>;
				label = "USER";
			};
			partition@ff00000 {
				reg = <0xff00000 0x100000>;
				label = "BL";
			};
		};

		/* 256 MB second NOR flash */
		nor@3,0 {
			compatible = "micron,mt28fw02g", "cfi-flash";
			bank-width = <2>;
			reg = <3 0 0x10000000>;
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				reg = <0 0x100000>;
				label = "RCW";
			};
			partition@100000 {
				reg = <0x100000 0x80000>;
				label = "BOARD_SIGN";
			};
			partition@180000 {
				reg = <0x180000 0x200000>;
				label = "RESERVED";
			};
			partition@380000 {
				reg = <0x380000 0x40000>;
				label = "IMGT";
			};
			partition@3c0000 {
				reg = <0x3c0000 0x40000>;
				label = "VPKT";
			};
			partition@400000 {
				reg = <0x400000 0xfb00000>;
				label = "USER";
			};
			partition@ff00000 {
				reg = <0xff00000 0x100000>;
				label = "BL";
			};
		};

		nand@1,0 {
			 #address-cells = <1>;
                         #size-cells = <1>;
                         compatible = "fsl,ifc-nand";
                         reg = <0x1 0x0 0x10000>;
		};
	};

	soc@ffe000000 {
		bus-frequency = <500000000>;

		sfp-srkh {
			compatible = "mmsi,sfp-srkh";
		};

		spi@110000 {
			flash@0 {
				reg = <0>;
                                compatible = "spansion,s25fl256s0", "jedec,spi-nor";
                                spi-max-frequency = <4000000>;
                                #address-cells = <1>;
                                #size-cells = <1>;
			};
		};

		i2c@118000 { /* i2c0 */
			etc@6b {
				compatible = "dallas,ds1683";
				reg = <0x6b>;
			};
		};

		i2c@118100 { /* i2c1 */
			tempcpu0@48 {
				compatible = "ti,tmp116";
				reg = <0x48>;
			};
			tempcpu1@49 {
				compatible = "ti,tmp116";
				reg = <0x49>;
			};
			tempcpu3@4c {
				compatible = "ti,tmp451";
				reg = <0x4c>;
			};
		};

		i2c@119000 { /* i2c2 */
		};

		i2c@119100 { /* i2c3 */
			tempframe0@48 {
				compatible = "ti,tmp116";
				reg = <0x48>;
			};
			tempframe1@49 {
				compatible = "ti,tmp116";
				reg = <0x49>;
			};
		};

		sdhc@114000 {
			clock-frequency = <300000000>;
			status = "disabled";
		};
		fman@400000 {
			clock-frequency = <600000000>;

			ethernet@e0000 {
				phy-handle = <&ethphy15>;
				status = "okay";
			};
			ethernet@e2000 {
				phy-handle = <&ethphy11>;
				status = "okay";
			};

			mdio@fc000 {
				clk-div = <0x78>; /* set MDIO_CLK_DIV */
				status = "okay";

				ethphy15: ethernet-phy@15 {
					reg = <0x15>;
				};
				ethphy11: ethernet-phy@11 {
					reg = <0x11>;
				};
			};
		};

		qman@318000 {
			clock-frequency = <300000000>;
			fsl,qman-fqd = <0 0x7e000000 0 0x1000000>;
			fsl,qman-pfdr = <0 0x7d000000 0 0x1000000>;
		};
		bman@31a000 {
			clock-frequency = <300000000>;
			fsl,bman-fbpr = <0 0x7c000000 0 0x1000000>;
		};
	};

	fsl,dpaa {
		ethernet@0 {
			status = "okay";
		};
		ethernet@1 {
			status = "okay";
		};
	};
};
