

================================================================
== Vivado HLS Report for 'phasm'
================================================================
* Date:           Mon Dec 21 15:45:35 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        mod_sub
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     4.715|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      15|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      15|    -|
|Register         |        -|      -|      12|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      12|      30|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_84_p2   |     +    |      0|  0|   8|           8|           1|
    |icmp_ln879_fu_73_p2  |   icmp   |      0|  0|   4|           8|           8|
    |ap_block_state1      |    or    |      0|  0|   1|           1|           1|
    |xor_ln48_fu_91_p2    |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  15|          18|          12|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                    |   3|          2|    1|          2|
    |ap_phi_mux_flag_write_assign_phi_fu_53_p4  |   3|          3|    1|          3|
    |ap_phi_mux_storemerge_i_phi_fu_62_p4       |   3|          3|    8|         24|
    |ap_return                                  |   3|          2|    1|          2|
    |period_V_blk_n                             |   3|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  15|         12|   12|         33|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |ap_return_preg  |  1|   0|    1|          0|
    |count_V         |  8|   0|    8|          0|
    |tmp             |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 12|   0|   12|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |     phasm    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |     phasm    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |     phasm    | return value |
|ap_done           | out |    1| ap_ctrl_hs |     phasm    | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |     phasm    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |     phasm    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |     phasm    | return value |
|ap_return         | out |    1| ap_ctrl_hs |     phasm    | return value |
|period_V_dout     |  in |    8|   ap_fifo  |   period_V   |    pointer   |
|period_V_empty_n  |  in |    1|   ap_fifo  |   period_V   |    pointer   |
|period_V_read     | out |    1|   ap_fifo  |   period_V   |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.71>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %period_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str143, i32 0, i32 0, [1 x i8]* @p_str144, [1 x i8]* @p_str145, [1 x i8]* @p_str146, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str147, [11 x i8]* @ScalarProp_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (3.40ns)   --->   "%period_V_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %period_V)" [../sources/mod_sub.cpp:46]   --->   Operation 3 'read' 'period_V_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:42->../sources/mod_sub.cpp:19]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t_V = load i8* @count_V, align 1" [../sources/mod_sub.cpp:46->../sources/mod_sub.cpp:19]   --->   Operation 5 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.31ns)   --->   "%icmp_ln879 = icmp eq i8 %t_V, %period_V_read" [../sources/mod_sub.cpp:46->../sources/mod_sub.cpp:19]   --->   Operation 6 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_val_i = load i1* @tmp, align 1" [../sources/mod_sub.cpp:48->../sources/mod_sub.cpp:19]   --->   Operation 7 'load' 'tmp_val_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %0, label %1" [../sources/mod_sub.cpp:46->../sources/mod_sub.cpp:19]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.30ns)   --->   "%add_ln700 = add i8 %t_V, 1" [../sources/mod_sub.cpp:52->../sources/mod_sub.cpp:19]   --->   Operation 9 'add' 'add_ln700' <Predicate = (!icmp_ln879)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "br label %.exit"   --->   Operation 10 'br' <Predicate = (!icmp_ln879)> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.80ns)   --->   "%xor_ln48 = xor i1 %tmp_val_i, true" [../sources/mod_sub.cpp:48->../sources/mod_sub.cpp:19]   --->   Operation 11 'xor' 'xor_ln48' <Predicate = (icmp_ln879)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store i1 %xor_ln48, i1* @tmp, align 1" [../sources/mod_sub.cpp:48->../sources/mod_sub.cpp:19]   --->   Operation 12 'store' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "br label %.exit" [../sources/mod_sub.cpp:50->../sources/mod_sub.cpp:19]   --->   Operation 13 'br' <Predicate = (icmp_ln879)> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%flag_write_assign = phi i1 [ %xor_ln48, %0 ], [ %tmp_val_i, %1 ]" [../sources/mod_sub.cpp:48->../sources/mod_sub.cpp:19]   --->   Operation 14 'phi' 'flag_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%storemerge_i = phi i8 [ 0, %0 ], [ %add_ln700, %1 ]" [../sources/mod_sub.cpp:52->../sources/mod_sub.cpp:19]   --->   Operation 15 'phi' 'storemerge_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "store i8 %storemerge_i, i8* @count_V, align 1" [../sources/mod_sub.cpp:49->../sources/mod_sub.cpp:19]   --->   Operation 16 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "ret i1 %flag_write_assign" [../sources/mod_sub.cpp:19]   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ period_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tmp]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
period_V_read     (read         ) [ 00]
specpipeline_ln42 (specpipeline ) [ 00]
t_V               (load         ) [ 00]
icmp_ln879        (icmp         ) [ 01]
tmp_val_i         (load         ) [ 00]
br_ln46           (br           ) [ 00]
add_ln700         (add          ) [ 00]
br_ln0            (br           ) [ 00]
xor_ln48          (xor          ) [ 00]
store_ln48        (store        ) [ 00]
br_ln50           (br           ) [ 00]
flag_write_assign (phi          ) [ 00]
storemerge_i      (phi          ) [ 00]
store_ln49        (store        ) [ 00]
ret_ln19          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="period_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="period_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="count_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="period_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="period_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1005" name="flag_write_assign_reg_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="52" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="flag_write_assign (phireg) "/>
</bind>
</comp>

<comp id="53" class="1004" name="flag_write_assign_phi_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="0"/>
<pin id="55" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="1" slack="0"/>
<pin id="57" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag_write_assign/1 "/>
</bind>
</comp>

<comp id="59" class="1005" name="storemerge_i_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="61" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="storemerge_i_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="t_V_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="icmp_ln879_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_val_i_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_val_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln700_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="xor_ln48_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln48_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln49_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="28" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="68"><net_src comp="42" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="44" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="88"><net_src comp="69" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="84" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="95"><net_src comp="79" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="91" pin="2"/><net_sink comp="53" pin=0"/></net>

<net id="102"><net_src comp="91" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="62" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: count_V | {1 }
	Port: tmp | {1 }
 - Input state : 
	Port: phasm : period_V | {1 }
	Port: phasm : count_V | {1 }
	Port: phasm : tmp | {1 }
  - Chain level:
	State 1
		icmp_ln879 : 1
		br_ln46 : 2
		add_ln700 : 1
		xor_ln48 : 1
		store_ln48 : 1
		flag_write_assign : 1
		storemerge_i : 2
		store_ln49 : 3
		ret_ln19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln700_fu_84     |    0    |    8    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln879_fu_73     |    0    |    4    |
|----------|--------------------------|---------|---------|
|    xor   |      xor_ln48_fu_91      |    0    |    1    |
|----------|--------------------------|---------|---------|
|   read   | period_V_read_read_fu_44 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    13   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|flag_write_assign_reg_50|    1   |
|   storemerge_i_reg_59  |    8   |
+------------------------+--------+
|          Total         |    9   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   13   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   13   |
+-----------+--------+--------+
