
Unit7_Lesson_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001d8  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000308  08000310  00010310  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000308  08000308  00010310  2**0
                  CONTENTS
  4 .ARM          00000000  08000308  08000308  00010310  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000308  08000310  00010310  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000308  08000308  00010308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800030c  0800030c  0001030c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010310  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000310  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000310  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010310  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000009d  00000000  00000000  00010339  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000068  00000000  00000000  000103d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000000b4  00000000  00000000  0001043e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000058  00000000  00000000  000104f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000040  00000000  00000000  00010550  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000abf  00000000  00000000  00010590  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000000f8  00000000  00000000  0001104f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00002f86  00000000  00000000  00011147  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000140cd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000098  00000000  00000000  00014148  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	080002f0 	.word	0x080002f0

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	080002f0 	.word	0x080002f0

08000170 <Clock_Init_32MHz>:
#define GPIOB_CRL         *((unsigned volatile int*)(GPIOB_BASE+0x00))
#define GPIOB_CRH         *((unsigned volatile int*)(GPIOB_BASE+0x04))
#define GPIOB_ODR         *((unsigned volatile int*)(GPIOB_BASE+0x0C))

void Clock_Init_32MHz(void)
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	RCC_CFGR &=~(1<<16);
 8000174:	4b0d      	ldr	r3, [pc, #52]	; (80001ac <Clock_Init_32MHz+0x3c>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a0c      	ldr	r2, [pc, #48]	; (80001ac <Clock_Init_32MHz+0x3c>)
 800017a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800017e:	6013      	str	r3, [r2, #0]
	RCC_CFGR|=((0b0110)<<18);
 8000180:	4b0a      	ldr	r3, [pc, #40]	; (80001ac <Clock_Init_32MHz+0x3c>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a09      	ldr	r2, [pc, #36]	; (80001ac <Clock_Init_32MHz+0x3c>)
 8000186:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
 800018a:	6013      	str	r3, [r2, #0]
	RCC_CFGR|=2;
 800018c:	4b07      	ldr	r3, [pc, #28]	; (80001ac <Clock_Init_32MHz+0x3c>)
 800018e:	681b      	ldr	r3, [r3, #0]
 8000190:	4a06      	ldr	r2, [pc, #24]	; (80001ac <Clock_Init_32MHz+0x3c>)
 8000192:	f043 0302 	orr.w	r3, r3, #2
 8000196:	6013      	str	r3, [r2, #0]
	RCC_CR|=(1<<24);
 8000198:	4b05      	ldr	r3, [pc, #20]	; (80001b0 <Clock_Init_32MHz+0x40>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	4a04      	ldr	r2, [pc, #16]	; (80001b0 <Clock_Init_32MHz+0x40>)
 800019e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80001a2:	6013      	str	r3, [r2, #0]
}
 80001a4:	bf00      	nop
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr
 80001ac:	40021004 	.word	0x40021004
 80001b0:	40021000 	.word	0x40021000

080001b4 <GPIO_INIT>:

void GPIO_INIT(void)
{
 80001b4:	b480      	push	{r7}
 80001b6:	af00      	add	r7, sp, #0
	RCC_APB2ENR|=(1<<2);
 80001b8:	4b13      	ldr	r3, [pc, #76]	; (8000208 <GPIO_INIT+0x54>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	4a12      	ldr	r2, [pc, #72]	; (8000208 <GPIO_INIT+0x54>)
 80001be:	f043 0304 	orr.w	r3, r3, #4
 80001c2:	6013      	str	r3, [r2, #0]
	RCC_APB2ENR|=(1<<3);
 80001c4:	4b10      	ldr	r3, [pc, #64]	; (8000208 <GPIO_INIT+0x54>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	4a0f      	ldr	r2, [pc, #60]	; (8000208 <GPIO_INIT+0x54>)
 80001ca:	f043 0308 	orr.w	r3, r3, #8
 80001ce:	6013      	str	r3, [r2, #0]

	GPIOA_CRL &=~ (1<<4);
 80001d0:	4b0e      	ldr	r3, [pc, #56]	; (800020c <GPIO_INIT+0x58>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	4a0d      	ldr	r2, [pc, #52]	; (800020c <GPIO_INIT+0x58>)
 80001d6:	f023 0310 	bic.w	r3, r3, #16
 80001da:	6013      	str	r3, [r2, #0]
	GPIOA_CRL |=(1<<6);
 80001dc:	4b0b      	ldr	r3, [pc, #44]	; (800020c <GPIO_INIT+0x58>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	4a0a      	ldr	r2, [pc, #40]	; (800020c <GPIO_INIT+0x58>)
 80001e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80001e6:	6013      	str	r3, [r2, #0]

	GPIOB_CRH |=(1<<20);
 80001e8:	4b09      	ldr	r3, [pc, #36]	; (8000210 <GPIO_INIT+0x5c>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a08      	ldr	r2, [pc, #32]	; (8000210 <GPIO_INIT+0x5c>)
 80001ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001f2:	6013      	str	r3, [r2, #0]
	GPIOB_CRH &= ~ (1<<22);
 80001f4:	4b06      	ldr	r3, [pc, #24]	; (8000210 <GPIO_INIT+0x5c>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a05      	ldr	r2, [pc, #20]	; (8000210 <GPIO_INIT+0x5c>)
 80001fa:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80001fe:	6013      	str	r3, [r2, #0]
}
 8000200:	bf00      	nop
 8000202:	46bd      	mov	sp, r7
 8000204:	bc80      	pop	{r7}
 8000206:	4770      	bx	lr
 8000208:	40021018 	.word	0x40021018
 800020c:	40010800 	.word	0x40010800
 8000210:	40010c04 	.word	0x40010c04

08000214 <main>:

int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
	Clock_Init_32MHz();
 8000218:	f7ff ffaa 	bl	8000170 <Clock_Init_32MHz>
	GPIO_INIT();
 800021c:	f7ff ffca 	bl	80001b4 <GPIO_INIT>

    /* Loop forever */
	while (1)
	{
		if (((GPIOA_IDR>>1)&1)==0)
 8000220:	4b0a      	ldr	r3, [pc, #40]	; (800024c <main+0x38>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	085b      	lsrs	r3, r3, #1
 8000226:	f003 0301 	and.w	r3, r3, #1
 800022a:	2b00      	cmp	r3, #0
 800022c:	d1f8      	bne.n	8000220 <main+0xc>
		{
			GPIOB_ODR ^= (1<<13);
 800022e:	4b08      	ldr	r3, [pc, #32]	; (8000250 <main+0x3c>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	4a07      	ldr	r2, [pc, #28]	; (8000250 <main+0x3c>)
 8000234:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8000238:	6013      	str	r3, [r2, #0]
			while (((GPIOA_IDR>>1)&1) == 0);
 800023a:	bf00      	nop
 800023c:	4b03      	ldr	r3, [pc, #12]	; (800024c <main+0x38>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	085b      	lsrs	r3, r3, #1
 8000242:	f003 0301 	and.w	r3, r3, #1
 8000246:	2b00      	cmp	r3, #0
 8000248:	d0f8      	beq.n	800023c <main+0x28>
		if (((GPIOA_IDR>>1)&1)==0)
 800024a:	e7e9      	b.n	8000220 <main+0xc>
 800024c:	40010808 	.word	0x40010808
 8000250:	40010c0c 	.word	0x40010c0c

08000254 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000254:	480d      	ldr	r0, [pc, #52]	; (800028c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000256:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000258:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800025c:	480c      	ldr	r0, [pc, #48]	; (8000290 <LoopForever+0x6>)
  ldr r1, =_edata
 800025e:	490d      	ldr	r1, [pc, #52]	; (8000294 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000260:	4a0d      	ldr	r2, [pc, #52]	; (8000298 <LoopForever+0xe>)
  movs r3, #0
 8000262:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000264:	e002      	b.n	800026c <LoopCopyDataInit>

08000266 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000266:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000268:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800026a:	3304      	adds	r3, #4

0800026c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800026c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800026e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000270:	d3f9      	bcc.n	8000266 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000272:	4a0a      	ldr	r2, [pc, #40]	; (800029c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000274:	4c0a      	ldr	r4, [pc, #40]	; (80002a0 <LoopForever+0x16>)
  movs r3, #0
 8000276:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000278:	e001      	b.n	800027e <LoopFillZerobss>

0800027a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800027a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800027c:	3204      	adds	r2, #4

0800027e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800027e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000280:	d3fb      	bcc.n	800027a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000282:	f000 f811 	bl	80002a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000286:	f7ff ffc5 	bl	8000214 <main>

0800028a <LoopForever>:

LoopForever:
    b LoopForever
 800028a:	e7fe      	b.n	800028a <LoopForever>
  ldr   r0, =_estack
 800028c:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000290:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000294:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000298:	08000310 	.word	0x08000310
  ldr r2, =_sbss
 800029c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002a0:	2000001c 	.word	0x2000001c

080002a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002a4:	e7fe      	b.n	80002a4 <ADC1_2_IRQHandler>
	...

080002a8 <__libc_init_array>:
 80002a8:	b570      	push	{r4, r5, r6, lr}
 80002aa:	2500      	movs	r5, #0
 80002ac:	4e0c      	ldr	r6, [pc, #48]	; (80002e0 <__libc_init_array+0x38>)
 80002ae:	4c0d      	ldr	r4, [pc, #52]	; (80002e4 <__libc_init_array+0x3c>)
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	10a4      	asrs	r4, r4, #2
 80002b4:	42a5      	cmp	r5, r4
 80002b6:	d109      	bne.n	80002cc <__libc_init_array+0x24>
 80002b8:	f000 f81a 	bl	80002f0 <_init>
 80002bc:	2500      	movs	r5, #0
 80002be:	4e0a      	ldr	r6, [pc, #40]	; (80002e8 <__libc_init_array+0x40>)
 80002c0:	4c0a      	ldr	r4, [pc, #40]	; (80002ec <__libc_init_array+0x44>)
 80002c2:	1ba4      	subs	r4, r4, r6
 80002c4:	10a4      	asrs	r4, r4, #2
 80002c6:	42a5      	cmp	r5, r4
 80002c8:	d105      	bne.n	80002d6 <__libc_init_array+0x2e>
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002d0:	4798      	blx	r3
 80002d2:	3501      	adds	r5, #1
 80002d4:	e7ee      	b.n	80002b4 <__libc_init_array+0xc>
 80002d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002da:	4798      	blx	r3
 80002dc:	3501      	adds	r5, #1
 80002de:	e7f2      	b.n	80002c6 <__libc_init_array+0x1e>
 80002e0:	08000308 	.word	0x08000308
 80002e4:	08000308 	.word	0x08000308
 80002e8:	08000308 	.word	0x08000308
 80002ec:	0800030c 	.word	0x0800030c

080002f0 <_init>:
 80002f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002f2:	bf00      	nop
 80002f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002f6:	bc08      	pop	{r3}
 80002f8:	469e      	mov	lr, r3
 80002fa:	4770      	bx	lr

080002fc <_fini>:
 80002fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002fe:	bf00      	nop
 8000300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000302:	bc08      	pop	{r3}
 8000304:	469e      	mov	lr, r3
 8000306:	4770      	bx	lr
